{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1485362557929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1485362557945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 19:42:37 2017 " "Processing started: Wed Jan 25 19:42:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1485362557945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362557945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trx -c trx " "Command: quartus_map --read_settings_files=on --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362557945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1485362558699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcic.v 1 1 " "Found 1 design units, including 1 entities, in source file memcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 memcic " "Found entity 1: memcic" {  } { { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362584547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362584547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firromi.v 1 1 " "Found 1 design units, including 1 entities, in source file firromi.v" { { "Info" "ISGN_ENTITY_NAME" "1 firromI " "Found entity 1: firromI" {  } { { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362584547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362584547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firram36i.v 1 1 " "Found 1 design units, including 1 entities, in source file firram36i.v" { { "Info" "ISGN_ENTITY_NAME" "1 firram36I " "Found entity 1: firram36I" {  } { { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362584547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362584547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rAddr raddr firinterp.v(23) " "Verilog HDL Declaration information at firinterp.v(23): object \"rAddr\" differs only in case from object \"raddr\" in the same scope" {  } { { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1485362584547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firinterp.v 1 1 " "Found 1 design units, including 1 entities, in source file firinterp.v" { { "Info" "ISGN_ENTITY_NAME" "1 FirInterp8 " "Found entity 1: FirInterp8" {  } { { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362584547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362584547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_interp.v 1 1 " "Found 1 design units, including 1 entities, in source file cic_interp.v" { { "Info" "ISGN_ENTITY_NAME" "1 CicInterpM5 " "Found entity 1: CicInterpM5" {  } { { "cic_interp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_interp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362584562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362584562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "spi_master.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/spi_master.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586056 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "excontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file excontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 excontrol " "Found entity 1: excontrol" {  } { { "excontrol.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/excontrol.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firfilt.v 3 3 " "Found 3 design units, including 3 entities, in source file firfilt.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586058 ""} { "Info" "ISGN_ENTITY_NAME" "2 fir_coeffs " "Found entity 2: fir_coeffs" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586058 ""} { "Info" "ISGN_ENTITY_NAME" "3 fir_mac " "Found entity 3: fir_mac" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "cic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "serializer.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/serializer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbaset_txd.v 1 1 " "Found 1 design units, including 1 entities, in source file tenbaset_txd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TENBASET_TxD " "Found entity 1: TENBASET_TxD" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbaset_rxd.v 1 1 " "Found 1 design units, including 1 entities, in source file tenbaset_rxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 TENBASET_RxD " "Found entity 1: TENBASET_RxD" {  } { { "TENBASET_RxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_cntr.v(17) " "Verilog HDL information at data_cntr.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "data_cntr.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/data_cntr.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1485362586074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file data_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ctrl " "Found entity 1: data_ctrl" {  } { { "data_cntr.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/data_cntr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_up " "Found entity 1: power_up" {  } { { "reset_ctrl.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/reset_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trx " "Found entity 1: trx" {  } { { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addtx.v 1 1 " "Found 1 design units, including 1 entities, in source file addtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 addtx " "Found entity 1: addtx" {  } { { "addtx.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/addtx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trx " "Elaborating entity \"trx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1485362586206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_up power_up:inst6 " "Elaborating entity \"power_up\" for hierarchy \"power_up:inst6\"" {  } { { "trx.bdf" "inst6" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -168 1160 1320 -88 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362586275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div_4.bdf 1 1 " "Using design file clk_div_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_4 " "Found entity 1: clk_div_4" {  } { { "clk_div_4.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_div_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586358 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362586358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_4 clk_div_4:inst11 " "Elaborating entity \"clk_div_4\" for hierarchy \"clk_div_4:inst11\"" {  } { { "trx.bdf" "inst11" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -72 1000 1112 24 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362586359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll.vhd 2 1 " "Using design file pll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586391 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362586391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst3 " "Elaborating entity \"pll\" for hierarchy \"pll:inst3\"" {  } { { "trx.bdf" "inst3" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -56 216 456 136 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362586391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst3\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362586738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst3\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd" 158 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362586791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst3\|altpll:altpll_component " "Instantiated megafunction \"pll:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 48 " "Parameter \"clk1_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 24 " "Parameter \"clk2_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 3125 " "Parameter \"clk3_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 24 " "Parameter \"clk3_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362586791 ""}  } { { "pll.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/pll.vhd" 158 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362586791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362586923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362586923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362586923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TENBASET_TxD TENBASET_TxD:inst7 " "Elaborating entity \"TENBASET_TxD\" for hierarchy \"TENBASET_TxD:inst7\"" {  } { { "trx.bdf" "inst7" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -296 1680 1928 -184 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362586976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TENBASET_TxD.v(69) " "Verilog HDL assignment warning at TENBASET_TxD.v(69): truncated value with size 32 to match size of target (1)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TENBASET_TxD.v(73) " "Verilog HDL assignment warning at TENBASET_TxD.v(73): truncated value with size 32 to match size of target (10)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TENBASET_TxD.v(119) " "Verilog HDL assignment warning at TENBASET_TxD.v(119): truncated value with size 32 to match size of target (8)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TENBASET_TxD.v(120) " "Verilog HDL assignment warning at TENBASET_TxD.v(120): truncated value with size 32 to match size of target (8)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TENBASET_TxD.v(121) " "Verilog HDL assignment warning at TENBASET_TxD.v(121): truncated value with size 32 to match size of target (8)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TENBASET_TxD.v(122) " "Verilog HDL assignment warning at TENBASET_TxD.v(122): truncated value with size 32 to match size of target (8)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TENBASET_TxD.v(123) " "Verilog HDL assignment warning at TENBASET_TxD.v(123): truncated value with size 32 to match size of target (8)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TENBASET_TxD.v(124) " "Verilog HDL assignment warning at TENBASET_TxD.v(124): truncated value with size 32 to match size of target (8)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TENBASET_TxD.v(125) " "Verilog HDL assignment warning at TENBASET_TxD.v(125): truncated value with size 32 to match size of target (8)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TENBASET_TxD.v(126) " "Verilog HDL assignment warning at TENBASET_TxD.v(126): truncated value with size 32 to match size of target (8)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TENBASET_TxD.v(147) " "Verilog HDL assignment warning at TENBASET_TxD.v(147): truncated value with size 32 to match size of target (4)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362586992 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 TENBASET_TxD.v(150) " "Verilog HDL assignment warning at TENBASET_TxD.v(150): truncated value with size 32 to match size of target (12)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362587007 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TENBASET_TxD.v(165) " "Verilog HDL assignment warning at TENBASET_TxD.v(165): truncated value with size 32 to match size of target (1)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362587007 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 TENBASET_TxD.v(169) " "Verilog HDL assignment warning at TENBASET_TxD.v(169): truncated value with size 32 to match size of target (18)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362587007 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TENBASET_TxD.v(177) " "Verilog HDL assignment warning at TENBASET_TxD.v(177): truncated value with size 32 to match size of target (3)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362587007 "|trx|TENBASET_TxD:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TENBASET_TxD.v(180) " "Verilog HDL assignment warning at TENBASET_TxD.v(180): truncated value with size 32 to match size of target (1)" {  } { { "TENBASET_TxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_TxD.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362587007 "|trx|TENBASET_TxD:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ctrl data_ctrl:inst4 " "Elaborating entity \"data_ctrl\" for hierarchy \"data_ctrl:inst4\"" {  } { { "trx.bdf" "inst4" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -56 1408 1568 56 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_cntr.v(20) " "Verilog HDL assignment warning at data_cntr.v(20): truncated value with size 32 to match size of target (1)" {  } { { "data_cntr.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/data_cntr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362587061 "|trx|data_ctrl:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_mux1.vhd 2 1 " "Using design file clk_mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_mux1-SYN " "Found design unit 1: clk_mux1-SYN" {  } { { "clk_mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587123 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_mux1 " "Found entity 1: clk_mux1" {  } { { "clk_mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362587123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_mux1 clk_mux1:inst10 " "Elaborating entity \"clk_mux1\" for hierarchy \"clk_mux1:inst10\"" {  } { { "trx.bdf" "inst10" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -256 1296 1376 -176 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX clk_mux1:inst10\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"clk_mux1:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "clk_mux1.vhd" "LPM_MUX_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_mux1:inst10\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"clk_mux1:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "clk_mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_mux1:inst10\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"clk_mux1:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587239 ""}  } { { "clk_mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362587239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7e " "Found entity 1: mux_i7e" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362587339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i7e clk_mux1:inst10\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated " "Elaborating entity \"mux_i7e\" for hierarchy \"clk_mux1:inst10\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_module.bdf 1 1 " "Using design file mem_module.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mem_module " "Found entity 1: mem_module" {  } { { "mem_module.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362587392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_module mem_module:inst5 " "Elaborating entity \"mem_module\" for hierarchy \"mem_module:inst5\"" {  } { { "trx.bdf" "inst5" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -72 1744 1960 88 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587392 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux1.vhd 2 1 " "Using design file mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-SYN " "Found design unit 1: mux1-SYN" {  } { { "mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587456 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362587456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mem_module:inst5\|mux1:inst6 " "Elaborating entity \"mux1\" for hierarchy \"mem_module:inst5\|mux1:inst6\"" {  } { { "mem_module.bdf" "inst6" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf" { { 272 744 888 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mem_module:inst5\|mux1:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mem_module:inst5\|mux1:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux1.vhd" "LPM_MUX_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_module:inst5\|mux1:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mem_module:inst5\|mux1:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_module:inst5\|mux1:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mem_module:inst5\|mux1:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587508 ""}  } { { "mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mux1.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362587508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p7e " "Found entity 1: mux_p7e" {  } { { "db/mux_p7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_p7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362587608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p7e mem_module:inst5\|mux1:inst6\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated " "Elaborating entity \"mux_p7e\" for hierarchy \"mem_module:inst5\|mux1:inst6\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem2.vhd 2 1 " "Using design file mem2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem2-SYN " "Found design unit 1: mem2-SYN" {  } { { "mem2.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587662 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem2 " "Found entity 1: mem2" {  } { { "mem2.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362587662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362587662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem2 mem_module:inst5\|mem2:inst3 " "Elaborating entity \"mem2\" for hierarchy \"mem_module:inst5\|mem2:inst3\"" {  } { { "mem_module.bdf" "inst3" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf" { { 360 448 664 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\"" {  } { { "mem2.vhd" "altsyncram_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\"" {  } { { "mem2.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362587994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=mem2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=mem2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362587994 ""}  } { { "mem2.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem2.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362587994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9g1 " "Found entity 1: altsyncram_a9g1" {  } { { "db/altsyncram_a9g1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362588094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362588094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a9g1 mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated " "Elaborating entity \"altsyncram_a9g1\" for hierarchy \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362588094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aj62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aj62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aj62 " "Found entity 1: altsyncram_aj62" {  } { { "db/altsyncram_aj62.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_aj62.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362588210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362588210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aj62 mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|altsyncram_aj62:altsyncram1 " "Elaborating entity \"altsyncram_aj62\" for hierarchy \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|altsyncram_aj62:altsyncram1\"" {  } { { "db/altsyncram_a9g1.tdf" "altsyncram1" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362588210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a9g1.tdf" "mgl_prim2" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362588495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a9g1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362588542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362588542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362588542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362588542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1835363634 " "Parameter \"NODE_NAME\" = \"1835363634\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362588542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362588542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362588542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362588542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362588542 ""}  } { { "db/altsyncram_a9g1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_a9g1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362588542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362588695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362588861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"mem_module:inst5\|mem2:inst3\|altsyncram:altsyncram_component\|altsyncram_a9g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362588980 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_switch11.v 1 1 " "Using design file bus_switch11.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_switch11 " "Found entity 1: bus_switch11" {  } { { "bus_switch11.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch11.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362589064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362589064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_switch11 mem_module:inst5\|bus_switch11:inst9 " "Elaborating entity \"bus_switch11\" for hierarchy \"mem_module:inst5\|bus_switch11:inst9\"" {  } { { "mem_module.bdf" "inst9" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf" { { 304 104 344 400 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_switch8.v 1 1 " "Using design file bus_switch8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_switch8 " "Found entity 1: bus_switch8" {  } { { "bus_switch8.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362589111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362589111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_switch8 mem_module:inst5\|bus_switch8:inst1 " "Elaborating entity \"bus_switch8\" for hierarchy \"mem_module:inst5\|bus_switch8:inst1\"" {  } { { "mem_module.bdf" "inst1" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf" { { 200 128 360 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bus_switch8.v(8) " "Verilog HDL assignment warning at bus_switch8.v(8): truncated value with size 32 to match size of target (8)" {  } { { "bus_switch8.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch8.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362589111 "|trx|mem_module:inst5|bus_switch8:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bus_switch8.v(9) " "Verilog HDL assignment warning at bus_switch8.v(9): truncated value with size 32 to match size of target (8)" {  } { { "bus_switch8.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/bus_switch8.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362589111 "|trx|mem_module:inst5|bus_switch8:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "mem1.vhd 2 1 " "Using design file mem1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem1-SYN " "Found design unit 1: mem1-SYN" {  } { { "mem1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362589142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362589142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362589142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem1 mem_module:inst5\|mem1:inst " "Elaborating entity \"mem1\" for hierarchy \"mem_module:inst5\|mem1:inst\"" {  } { { "mem_module.bdf" "inst" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf" { { 128 448 664 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\"" {  } { { "mem1.vhd" "altsyncram_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\"" {  } { { "mem1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=mem1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=mem1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589243 ""}  } { { "mem1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem1.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362589243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99g1 " "Found entity 1: altsyncram_99g1" {  } { { "db/altsyncram_99g1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362589343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362589343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_99g1 mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\|altsyncram_99g1:auto_generated " "Elaborating entity \"altsyncram_99g1\" for hierarchy \"mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\|altsyncram_99g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\|altsyncram_99g1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\|altsyncram_99g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_99g1.tdf" "mgl_prim2" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\|altsyncram_99g1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\|altsyncram_99g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_99g1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\|altsyncram_99g1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mem_module:inst5\|mem1:inst\|altsyncram:altsyncram_component\|altsyncram_99g1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1835363633 " "Parameter \"NODE_NAME\" = \"1835363633\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362589412 ""}  } { { "db/altsyncram_99g1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_99g1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362589412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer serializer:inst1 " "Elaborating entity \"serializer\" for hierarchy \"serializer:inst1\"" {  } { { "trx.bdf" "inst1" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 1360 1568 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:inst9 " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:inst9\"" {  } { { "trx.bdf" "inst9" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_data_cap receiver.v(17) " "Verilog HDL or VHDL warning at receiver.v(17): object \"adc_data_cap\" assigned a value but never read" {  } { { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1485362589466 "|trx|Receiver:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "excontrol Receiver:inst9\|excontrol:ex " "Elaborating entity \"excontrol\" for hierarchy \"Receiver:inst9\|excontrol:ex\"" {  } { { "receiver.v" "ex" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cordic_rx.v 1 1 " "Using design file cordic_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_rx " "Found entity 1: cordic_rx" {  } { { "cordic_rx.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cordic_rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362589597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362589597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_rx Receiver:inst9\|cordic_rx:cordic " "Elaborating entity \"cordic_rx\" for hierarchy \"Receiver:inst9\|cordic_rx:cordic\"" {  } { { "receiver.v" "cordic" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic Receiver:inst9\|cic:cic_inst_I1 " "Elaborating entity \"cic\" for hierarchy \"Receiver:inst9\|cic:cic_inst_I1\"" {  } { { "receiver.v" "cic_inst_I1" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362589929 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cic_integrator.v 1 1 " "Using design file cic_integrator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cic_integrator " "Found entity 1: cic_integrator" {  } { { "cic_integrator.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_integrator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362590083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362590083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_integrator Receiver:inst9\|cic:cic_inst_I1\|cic_integrator:cic_stages\[0\].cic_integrator_inst " "Elaborating entity \"cic_integrator\" for hierarchy \"Receiver:inst9\|cic:cic_inst_I1\|cic_integrator:cic_stages\[0\].cic_integrator_inst\"" {  } { { "cic.v" "cic_stages\[0\].cic_integrator_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590083 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cic_comb.v 1 1 " "Using design file cic_comb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cic_comb " "Found entity 1: cic_comb" {  } { { "cic_comb.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic_comb.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362590130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362590130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_comb Receiver:inst9\|cic:cic_inst_I1\|cic_comb:cic_stages\[0\].cic_comb_inst " "Elaborating entity \"cic_comb\" for hierarchy \"Receiver:inst9\|cic:cic_inst_I1\|cic_comb:cic_stages\[0\].cic_comb_inst\"" {  } { { "cic.v" "cic_stages\[0\].cic_comb_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cic.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcic Receiver:inst9\|memcic:memcic_inst_I " "Elaborating entity \"memcic\" for hierarchy \"Receiver:inst9\|memcic:memcic_inst_I\"" {  } { { "receiver.v" "memcic_inst_I" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590230 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memcic_ram.v 1 1 " "Using design file memcic_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memcic_ram " "Found entity 1: memcic_ram" {  } { { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362590315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362590315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcic_ram Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst " "Elaborating entity \"memcic_ram\" for hierarchy \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\"" {  } { { "memcic.v" "memcic_ram_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "memcic_ram.v" "altsyncram_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 72 " "Parameter \"width_a\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 72 " "Parameter \"width_b\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590530 ""}  } { { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362590530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7bp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7bp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7bp1 " "Found entity 1: altsyncram_7bp1" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362590668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362590668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7bp1 Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated " "Elaborating entity \"altsyncram_7bp1\" for hierarchy \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_coeffs Receiver:inst9\|fir_coeffs:fir_coeffs_inst " "Elaborating entity \"fir_coeffs\" for hierarchy \"Receiver:inst9\|fir_coeffs:fir_coeffs_inst\"" {  } { { "receiver.v" "fir_coeffs_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fir_coeffs_rom.v 1 1 " "Using design file fir_coeffs_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fir_coeffs_rom " "Found entity 1: fir_coeffs_rom" {  } { { "fir_coeffs_rom.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362590865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362590865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_coeffs_rom Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst " "Elaborating entity \"fir_coeffs_rom\" for hierarchy \"Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\"" {  } { { "firfilt.v" "fir_coeffs_rom_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "fir_coeffs_rom.v" "altsyncram_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "fir_coeffs_rom.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362590968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fir_coeffs_rom.hex " "Parameter \"init_file\" = \"fir_coeffs_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362590968 ""}  } { { "fir_coeffs_rom.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_coeffs_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362590968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvb1 " "Found entity 1: altsyncram_nvb1" {  } { { "db/altsyncram_nvb1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_nvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362591084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362591084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nvb1 Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\|altsyncram_nvb1:auto_generated " "Elaborating entity \"altsyncram_nvb1\" for hierarchy \"Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|fir_coeffs_rom:fir_coeffs_rom_inst\|altsyncram:altsyncram_component\|altsyncram_nvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362591084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir Receiver:inst9\|fir:fir_inst_I " "Elaborating entity \"fir\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\"" {  } { { "receiver.v" "fir_inst_I" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362591163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fir_shiftreg.v 1 1 " "Using design file fir_shiftreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fir_shiftreg " "Found entity 1: fir_shiftreg" {  } { { "fir_shiftreg.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362591215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362591215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_shiftreg Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst " "Elaborating entity \"fir_shiftreg\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\"" {  } { { "firfilt.v" "fir_shiftreg_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362591215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "fir_shiftreg.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362591669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "fir_shiftreg.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362591685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362591685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362591685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362591685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362591685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 256 " "Parameter \"tap_distance\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362591685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 25 " "Parameter \"width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362591685 ""}  } { { "fir_shiftreg.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/fir_shiftreg.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362591685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_frv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_frv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_frv " "Found entity 1: shift_taps_frv" {  } { { "db/shift_taps_frv.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/shift_taps_frv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362591816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362591816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_frv Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated " "Elaborating entity \"shift_taps_frv\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362591816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rga1 " "Found entity 1: altsyncram_rga1" {  } { { "db/altsyncram_rga1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_rga1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362591986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362591986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rga1 Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|altsyncram_rga1:altsyncram2 " "Elaborating entity \"altsyncram_rga1\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|altsyncram_rga1:altsyncram2\"" {  } { { "db/shift_taps_frv.tdf" "altsyncram2" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/shift_taps_frv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362591986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ksf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ksf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ksf " "Found entity 1: cntr_ksf" {  } { { "db/cntr_ksf.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_ksf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362592149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362592149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ksf Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|cntr_ksf:cntr1 " "Elaborating entity \"cntr_ksf\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|cntr_ksf:cntr1\"" {  } { { "db/shift_taps_frv.tdf" "cntr1" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/shift_taps_frv.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362592149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362592286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362592286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ugc Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|cntr_ksf:cntr1\|cmpr_ugc:cmpr4 " "Elaborating entity \"cmpr_ugc\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|cntr_ksf:cntr1\|cmpr_ugc:cmpr4\"" {  } { { "db/cntr_ksf.tdf" "cmpr4" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_ksf.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362592286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_mac Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst " "Elaborating entity \"fir_mac\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\"" {  } { { "firfilt.v" "fir_mac_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362592318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mult_24sx24s.v 1 1 " "Using design file mult_24sx24s.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult_24Sx24S " "Found entity 1: mult_24Sx24S" {  } { { "mult_24sx24s.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362592371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362592371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_24Sx24S Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst " "Elaborating entity \"mult_24Sx24S\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\"" {  } { { "firfilt.v" "mult_24Sx24S_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362592371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_24sx24s.v" "lpm_mult_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362592570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult_24sx24s.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362592602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362592602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362592602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362592602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362592602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362592602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362592602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362592602 ""}  } { { "mult_24sx24s.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mult_24sx24s.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362592602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_okp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_okp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_okp " "Found entity 1: mult_okp" {  } { { "db/mult_okp.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mult_okp.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362592734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362592734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_okp Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_okp:auto_generated " "Elaborating entity \"mult_okp\" for hierarchy \"Receiver:inst9\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|mult_24Sx24S:mult_24Sx24S_inst\|lpm_mult:lpm_mult_component\|mult_okp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362592734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirInterp8 Receiver:inst9\|FirInterp8:fi " "Elaborating entity \"FirInterp8\" for hierarchy \"Receiver:inst9\|FirInterp8:fi\"" {  } { { "receiver.v" "fi" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362592988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firromI Receiver:inst9\|FirInterp8:fi\|firromI:rom " "Elaborating entity \"firromI\" for hierarchy \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\"" {  } { { "firinterp.v" "rom" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\"" {  } { { "firromI.v" "altsyncram_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\"" {  } { { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file coefI8.mif " "Parameter \"init_file\" = \"coefI8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593187 ""}  } { { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362593187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83b1 " "Found entity 1: altsyncram_83b1" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362593288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362593288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83b1 Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated " "Elaborating entity \"altsyncram_83b1\" for hierarchy \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "firram36I Receiver:inst9\|FirInterp8:fi\|firram36I:ram " "Elaborating entity \"firram36I\" for hierarchy \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\"" {  } { { "firinterp.v" "ram" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\"" {  } { { "firram36I.v" "altsyncram_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\"" {  } { { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362593589 ""}  } { { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362593589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbp1 " "Found entity 1: altsyncram_jbp1" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362593720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362593720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jbp1 Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated " "Elaborating entity \"altsyncram_jbp1\" for hierarchy \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CicInterpM5 Receiver:inst9\|CicInterpM5:in2 " "Elaborating entity \"CicInterpM5\" for hierarchy \"Receiver:inst9\|CicInterpM5:in2\"" {  } { { "receiver.v" "in2" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362593789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cordic_tx.v 1 1 " "Using design file cordic_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_tx " "Found entity 1: cordic_tx" {  } { { "cordic_tx.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/cordic_tx.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362594121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1485362594121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_tx Receiver:inst9\|cordic_tx:cordic_inst " "Elaborating entity \"cordic_tx\" for hierarchy \"Receiver:inst9\|cordic_tx:cordic_inst\"" {  } { { "receiver.v" "cordic_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362594121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:inst " "Elaborating entity \"add\" for hierarchy \"add:inst\"" {  } { { "trx.bdf" "inst" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 280 584 744 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362594371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"add:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.v" "LPM_ADD_SUB_component" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362594508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"add:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362594562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "add:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"add:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362594562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362594562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362594562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362594562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362594562 ""}  } { { "add.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/add.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485362594562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gmh " "Found entity 1: add_sub_gmh" {  } { { "db/add_sub_gmh.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/add_sub_gmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362594693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362594693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gmh add:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gmh:auto_generated " "Elaborating entity \"add_sub_gmh\" for hierarchy \"add:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_gmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362594693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TENBASET_RxD TENBASET_RxD:inst13 " "Elaborating entity \"TENBASET_RxD\" for hierarchy \"TENBASET_RxD:inst13\"" {  } { { "trx.bdf" "inst13" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 152 496 760 264 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362594715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TENBASET_RxD.v(15) " "Verilog HDL assignment warning at TENBASET_RxD.v(15): truncated value with size 32 to match size of target (2)" {  } { { "TENBASET_RxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362594715 "|trx|TENBASET_RxD:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TENBASET_RxD.v(37) " "Verilog HDL assignment warning at TENBASET_RxD.v(37): truncated value with size 32 to match size of target (5)" {  } { { "TENBASET_RxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362594715 "|trx|TENBASET_RxD:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TENBASET_RxD.v(48) " "Verilog HDL assignment warning at TENBASET_RxD.v(48): truncated value with size 32 to match size of target (10)" {  } { { "TENBASET_RxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362594715 "|trx|TENBASET_RxD:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TENBASET_RxD.v(51) " "Verilog HDL assignment warning at TENBASET_RxD.v(51): truncated value with size 32 to match size of target (10)" {  } { { "TENBASET_RxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362594715 "|trx|TENBASET_RxD:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TENBASET_RxD.v(60) " "Verilog HDL assignment warning at TENBASET_RxD.v(60): truncated value with size 32 to match size of target (3)" {  } { { "TENBASET_RxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362594715 "|trx|TENBASET_RxD:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 TENBASET_RxD.v(100) " "Verilog HDL assignment warning at TENBASET_RxD.v(100): truncated value with size 32 to match size of target (26)" {  } { { "TENBASET_RxD.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/TENBASET_RxD.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485362594715 "|trx|TENBASET_RxD:inst13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q memcic_ram_inst 62 72 " "Port \"q\" on the entity instantiation of \"memcic_ram_inst\" is connected to a signal of width 62. The formal width of the signal in the module is 72.  The extra bits will be left dangling without any fan-out logic." {  } { { "memcic.v" "memcic_ram_inst" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1485362595564 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_m8o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_m8o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_m8o " "Found entity 1: sld_ela_trigger_m8o" {  } { { "db/sld_ela_trigger_m8o.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/sld_ela_trigger_m8o.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362597083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362597083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_trx_auto_signaltap_0_1_672c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_trx_auto_signaltap_0_1_672c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_trx_auto_signaltap_0_1_672c " "Found entity 1: sld_reserved_trx_auto_signaltap_0_1_672c" {  } { { "db/sld_reserved_trx_auto_signaltap_0_1_672c.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/sld_reserved_trx_auto_signaltap_0_1_672c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362597199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362597199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gr14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gr14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gr14 " "Found entity 1: altsyncram_gr14" {  } { { "db/altsyncram_gr14.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_gr14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362598322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362598322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362598720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362598720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362598922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362598922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vei " "Found entity 1: cntr_vei" {  } { { "db/cntr_vei.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_vei.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362599287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362599287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362599471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362599471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362599772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362599772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362599888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362599888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362600058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362600058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362600189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362600189 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362600490 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1485362600674 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.01.25.20:43:33 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl " "2017.01.25.20:43:33 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362613972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362621753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362622283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362625933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362626064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362626233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362626434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362626465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362626481 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1485362627282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d43b179/alt_sld_fab.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362627620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362627620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362627783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362627783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362627802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362627802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362627836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362627836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362627952 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362627952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362627952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485362628021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362628021 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[0\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[1\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[2\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[3\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[4\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[5\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[6\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[7\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[8\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[9\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[10\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[11\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[12\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[13\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[14\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[15\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[16\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[17\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[18\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[19\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[20\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[21\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[22\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[23\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[24\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[25\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[26\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[27\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 929 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[28\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[29\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[30\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[31\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[32\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[33\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[34\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[35\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firram36I:ram\|altsyncram:altsyncram_component\|altsyncram_jbp1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_jbp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_jbp1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firram36I.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firram36I.v" 88 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 64 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firram36I:ram|altsyncram:altsyncram_component|altsyncram_jbp1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[0\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[1\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[2\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[3\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[4\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[5\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[6\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[7\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[8\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[9\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[10\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[11\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[12\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[13\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[14\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[15\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[16\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[17\] " "Synthesized away node \"Receiver:inst9\|FirInterp8:fi\|firromI:rom\|altsyncram:altsyncram_component\|altsyncram_83b1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_83b1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_83b1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "firromI.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firromI.v" 81 0 0 } } { "firinterp.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firinterp.v" 59 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 145 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|FirInterp8:fi|firromI:rom|altsyncram:altsyncram_component|altsyncram_83b1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[62\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[63\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[64\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[65\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[66\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2216 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[67\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2249 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[68\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2282 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[69\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[70\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[71\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_Q\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2381 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 90 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_Q|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[62\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[63\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[64\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2150 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[65\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[66\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2216 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[67\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2249 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[68\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2282 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[69\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[70\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[71\] " "Synthesized away node \"Receiver:inst9\|memcic:memcic_inst_I\|memcic_ram:memcic_ram_inst\|altsyncram:altsyncram_component\|altsyncram_7bp1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_7bp1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_7bp1.tdf" 2381 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memcic_ram.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic_ram.v" 88 0 0 } } { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 205 0 0 } } { "receiver.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/receiver.v" 80 0 0 } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 72 888 1104 216 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362630308 "|trx|Receiver:inst9|memcic:memcic_inst_I|memcic_ram:memcic_ram_inst|altsyncram:altsyncram_component|altsyncram_7bp1:auto_generated|ram_block1a71"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1485362630308 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1485362630308 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "336 " "Ignored 336 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "336 " "Ignored 336 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1485362630907 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1485362630907 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_mux1:inst10\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer clk_mux1:inst10\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1485362632861 "|trx|clk_mux1:inst10|lpm_mux:LPM_MUX_component|mux_i7e:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1485362632861 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1485362638830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362642321 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1485362646697 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mem_module:inst5\|clk_mux1:inst14\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] " "Logic cell \"mem_module:inst5\|clk_mux1:inst14\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\]\"" {  } { { "db/mux_i7e.tdf" "result_node\[0\]" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1485362646759 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1485362646759 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1485362647113 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1485362647113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362647726 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1485362649264 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1485362649264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362649649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/output_files/trx.map.smsg " "Generated suppressed messages file C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/output_files/trx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362651096 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1485362654587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1485362654919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485362654919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4882 " "Implemented 4882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1485362656452 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1485362656452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4618 " "Implemented 4618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1485362656452 ""} { "Info" "ICUT_CUT_TM_RAMS" "222 " "Implemented 222 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1485362656452 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1485362656452 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1485362656452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1485362656452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "948 " "Peak virtual memory: 948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485362656637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 19:44:16 2017 " "Processing ended: Wed Jan 25 19:44:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485362656637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485362656637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485362656637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1485362656637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1485362669729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1485362669744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 19:44:26 2017 " "Processing started: Wed Jan 25 19:44:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1485362669744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1485362669744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trx -c trx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1485362669744 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1485362670927 ""}
{ "Info" "0" "" "Project  = trx" {  } {  } 0 0 "Project  = trx" 0 0 "Fitter" 0 0 1485362670927 ""}
{ "Info" "0" "" "Revision = trx" {  } {  } 0 0 "Revision = trx" 0 0 "Fitter" 0 0 1485362670927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1485362671328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trx EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"trx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1485362671476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485362671613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1485362671613 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mem_module:inst5\|clk_mux1:inst13\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for mem_module:inst5\|clk_mux1:inst13\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] port" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4586 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1485362671829 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 48 25 0 0 " "Implementing clock multiplication of 48, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 3055 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1485362671829 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 24 25 0 0 " "Implementing clock multiplication of 24, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 3056 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1485362671829 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 24 3125 0 0 " "Implementing clock multiplication of 24, clock division of 3125, and phase shift of 0 degrees (0 ps) for pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 3057 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1485362671829 ""}  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4586 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1485362671829 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1485362672300 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1485362672816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1485362672816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1485362672816 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1485362672816 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 15807 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1485362672863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 15809 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1485362672863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 15811 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1485362672863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 15813 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1485362672863 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1485362672863 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1485362672878 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1485362673179 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "eth_in eth_in(n) " "Pin \"eth_in\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"eth_in(n)\"" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { eth_in } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_in" } { 0 "eth_in(n)" } } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { 192 224 400 208 "eth_in" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 125 10611 11489 0 0 ""} { 0 { 0 ""} 0 249 10611 11489 0 0 ""}  }  } } { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { eth_in(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1485362673999 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1485362673999 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 22 " "No exact pin location assignment(s) for 1 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1485362674365 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485362676145 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485362676145 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1485362676145 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1485362676145 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trx.sdc " "Synopsys Design Constraints File file not found: 'trx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1485362676214 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clc_in " "Node: clc_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TENBASET_RxD:inst13\|led_cnt\[1\] clc_in " "Register TENBASET_RxD:inst13\|led_cnt\[1\] is being clocked by clc_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362676282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1485362676282 "|trx|clc_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst11\|inst " "Node: clk_div_4:inst11\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register power_up:inst6\|rcnt\[1\] clk_div_4:inst11\|inst " "Register power_up:inst6\|rcnt\[1\] is being clocked by clk_div_4:inst11\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362676282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1485362676282 "|trx|clk_div_4:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst8\|inst2 " "Node: clk_div_4:inst8\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_div_4:inst11\|inst clk_div_4:inst8\|inst2 " "Register clk_div_4:inst11\|inst is being clocked by clk_div_4:inst8\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362676282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1485362676282 "|trx|clk_div_4:inst8|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst8\|inst " "Node: clk_div_4:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_div_4:inst8\|inst2 clk_div_4:inst8\|inst " "Register clk_div_4:inst8\|inst2 is being clocked by clk_div_4:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362676282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1485362676282 "|trx|clk_div_4:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_ctrl:inst4\|start " "Node: data_ctrl:inst4\|start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_ctrl:inst4\|page data_ctrl:inst4\|start " "Register data_ctrl:inst4\|page is being clocked by data_ctrl:inst4\|start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362676282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1485362676282 "|trx|data_ctrl:inst4|start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " "Node: Receiver:inst9\|memcic:memcic_inst_I\|out_strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serializer:inst1\|temp_data_re\[23\] Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " "Register serializer:inst1\|temp_data_re\[23\] is being clocked by Receiver:inst9\|memcic:memcic_inst_I\|out_strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362676282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1485362676282 "|trx|Receiver:inst9|memcic:memcic_inst_I|out_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst9\|fir:fir_inst_I\|out_strobe " "Node: Receiver:inst9\|fir:fir_inst_I\|out_strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Receiver:inst9\|rx_real\[23\] Receiver:inst9\|fir:fir_inst_I\|out_strobe " "Register Receiver:inst9\|rx_real\[23\] is being clocked by Receiver:inst9\|fir:fir_inst_I\|out_strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362676282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1485362676282 "|trx|Receiver:inst9|fir:fir_inst_I|out_strobe"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362676398 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362676398 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362676398 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362676398 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1485362676398 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1485362676398 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1485362676398 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1485362676398 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1485362676398 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485362676398 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485362676398 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1485362676398 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1485362676398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mem_module:inst5\|clk_mux1:inst13\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mem_module:inst5\|clk_mux1:inst13\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4586 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4586 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4586 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4586 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 13980 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Receiver:inst9\|fir:fir_inst_I\|out_strobe  " "Automatically promoted node Receiver:inst9\|fir:fir_inst_I\|out_strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir:fir_inst_I\|out_strobe~0 " "Destination node Receiver:inst9\|fir:fir_inst_I\|out_strobe~0" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4866 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 829 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Receiver:inst9\|memcic:memcic_inst_I\|out_strobe  " "Automatically promoted node Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|altsyncram_rga1:altsyncram2\|ram_block3a24 " "Destination node Receiver:inst9\|fir:fir_inst_I\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|altsyncram_rga1:altsyncram2\|ram_block3a24" {  } { { "db/altsyncram_rga1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_rga1.tdf" 759 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 729 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir:fir_inst_Q\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|altsyncram_rga1:altsyncram2\|ram_block3a24 " "Destination node Receiver:inst9\|fir:fir_inst_Q\|fir_shiftreg:fir_shiftreg_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_frv:auto_generated\|altsyncram_rga1:altsyncram2\|ram_block3a24" {  } { { "db/altsyncram_rga1.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/altsyncram_rga1.tdf" 759 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 3472 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[0\] " "Destination node Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[0\]" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 886 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[1\] " "Destination node Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[1\]" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 887 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[2\] " "Destination node Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[2\]" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 888 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[3\] " "Destination node Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[3\]" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 889 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[4\] " "Destination node Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[4\]" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 890 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[5\] " "Destination node Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[5\]" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 891 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[6\] " "Destination node Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[6\]" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 892 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[7\] " "Destination node Receiver:inst9\|fir_coeffs:fir_coeffs_inst\|coeff_idx\[7\]" {  } { { "firfilt.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/firfilt.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 893 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1485362677147 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "memcic.v" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/memcic.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 1392 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_mux1:inst10\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\]  " "Automatically promoted node clk_mux1:inst10\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 2900 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_4:inst11\|inst  " "Automatically promoted node clk_div_4:inst11\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_mux1:inst10\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] " "Destination node clk_mux1:inst10\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\]" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 2900 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_4:inst11\|inst~0 " "Destination node clk_div_4:inst11\|inst~0" {  } { { "clk_div_4.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_div_4.bdf" { { 120 576 640 200 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 10513 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "clk_div_4.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_div_4.bdf" { { 120 576 640 200 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 3074 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mem_module:inst5\|clk_mux1:inst14\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\]  " "Automatically promoted node mem_module:inst5\|clk_mux1:inst14\|lpm_mux:LPM_MUX_component\|mux_i7e:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1485362677147 ""}  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 0 { 0 ""} 0 4627 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485362677147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1485362679437 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1485362679469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1485362679469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485362679506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485362679553 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1485362679591 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1485362679892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1485362679907 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1485362679907 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1485362679939 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1485362679939 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1485362679939 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1485362679939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1485362679939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1485362679939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1485362679939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 20 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1485362679939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 5 9 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1485362679939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 18 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1485362679939 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 23 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1485362679939 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1485362679939 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1485362679939 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] clk_20mhz~output " "PLL \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clk_20mhz~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "lpm_mux.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 0 0 } } { "clk_mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd" 75 0 0 } } { "mem_module.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf" { { 456 144 224 536 "inst13" "" } } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -72 1744 1960 88 "inst5" "" } } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -424 760 936 -408 "clk_20mhz" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1485362680055 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] clk_adc~output " "PLL \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"clk_adc~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mux_i7e.tdf" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/db/mux_i7e.tdf" 30 13 0 } } { "lpm_mux.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 0 0 } } { "clk_mux1.vhd" "" { Text "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/clk_mux1.vhd" 75 0 0 } } { "mem_module.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/mem_module.bdf" { { 456 144 224 536 "inst13" "" } } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -72 1744 1960 88 "inst5" "" } } } } { "trx.bdf" "" { Schematic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/trx.bdf" { { -296 392 568 -280 "clk_adc" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1485362680055 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_in\[12\] " "Node \"adc_in\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_in\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485362680409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_in\[13\] " "Node \"adc_in\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_in\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485362680409 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk20 " "Node \"clk20\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1485362680409 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1485362680409 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485362680409 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1485362680456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1485362683486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485362687089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1485362687237 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1485362692646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485362692646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1485362695041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1485362699622 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1485362699622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1485362700177 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1485362700177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1485362700177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485362700177 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.19 " "Total time spent on timing analysis during the Fitter is 2.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1485362700593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485362700862 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485362702787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485362702903 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485362705232 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485362707561 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1485362708572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/output_files/trx.fit.smsg " "Generated suppressed messages file C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/output_files/trx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1485362709421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1461 " "Peak virtual memory: 1461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485362712508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 19:45:12 2017 " "Processing ended: Wed Jan 25 19:45:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485362712508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485362712508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485362712508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1485362712508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1485362722642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1485362722662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 19:45:22 2017 " "Processing started: Wed Jan 25 19:45:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1485362722662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1485362722662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trx -c trx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1485362722662 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1485362726303 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1485362726358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485362727010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 19:45:27 2017 " "Processing ended: Wed Jan 25 19:45:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485362727010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485362727010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485362727010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1485362727010 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1485362727781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1485362737272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1485362737289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 19:45:36 2017 " "Processing started: Wed Jan 25 19:45:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1485362737289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362737289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trx -c trx " "Command: quartus_sta trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362737289 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1485362737625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362738173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362738296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362738296 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485362739165 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1485362739165 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1485362739165 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739165 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trx.sdc " "Synopsys Design Constraints File file not found: 'trx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739265 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clc_in " "Node: clc_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TENBASET_RxD:inst13\|led_cnt\[1\] clc_in " "Register TENBASET_RxD:inst13\|led_cnt\[1\] is being clocked by clc_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362739297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739297 "|trx|clc_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst11\|inst " "Node: clk_div_4:inst11\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register power_up:inst6\|rcnt\[1\] clk_div_4:inst11\|inst " "Register power_up:inst6\|rcnt\[1\] is being clocked by clk_div_4:inst11\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362739297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739297 "|trx|clk_div_4:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst8\|inst2 " "Node: clk_div_4:inst8\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_div_4:inst11\|inst clk_div_4:inst8\|inst2 " "Register clk_div_4:inst11\|inst is being clocked by clk_div_4:inst8\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362739297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739297 "|trx|clk_div_4:inst8|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst8\|inst " "Node: clk_div_4:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_div_4:inst8\|inst2 clk_div_4:inst8\|inst " "Register clk_div_4:inst8\|inst2 is being clocked by clk_div_4:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362739297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739297 "|trx|clk_div_4:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " "Node: Receiver:inst9\|memcic:memcic_inst_I\|out_strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serializer:inst1\|temp_data_im\[23\] Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " "Register serializer:inst1\|temp_data_im\[23\] is being clocked by Receiver:inst9\|memcic:memcic_inst_I\|out_strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362739297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739297 "|trx|Receiver:inst9|memcic:memcic_inst_I|out_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst9\|fir:fir_inst_I\|out_strobe " "Node: Receiver:inst9\|fir:fir_inst_I\|out_strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Receiver:inst9\|rx_imag\[23\] Receiver:inst9\|fir:fir_inst_I\|out_strobe " "Register Receiver:inst9\|rx_imag\[23\] is being clocked by Receiver:inst9\|fir:fir_inst_I\|out_strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362739297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739297 "|trx|Receiver:inst9|fir:fir_inst_I|out_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_ctrl:inst4\|start " "Node: data_ctrl:inst4\|start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_ctrl:inst4\|page data_ctrl:inst4\|start " "Register data_ctrl:inst4\|page is being clocked by data_ctrl:inst4\|start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362739297 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739297 "|trx|data_ctrl:inst4|start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362739497 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362739497 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362739497 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362739497 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739497 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1485362739497 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1485362739497 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739497 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1485362739497 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1485362739534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.081 " "Worst-case setup slack is 41.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.081               0.000 altera_reserved_tck  " "   41.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.435 " "Worst-case recovery slack is 47.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.435               0.000 altera_reserved_tck  " "   47.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 altera_reserved_tck  " "    1.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.447 " "Worst-case minimum pulse width slack is 49.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.447               0.000 altera_reserved_tck  " "   49.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362739751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739751 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362739920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362739920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362739920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362739920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 339.059 ns " "Worst Case Available Settling Time: 339.059 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362739920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362739920 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362739920 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1485362739936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362740036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362742665 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clc_in " "Node: clc_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TENBASET_RxD:inst13\|led_cnt\[1\] clc_in " "Register TENBASET_RxD:inst13\|led_cnt\[1\] is being clocked by clc_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362743298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743298 "|trx|clc_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst11\|inst " "Node: clk_div_4:inst11\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register power_up:inst6\|rcnt\[1\] clk_div_4:inst11\|inst " "Register power_up:inst6\|rcnt\[1\] is being clocked by clk_div_4:inst11\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362743298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743298 "|trx|clk_div_4:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst8\|inst2 " "Node: clk_div_4:inst8\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_div_4:inst11\|inst clk_div_4:inst8\|inst2 " "Register clk_div_4:inst11\|inst is being clocked by clk_div_4:inst8\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362743298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743298 "|trx|clk_div_4:inst8|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst8\|inst " "Node: clk_div_4:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_div_4:inst8\|inst2 clk_div_4:inst8\|inst " "Register clk_div_4:inst8\|inst2 is being clocked by clk_div_4:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362743298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743298 "|trx|clk_div_4:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " "Node: Receiver:inst9\|memcic:memcic_inst_I\|out_strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serializer:inst1\|temp_data_im\[23\] Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " "Register serializer:inst1\|temp_data_im\[23\] is being clocked by Receiver:inst9\|memcic:memcic_inst_I\|out_strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362743298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743298 "|trx|Receiver:inst9|memcic:memcic_inst_I|out_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst9\|fir:fir_inst_I\|out_strobe " "Node: Receiver:inst9\|fir:fir_inst_I\|out_strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Receiver:inst9\|rx_imag\[23\] Receiver:inst9\|fir:fir_inst_I\|out_strobe " "Register Receiver:inst9\|rx_imag\[23\] is being clocked by Receiver:inst9\|fir:fir_inst_I\|out_strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362743298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743298 "|trx|Receiver:inst9|fir:fir_inst_I|out_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_ctrl:inst4\|start " "Node: data_ctrl:inst4\|start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_ctrl:inst4\|page data_ctrl:inst4\|start " "Register data_ctrl:inst4\|page is being clocked by data_ctrl:inst4\|start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362743298 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743298 "|trx|data_ctrl:inst4|start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362743313 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362743313 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362743313 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362743313 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743313 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1485362743313 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1485362743313 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.655 " "Worst-case setup slack is 41.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.655               0.000 altera_reserved_tck  " "   41.655               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.737 " "Worst-case recovery slack is 47.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.737               0.000 altera_reserved_tck  " "   47.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.028 " "Worst-case removal slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 altera_reserved_tck  " "    1.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.300 " "Worst-case minimum pulse width slack is 49.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300               0.000 altera_reserved_tck  " "   49.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362743467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743467 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362743630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362743630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362743630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362743630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 339.890 ns " "Worst Case Available Settling Time: 339.890 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362743630 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362743630 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362743630 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1485362743667 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clc_in " "Node: clc_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TENBASET_RxD:inst13\|led_cnt\[1\] clc_in " "Register TENBASET_RxD:inst13\|led_cnt\[1\] is being clocked by clc_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362744231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744231 "|trx|clc_in"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst11\|inst " "Node: clk_div_4:inst11\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register power_up:inst6\|rcnt\[1\] clk_div_4:inst11\|inst " "Register power_up:inst6\|rcnt\[1\] is being clocked by clk_div_4:inst11\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362744231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744231 "|trx|clk_div_4:inst11|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst8\|inst2 " "Node: clk_div_4:inst8\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_div_4:inst11\|inst clk_div_4:inst8\|inst2 " "Register clk_div_4:inst11\|inst is being clocked by clk_div_4:inst8\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362744231 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744231 "|trx|clk_div_4:inst8|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div_4:inst8\|inst " "Node: clk_div_4:inst8\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_div_4:inst8\|inst2 clk_div_4:inst8\|inst " "Register clk_div_4:inst8\|inst2 is being clocked by clk_div_4:inst8\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362744247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744247 "|trx|clk_div_4:inst8|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " "Node: Receiver:inst9\|memcic:memcic_inst_I\|out_strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register serializer:inst1\|temp_data_im\[23\] Receiver:inst9\|memcic:memcic_inst_I\|out_strobe " "Register serializer:inst1\|temp_data_im\[23\] is being clocked by Receiver:inst9\|memcic:memcic_inst_I\|out_strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362744247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744247 "|trx|Receiver:inst9|memcic:memcic_inst_I|out_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Receiver:inst9\|fir:fir_inst_I\|out_strobe " "Node: Receiver:inst9\|fir:fir_inst_I\|out_strobe was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Receiver:inst9\|rx_imag\[23\] Receiver:inst9\|fir:fir_inst_I\|out_strobe " "Register Receiver:inst9\|rx_imag\[23\] is being clocked by Receiver:inst9\|fir:fir_inst_I\|out_strobe" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362744247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744247 "|trx|Receiver:inst9|fir:fir_inst_I|out_strobe"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_ctrl:inst4\|start " "Node: data_ctrl:inst4\|start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register data_ctrl:inst4\|page data_ctrl:inst4\|start " "Register data_ctrl:inst4\|page is being clocked by data_ctrl:inst4\|start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1485362744247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744247 "|trx|data_ctrl:inst4|start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362744247 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362744247 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362744247 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1485362744247 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744247 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1485362744262 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1485362744262 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.268 " "Worst-case setup slack is 46.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.268               0.000 altera_reserved_tck  " "   46.268               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.025 " "Worst-case recovery slack is 49.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.025               0.000 altera_reserved_tck  " "   49.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.450 " "Worst-case minimum pulse width slack is 49.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.450               0.000 altera_reserved_tck  " "   49.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1485362744366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744366 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362744569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362744569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362744569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362744569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.388 ns " "Worst Case Available Settling Time: 345.388 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362744569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1485362744569 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362744569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362745469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362745469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 46 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485362745886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 19:45:45 2017 " "Processing ended: Wed Jan 25 19:45:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485362745886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485362745886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485362745886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362745886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1485362756057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1485362756072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 19:45:55 2017 " "Processing started: Wed Jan 25 19:45:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1485362756072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1485362756072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off trx -c trx " "Command: quartus_eda --read_settings_files=off --write_settings_files=off trx -c trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1485362756072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_85c_slow.vho C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_85c_slow.vho in folder \"C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1485362759966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_0c_slow.vho C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_0c_slow.vho in folder \"C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1485362761469 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_min_1200mv_0c_fast.vho C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/ simulation " "Generated file trx_min_1200mv_0c_fast.vho in folder \"C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1485362763072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx.vho C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/ simulation " "Generated file trx.vho in folder \"C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1485362764561 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_85c_vhd_slow.sdo C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1485362766200 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_8_1200mv_0c_vhd_slow.sdo C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/ simulation " "Generated file trx_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1485362767941 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_min_1200mv_0c_vhd_fast.sdo C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/ simulation " "Generated file trx_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1485362769536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trx_vhd.sdo C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/ simulation " "Generated file trx_vhd.sdo in folder \"C:/Users/User/GoogleDrive/project/sdr_ad9283/quartus_files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1485362771254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485362772497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 19:46:12 2017 " "Processing ended: Wed Jan 25 19:46:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485362772497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485362772497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485362772497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1485362772497 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 196 s " "Quartus Prime Full Compilation was successful. 0 errors, 196 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1485362773314 ""}
