<profile>

<section name = "Vivado HLS Report for 'example'" level="0">
<item name = "Date">Fri Dec 25 17:01:13 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">proj_stable_content</item>
<item name = "Solution">Optimaized</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33 ns, 10.138 ns, 1.67 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 0.467 us, 0.467 us, 35, 35, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_readmem_fu_99">readmem, 22, 22, 0.293 us, 0.293 us, 10, 10, dataflow</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- load">10, 10, 2, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 458, 1145, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_readmem_fu_99">readmem, 0, 0, 458, 1145, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tb_U">example_tb, 2, 0, 0, 0, 10, 32, 1, 320</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_114_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln69_fu_108_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_sync_grp_readmem_fu_99_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_readmem_fu_99_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i_0_i_phi_fu_91_p4">9, 2, 4, 8</column>
<column name="i_0_i_reg_87">9, 2, 4, 8</column>
<column name="in1_strm_V_blk_n">9, 2, 1, 2</column>
<column name="in2_strm_V_read">9, 2, 1, 2</column>
<column name="out_strm_V_write">9, 2, 1, 2</column>
<column name="tb_address1">15, 3, 4, 12</column>
<column name="tb_ce0">9, 2, 1, 2</column>
<column name="tb_ce1">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_readmem_fu_99_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_readmem_fu_99_ap_ready">1, 0, 1, 0</column>
<column name="grp_readmem_fu_99_ap_start_reg">1, 0, 1, 0</column>
<column name="i_0_i_reg_87">4, 0, 4, 0</column>
<column name="i_reg_129">4, 0, 4, 0</column>
<column name="icmp_ln69_reg_125">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, example, return value</column>
<column name="in1_strm_V_dout">in, 32, ap_fifo, in1_strm_V, pointer</column>
<column name="in1_strm_V_empty_n">in, 1, ap_fifo, in1_strm_V, pointer</column>
<column name="in1_strm_V_read">out, 1, ap_fifo, in1_strm_V, pointer</column>
<column name="in2_strm_V_dout">in, 32, ap_fifo, in2_strm_V, pointer</column>
<column name="in2_strm_V_empty_n">in, 1, ap_fifo, in2_strm_V, pointer</column>
<column name="in2_strm_V_read">out, 1, ap_fifo, in2_strm_V, pointer</column>
<column name="out_strm_V_din">out, 32, ap_fifo, out_strm_V, pointer</column>
<column name="out_strm_V_full_n">in, 1, ap_fifo, out_strm_V, pointer</column>
<column name="out_strm_V_write">out, 1, ap_fifo, out_strm_V, pointer</column>
</table>
</item>
</section>
</profile>
