INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_lab4/project_lab4.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_lab4/project_lab4.srcs/sources_1/new/single_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jassh/vivado_proj/project_lab4/project_lab4.srcs/sim_1/new/sim_single_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_single_output
