// Seed: 2414723619
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    output tri1 id_4
);
  assign id_3 = id_0;
  wand id_6;
  tri  id_7;
  always @(1 or posedge id_7) id_4 = id_6 >> 1'b0;
  wire id_8;
  assign id_4 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3,
    input wand id_4
);
  assign id_2 = 1;
  module_0(
      id_4, id_3, id_4, id_3, id_3
  );
endmodule
