/*
 * One bit register (DFF).  On the rising edge of the `clock`
 * signal, the value of `d` is copied to `q` if `clear_n` is
 * high (inactive).  If `clear_n` is low (active), set the value
 * of `q` to 0.
 */
module RegisterOneBit(
    input logic clock,
    input logic clear_n,
    input logic d,
    output logic q,
);

// Update `q` only on the rising edge of `clock` or the falling
// edge of `clear_n`
always_ff @(posedge clock) begin
    if (clear_n == 1’b0) begin
        // Set `q` to 0 when `clear_n` is low (active)
        q <= 1’b0;
    end else begin
        // Set `q` to `d` on `clock` rising edge
        q <= d;
    end
end
