# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sincos2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:43:37 on Oct 01,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sincos2
# -- Compiling architecture rtl of sincos2
# ** Error (suppressible): C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd(116): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Error (suppressible): C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd(127): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Note: C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd(139): VHDL Compiler exiting
# End time: 17:43:37 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: c:/intelfpga_lite/22.1std/questa_fse/win64/vcom failed.
# Error in macro ./sincos2_run_msim_rtl_vhdl.do line 8
# c:/intelfpga_lite/22.1std/questa_fse/win64/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/sincos2/synthesis/sincos2.vhd}"
vcom -reportprogress 300 -work work C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:43:44 on Oct 01,2023
# vcom -reportprogress 300 -work work C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sincos2_vhd_tst
# -- Compiling architecture sincos2_arch of sincos2_vhd_tst
# End time: 17:43:45 on Oct 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.sincos2_vhd_tst
# vsim -voptargs="+acc" work.sincos2_vhd_tst 
# Start time: 17:43:49 on Oct 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd(63): (vopt-1447) Instance "i1" is bound to entity "work.sincos2" that has no architectures.
# ** Warning: C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd(63): (vopt-3473) Component instance "i1 : sincos2" is not bound.
#         Region: /sincos2_vhd_tst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sincos2_vhd_tst(sincos2_arch)#1
# ** Error: (vsim-3173) Entity 'C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/rtl_work.sincos2' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:43:50 on Oct 01,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
vsim -vopt work.sincos2_vhd_tst
# vsim -vopt work.sincos2_vhd_tst 
# Start time: 17:44:40 on Oct 01,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd(63): (vopt-1447) Instance "i1" is bound to entity "work.sincos2" that has no architectures.
# ** Warning: C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd(63): (vopt-3473) Component instance "i1 : sincos2" is not bound.
#         Region: /sincos2_vhd_tst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sincos2_vhd_tst(sincos2_arch)#1
# ** Error: (vsim-3173) Entity 'C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/rtl_work.sincos2' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:44:44 on Oct 01,2023, Elapsed time: 0:00:04
# Errors: 1, Warnings: 2
vsim -voptargs=+acc work.sincos2_vhd_tst
# vsim -voptargs="+acc" work.sincos2_vhd_tst 
# Start time: 17:44:47 on Oct 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sincos2_vhd_tst(sincos2_arch)#1
# ** Error: (vsim-3173) Entity 'C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/rtl_work.sincos2' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:44:47 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:44:54 on Oct 01,2023
# vcom -reportprogress 300 -work work C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sincos2_vhd_tst
# -- Compiling architecture sincos2_arch of sincos2_vhd_tst
# End time: 17:44:54 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.sincos2_vhd_tst
# vsim -voptargs="+acc" work.sincos2_vhd_tst 
# Start time: 17:45:01 on Oct 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sincos2_vhd_tst(sincos2_arch)#1
# ** Error: (vsim-3173) Entity 'C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/rtl_work.sincos2' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:45:02 on Oct 01,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.sincos2_vhd_tst
# vsim -voptargs="+acc" work.sincos2_vhd_tst 
# Start time: 17:45:06 on Oct 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sincos2_vhd_tst(sincos2_arch)#1
# ** Error: (vsim-3173) Entity 'C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/rtl_work.sincos2' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:45:06 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:48:41 on Oct 01,2023
# vcom -reportprogress 300 -work work C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/sincos2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sincos2_vhd_tst
# -- Compiling architecture sincos2_arch of sincos2_vhd_tst
# End time: 17:48:41 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.sincos2_vhd_tst
# vsim -voptargs="+acc" work.sincos2_vhd_tst 
# Start time: 17:48:46 on Oct 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sincos2_vhd_tst(sincos2_arch)#1
# ** Error: (vsim-3173) Entity 'C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/rtl_work.sincos2' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:48:46 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.sincos2_vhd_tst
# vsim -voptargs="+acc" work.sincos2_vhd_tst 
# Start time: 17:48:55 on Oct 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sincos2_vhd_tst(sincos2_arch)#1
# ** Error: (vsim-3173) Entity 'C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/rtl_work.sincos2' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:48:55 on Oct 01,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -vopt work.sincos2_vhd_tst
# vsim -vopt work.sincos2_vhd_tst 
# Start time: 17:48:56 on Oct 01,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sincos2_vhd_tst(sincos2_arch)#1
# ** Error: (vsim-3173) Entity 'C:/Users/domid/OneDrive/Desktop/Quartus/HW3/simulation/questa/simulation/questa/rtl_work.sincos2' has no architecture.
# Load interrupted
# Error loading design
# End time: 17:48:57 on Oct 01,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
