OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack 500.44

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1645_ (positive level-sensitive latch)
Endpoint: rdata_a_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                135.50    0.00    0.00 ^ _1645_/CLK (DHLx1_ASAP7_75t_R)
                 16.29   61.79   61.79 ^ _1645_/Q (DHLx1_ASAP7_75t_R)
     2    1.20                           mem[4][1] (net)
                 16.29    0.02   61.81 ^ _1074_/A1 (AO21x1_ASAP7_75t_R)
                  8.32   18.48   80.29 ^ _1074_/Y (AO21x1_ASAP7_75t_R)
     1    0.56                           _0486_ (net)
                  8.32    0.00   80.29 ^ _1075_/C (OR3x1_ASAP7_75t_R)
                 13.75   17.46   97.75 ^ _1075_/Y (OR3x1_ASAP7_75t_R)
     1    1.20                           rdata_a_o[1] (net)
                 13.76    0.13   97.88 ^ rdata_a_o[1] (out)
                                 97.88   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                -97.88   data arrival time
-----------------------------------------------------------------------------
                                197.88   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[0] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[0] (in)
    37   30.80                           raddr_a_i[0] (net)
                 22.28    7.03  107.03 v _1019_/A (INVx1_ASAP7_75t_R)
                240.66  109.28  216.31 ^ _1019_/Y (INVx1_ASAP7_75t_R)
    35   25.67                           _0432_ (net)
                241.01    5.39  221.70 ^ _1091_/A (AND3x1_ASAP7_75t_R)
                130.66  107.47  329.16 ^ _1091_/Y (AND3x1_ASAP7_75t_R)
    14   13.64                           _0502_ (net)
                130.66    0.56  329.73 ^ _1094_/C1 (AO222x2_ASAP7_75t_R)
                 13.54   47.81  377.54 ^ _1094_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0505_ (net)
                 13.54    0.01  377.55 ^ _1110_/B (OR3x1_ASAP7_75t_R)
                 20.84   21.66  399.20 ^ _1110_/Y (OR3x1_ASAP7_75t_R)
     1    1.94                           rdata_a_o[2] (net)
                 20.85    0.35  399.56 ^ rdata_a_o[2] (out)
                                399.56   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -399.56   data arrival time
-----------------------------------------------------------------------------
                                500.44   slack (MET)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[0] (input port clocked by clk)
Endpoint: rdata_a_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[0] (in)
    37   30.80                           raddr_a_i[0] (net)
                 22.28    7.03  107.03 v _1019_/A (INVx1_ASAP7_75t_R)
                240.66  109.28  216.31 ^ _1019_/Y (INVx1_ASAP7_75t_R)
    35   25.67                           _0432_ (net)
                241.01    5.39  221.70 ^ _1091_/A (AND3x1_ASAP7_75t_R)
                130.66  107.47  329.16 ^ _1091_/Y (AND3x1_ASAP7_75t_R)
    14   13.64                           _0502_ (net)
                130.66    0.56  329.73 ^ _1094_/C1 (AO222x2_ASAP7_75t_R)
                 13.54   47.81  377.54 ^ _1094_/Y (AO222x2_ASAP7_75t_R)
     1    0.59                           _0505_ (net)
                 13.54    0.01  377.55 ^ _1110_/B (OR3x1_ASAP7_75t_R)
                 20.84   21.66  399.20 ^ _1110_/Y (OR3x1_ASAP7_75t_R)
     1    1.94                           rdata_a_o[2] (net)
                 20.85    0.35  399.56 ^ rdata_a_o[2] (out)
                                399.56   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -399.56   data arrival time
-----------------------------------------------------------------------------
                                500.44   slack (MET)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.07e-05   1.22e-05   3.94e-08   4.30e-05  38.0%
Combinational          3.50e-05   3.52e-05   9.90e-08   7.03e-05  62.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.57e-05   4.74e-05   1.38e-07   1.13e-04 100.0%
                          58.0%      41.9%       0.1%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 154 u^2 23% utilization.
Core area = 664848000


==========================================================================
instance_count
--------------------------------------------------------------------------
1188

==========================================================================
pin_count
--------------------------------------------------------------------------
3606

Perform port buffering...
[INFO RSZ-0027] Inserted 32 input buffers.
[INFO RSZ-0028] Inserted 32 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 192um.
[INFO RSZ-0039] Resized 136 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 17 tie TIELOx1_ASAP7_75t_R instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 537.95

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _1645_ (positive level-sensitive latch)
Endpoint: rdata_a_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 41.91    0.00    0.00 ^ _1645_/CLK (DHLx1_ASAP7_75t_R)
                 16.35   48.29   48.29 ^ _1645_/Q (DHLx1_ASAP7_75t_R)
     2    1.20                           mem[4][1] (net)
                 16.35    0.02   48.31 ^ _1074_/A1 (AO21x1_ASAP7_75t_R)
                  8.33   18.50   66.80 ^ _1074_/Y (AO21x1_ASAP7_75t_R)
     1    0.56                           _0486_ (net)
                  8.33    0.00   66.80 ^ _1075_/C (OR3x1_ASAP7_75t_R)
                 16.00   18.53   85.33 ^ _1075_/Y (OR3x1_ASAP7_75t_R)
     1    1.45                           net40 (net)
                 16.00    0.17   85.50 ^ output40/A (BUFx2_ASAP7_75t_R)
                  6.08   18.30  103.81 ^ output40/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           rdata_a_o[1] (net)
                  6.08    0.01  103.81 ^ rdata_a_o[1] (out)
                                103.81   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                               -103.81   data arrival time
-----------------------------------------------------------------------------
                                203.81   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 33.16   25.49  125.58 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   46.00                           net6 (net)
                 49.08   12.01  137.60 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 32.53   22.32  159.92 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.11                           _0139_ (net)
                 32.64    1.16  161.08 v _0774_/B (AND3x4_ASAP7_75t_R)
                 29.59   44.97  206.05 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.60                           _0202_ (net)
                 29.76    1.29  207.34 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.28   37.28  244.62 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   13.71                           _0227_ (net)
                 23.40    0.97  245.58 v _0997_/C1 (AO222x2_ASAP7_75t_R)
                 12.87   42.19  287.77 v _0997_/Y (AO222x2_ASAP7_75t_R)
     1    0.69                           _0411_ (net)
                 12.87    0.02  287.79 v _0999_/C (OR4x2_ASAP7_75t_R)
                 22.95   51.04  338.83 v _0999_/Y (OR4x2_ASAP7_75t_R)
     1    2.92                           net55 (net)
                 23.04    0.77  339.60 v output55/A (BUFx2_ASAP7_75t_R)
                  6.25   22.44  362.05 v output55/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           rdata_b_o[15] (net)
                  6.25    0.01  362.05 v rdata_b_o[15] (out)
                                362.05   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -362.05   data arrival time
-----------------------------------------------------------------------------
                                537.95   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     1    2.63                           raddr_b_i[0] (net)
                  0.29    0.09  100.09 ^ input6/A (BUFx24_ASAP7_75t_R)
                 33.16   25.49  125.58 ^ input6/Y (BUFx24_ASAP7_75t_R)
    38   46.00                           net6 (net)
                 49.08   12.01  137.60 ^ _0710_/A (CKINVDCx20_ASAP7_75t_R)
                 32.53   22.32  159.92 v _0710_/Y (CKINVDCx20_ASAP7_75t_R)
    49   40.11                           _0139_ (net)
                 32.64    1.16  161.08 v _0774_/B (AND3x4_ASAP7_75t_R)
                 29.59   44.97  206.05 v _0774_/Y (AND3x4_ASAP7_75t_R)
    14   12.60                           _0202_ (net)
                 29.76    1.29  207.34 v _0800_/B (AND2x6_ASAP7_75t_R)
                 23.28   37.28  244.62 v _0800_/Y (AND2x6_ASAP7_75t_R)
    14   13.71                           _0227_ (net)
                 23.40    0.97  245.58 v _0997_/C1 (AO222x2_ASAP7_75t_R)
                 12.87   42.19  287.77 v _0997_/Y (AO222x2_ASAP7_75t_R)
     1    0.69                           _0411_ (net)
                 12.87    0.02  287.79 v _0999_/C (OR4x2_ASAP7_75t_R)
                 22.95   51.04  338.83 v _0999_/Y (OR4x2_ASAP7_75t_R)
     1    2.92                           net55 (net)
                 23.04    0.77  339.60 v output55/A (BUFx2_ASAP7_75t_R)
                  6.25   22.44  362.05 v output55/Y (BUFx2_ASAP7_75t_R)
     1    0.31                           rdata_b_o[15] (net)
                  6.25    0.01  362.05 v rdata_b_o[15] (out)
                                362.05   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -362.05   data arrival time
-----------------------------------------------------------------------------
                                537.95   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
254.9123077392578

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7966

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
41.1414909362793

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8928

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
362.0539

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
537.9461

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
148.581772

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.10e-05   3.95e-08   4.13e-05  32.0%
Combinational          4.39e-05   4.37e-05   1.19e-07   8.77e-05  68.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.41e-05   5.47e-05   1.59e-07   1.29e-04 100.0%
                          57.5%      42.4%       0.1%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 153 u^2 23% utilization.
Core area = 664848000


==========================================================================
instance_count
--------------------------------------------------------------------------
1268

==========================================================================
pin_count
--------------------------------------------------------------------------
3750

Elapsed time: 0:02.67[h:]min:sec. CPU time: user 2.60 sys 0.06 (99%). Peak memory: 193368KB.
