

================================================================
== Vivado HLS Report for 'CvtColor_1'
================================================================
* Date:           Mon Feb  4 18:08:53 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelVideoWorking
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  924481|  924481|  924481|  924481|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  924480|  924480|      1284|          -|          -|   720|    no    |
        | + loop_width  |    1281|    1281|         3|          1|          1|  1280|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|      98|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      81|
|Register         |        -|      -|     125|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|     125|     179|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Sobel_filter_mac_cud_U30  |Sobel_filter_mac_cud  | i0 + i1 * i2 |
    |Sobel_filter_mac_dEe_U31  |Sobel_filter_mac_dEe  | i0 * i1 + i2 |
    |Sobel_filter_mul_bkb_U29  |Sobel_filter_mul_bkb  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_153_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_1_fu_165_p2                     |     +    |      0|  0|  18|          11|           1|
    |p_Val2_8_fu_210_p2                |     +    |      0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |exitcond5_fu_147_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_159_p2                |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |not_carry_fu_229_p2               |    or    |      0|  0|   2|           1|           1|
    |p_dst_data_stream_V_din           |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |p_Result_1_i_i_i_n_fu_223_p2      |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  98|          59|          48|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |i_reg_125                  |   9|          2|   10|         20|
    |j_reg_136                  |   9|          2|   11|         22|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  81|         17|   26|         55|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |exitcond_reg_277                |   1|   0|    1|          0|
    |exitcond_reg_277_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_272                     |  10|   0|   10|          0|
    |i_reg_125                       |  10|   0|   10|          0|
    |j_reg_136                       |  11|   0|   11|          0|
    |p_Val2_7_reg_306                |   8|   0|    8|          0|
    |r_V_1_reg_301                   |  30|   0|   30|          0|
    |r_V_4_i_reg_296                 |  29|   0|   29|          0|
    |tmp_85_reg_311                  |   1|   0|    1|          0|
    |tmp_89_reg_286                  |   8|   0|    8|          0|
    |tmp_90_reg_291                  |   8|   0|    8|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 125|   0|  125|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |       CvtColor.1      | return value |
|p_src_data_stream_0_V       |  in |    8|   ap_none  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V       |  in |    8|   ap_none  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V       |  in |    8|   ap_none  | p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_V_din     | out |    8|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_full_n  |  in |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
|p_dst_data_stream_V_write   | out |    1|   ap_fifo  |  p_dst_data_stream_V  |    pointer   |
+----------------------------+-----+-----+------------+-----------------------+--------------+

