/*
 * arch/arm64/boot/dts/tegra186-2D2A.dtsi
 *
 * Copyright (c) 2014-2016, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 *
 */

#include "tegra186-a57-cpuidle.dtsi"
#include "tegra186-denver-cpuidle.dtsi"

/ {
	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "nvidia,denver", "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			cpu-idle-states = <&DENVER_C6 &DENVER_C7>;
			cpu-release-addr = <0x0 0x8000fff8>;
			cpu-ipc = <1024>;
			next-level-cache = <&L2_DENVER>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "nvidia,denver", "arm,armv8";
			reg = <0x0 0x1>;
			enable-method = "psci";
			cpu-idle-states = <&DENVER_C6 &DENVER_C7>;
			cpu-release-addr = <0x0 0x8000fff8>;
			cpu-ipc = <1024>;
			next-level-cache = <&L2_DENVER>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a57-64bit", "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			cpu-idle-states = <&A57_C7>;
			cpu-ipc = <752>;
			next-level-cache = <&L2_A57>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a57-64bit", "arm,armv8";
			reg = <0x0 0x101>;
			enable-method = "psci";
			cpu-idle-states = <&A57_C7>;
			cpu-ipc = <752>;
			next-level-cache = <&L2_A57>;
		};

		L2_A57: l2-cache0 {
                        compatible = "cache";
                        cache-unified;
                        cache-level = <2>;
                };

                L2_DENVER: l2-cache1 {
                        compatible = "cache";
                        cache-unified;
                        cache-level = <2>;
                };
	};

	arm-pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0 320 0x4>,
			     <0 321 0x4>,
			     /* The boot loader may override these two. */
			     <0 296 0x4>,
			     <0 297 0x4>;
		interrupt-affinity = <&{/cpus/cpu@0} &{/cpus/cpu@1}
				      &{/cpus/cpu@2} &{/cpus/cpu@3}>;
	};
};
