Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug 29 21:07:43 2022
| Host         : DESKTOP-FK3P1BN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file shiftleds_timing_summary_routed.rpt -pb shiftleds_timing_summary_routed.pb -rpx shiftleds_timing_summary_routed.rpx -warn_on_violation
| Design       : shiftleds
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.357        0.000                      0                   40        0.220        0.000                      0                   40        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.357        0.000                      0                   40        0.220        0.000                      0                   40        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 3.146ns (55.658%)  route 2.506ns (44.342%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.311 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    counter_reg[20]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.425 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    counter_reg[24]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.759 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.759    counter_reg[28]_i_1_n_6
    SLICE_X33Y37         FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    14.816    clock_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.274    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)        0.062    15.116    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 3.125ns (55.493%)  route 2.506ns (44.507%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.311 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    counter_reg[20]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.425 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    counter_reg[24]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.738 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.738    counter_reg[28]_i_1_n_4
    SLICE_X33Y37         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    14.816    clock_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.274    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)        0.062    15.116    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 3.051ns (54.900%)  route 2.506ns (45.100%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.311 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    counter_reg[20]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.425 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    counter_reg[24]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.664 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.664    counter_reg[28]_i_1_n_5
    SLICE_X33Y37         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    14.816    clock_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.274    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)        0.062    15.116    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 3.035ns (54.770%)  route 2.506ns (45.230%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.311 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    counter_reg[20]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.425 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.425    counter_reg[24]_i_1_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.648 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.648    counter_reg[28]_i_1_n_7
    SLICE_X33Y37         FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444    14.816    clock_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.274    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X33Y37         FDCE (Setup_fdce_C_D)        0.062    15.116    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 3.032ns (54.745%)  route 2.506ns (45.255%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.311 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    counter_reg[20]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.645 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.645    counter_reg[24]_i_1_n_6
    SLICE_X33Y36         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.443    14.815    clock_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.062    15.115    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 3.011ns (54.573%)  route 2.506ns (45.427%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.311 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    counter_reg[20]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.624 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.624    counter_reg[24]_i_1_n_4
    SLICE_X33Y36         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.443    14.815    clock_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.062    15.115    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 2.937ns (53.956%)  route 2.506ns (46.044%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.311 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    counter_reg[20]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.550 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.550    counter_reg[24]_i_1_n_5
    SLICE_X33Y36         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.443    14.815    clock_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.062    15.115    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.921ns (53.820%)  route 2.506ns (46.180%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.311 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    counter_reg[20]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.534 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.534    counter_reg[24]_i_1_n_7
    SLICE_X33Y36         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.443    14.815    clock_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X33Y36         FDCE (Setup_fdce_C_D)        0.062    15.115    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 2.918ns (53.794%)  route 2.506ns (46.206%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.531 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.531    counter_reg[20]_i_1_n_6
    SLICE_X33Y35         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.443    14.815    clock_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X33Y35         FDCE (Setup_fdce_C_D)        0.062    15.115    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.897ns (53.615%)  route 2.506ns (46.385%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.555     5.107    clock_IBUF_BUFG
    SLICE_X33Y30         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.952     6.515    counter_reg[2]
    SLICE_X32Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.639 r  shiftreg[3]_i_26/O
                         net (fo=1, routed)           0.000     6.639    shiftreg[3]_i_26_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.189 r  shiftreg_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.189    shiftreg_reg[3]_i_19_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  shiftreg_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.303    shiftreg_reg[3]_i_13_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  shiftreg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.417    shiftreg_reg[3]_i_4_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 f  shiftreg_reg[3]_i_3/CO[3]
                         net (fo=34, routed)          1.554     9.085    shiftreg_reg[3]_i_3_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124     9.209 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     9.209    counter[0]_i_6_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.741 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.741    counter_reg[0]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.855 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.855    counter_reg[4]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.969 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    counter_reg[8]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.083 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.083    counter_reg[12]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.197 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.197    counter_reg[16]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.510 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.510    counter_reg[20]_i_1_n_4
    SLICE_X33Y35         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.443    14.815    clock_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X33Y35         FDCE (Setup_fdce_C_D)        0.062    15.115    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 shiftreg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.550%)  route 0.149ns (51.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.475    clock_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  shiftreg_reg[3]/Q
                         net (fo=4, routed)           0.149     1.766    o_led_OBUF[3]
    SLICE_X32Y37         FDPE                                         r  shiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.988    clock_IBUF_BUFG
    SLICE_X32Y37         FDPE                                         r  shiftreg_reg[0]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X32Y37         FDPE (Hold_fdpe_C_D)         0.070     1.545    shiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 shiftreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.345%)  route 0.184ns (56.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.475    clock_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  shiftreg_reg[1]/Q
                         net (fo=4, routed)           0.184     1.801    o_led_OBUF[1]
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.988    clock_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[2]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.070     1.545    shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 shiftreg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.113%)  route 0.186ns (56.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.475    clock_IBUF_BUFG
    SLICE_X32Y37         FDPE                                         r  shiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  shiftreg_reg[0]/Q
                         net (fo=4, routed)           0.186     1.802    o_led_OBUF[0]
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.988    clock_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[1]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.066     1.541    shiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 shiftreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftreg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.691%)  route 0.233ns (62.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.475    clock_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  shiftreg_reg[2]/Q
                         net (fo=4, routed)           0.233     1.849    o_led_OBUF[2]
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.988    clock_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  shiftreg_reg[3]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X32Y37         FDCE (Hold_fdce_C_D)         0.072     1.547    shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.474    clock_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.169     1.785    counter_reg[23]
    SLICE_X33Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.830    counter[20]_i_2_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[20]_i_1_n_4
    SLICE_X33Y35         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.829     1.987    clock_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.105     1.579    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.474    clock_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  counter_reg[27]/Q
                         net (fo=3, routed)           0.169     1.785    counter_reg[27]
    SLICE_X33Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.830    counter[24]_i_2_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[24]_i_1_n_4
    SLICE_X33Y36         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.829     1.987    clock_IBUF_BUFG
    SLICE_X33Y36         FDCE                                         r  counter_reg[27]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X33Y36         FDCE (Hold_fdce_C_D)         0.105     1.579    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.560     1.473    clock_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.170     1.785    counter_reg[15]
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.830    counter[12]_i_2_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    counter_reg[12]_i_1_n_4
    SLICE_X33Y33         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     1.985    clock_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X33Y33         FDCE (Hold_fdce_C_D)         0.105     1.578    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.561     1.474    clock_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.170     1.786    counter_reg[19]
    SLICE_X33Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.831    counter[16]_i_2_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    counter_reg[16]_i_1_n_4
    SLICE_X33Y34         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.986    clock_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  counter_reg[19]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.105     1.579    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.475    clock_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  counter_reg[31]/Q
                         net (fo=3, routed)           0.170     1.787    counter_reg[31]
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  counter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.832    counter[28]_i_2_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    counter_reg[28]_i_1_n_4
    SLICE_X33Y37         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.988    clock_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  counter_reg[31]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.105     1.580    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.472    clock_IBUF_BUFG
    SLICE_X33Y32         FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.170     1.784    counter_reg[11]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.829    counter[8]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    counter_reg[8]_i_1_n_4
    SLICE_X33Y32         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.984    clock_IBUF_BUFG
    SLICE_X33Y32         FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.105     1.577    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y30    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y32    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y32    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y33    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y33    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y33    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y33    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y34    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y34    counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30    counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32    counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32    counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33    counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33    counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33    counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33    counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30    counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35    counter_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y35    counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y32    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33    counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33    counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33    counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y33    counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34    counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34    counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34    counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y34    counter_reg[19]/C



