{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542272067948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542272067949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 03:54:27 2018 " "Processing started: Thu Nov 15 03:54:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542272067949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542272067949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataOut_v1 -c DataOut_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataOut_v1 -c DataOut_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542272067949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542272069301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataout_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataout_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataOut_v1-DataOut_arc_v1 " "Found design unit 1: DataOut_v1-DataOut_arc_v1" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272070271 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataOut_v1 " "Found entity 1: DataOut_v1" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272070271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272070271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataOut_v1 " "Elaborating entity \"DataOut_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542272070425 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out3 DataOut_v1.vhd(25) " "VHDL Signal Declaration warning at DataOut_v1.vhd(25): used implicit default value for signal \"out3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542272070431 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out4 DataOut_v1.vhd(26) " "VHDL Signal Declaration warning at DataOut_v1.vhd(26): used implicit default value for signal \"out4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542272070431 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "diez DataOut_v1.vhd(31) " "VHDL Signal Declaration warning at DataOut_v1.vhd(31): used explicit default value for signal \"diez\" because signal was never assigned a value" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1542272070432 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DataOut_v1.vhd(40) " "VHDL Process Statement warning at DataOut_v1.vhd(40): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070433 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diez DataOut_v1.vhd(40) " "VHDL Process Statement warning at DataOut_v1.vhd(40): signal \"diez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070433 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DataOut_v1.vhd(41) " "VHDL Process Statement warning at DataOut_v1.vhd(41): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070435 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp2 DataOut_v1.vhd(41) " "VHDL Process Statement warning at DataOut_v1.vhd(41): signal \"tmp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070435 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp2 DataOut_v1.vhd(42) " "VHDL Process Statement warning at DataOut_v1.vhd(42): signal \"tmp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070435 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp3 DataOut_v1.vhd(43) " "VHDL Process Statement warning at DataOut_v1.vhd(43): signal \"tmp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070436 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diez DataOut_v1.vhd(43) " "VHDL Process Statement warning at DataOut_v1.vhd(43): signal \"diez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070436 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp DataOut_v1.vhd(44) " "VHDL Process Statement warning at DataOut_v1.vhd(44): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070437 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diez DataOut_v1.vhd(44) " "VHDL Process Statement warning at DataOut_v1.vhd(44): signal \"diez\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070437 "|DataOut_v1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp4 DataOut_v1.vhd(45) " "VHDL Process Statement warning at DataOut_v1.vhd(45): signal \"tmp4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1542272070437 "|DataOut_v1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp4 DataOut_v1.vhd(37) " "VHDL Process Statement warning at DataOut_v1.vhd(37): inferring latch(es) for signal or variable \"tmp4\", which holds its previous value in one or more paths through the process" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542272070438 "|DataOut_v1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 DataOut_v1.vhd(37) " "VHDL Process Statement warning at DataOut_v1.vhd(37): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1542272070439 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[0\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070441 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[1\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070442 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[2\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070442 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[3\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070442 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[4\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070442 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[5\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070443 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[6\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070443 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] DataOut_v1.vhd(37) " "Inferred latch for \"out1\[7\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070443 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[0\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[0\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070443 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[1\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[1\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070443 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[2\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[2\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070445 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[3\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[3\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070445 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[4\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[4\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070446 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[5\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[5\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070446 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[6\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[6\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070446 "|DataOut_v1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp4\[7\] DataOut_v1.vhd(37) " "Inferred latch for \"tmp4\[7\]\" at DataOut_v1.vhd(37)" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1542272070446 "|DataOut_v1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DataOut_v1.vhd" "Mod0" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542272070764 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DataOut_v1.vhd" "Div0" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542272070764 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542272070764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542272070902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272070902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272070902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272070902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272070902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272070902 ""}  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542272070902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542272071656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272071656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272071656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272071656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272071656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542272071656 ""}  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542272071656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7so " "Found entity 1: lpm_divide_7so" {  } { { "db/lpm_divide_7so.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/lpm_divide_7so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272071945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272071945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/VHDL_Project/DataOut_v1/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542272072019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542272072019 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[7\] GND " "Pin \"out1\[7\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[0\] GND " "Pin \"out3\[0\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[1\] GND " "Pin \"out3\[1\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[2\] GND " "Pin \"out3\[2\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[3\] GND " "Pin \"out3\[3\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[4\] GND " "Pin \"out3\[4\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[5\] GND " "Pin \"out3\[5\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[6\] GND " "Pin \"out3\[6\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out3\[7\] GND " "Pin \"out3\[7\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[0\] GND " "Pin \"out4\[0\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[1\] GND " "Pin \"out4\[1\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[2\] GND " "Pin \"out4\[2\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[3\] GND " "Pin \"out4\[3\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[4\] GND " "Pin \"out4\[4\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[5\] GND " "Pin \"out4\[5\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[6\] GND " "Pin \"out4\[6\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out4\[7\] GND " "Pin \"out4\[7\]\" is stuck at GND" {  } { { "DataOut_v1.vhd" "" { Text "C:/VHDL_Project/DataOut_v1/DataOut_v1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542272073218 "|DataOut_v1|out4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542272073218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542272073751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542272073751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "533 " "Implemented 533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542272073873 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542272073873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "493 " "Implemented 493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542272073873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542272073873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542272073956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 03:54:33 2018 " "Processing ended: Thu Nov 15 03:54:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542272073956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542272073956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542272073956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542272073956 ""}
