\section{Summary}

\begin{itemize}
    \item Memory: central to modern computer systems; large array of bytes, each with own address.
    \item Address space allocation: using \textbf{base and limit registers}.
    \item \textbf{Base register}: smallest legal physical memory address.
    \item \textbf{Limit}: specifies size of address range.
    \item Binding symbolic address references to physical addresses:
    \begin{itemize}
        \item Compile time
        \item Load time
        \item Execution time
    \end{itemize}
    \item \textbf{Logical address}: generated by CPU.
    \item \textbf{Memory Management Unit (MMU)}: translates logical address to \textbf{physical address}.
    \item Memory allocation approach: contiguous memory partitions of varying sizes.
    \item Partition allocation strategies:
    \begin{itemize}
        \item \textbf{First fit}
        \item \textbf{Best fit}
        \item \textbf{Worst fit}
    \end{itemize}
    \item Modern OS: use \textbf{paging} to manage memory.
    \item \textbf{Physical memory}: divided into fixed-sized blocks called \textbf{frames}.
    \item \textbf{Logical memory}: divided into blocks of same size called \textbf{pages}.
    \item Paging: logical address divided into \textbf{page number} and \textbf{page offset}.
    \item \textbf{Page number}: index into per-process \textbf{page table}.
    \item \textbf{Page table}: contains frame in physical memory holding the page.
    \item \textbf{Offset}: specific location in the frame.
    \item \textbf{Translation Look-aside Buffer (TLB)}: hardware cache of page table.
    \item Each TLB entry: page number and corresponding frame.
    \item TLB in address translation:
    \begin{itemize}
        \item Get page number from logical address.
        \item Check if frame for page is in TLB.
        \item If in TLB: frame obtained from TLB.
        \item If not in TLB: retrieve from page table.
    \end{itemize}
    \item \textbf{Hierarchical paging}: logical address divided into multiple parts for different page table levels.
    \item Problem with expanding addresses (beyond 32 bits): large number of hierarchical levels.
    \item Strategies to address this: \textbf{hashed page tables} and \textbf{inverted page tables}.
    \item \textbf{Swapping}: moves pages to disk to increase degree of multiprogramming.
    \item Intel 32-bit architecture: two levels of page tables; supports 4-KB or 4-MB page sizes.
    \item \textbf{Page-address extension}: allows 32-bit processors to access physical address space > 4 GB.
    \item x86-64 and ARM v8 architectures: 64-bit architectures using hierarchical paging.
\end{itemize}
