Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "nf10_axis_gen_check_0_wrapper_xst.prj"
Verilog Include Directory          : {"/root/NetFPGA-10G-live-release_5.0.7/projects/loopback_test/hw/pcores/" "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/contrib/pcores/" "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/" "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/xilinx/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/nf10_axis_gen_check_0_wrapper.ngc"

---- Source Options
Top Module Name                    : nf10_axis_gen_check_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" in library nf10_axis_gen_check_v1_00_a
Compiling verilog file "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v" in library nf10_axis_gen_check_v1_00_a
Module <axi4_lite_regs> compiled
Module <nf10_axis_gen_check> compiled
Compiling verilog file "../hdl/nf10_axis_gen_check_0_wrapper.v" in library work
Module <nf10_axis_gen_check_0_wrapper> compiled
No errors in compilation
Analysis of file <"nf10_axis_gen_check_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nf10_axis_gen_check_0_wrapper> in library <work>.

Analyzing hierarchy for module <nf10_axis_gen_check> in library <nf10_axis_gen_check_v1_00_a> with parameters.
	CHECK_COMPARE = "11"
	CHECK_FINISH = "01"
	CHECK_IDLE = "00"
	CHECK_WAIT_LAST = "10"
	C_BASEADDR = "01110111011000000000000000000000"
	C_CHECK_PKT_SIZE = "00000000000000000000000000010000"
	C_GEN_PKT_SIZE = "00000000000000000000000000010000"
	C_HIGHADDR = "01110111011000001111111111111111"
	C_IFG_SIZE = "00000000000000000000000000000101"
	C_M_AXIS_DATA_WIDTH = "00000000000000000000000001000000"
	C_M_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000001000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_S_AXI_DATA_WIDTH = "00000000000000000000000000100000"
	GEN_FINISH = "11"
	GEN_IFG = "01"
	GEN_PKT = "00"

Analyzing hierarchy for module <axi4_lite_regs> in library <nf10_axis_gen_check_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000100000"
	AXI_RESP_OK = "00"
	AXI_RESP_SLVERR = "10"
	DATA_WIDTH = "00000000000000000000000000100000"
	READ_IDLE = "00000000000000000000000000000000"
	READ_RESPONSE = "00000000000000000000000000000001"
	READ_WAIT = "00000000000000000000000000000010"
	REG_COUNT_RESET = "11"
	REG_ERR_COUNT = "10"
	REG_RX_COUNT = "01"
	REG_TX_COUNT = "00"
	WAIT_COUNT = "00000000000000000000000000000010"
	WRITE_DATA = "00000000000000000000000000000010"
	WRITE_IDLE = "00000000000000000000000000000000"
	WRITE_RESPONSE = "00000000000000000000000000000001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nf10_axis_gen_check_0_wrapper>.
Module <nf10_axis_gen_check_0_wrapper> is correct for synthesis.
 
Analyzing module <nf10_axis_gen_check> in library <nf10_axis_gen_check_v1_00_a>.
	CHECK_COMPARE = 2'b11
	CHECK_FINISH = 2'b01
	CHECK_IDLE = 2'b00
	CHECK_WAIT_LAST = 2'b10
	C_BASEADDR = 32'b01110111011000000000000000000000
	C_CHECK_PKT_SIZE = 32'sb00000000000000000000000000010000
	C_GEN_PKT_SIZE = 32'sb00000000000000000000000000010000
	C_HIGHADDR = 32'b01110111011000001111111111111111
	C_IFG_SIZE = 32'sb00000000000000000000000000000101
	C_M_AXIS_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_M_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000001000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_S_AXI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	GEN_FINISH = 2'b11
	GEN_IFG = 2'b01
	GEN_PKT = 2'b00
Module <nf10_axis_gen_check> is correct for synthesis.
 
Analyzing module <axi4_lite_regs> in library <nf10_axis_gen_check_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000100000
	AXI_RESP_OK = 2'b00
	AXI_RESP_SLVERR = 2'b10
	DATA_WIDTH = 32'sb00000000000000000000000000100000
	READ_IDLE = 32'sb00000000000000000000000000000000
	READ_RESPONSE = 32'sb00000000000000000000000000000001
	READ_WAIT = 32'sb00000000000000000000000000000010
	REG_COUNT_RESET = 2'b11
	REG_ERR_COUNT = 2'b10
	REG_RX_COUNT = 2'b01
	REG_TX_COUNT = 2'b00
	WAIT_COUNT = 32'sb00000000000000000000000000000010
	WRITE_DATA = 32'sb00000000000000000000000000000010
	WRITE_IDLE = 32'sb00000000000000000000000000000000
	WRITE_RESPONSE = 32'sb00000000000000000000000000000001
WARNING:Xst:905 - "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v" line 229: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <count_reset_r_2>, <count_reset_r>
Module <axi4_lite_regs> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <tx_count_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <err_count_r>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <count_reset_r_2>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <rx_count_r>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <gen_state> in unit <nf10_axis_gen_check> has a constant value of 01 during circuit operation. The register is replaced by logic.

Synthesizing Unit <axi4_lite_regs>.
    Related source file is "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/axi4_lite_regs.v".
WARNING:Xst:647 - Input <AXIS_ACLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WDATA<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x1-bit ROM for signal <ARREADY>.
    Found 4x1-bit ROM for signal <AWREADY>.
    Found 2-bit register for signal <BRESP>.
    Found 1-bit register for signal <count_reset_control>.
    Found 1-bit register for signal <count_reset_r>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter$addsub0000> created at line 130.
    Found 32-bit register for signal <err_count_r>.
    Found 32-bit register for signal <err_count_r_2>.
    Found 32-bit register for signal <read_addr>.
    Found 2-bit register for signal <read_state>.
    Found 32-bit register for signal <rx_count_r>.
    Found 32-bit register for signal <rx_count_r_2>.
    Found 32-bit register for signal <tx_count_r>.
    Found 32-bit register for signal <tx_count_r_2>.
    Found 32-bit register for signal <write_addr>.
    Found 2-bit register for signal <write_state>.
    Summary:
	inferred   2 ROM(s).
	inferred 267 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <axi4_lite_regs> synthesized.


Synthesizing Unit <nf10_axis_gen_check>.
    Related source file is "/root/NetFPGA-10G-live-release_5.0.7/lib/hw/std/pcores/nf10_axis_gen_check_v1_00_a/hdl/verilog/nf10_axis_gen_check.v".
WARNING:Xst:647 - Input <s_axis_tuser> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axis_tstrb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <seed<255:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <pkt_tx_buf> equivalent to <m_axis_tdata> has been removed
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <check_state> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <check_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:1799 - State 01 is never reached in FSM <check_state>.
INFO:Xst:1799 - State 10 is never reached in FSM <check_state>.
INFO:Xst:1799 - State 11 is never reached in FSM <check_state>.
    Found finite state machine <FSM_0> for signal <check_state>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | aclk                      (rising_edge)        |
    | Reset              | aresetn                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <gen_word_num>.
    Found 1-bit register for signal <m_axis_tvalid>.
    Found 64-bit register for signal <m_axis_tdata>.
    Found 8-bit register for signal <m_axis_tstrb>.
    Found 16-bit register for signal <check_word_num>.
    Found 16-bit adder for signal <check_word_num$addsub0000> created at line 337.
    Found 32-bit register for signal <err_count>.
    Found 32-bit adder for signal <err_count$addsub0000>.
    Found 2-bit register for signal <gen_word_num>.
    Found 1-bit register for signal <ok>.
    Found 64-bit comparator equal for signal <ok$cmp_eq0000> created at line 338.
    Found 64-bit register for signal <pkt_rx_buf>.
    Found 32-bit up counter for signal <rx_count>.
    Found 32-bit register for signal <tx_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 154 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <nf10_axis_gen_check> synthesized.


Synthesizing Unit <nf10_axis_gen_check_0_wrapper>.
    Related source file is "../hdl/nf10_axis_gen_check_0_wrapper.v".
Unit <nf10_axis_gen_check_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 23
 1-bit register                                        : 4
 16-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 1
 32-bit register                                       : 10
 64-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 64-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <nf10_axis_gen_check_0/check_state/FSM> on signal <check_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | unreached
 10    | unreached
 11    | unreached
-------------------
WARNING:Xst:2404 -  FFs/Latches <m_axis_tstrb<7:0>> (without init value) have a constant value of 0 in block <nf10_axis_gen_check>.
WARNING:Xst:2404 -  FFs/Latches <m_axis_tdata<63:0>> (without init value) have a constant value of 0 in block <nf10_axis_gen_check>.

Synthesizing (advanced) Unit <axi4_lite_regs>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <read_state> prevents it from being combined with the ROM <Mrom_ARREADY> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <write_state> prevents it from being combined with the ROM <Mrom_AWREADY> for implementation as read-only block RAM.
Unit <axi4_lite_regs> synthesized (advanced).
WARNING:Xst:2677 - Node <read_addr_2> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_3> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_4> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_5> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_6> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_7> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_8> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_9> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_10> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_11> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_12> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_13> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_14> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_15> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_16> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_17> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_18> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_19> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_20> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_21> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_22> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_23> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_24> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_25> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_26> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_27> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_28> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_29> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_30> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <read_addr_31> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_2> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_3> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_4> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_5> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_6> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_7> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_8> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_9> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_10> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_11> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_12> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_13> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_14> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_15> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_16> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_17> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_18> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_19> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_20> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_21> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_22> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_23> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_24> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_25> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_26> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_27> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_28> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_29> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_30> of sequential type is unconnected in block <axi4_lite_regs>.
WARNING:Xst:2677 - Node <write_addr_31> of sequential type is unconnected in block <axi4_lite_regs>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 4x1-bit ROM                                           : 2
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 291
 Flip-Flops                                            : 291

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <BRESP_0> (without init value) has a constant value of 0 in block <axi4_lite_regs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <check_word_num_15> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_14> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_13> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_12> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_11> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_10> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_9> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_8> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_7> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_6> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_5> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_4> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_3> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_2> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_1> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_word_num_0> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_tvalid> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <3> in Unit <LPM_DFF_12> is equivalent to the following 22 FFs/Latches, which will be removed : <7> <11> <12> <13> <14> <15> <16> <17> <18> <19> <20> <21> <22> <23> <24> <25> <26> <27> <28> <29> <30> <31> 
INFO:Xst:2261 - The FF/Latch <2> in Unit <LPM_DFF_12> is equivalent to the following 2 FFs/Latches, which will be removed : <6> <10> 
INFO:Xst:2261 - The FF/Latch <0> in Unit <LPM_DFF_12> is equivalent to the following 2 FFs/Latches, which will be removed : <4> <8> 
INFO:Xst:2261 - The FF/Latch <1> in Unit <LPM_DFF_12> is equivalent to the following 2 FFs/Latches, which will be removed : <5> <9> 
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 1 in block <LPM_DFF_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <3> (without init value) has a constant value of 0 in block <LPM_DFF_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gen_word_num_1> (without init value) has a constant value of 0 in block <nf10_axis_gen_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <gen_word_num_0> of sequential type is unconnected in block <nf10_axis_gen_check>.
WARNING:Xst:2677 - Node <ok> of sequential type is unconnected in block <nf10_axis_gen_check>.

Optimizing unit <nf10_axis_gen_check_0_wrapper> ...

Optimizing unit <axi4_lite_regs> ...

Optimizing unit <nf10_axis_gen_check> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <nf10_axis_gen_check_0/regs/tx_count_r_3> in Unit <nf10_axis_gen_check_0_wrapper> is equivalent to the following 22 FFs/Latches, which will be removed : <nf10_axis_gen_check_0/regs/tx_count_r_7> <nf10_axis_gen_check_0/regs/tx_count_r_11> <nf10_axis_gen_check_0/regs/tx_count_r_12> <nf10_axis_gen_check_0/regs/tx_count_r_13> <nf10_axis_gen_check_0/regs/tx_count_r_14> <nf10_axis_gen_check_0/regs/tx_count_r_15> <nf10_axis_gen_check_0/regs/tx_count_r_16> <nf10_axis_gen_check_0/regs/tx_count_r_17> <nf10_axis_gen_check_0/regs/tx_count_r_18> <nf10_axis_gen_check_0/regs/tx_count_r_19> <nf10_axis_gen_check_0/regs/tx_count_r_20> <nf10_axis_gen_check_0/regs/tx_count_r_211> <nf10_axis_gen_check_0/regs/tx_count_r_22> <nf10_axis_gen_check_0/regs/tx_count_r_23> <nf10_axis_gen_check_0/regs/tx_count_r_24> <nf10_axis_gen_check_0/regs/tx_count_r_25> <nf10_axis_gen_check_0/regs/tx_count_r_26> <nf10_axis_gen_check_0/regs/tx_count_r_27> <nf10_axis_gen_check_0/regs/tx_count_r_28>
   <nf10_axis_gen_check_0/regs/tx_count_r_29> <nf10_axis_gen_check_0/regs/tx_count_r_30> <nf10_axis_gen_check_0/regs/tx_count_r_31> 
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<3> and nf10_axis_gen_check_0/regs/tx_count_r<7> nf10_axis_gen_check_0/regs/tx_count_r<7> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<3> and nf10_axis_gen_check_0/regs/tx_count_r<11> nf10_axis_gen_check_0/regs/tx_count_r<11> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<12> nf10_axis_gen_check_0/regs/tx_count_r<12> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<13> nf10_axis_gen_check_0/regs/tx_count_r<13> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<14> nf10_axis_gen_check_0/regs/tx_count_r<14> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<15> nf10_axis_gen_check_0/regs/tx_count_r<15> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<16> nf10_axis_gen_check_0/regs/tx_count_r<16> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<17> nf10_axis_gen_check_0/regs/tx_count_r<17> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<18> nf10_axis_gen_check_0/regs/tx_count_r<18> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<19> nf10_axis_gen_check_0/regs/tx_count_r<19> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<20> nf10_axis_gen_check_0/regs/tx_count_r<20> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<21> nf10_axis_gen_check_0/regs/tx_count_r<21> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<22> nf10_axis_gen_check_0/regs/tx_count_r<22> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<23> nf10_axis_gen_check_0/regs/tx_count_r<23> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<24> nf10_axis_gen_check_0/regs/tx_count_r<24> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<25> nf10_axis_gen_check_0/regs/tx_count_r<25> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<26> nf10_axis_gen_check_0/regs/tx_count_r<26> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<27> nf10_axis_gen_check_0/regs/tx_count_r<27> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<28> nf10_axis_gen_check_0/regs/tx_count_r<28> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<29> nf10_axis_gen_check_0/regs/tx_count_r<29> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<30> nf10_axis_gen_check_0/regs/tx_count_r<30> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<11> and nf10_axis_gen_check_0/regs/tx_count_r<31> nf10_axis_gen_check_0/regs/tx_count_r<31> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_axis_gen_check_0/regs/tx_count_r_1> in Unit <nf10_axis_gen_check_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_axis_gen_check_0/regs/tx_count_r_5> <nf10_axis_gen_check_0/regs/tx_count_r_9> 
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<1> and nf10_axis_gen_check_0/regs/tx_count_r<5> nf10_axis_gen_check_0/regs/tx_count_r<5> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<1> and nf10_axis_gen_check_0/regs/tx_count_r<9> nf10_axis_gen_check_0/regs/tx_count_r<9> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_axis_gen_check_0/regs/tx_count_r_0> in Unit <nf10_axis_gen_check_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_axis_gen_check_0/regs/tx_count_r_4> <nf10_axis_gen_check_0/regs/tx_count_r_8> 
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<0> and nf10_axis_gen_check_0/regs/tx_count_r<4> nf10_axis_gen_check_0/regs/tx_count_r<4> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<0> and nf10_axis_gen_check_0/regs/tx_count_r<8> nf10_axis_gen_check_0/regs/tx_count_r<8> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_axis_gen_check_0/regs/tx_count_r_21> in Unit <nf10_axis_gen_check_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_axis_gen_check_0/regs/tx_count_r_6> <nf10_axis_gen_check_0/regs/tx_count_r_10> 
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<2> and nf10_axis_gen_check_0/regs/tx_count_r<6> nf10_axis_gen_check_0/regs/tx_count_r<6> signal will be lost.
WARNING:Xst:638 - in unit nf10_axis_gen_check_0_wrapper Conflict on KEEP property on signal nf10_axis_gen_check_0/regs/tx_count_r<2> and nf10_axis_gen_check_0/regs/tx_count_r<10> nf10_axis_gen_check_0/regs/tx_count_r<10> signal will be lost.
INFO:Xst:2261 - The FF/Latch <nf10_axis_gen_check_0/regs/tx_count_r_2_0> in Unit <nf10_axis_gen_check_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_axis_gen_check_0/regs/tx_count_r_2_4> <nf10_axis_gen_check_0/regs/tx_count_r_2_8> 
INFO:Xst:2261 - The FF/Latch <nf10_axis_gen_check_0/regs/tx_count_r_2_1> in Unit <nf10_axis_gen_check_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_axis_gen_check_0/regs/tx_count_r_2_5> <nf10_axis_gen_check_0/regs/tx_count_r_2_9> 
INFO:Xst:2261 - The FF/Latch <nf10_axis_gen_check_0/regs/tx_count_r_2_2> in Unit <nf10_axis_gen_check_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <nf10_axis_gen_check_0/regs/tx_count_r_2_6> <nf10_axis_gen_check_0/regs/tx_count_r_2_10> 
INFO:Xst:2261 - The FF/Latch <nf10_axis_gen_check_0/regs/tx_count_r_2_3> in Unit <nf10_axis_gen_check_0_wrapper> is equivalent to the following 22 FFs/Latches, which will be removed : <nf10_axis_gen_check_0/regs/tx_count_r_2_7> <nf10_axis_gen_check_0/regs/tx_count_r_2_11> <nf10_axis_gen_check_0/regs/tx_count_r_2_12> <nf10_axis_gen_check_0/regs/tx_count_r_2_13> <nf10_axis_gen_check_0/regs/tx_count_r_2_14> <nf10_axis_gen_check_0/regs/tx_count_r_2_15> <nf10_axis_gen_check_0/regs/tx_count_r_2_16> <nf10_axis_gen_check_0/regs/tx_count_r_2_17> <nf10_axis_gen_check_0/regs/tx_count_r_2_18> <nf10_axis_gen_check_0/regs/tx_count_r_2_19> <nf10_axis_gen_check_0/regs/tx_count_r_2_20> <nf10_axis_gen_check_0/regs/tx_count_r_2_21> <nf10_axis_gen_check_0/regs/tx_count_r_2_22> <nf10_axis_gen_check_0/regs/tx_count_r_2_23> <nf10_axis_gen_check_0/regs/tx_count_r_2_24> <nf10_axis_gen_check_0/regs/tx_count_r_2_25> <nf10_axis_gen_check_0/regs/tx_count_r_2_26> <nf10_axis_gen_check_0/regs/tx_count_r_2_27>
   <nf10_axis_gen_check_0/regs/tx_count_r_2_28> <nf10_axis_gen_check_0/regs/tx_count_r_2_29> <nf10_axis_gen_check_0/regs/tx_count_r_2_30> <nf10_axis_gen_check_0/regs/tx_count_r_2_31> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 216
 Flip-Flops                                            : 216

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/nf10_axis_gen_check_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 556

Cell Usage :
# BELS                             : 278
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 37
#      LUT3                        : 33
#      LUT4                        : 6
#      LUT5                        : 3
#      LUT6                        : 36
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 216
#      FD                          : 140
#      FDC                         : 32
#      FDCE                        : 27
#      FDP                         : 2
#      FDPE                        : 5
#      FDR                         : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:             216  out of  149760     0%  
 Number of Slice LUTs:                  150  out of  149760     0%  
    Number used as Logic:               150  out of  149760     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    255
   Number with an unused Flip Flop:      39  out of    255    15%  
   Number with an unused LUT:           105  out of    255    41%  
   Number of fully used LUT-FF pairs:   111  out of    255    43%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         556
 Number of bonded IOBs:                   0  out of    680     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                       | Load  |
-----------------------------------+---------------------------------------------+-------+
S_AXI_ACLK                         | NONE(nf10_axis_gen_check_0/regs/read_addr_0)| 150   |
aclk                               | NONE(nf10_axis_gen_check_0/tx_count_0)      | 66    |
-----------------------------------+---------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------+----------------------------------------+-------+
Control Signal                                                               | Buffer(FF name)                        | Load  |
-----------------------------------------------------------------------------+----------------------------------------+-------+
nf10_axis_gen_check_0/aresetn_inv(nf10_axis_gen_check_0/aresetn_inv1_INV_0:O)| NONE(nf10_axis_gen_check_0/err_count_0)| 66    |
-----------------------------------------------------------------------------+----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.683ns (Maximum Frequency: 372.724MHz)
   Minimum input arrival time before clock: 1.007ns
   Maximum output required time after clock: 2.105ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 1.987ns (frequency: 503.145MHz)
  Total number of paths / destination ports: 117 / 82
-------------------------------------------------------------------------
Delay:               1.987ns (Levels of Logic = 2)
  Source:            nf10_axis_gen_check_0/regs/write_state_1 (FF)
  Destination:       nf10_axis_gen_check_0/regs/count_reset_control (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: nf10_axis_gen_check_0/regs/write_state_1 to nf10_axis_gen_check_0/regs/count_reset_control
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.396   0.519  nf10_axis_gen_check_0/regs/write_state_1 (nf10_axis_gen_check_0/regs/write_state_1)
     LUT2:I0->O            1   0.086   0.901  nf10_axis_gen_check_0/regs/write_state_next_cmp_eq00001 (S_AXI_WREADY)
     LUT6:I0->O            1   0.086   0.000  nf10_axis_gen_check_0/regs/count_reset_control_next1 (nf10_axis_gen_check_0/regs/count_reset_control_next)
     FDR:D                    -0.022          nf10_axis_gen_check_0/regs/count_reset_control
    ----------------------------------------
    Total                      1.987ns (0.568ns logic, 1.420ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 2.683ns (frequency: 372.724MHz)
  Total number of paths / destination ports: 1056 / 64
-------------------------------------------------------------------------
Delay:               2.683ns (Levels of Logic = 34)
  Source:            nf10_axis_gen_check_0/err_count_0 (FF)
  Destination:       nf10_axis_gen_check_0/err_count_31 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: nf10_axis_gen_check_0/err_count_0 to nf10_axis_gen_check_0/err_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.396   0.290  nf10_axis_gen_check_0/err_count_0 (nf10_axis_gen_check_0/err_count_0)
     INV:I->O              1   0.212   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_lut<0>_INV_0 (nf10_axis_gen_check_0/Madd_err_count_addsub0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<0> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<1> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<2> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<3> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<4> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<5> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<6> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<7> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<8> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<9> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<10> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<11> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<12> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<13> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<14> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<15> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<16> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<17> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<18> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<19> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<20> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<21> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<22> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<23> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<24> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<25> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<26> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<27> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<28> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<29> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<30> (nf10_axis_gen_check_0/Madd_err_count_addsub0000_cy<30>)
     XORCY:CI->O           1   0.300   0.412  nf10_axis_gen_check_0/Madd_err_count_addsub0000_xor<31> (nf10_axis_gen_check_0/err_count_addsub0000<31>)
     LUT2:I1->O            1   0.086   0.000  nf10_axis_gen_check_0/err_count_mux0000<0>1 (nf10_axis_gen_check_0/err_count_mux0000<0>)
     FDC:D                    -0.022          nf10_axis_gen_check_0/err_count_31
    ----------------------------------------
    Total                      2.683ns (1.982ns logic, 0.701ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 25 / 20
-------------------------------------------------------------------------
Offset:              1.007ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       nf10_axis_gen_check_0/regs/read_addr_0 (FF)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_ARESETN to nf10_axis_gen_check_0/regs/read_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O             10   0.212   0.327  nf10_axis_gen_check_0/regs/ARESETN_inv1_INV_0 (nf10_axis_gen_check_0/regs/ARESETN_inv)
     FDR:R                     0.468          nf10_axis_gen_check_0/regs/read_addr_0
    ----------------------------------------
    Total                      1.007ns (0.680ns logic, 0.327ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 239 / 39
-------------------------------------------------------------------------
Offset:              2.105ns (Levels of Logic = 2)
  Source:            nf10_axis_gen_check_0/regs/read_state_0 (FF)
  Destination:       S_AXI_RDATA<31> (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: nf10_axis_gen_check_0/regs/read_state_0 to S_AXI_RDATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.396   0.528  nf10_axis_gen_check_0/regs/read_state_0 (nf10_axis_gen_check_0/regs/read_state_0)
     LUT2:I0->O           32   0.086   1.009  nf10_axis_gen_check_0/regs/RDATA_cmp_eq00001 (S_AXI_RVALID)
     LUT6:I0->O            0   0.086   0.000  nf10_axis_gen_check_0/regs/RDATA<9>1 (S_AXI_RDATA<9>)
    ----------------------------------------
    Total                      2.105ns (0.568ns logic, 1.537ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.07 secs
 
--> 


Total memory usage is 639948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  120 (   0 filtered)
Number of infos    :   21 (   0 filtered)

