;************************************************************************
;*    eZ80F92.inc
;*
;*		eZ80F92 Registers
;*
;************************************************************************
;* Start eZ80F92 Include file

;* TIMER registers

TMR0_CTL:	EQU 80h
TMR0_DR_L:	EQU 81h
TMR0_RR_L:	EQU 81h
TMR0_DR_H:	EQU 82h
TMR0_RR_H:	EQU 82h
TMR1_CTL:	EQU 83h
TMR1_DR_L:	EQU 84h
TMR1_RR_L:	EQU 84h
TMR1_DR_H:	EQU 85h
TMR1_RR_H:	EQU 85h
TMR2_CTL:	EQU 86h
TMR2_DR_L:	EQU 87h
TMR2_RR_L:	EQU 87h
TMR2_DR_H:	EQU 88h
TMR2_RR_H:	EQU 88h
TMR3_CTL:	EQU 89h
TMR3_DR_L:	EQU 8ah
TMR3_RR_L:	EQU 8ah
TMR3_DR_H:	EQU 8bh
TMR3_RR_H:	EQU 8bh
TMR4_CTL:	EQU 8ch
TMR4_DR_L:	EQU 8dh
TMR4_RR_L:	EQU 8dh
TMR4_DR_H:	EQU 8eh
TMR4_RR_H:	EQU 8eh
TMR5_CTL:	EQU 8fh
TMR5_DR_L:	EQU 90h
TMR5_RR_L:	EQU 90h
TMR5_DR_H:	EQU 91h
TMR5_RR_H:	EQU 91h
TMR_ISS:	EQU 92h

;* WDT Registers

WDT_CTL:	EQU 93h
WDT_RR:	EQU 94h


;* PORT Registers

PB_DR:		EQU 09Ah
PB_DDR:		EQU 09Bh
PB_ALT1:	EQU 09Ch
PB_ALT2:	EQU 09Dh
PC_DR:		EQU 09Eh
PC_DDR:		EQU 09Fh
PC_ALT1:	EQU 0A0h
PC_ALT2:	EQU 0A1h
PD_DR:		EQU 0A2h
PD_DDR:		EQU 0A3h
PD_ALT1:	EQU 0A4h
PD_ALT2:	EQU 0A5h

;* Chip Select
CS0_LBR:	EQU 0A8h
CS0_UBR:	EQU 0A9h
CS0_CTL:	EQU 0AAh
CS1_LBR:	EQU 0ABh
CS1_UBR:	EQU 0ACh
CS1_CTL:	EQU 0ADh
CS2_LBR:	EQU 0AEh
CS2_UBR:	EQU 0AFh
CS2_CTL:	EQU 0B0h
CS3_LBR:	EQU 0B1h
CS3_UBR:	EQU 0B2h
CS3_CTL:	EQU 0B3h

;* RAMCTL Registers
RAM_CTL0:	EQU 0B4h
RAM_CTL:	EQU 0B4h
RAM_ADDR_U:	EQU 0B5h

;* SPI Registers

SPI_BRG_L:	EQU 0B8h
SPI_BRG_H:	EQU 0B9h
SPI_CTL:	EQU 0BAh
SPI_SR:		EQU 0BBh
SPI_RBR:	EQU 0BCh
SPI_TSR:	EQU 0BCh

;* UART0 Registers

UART0_RBR:	EQU 0C0h
UART0_THR:	EQU 0C0h
UART0_BRG_L:	EQU 0C0h
UART0_IER:	EQU 0C1h
UART0_BRG_H:	EQU 0C1h
UART0_IIR:	EQU 0C2h
UART0_FCTL:	EQU 0C2h
UART0_LCTL:	EQU 0C3h
UART0_MCTL:	EQU 0C4h
UART0_LSR:	EQU 0C5h
UART0_MSR:	EQU 0C6h
UART0_SPR:	EQU 0C7h

;* I2C Registers

I2C_SAR:	EQU 0C8h
I2C_XSAR:	EQU 0C9h
I2C_DR:		EQU 0CAh
I2C_CTL:	EQU 0CBh
I2C_SR:		EQU 0CCh
I2C_CCR:	EQU 0CCh
I2C_SRR:	EQU 0CDh

;* UART1 Registers

UART1_RBR:	EQU 0D0h
UART1_THR:	EQU 0D0h
UART1_BRG_L:	EQU 0D0h
UART1_IER:	EQU 0D1h
UART1_BRG_H:	EQU 0D1h
UART1_IIR:	EQU 0D2h
UART1_FCTL:	EQU 0D2h
UART1_LCTL:	EQU 0D3h
UART1_MCTL:	EQU 0D4h
UART1_LSR:	EQU 0D5h
UART1_MSR:	EQU 0D6h
UART1_SPR:	EQU 0D7h

;* IR Registers

IR_CTL:		EQU   0BFh

;* CLK Registers

CLK_PPD1:	EQU   0DBh
CLK_PPD2:	EQU   0DCh

;* RTC Registers

RTC_SEC:	EQU 0E0h
RTC_MIN:	EQU 0E1h
RTC_HRS:	EQU 0E2h
RTC_DOW:	EQU 0E3h
RTC_DOM:	EQU 0E4h
RTC_MON:	EQU 0E5h
RTC_YR:		EQU 0E6h
RTC_CEN:	EQU 0E7h
RTC_ASEC:	EQU 0E8h
RTC_AMIN:	EQU 0E9h
RTC_AHRS:	EQU 0EAh
RTC_ADOW:	EQU 0EBh
RTC_ACTRL:	EQU 0ECh
RTC_CTRL:	EQU 0EDh

;* CSBMC Registers

CS0_BMC:	EQU 0F0h
CS1_BMC:	EQU 0F1h
CS2_BMC:	EQU 0F2h
CS3_BMC:	EQU 0F3h

;* FLASH Registers

FLASH_KEY:	EQU 0F5h
FLASH_DATA:	EQU 0F6h
FLASH_ADDR_U:	EQU 0F7h
FLASH_CTRL:	EQU 0F8h
FLASH_FDIV:	EQU 0F9h
FLASH_PROT:	EQU 0FAh
FLASH_IRQ:	EQU 0FBh
FLASH_PAGE:	EQU 0FCh
FLASH_ROW:	EQU 0FDh
FLASH_COL:	EQU 0FEh
FLASH_PGCTL:	EQU 0FFh

;* End eZ80F92 inc file 
