{"vcs1":{"timestamp_begin":1759467774.962552023, "rt":6.24, "ut":5.12, "st":0.65}}
{"vcselab":{"timestamp_begin":1759467781.270570354, "rt":1.67, "ut":1.18, "st":0.09}}
{"link":{"timestamp_begin":1759467782.990390336, "rt":0.71, "ut":0.35, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759467774.629002816}
{"VCS_COMP_START_TIME": 1759467774.629002816}
{"VCS_COMP_END_TIME": 1759467791.181354460}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1"}
{"vcs1": {"peak_mem": 440456}}
{"vcselab": {"peak_mem": 268732}}
