INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Greatest_Common_Divisor_t
