{
  "design": {
    "design_info": {
      "boundary_crc": "0x2DB259442FF3F9C",
      "device": "xc7z015clg485-1",
      "name": "Box",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "axis_data_fifo_0": "",
      "clk_wiz_0": "",
      "ila_0": "",
      "tri_mode_ethernet_mac_0": "",
      "vio_0": "",
      "ethernet_generator_0": "",
      "IP_0": "",
      "UDP_0": ""
    },
    "ports": {
      "CLK_125MHz_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Box_clk_wiz_0_0_CLK_125MHz",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_in1_n_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Box_clk_in1_n_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_in1_p_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Box_clk_in1_p_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rgmii_rx_ctl_0": {
        "direction": "I"
      },
      "rgmii_rxc_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Box_rgmii_rxc_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rgmii_rxd_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rgmii_tx_ctl_0": {
        "direction": "O"
      },
      "rgmii_txc_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rgmii_txd_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "Box_axis_data_fifo_0_0",
        "parameters": {
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_WR_DATA_COUNT": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Box_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "64.0"
          },
          "CLKOUT1_JITTER": {
            "value": "186.558"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "204.239"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125"
          },
          "CLKOUT2_JITTER": {
            "value": "194.337"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "204.239"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "CLK_125MHz"
          },
          "CLK_OUT2_PORT": {
            "value": "CLK_100MHz"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "6.400"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "156.25"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "Box_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "18"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          },
          "C_PROBE10_WIDTH": {
            "value": "32"
          },
          "C_PROBE11_WIDTH": {
            "value": "1"
          },
          "C_PROBE14_WIDTH": {
            "value": "32"
          },
          "C_PROBE16_WIDTH": {
            "value": "4"
          },
          "C_PROBE17_WIDTH": {
            "value": "5"
          },
          "C_PROBE4_WIDTH": {
            "value": "6"
          },
          "C_PROBE6_WIDTH": {
            "value": "8"
          }
        }
      },
      "tri_mode_ethernet_mac_0": {
        "vlnv": "xilinx.com:ip:tri_mode_ethernet_mac:9.0",
        "xci_name": "Box_tri_mode_ethernet_mac_0_0",
        "parameters": {
          "Management_Frequency": {
            "value": "125.00"
          },
          "Physical_Interface": {
            "value": "RGMII"
          },
          "SupportLevel": {
            "value": "1"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "Box_vio_0_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "12"
          },
          "C_PROBE_OUT10_INIT_VAL": {
            "value": "0x0000"
          },
          "C_PROBE_OUT10_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT11_INIT_VAL": {
            "value": "0x48656C6C6F20576F726C64000000000000000000"
          },
          "C_PROBE_OUT11_WIDTH": {
            "value": "160"
          },
          "C_PROBE_OUT2_INIT_VAL": {
            "value": "0xC0A80109"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT3_INIT_VAL": {
            "value": "0xC0A80101"
          },
          "C_PROBE_OUT3_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT4_INIT_VAL": {
            "value": "0xFFFFFFFFFFFF"
          },
          "C_PROBE_OUT4_WIDTH": {
            "value": "48"
          },
          "C_PROBE_OUT5_INIT_VAL": {
            "value": "0x000A35000001"
          },
          "C_PROBE_OUT5_WIDTH": {
            "value": "48"
          },
          "C_PROBE_OUT6_INIT_VAL": {
            "value": "0x0800"
          },
          "C_PROBE_OUT6_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT7_INIT_VAL": {
            "value": "0x04D2"
          },
          "C_PROBE_OUT7_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT8_INIT_VAL": {
            "value": "0x1678"
          },
          "C_PROBE_OUT8_WIDTH": {
            "value": "16"
          },
          "C_PROBE_OUT9_INIT_VAL": {
            "value": "0x000B"
          },
          "C_PROBE_OUT9_WIDTH": {
            "value": "16"
          }
        }
      },
      "ethernet_generator_0": {
        "vlnv": "xilinx.com:module_ref:ethernet_generator:1.0",
        "xci_name": "Box_ethernet_generator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ethernet_generator",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "Box_clk_wiz_0_0_CLK_125MHz",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "Box_clk_wiz_0_0_CLK_125MHz",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "prtcl_on_off": {
            "direction": "I"
          },
          "prtcl_valid": {
            "direction": "I"
          },
          "src_mac": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "dst_mac": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "prtcl_type": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "prtcl_en": {
            "direction": "O"
          },
          "start_dbg": {
            "direction": "O"
          },
          "state_dbg": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "count_dbg": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        }
      },
      "IP_0": {
        "vlnv": "xilinx.com:module_ref:IP:1.0",
        "xci_name": "Box_IP_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "Box_clk_wiz_0_0_CLK_125MHz",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "prtcl_on_off": {
            "direction": "I"
          },
          "prtcl_valid": {
            "direction": "I"
          },
          "src_ip": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dst_ip": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "on_off": {
            "direction": "O"
          },
          "valid": {
            "direction": "O"
          },
          "prtcl_en": {
            "direction": "O"
          },
          "state_dbg": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "UDP_0": {
        "vlnv": "xilinx.com:module_ref:UDP:1.0",
        "xci_name": "Box_UDP_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UDP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "Box_clk_wiz_0_0_CLK_125MHz",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "src_port": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dst_port": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_length": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "chcksum": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "159",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "valid": {
            "direction": "O"
          },
          "on_off": {
            "direction": "O"
          },
          "state_dbg": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "IP_0_busIP": {
        "ports": [
          "IP_0/data_out",
          "ethernet_generator_0/data_in"
        ]
      },
      "IP_0_start": {
        "ports": [
          "IP_0/on_off",
          "ethernet_generator_0/prtcl_on_off"
        ]
      },
      "axis_data_fifo_0_axis_wr_data_count": {
        "ports": [
          "axis_data_fifo_0/axis_wr_data_count",
          "ila_0/probe10"
        ]
      },
      "axis_data_fifo_0_m_axis_tdata": {
        "ports": [
          "axis_data_fifo_0/m_axis_tdata",
          "ila_0/probe6",
          "tri_mode_ethernet_mac_0/tx_axis_mac_tdata"
        ]
      },
      "axis_data_fifo_0_m_axis_tlast": {
        "ports": [
          "axis_data_fifo_0/m_axis_tlast",
          "ila_0/probe7",
          "tri_mode_ethernet_mac_0/tx_axis_mac_tlast"
        ]
      },
      "axis_data_fifo_0_m_axis_tvalid": {
        "ports": [
          "axis_data_fifo_0/m_axis_tvalid",
          "ila_0/probe9",
          "tri_mode_ethernet_mac_0/tx_axis_mac_tvalid"
        ]
      },
      "axis_data_fifo_0_s_axis_tready": {
        "ports": [
          "axis_data_fifo_0/s_axis_tready",
          "ila_0/probe3",
          "ethernet_generator_0/tready"
        ]
      },
      "clk_in1_n_0_1": {
        "ports": [
          "clk_in1_n_0",
          "clk_wiz_0/clk_in1_n"
        ]
      },
      "clk_in1_p_0_1": {
        "ports": [
          "clk_in1_p_0",
          "clk_wiz_0/clk_in1_p"
        ]
      },
      "clk_wiz_0_CLK_125MHz": {
        "ports": [
          "clk_wiz_0/CLK_125MHz",
          "CLK_125MHz_0",
          "axis_data_fifo_0/s_axis_aclk",
          "ila_0/clk",
          "tri_mode_ethernet_mac_0/gtx_clk",
          "tri_mode_ethernet_mac_0/refclk",
          "tri_mode_ethernet_mac_0/s_axi_aclk",
          "vio_0/clk",
          "ethernet_generator_0/clk",
          "IP_0/clk",
          "UDP_0/clk"
        ]
      },
      "ethernet_generator_0_count": {
        "ports": [
          "ethernet_generator_0/count_dbg",
          "ila_0/probe4"
        ]
      },
      "ethernet_generator_0_enIP": {
        "ports": [
          "ethernet_generator_0/prtcl_en",
          "IP_0/en"
        ]
      },
      "ethernet_generator_0_tdata": {
        "ports": [
          "ethernet_generator_0/tdata",
          "axis_data_fifo_0/s_axis_tdata",
          "ila_0/probe0"
        ]
      },
      "ethernet_generator_0_tlast": {
        "ports": [
          "ethernet_generator_0/tlast",
          "axis_data_fifo_0/s_axis_tlast",
          "ila_0/probe1"
        ]
      },
      "ethernet_generator_0_tvalid": {
        "ports": [
          "ethernet_generator_0/tvalid",
          "axis_data_fifo_0/s_axis_tvalid",
          "ila_0/probe2"
        ]
      },
      "rgmii_rx_ctl_0_1": {
        "ports": [
          "rgmii_rx_ctl_0",
          "tri_mode_ethernet_mac_0/rgmii_rx_ctl"
        ]
      },
      "rgmii_rxc_0_1": {
        "ports": [
          "rgmii_rxc_0",
          "tri_mode_ethernet_mac_0/rgmii_rxc"
        ]
      },
      "rgmii_rxd_0_1": {
        "ports": [
          "rgmii_rxd_0",
          "tri_mode_ethernet_mac_0/rgmii_rxd"
        ]
      },
      "tri_mode_ethernet_mac_0_rgmii_tx_ctl": {
        "ports": [
          "tri_mode_ethernet_mac_0/rgmii_tx_ctl",
          "rgmii_tx_ctl_0"
        ]
      },
      "tri_mode_ethernet_mac_0_rgmii_txc": {
        "ports": [
          "tri_mode_ethernet_mac_0/rgmii_txc",
          "rgmii_txc_0"
        ]
      },
      "tri_mode_ethernet_mac_0_rgmii_txd": {
        "ports": [
          "tri_mode_ethernet_mac_0/rgmii_txd",
          "rgmii_txd_0"
        ]
      },
      "tri_mode_ethernet_mac_0_tx_axis_mac_tready": {
        "ports": [
          "tri_mode_ethernet_mac_0/tx_axis_mac_tready",
          "axis_data_fifo_0/m_axis_tready",
          "ila_0/probe15"
        ]
      },
      "tri_mode_ethernet_mac_0_tx_enable": {
        "ports": [
          "tri_mode_ethernet_mac_0/tx_enable",
          "ila_0/probe8",
          "ila_0/probe13"
        ]
      },
      "tri_mode_ethernet_mac_0_tx_mac_aclk": {
        "ports": [
          "tri_mode_ethernet_mac_0/tx_mac_aclk",
          "ila_0/probe11"
        ]
      },
      "tri_mode_ethernet_mac_0_tx_reset": {
        "ports": [
          "tri_mode_ethernet_mac_0/tx_reset",
          "ila_0/probe12"
        ]
      },
      "tri_mode_ethernet_mac_0_tx_statistics_vector": {
        "ports": [
          "tri_mode_ethernet_mac_0/tx_statistics_vector",
          "ila_0/probe14"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "axis_data_fifo_0/s_axis_aresetn",
          "ila_0/probe5",
          "tri_mode_ethernet_mac_0/glbl_rstn",
          "tri_mode_ethernet_mac_0/rx_axi_rstn",
          "tri_mode_ethernet_mac_0/s_axi_resetn",
          "tri_mode_ethernet_mac_0/tx_axi_rstn",
          "ethernet_generator_0/rst",
          "IP_0/rst",
          "UDP_0/rst"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "tri_mode_ethernet_mac_0/tx_axis_mac_tuser"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "IP_0/src_ip"
        ]
      },
      "vio_0_probe_out3": {
        "ports": [
          "vio_0/probe_out3",
          "IP_0/dst_ip"
        ]
      },
      "vio_0_probe_out4": {
        "ports": [
          "vio_0/probe_out4",
          "ethernet_generator_0/dst_mac"
        ]
      },
      "vio_0_probe_out5": {
        "ports": [
          "vio_0/probe_out5",
          "ethernet_generator_0/src_mac"
        ]
      },
      "vio_0_probe_out6": {
        "ports": [
          "vio_0/probe_out6",
          "ethernet_generator_0/prtcl_type"
        ]
      },
      "IP_0_valid": {
        "ports": [
          "IP_0/valid",
          "ethernet_generator_0/prtcl_valid"
        ]
      },
      "ethernet_generator_0_state_dbg": {
        "ports": [
          "ethernet_generator_0/state_dbg",
          "ila_0/probe16"
        ]
      },
      "IP_0_state_dbg": {
        "ports": [
          "IP_0/state_dbg",
          "ila_0/probe17"
        ]
      },
      "IP_0_prtcl_en": {
        "ports": [
          "IP_0/prtcl_en",
          "UDP_0/en"
        ]
      },
      "UDP_0_data_out": {
        "ports": [
          "UDP_0/data_out",
          "IP_0/data_in"
        ]
      },
      "UDP_0_valid": {
        "ports": [
          "UDP_0/valid",
          "IP_0/prtcl_valid"
        ]
      },
      "UDP_0_on_off": {
        "ports": [
          "UDP_0/on_off",
          "IP_0/prtcl_on_off"
        ]
      },
      "vio_0_probe_out7": {
        "ports": [
          "vio_0/probe_out7",
          "UDP_0/src_port"
        ]
      },
      "vio_0_probe_out8": {
        "ports": [
          "vio_0/probe_out8",
          "UDP_0/dst_port"
        ]
      },
      "vio_0_probe_out9": {
        "ports": [
          "vio_0/probe_out9",
          "UDP_0/data_length"
        ]
      },
      "vio_0_probe_out10": {
        "ports": [
          "vio_0/probe_out10",
          "UDP_0/chcksum"
        ]
      },
      "vio_0_probe_out11": {
        "ports": [
          "vio_0/probe_out11",
          "UDP_0/data_in"
        ]
      }
    }
  }
}