Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 13:36:16 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_212_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 Delay1No41_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.966ns (29.415%)  route 2.318ns (70.585%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 7.201 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.899ns (routing 1.832ns, distribution 1.067ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.663ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=24270, routed)       2.899     3.836    Delay1No41_instance/clk
    SLR Crossing[1->0]   
    SLICE_X94Y94         FDCE                                         r  Delay1No41_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.914 r  Delay1No41_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.734     4.648    Delay1No40_instance/Y_reg[33]_0[6]
    SLICE_X102Y137       LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     4.736 r  Delay1No40_instance/geqOp_carry_i_13/O
                         net (fo=1, routed)           0.025     4.761    Sum10_0_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X102Y137       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.924 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.950    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X102Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.965 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.991    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X102Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.043 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.215     5.258    Delay1No41_instance/CO[0]
    SLICE_X100Y140       LUT5 (Prop_F5LUT_SLICEM_I4_O)
                                                      0.074     5.332 r  Delay1No41_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.156     5.488    Delay1No40_instance/Y_reg[23]_0[0]
    SLICE_X100Y138       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     5.611 r  Delay1No40_instance/shiftedFracY_d1[49]_i_6/O
                         net (fo=1, routed)           0.138     5.749    Delay1No40_instance/shiftedFracY_d1[49]_i_6_n_0
    SLICE_X101Y139       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.872 r  Delay1No40_instance/shiftedFracY_d1[49]_i_3/O
                         net (fo=2, routed)           0.101     5.973    Delay1No40_instance/Sum10_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X102Y139       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     6.074 r  Delay1No40_instance/shiftedFracY_d1[33]_i_3/O
                         net (fo=48, routed)          0.489     6.563    Delay1No41_instance/shiftVal__5[1]
    SLICE_X103Y133       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     6.712 r  Delay1No41_instance/shiftedFracY_d1[4]_i_1/O
                         net (fo=2, routed)           0.408     7.120    Sum10_0_impl_instance/FPAddSubOp_instance/level4__0[4]
    SLICE_X104Y137       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=24270, routed)       2.554     7.201    Sum10_0_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->0]   
    SLICE_X104Y137       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.464     7.664    
                         clock uncertainty           -0.035     7.629    
    SLICE_X104Y137       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.654    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  0.534    




