#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Dec  4 19:41:31 2022
# Process ID: 148327
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_E.v
# read_verilog  ../sim/VHDL_SRC/LSQ_F.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/kernel_3mm_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top kernel_3mm -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top kernel_3mm -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 148684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.832 ; gain = 209.527 ; free physical = 31459 ; free virtual = 228873
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_3mm' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized5' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized8' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized8' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'buffer_bx_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:370]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_bx_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:370]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1135]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'source' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized9' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized6' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized9' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized10' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized7' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized10' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized11' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized11' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized12' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized12' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_E' declared at '/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39723' bound to instance 'c_LSQ_E' of component 'LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:12806]
INFO: [Synth 8-6157] synthesizing module 'LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_E' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_E' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_E' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_E' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_E' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_E' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39723]
INFO: [Synth 8-3491] module 'LSQ_F' declared at '/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39723' bound to instance 'c_LSQ_F' of component 'LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:12838]
INFO: [Synth 8-6157] synthesizing module 'LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_F' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_F' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_F' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_F' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_F' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_F' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39723]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (50#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (51#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (53#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (53#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (53#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (53#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (53#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (53#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (53#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (54#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (54#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 9 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (54#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (55#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net E_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:28]
WARNING: [Synth 8-3848] Net E_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:29]
WARNING: [Synth 8-3848] Net A_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:38]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:39]
WARNING: [Synth 8-3848] Net B_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:48]
WARNING: [Synth 8-3848] Net B_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:49]
WARNING: [Synth 8-3848] Net F_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:58]
WARNING: [Synth 8-3848] Net F_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:59]
WARNING: [Synth 8-3848] Net C_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:68]
WARNING: [Synth 8-3848] Net C_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:69]
WARNING: [Synth 8-3848] Net D_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:78]
WARNING: [Synth 8-3848] Net D_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:79]
WARNING: [Synth 8-3848] Net G_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:88]
WARNING: [Synth 8-3848] Net G_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:89]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:106]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4374]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4370]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4375]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4371]
WARNING: [Synth 8-3848] Net MC_B_pValidArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4396]
WARNING: [Synth 8-3848] Net MC_B_dataInArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4392]
WARNING: [Synth 8-3848] Net MC_B_pValidArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4397]
WARNING: [Synth 8-3848] Net MC_B_dataInArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4393]
WARNING: [Synth 8-3848] Net MC_C_pValidArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4446]
WARNING: [Synth 8-3848] Net MC_C_dataInArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4442]
WARNING: [Synth 8-3848] Net MC_C_pValidArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4447]
WARNING: [Synth 8-3848] Net MC_C_dataInArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4443]
WARNING: [Synth 8-3848] Net MC_D_pValidArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4468]
WARNING: [Synth 8-3848] Net MC_D_dataInArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4464]
WARNING: [Synth 8-3848] Net MC_D_pValidArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4469]
WARNING: [Synth 8-3848] Net MC_D_dataInArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4465]
INFO: [Synth 8-256] done synthesizing module 'kernel_3mm' (56#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/kernel_3mm_optimized.vhd:93]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[8]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[7]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[6]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[5]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[4]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port clk
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_we1
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[31]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[30]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[29]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[28]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[27]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[26]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[25]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[24]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[23]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[22]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[21]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[20]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[19]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[18]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[17]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[16]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2472.293 ; gain = 693.988 ; free physical = 31136 ; free virtual = 228558
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2472.293 ; gain = 693.988 ; free physical = 31226 ; free virtual = 228649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2472.293 ; gain = 693.988 ; free physical = 31226 ; free virtual = 228649
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2472.293 ; gain = 0.000 ; free physical = 31131 ; free virtual = 228554
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.094 ; gain = 0.000 ; free physical = 30958 ; free virtual = 228381
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2633.094 ; gain = 0.000 ; free physical = 30939 ; free virtual = 228361
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2633.094 ; gain = 854.789 ; free physical = 31202 ; free virtual = 228625
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2633.094 ; gain = 854.789 ; free physical = 31202 ; free virtual = 228625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2633.094 ; gain = 854.789 ; free physical = 31201 ; free virtual = 228624
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_E.v:39713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/LSQ_F.v:39713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 2633.094 ; gain = 854.789 ; free physical = 28962 ; free virtual = 226395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_E__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_E__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_E__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_E__GB3 |           1|     20511|
|5     |LSQ_E__GC0            |           1|     13258|
|6     |LOAD_QUEUE_LSQ_F__GB0 |           1|     34468|
|7     |LOAD_QUEUE_LSQ_F__GB1 |           1|     15874|
|8     |LOAD_QUEUE_LSQ_F__GB2 |           1|     10417|
|9     |LOAD_QUEUE_LSQ_F__GB3 |           1|     28580|
|10    |LSQ_F__GC0            |           1|     13258|
|11    |kernel_3mm__GCB0      |           1|     26049|
|12    |kernel_3mm__GCB1      |           1|      8838|
|13    |kernel_3mm__GCB2      |           1|      9860|
|14    |kernel_3mm__GCB3      |           1|     11391|
|15    |kernel_3mm__GCB4      |           1|     15655|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 24    
	   3 Input     32 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 130   
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 18    
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 289   
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 79    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2059  
+---Multipliers : 
	                32x32  Multipliers := 15    
+---RAMs : 
	              320 Bit         RAMs := 1     
	              288 Bit         RAMs := 2     
	              224 Bit         RAMs := 1     
	              192 Bit         RAMs := 4     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 228   
	   2 Input     16 Bit        Muxes := 1216  
	  17 Input     16 Bit        Muxes := 160   
	   2 Input      5 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1212  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_E__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_QUEUE_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_F__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module elasticFifoInner__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_19/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_19/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_19/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_19/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_19/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_19/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_19/multiply_unit/q1_reg is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: register mul_19/multiply_unit/q1_reg is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_19/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: register mul_19/multiply_unit/q2_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: register mul_19/multiply_unit/q2_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: register mul_19/multiply_unit/q1_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[4]' (FDE) to 'i_2/MC_A/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[3]' (FDE) to 'i_2/MC_A/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[2]' (FDE) to 'i_2/MC_A/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[4]' (FDE) to 'i_2/MC_B/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[3]' (FDE) to 'i_2/MC_B/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[2]' (FDE) to 'i_2/MC_B/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[4]' (FDE) to 'i_2/MC_D/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[3]' (FDE) to 'i_2/MC_D/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[2]' (FDE) to 'i_2/MC_D/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[7]' (FDE) to 'i_2/MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[1]' (FDE) to 'i_2/MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[6]' (FDE) to 'i_2/MC_A/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[7]' (FDE) to 'i_2/MC_B/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[1]' (FDE) to 'i_2/MC_B/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[6]' (FDE) to 'i_2/MC_B/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[7]' (FDE) to 'i_2/MC_D/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[1]' (FDE) to 'i_2/MC_D/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[6]' (FDE) to 'i_2/MC_D/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[10]' (FDE) to 'i_2/MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[5]' (FDE) to 'i_2/MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[9]' (FDE) to 'i_2/MC_A/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[10]' (FDE) to 'i_2/MC_B/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[5]' (FDE) to 'i_2/MC_B/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[9]' (FDE) to 'i_2/MC_B/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[10]' (FDE) to 'i_2/MC_D/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[5]' (FDE) to 'i_2/MC_D/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[9]' (FDE) to 'i_2/MC_D/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[13]' (FDE) to 'i_2/MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[8]' (FDE) to 'i_2/MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[12]' (FDE) to 'i_2/MC_A/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[13]' (FDE) to 'i_2/MC_B/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[8]' (FDE) to 'i_2/MC_B/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[12]' (FDE) to 'i_2/MC_B/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[13]' (FDE) to 'i_2/MC_D/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[8]' (FDE) to 'i_2/MC_D/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[12]' (FDE) to 'i_2/MC_D/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[16]' (FDE) to 'i_2/MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[11]' (FDE) to 'i_2/MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[15]' (FDE) to 'i_2/MC_A/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[16]' (FDE) to 'i_2/MC_B/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[11]' (FDE) to 'i_2/MC_B/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[15]' (FDE) to 'i_2/MC_B/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[14] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[16]' (FDE) to 'i_2/MC_D/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[11]' (FDE) to 'i_2/MC_D/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[15]' (FDE) to 'i_2/MC_D/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[19]' (FDE) to 'i_2/MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[14]' (FDE) to 'i_2/MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[18]' (FDE) to 'i_2/MC_A/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[19]' (FDE) to 'i_2/MC_B/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[14]' (FDE) to 'i_2/MC_B/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[18]' (FDE) to 'i_2/MC_B/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[19]' (FDE) to 'i_2/MC_D/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[14]' (FDE) to 'i_2/MC_D/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[18]' (FDE) to 'i_2/MC_D/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[22]' (FDE) to 'i_2/MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[17]' (FDE) to 'i_2/MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[21]' (FDE) to 'i_2/MC_A/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[20] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[22]' (FDE) to 'i_2/MC_B/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[17]' (FDE) to 'i_2/MC_B/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[21]' (FDE) to 'i_2/MC_B/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[20] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[22]' (FDE) to 'i_2/MC_D/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[17]' (FDE) to 'i_2/MC_D/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[21]' (FDE) to 'i_2/MC_D/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[25]' (FDE) to 'i_2/MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[20]' (FDE) to 'i_2/MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[24]' (FDE) to 'i_2/MC_A/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[25]' (FDE) to 'i_2/MC_B/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[20]' (FDE) to 'i_2/MC_B/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[24]' (FDE) to 'i_2/MC_B/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[23] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[25]' (FDE) to 'i_2/MC_D/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[20]' (FDE) to 'i_2/MC_D/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[24]' (FDE) to 'i_2/MC_D/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[28]' (FDE) to 'i_2/MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[23]' (FDE) to 'i_2/MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[27]' (FDE) to 'i_2/MC_A/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[28]' (FDE) to 'i_2/MC_B/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[23]' (FDE) to 'i_2/MC_B/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[27]' (FDE) to 'i_2/MC_B/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[28]' (FDE) to 'i_2/MC_D/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[23]' (FDE) to 'i_2/MC_D/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[27]' (FDE) to 'i_2/MC_D/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[30]' (FDE) to 'i_2/MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[26]' (FDE) to 'i_2/MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_A/counter1_reg[31]' (FDE) to 'i_2/MC_A/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter1_reg[29] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[30]' (FDE) to 'i_2/MC_B/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[26]' (FDE) to 'i_2/MC_B/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_B/counter1_reg[31]' (FDE) to 'i_2/MC_B/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter1_reg[29] )
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[30]' (FDE) to 'i_2/MC_D/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[26]' (FDE) to 'i_2/MC_D/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_2/MC_D/counter1_reg[31]' (FDE) to 'i_2/MC_D/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_A/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_B/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/MC_D/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'forkC_41/generateBlocks[6].regblock/reg_value_reg' (FDP) to 'forkC_41/generateBlocks[5].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'phi_n108/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n108/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n108/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n108/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n108/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n108/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n108/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n108/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'forkC_38/generateBlocks[6].regblock/reg_value_reg' (FDP) to 'forkC_38/generateBlocks[5].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'forkC_1/generateBlocks[0].regblock/reg_value_reg' (FDP) to 'forkC_3/generateBlocks[0].regblock/reg_value_reg'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_52/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_52/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_52/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_52/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_52/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_52/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_52/multiply_unit/b_reg_reg is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: register mul_52/multiply_unit/q1_reg is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: register mul_52/multiply_unit/q1_reg is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_52/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_52/multiply_unit/a_reg_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q2_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q2_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q1_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'Buffer_48/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_48/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_48/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_48/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_48/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_48/fifo/Head_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_85/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_85/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_85/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_85/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_85/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_85/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_85/multiply_unit/q1_reg is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: register mul_85/multiply_unit/q1_reg is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_85/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: register mul_85/multiply_unit/q2_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: register mul_85/multiply_unit/q2_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: register mul_85/multiply_unit/q1_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q2_reg.
WARNING: [Synth 8-3917] design kernel_3mm__GCB4 has port io_bbReadyToPrevs[0] driven by constant 1
WARNING: [Synth 8-3917] design kernel_3mm__GCB4 has port O180[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:06 . Memory (MB): peak = 2633.094 ; gain = 854.789 ; free physical = 27886 ; free virtual = 225384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+---------------------------+-----------+----------------------+---------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+-----------------+---------------------------+-----------+----------------------+---------------+
|Buffer_12        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|Buffer_13        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_2/Buffer_28    | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_2/Buffer_27    | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_2/Buffer_19    | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|i_2/Buffer_4     | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|kernel_3mm__GCB3 | Buffer_49/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|kernel_3mm__GCB3 | Buffer_48/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|kernel_3mm__GCB4 | Buffer_50/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|kernel_3mm__GCB4 | Buffer_36/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
+-----------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kernel_3mm       | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_3mm       | (PCIN>>17)+(A2*B)'  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_3mm       | (PCIN+(A''*B2)')'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB3 | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_3mm__GCB3 | (PCIN>>17)+(A2*B2)' | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB3 | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB4 | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_3mm__GCB4 | (PCIN>>17)+(A2*B)'  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB4 | (PCIN+(A''*B2)')'   | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_E__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_E__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_E__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_E__GB3 |           1|     17991|
|5     |LSQ_E__GC0            |           1|      5533|
|6     |LOAD_QUEUE_LSQ_F__GB0 |           1|     23356|
|7     |LOAD_QUEUE_LSQ_F__GB1 |           1|     16386|
|8     |LOAD_QUEUE_LSQ_F__GB2 |           1|     11406|
|9     |LOAD_QUEUE_LSQ_F__GB3 |           1|     17939|
|10    |LSQ_F__GC0            |           1|      5533|
|11    |kernel_3mm__GCB0      |           1|      7457|
|12    |kernel_3mm__GCB1      |           1|       492|
|13    |kernel_3mm__GCB2      |           1|      5380|
|14    |kernel_3mm__GCB3      |           1|      1921|
|15    |kernel_3mm__GCB4      |           1|      3370|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:20 . Memory (MB): peak = 2633.094 ; gain = 854.789 ; free physical = 27675 ; free virtual = 225235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-4941.0/oG. 160.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:40 . Memory (MB): peak = 2688.957 ; gain = 910.652 ; free physical = 27573 ; free virtual = 225137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------+---------------------------+-----------+----------------------+---------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+-----------------+---------------------------+-----------+----------------------+---------------+
|i_2/Buffer_28    | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_2/Buffer_27    | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_2/Buffer_19    | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|Buffer_12        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|Buffer_13        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_2/Buffer_4     | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	   | 
|kernel_3mm__GCB3 | Buffer_49/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|kernel_3mm__GCB3 | Buffer_48/fifo/Memory_reg | Implied   | 16 x 1               | RAM16X1D x 1	 | 
|kernel_3mm__GCB4 | Buffer_50/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|kernel_3mm__GCB4 | Buffer_36/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
+-----------------+---------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_E__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_F__GB1 |           1|     16386|
|3     |LSQ_F__GC0            |           1|      5533|
|4     |kernel_3mm_GT1        |           1|     16896|
|5     |kernel_3mm_GT0__2     |           1|     52232|
|6     |kernel_3mm_GT0        |           1|     12025|
|7     |kernel_3mm_GT1__2     |           1|     49273|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:26 ; elapsed = 00:04:06 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 26834 ; free virtual = 224398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_E__GB0 |           1|      4244|
|2     |LOAD_QUEUE_LSQ_F__GB1 |           1|      4610|
|3     |LSQ_F__GC0            |           1|      2631|
|4     |kernel_3mm_GT1        |           1|      5120|
|5     |kernel_3mm_GT0__2     |           1|     17005|
|6     |kernel_3mm_GT0        |           1|      6484|
|7     |kernel_3mm_GT1__2     |           1|     19157|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:39 ; elapsed = 00:04:20 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 26785 ; free virtual = 224389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:39 ; elapsed = 00:04:20 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 26789 ; free virtual = 224393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:45 ; elapsed = 00:04:26 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 26778 ; free virtual = 224382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:45 ; elapsed = 00:04:26 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 26781 ; free virtual = 224385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:47 ; elapsed = 00:04:28 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 26792 ; free virtual = 224396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:47 ; elapsed = 00:04:28 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 26792 ; free virtual = 224396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2252|
|2     |DSP48E1_2 |     1|
|3     |DSP48E1_3 |     2|
|4     |DSP48E1_4 |     3|
|5     |DSP48E1_5 |     3|
|6     |LUT1      |    99|
|7     |LUT2      |  3167|
|8     |LUT3      |  2006|
|9     |LUT4      | 12226|
|10    |LUT5      |  9673|
|11    |LUT6      | 16845|
|12    |MUXF7     |  2379|
|13    |MUXF8     |    93|
|14    |RAM16X1D  |     2|
|15    |RAM32M    |    28|
|16    |FDCE      |  2784|
|17    |FDPE      |   230|
|18    |FDRE      |  7598|
|19    |FDSE      |     6|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+----------------------------------------+------+
|      |Instance                         |Module                                  |Cells |
+------+---------------------------------+----------------------------------------+------+
|1     |top                              |                                        | 59397|
|2     |  phi_34                         |mux_143                                 |    65|
|3     |    tehb1                        |TEHB__parameterized0_200                |    65|
|4     |  forkC_40                       |fork__parameterized2_61                 |    10|
|5     |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_464             |     2|
|6     |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_465             |     1|
|7     |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_466             |     1|
|8     |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_467             |     4|
|9     |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_468             |     2|
|10    |  phi_36                         |mux_144                                 |    65|
|11    |    tehb1                        |TEHB__parameterized0_199                |    65|
|12    |  MC_B                           |MemCont__parameterized0_42              |    66|
|13    |    read_arbiter                 |read_memory_arbiter__parameterized0_528 |    66|
|14    |      data                       |read_data_signals__parameterized0_529   |    66|
|15    |  Buffer_1                       |elasticBuffer__parameterized0           |   100|
|16    |    oehb1                        |OEHB__parameterized0_610                |    34|
|17    |    tehb1                        |TEHB__parameterized0_611                |    66|
|18    |  Buffer_10                      |elasticBuffer__parameterized0_0         |   171|
|19    |    oehb1                        |OEHB__parameterized0_608                |   106|
|20    |    tehb1                        |TEHB__parameterized0_609                |    65|
|21    |  Buffer_11                      |elasticBuffer__parameterized1           |     2|
|22    |    oehb1                        |OEHB_606                                |     1|
|23    |    tehb1                        |TEHB_607                                |     1|
|24    |  Buffer_12                      |transpFIFO__parameterized0              |    29|
|25    |    fifo                         |elasticFifoInner__parameterized0_605    |    29|
|26    |  Buffer_13                      |transpFIFO__parameterized0_1            |    34|
|27    |    fifo                         |elasticFifoInner__parameterized0_604    |    34|
|28    |  Buffer_14                      |elasticBuffer__parameterized1_2         |     3|
|29    |    oehb1                        |OEHB_602                                |     2|
|30    |    tehb1                        |TEHB_603                                |     1|
|31    |  Buffer_15                      |TEHB__parameterized0                    |     4|
|32    |  Buffer_16                      |elasticBuffer__parameterized0_3         |   101|
|33    |    oehb1                        |OEHB__parameterized0_600                |    36|
|34    |    tehb1                        |TEHB__parameterized0_601                |    65|
|35    |  Buffer_17                      |elasticBuffer__parameterized1_4         |     6|
|36    |    oehb1                        |OEHB_598                                |     5|
|37    |    tehb1                        |TEHB_599                                |     1|
|38    |  Buffer_18                      |elasticBuffer__parameterized0_5         |   171|
|39    |    oehb1                        |OEHB__parameterized0_596                |   106|
|40    |    tehb1                        |TEHB__parameterized0_597                |    65|
|41    |  Buffer_19                      |transpFIFO                              |    86|
|42    |    fifo                         |elasticFifoInner_595                    |    86|
|43    |  Buffer_2                       |elasticBuffer__parameterized1_6         |   131|
|44    |    oehb1                        |OEHB_593                                |     2|
|45    |    tehb1                        |TEHB_594                                |     1|
|46    |  Buffer_20                      |elasticBuffer__parameterized0_7         |   244|
|47    |    oehb1                        |OEHB__parameterized0_591                |   181|
|48    |    tehb1                        |TEHB__parameterized0_592                |    63|
|49    |  Buffer_21                      |elasticBuffer__parameterized1_8         |     2|
|50    |    oehb1                        |OEHB_589                                |     1|
|51    |    tehb1                        |TEHB_590                                |     1|
|52    |  Buffer_22                      |elasticBuffer__parameterized0_9         |   103|
|53    |    oehb1                        |OEHB__parameterized0_587                |    35|
|54    |    tehb1                        |TEHB__parameterized0_588                |    68|
|55    |  Buffer_23                      |elasticBuffer__parameterized0_10        |   198|
|56    |    oehb1                        |OEHB__parameterized0_585                |   132|
|57    |    tehb1                        |TEHB__parameterized0_586                |    66|
|58    |  Buffer_24                      |elasticBuffer__parameterized0_11        |   189|
|59    |    oehb1                        |OEHB__parameterized0_583                |   126|
|60    |    tehb1                        |TEHB__parameterized0_584                |    63|
|61    |  Buffer_25                      |elasticBuffer__parameterized0_12        |   173|
|62    |    oehb1                        |OEHB__parameterized0_581                |   108|
|63    |    tehb1                        |TEHB__parameterized0_582                |    65|
|64    |  Buffer_26                      |elasticBuffer__parameterized1_13        |     2|
|65    |    oehb1                        |OEHB_579                                |     1|
|66    |    tehb1                        |TEHB_580                                |     1|
|67    |  Buffer_27                      |transpFIFO__parameterized0_14           |    26|
|68    |    fifo                         |elasticFifoInner__parameterized0_578    |    26|
|69    |  Buffer_28                      |transpFIFO__parameterized0_15           |    28|
|70    |    fifo                         |elasticFifoInner__parameterized0        |    28|
|71    |  Buffer_29                      |elasticBuffer__parameterized1_16        |     3|
|72    |    oehb1                        |OEHB_576                                |     2|
|73    |    tehb1                        |TEHB_577                                |     1|
|74    |  Buffer_3                       |elasticBuffer__parameterized0_17        |   172|
|75    |    oehb1                        |OEHB__parameterized0_574                |   106|
|76    |    tehb1                        |TEHB__parameterized0_575                |    66|
|77    |  Buffer_30                      |TEHB__parameterized0_18                 |     4|
|78    |  Buffer_31                      |elasticBuffer__parameterized0_19        |   132|
|79    |    oehb1                        |OEHB__parameterized0_572                |    67|
|80    |    tehb1                        |TEHB__parameterized0_573                |    65|
|81    |  Buffer_32                      |elasticBuffer__parameterized1_20        |     4|
|82    |    oehb1                        |OEHB_570                                |     3|
|83    |    tehb1                        |TEHB_571                                |     1|
|84    |  Buffer_33                      |elasticBuffer__parameterized1_21        |     5|
|85    |    oehb1                        |OEHB_568                                |     4|
|86    |    tehb1                        |TEHB_569                                |     1|
|87    |  Buffer_34                      |elasticBuffer__parameterized1_22        |     5|
|88    |    oehb1                        |OEHB_566                                |     4|
|89    |    tehb1                        |TEHB_567                                |     1|
|90    |  Buffer_35                      |elasticBuffer__parameterized0_23        |   205|
|91    |    oehb1                        |OEHB__parameterized0_564                |   139|
|92    |    tehb1                        |TEHB__parameterized0_565                |    66|
|93    |  Buffer_36                      |transpFIFO__parameterized1              |    29|
|94    |    fifo                         |elasticFifoInner__parameterized1        |    29|
|95    |  Buffer_37                      |elasticBuffer__parameterized0_24        |   251|
|96    |    oehb1                        |OEHB__parameterized0_562                |   184|
|97    |    tehb1                        |TEHB__parameterized0_563                |    67|
|98    |  Buffer_38                      |elasticBuffer__parameterized1_25        |    10|
|99    |    oehb1                        |OEHB_560                                |     9|
|100   |    tehb1                        |TEHB_561                                |     1|
|101   |  Buffer_39                      |elasticBuffer__parameterized1_26        |     7|
|102   |    oehb1                        |OEHB_558                                |     5|
|103   |    tehb1                        |TEHB_559                                |     2|
|104   |  Buffer_4                       |transpFIFO_27                           |    85|
|105   |    fifo                         |elasticFifoInner                        |    85|
|106   |  Buffer_40                      |elasticBuffer__parameterized1_28        |     7|
|107   |    oehb1                        |OEHB_556                                |     5|
|108   |    tehb1                        |TEHB_557                                |     2|
|109   |  Buffer_41                      |elasticBuffer__parameterized0_29        |   134|
|110   |    oehb1                        |OEHB__parameterized0_554                |    68|
|111   |    tehb1                        |TEHB__parameterized0_555                |    66|
|112   |  Buffer_42                      |elasticBuffer__parameterized0_30        |   175|
|113   |    oehb1                        |OEHB__parameterized0_552                |   137|
|114   |    tehb1                        |TEHB__parameterized0_553                |    38|
|115   |  Buffer_43                      |elasticBuffer__parameterized0_31        |   169|
|116   |    oehb1                        |OEHB__parameterized0_550                |    92|
|117   |    tehb1                        |TEHB__parameterized0_551                |    77|
|118   |  Buffer_44                      |elasticBuffer__parameterized0_32        |   137|
|119   |    oehb1                        |OEHB__parameterized0_548                |    71|
|120   |    tehb1                        |TEHB__parameterized0_549                |    66|
|121   |  Buffer_45                      |elasticBuffer__parameterized1_33        |    17|
|122   |    oehb1                        |OEHB_546                                |    16|
|123   |    tehb1                        |TEHB_547                                |     1|
|124   |  Buffer_46                      |elasticBuffer__parameterized1_34        |     4|
|125   |    oehb1                        |OEHB_544                                |     2|
|126   |    tehb1                        |TEHB_545                                |     2|
|127   |  Buffer_47                      |elasticBuffer__parameterized1_35        |     4|
|128   |    oehb1                        |OEHB_542                                |     2|
|129   |    tehb1                        |TEHB_543                                |     2|
|130   |  Buffer_48                      |transpFIFO__parameterized2              |    32|
|131   |    fifo                         |elasticFifoInner__parameterized2_541    |    32|
|132   |  Buffer_49                      |transpFIFO__parameterized2_36           |    75|
|133   |    fifo                         |elasticFifoInner__parameterized2        |    75|
|134   |  Buffer_5                       |elasticBuffer__parameterized0_37        |   252|
|135   |    oehb1                        |OEHB__parameterized0_539                |   186|
|136   |    tehb1                        |TEHB__parameterized0_540                |    66|
|137   |  Buffer_50                      |transpFIFO__parameterized3              |    65|
|138   |    fifo                         |elasticFifoInner__parameterized3        |    65|
|139   |  Buffer_6                       |elasticBuffer__parameterized1_38        |     2|
|140   |    oehb1                        |OEHB_537                                |     1|
|141   |    tehb1                        |TEHB_538                                |     1|
|142   |  Buffer_7                       |elasticBuffer__parameterized0_39        |    98|
|143   |    oehb1                        |OEHB__parameterized0_535                |    33|
|144   |    tehb1                        |TEHB__parameterized0_536                |    65|
|145   |  Buffer_8                       |elasticBuffer__parameterized0_40        |   194|
|146   |    oehb1                        |OEHB__parameterized0_533                |   127|
|147   |    tehb1                        |TEHB__parameterized0_534                |    67|
|148   |  Buffer_9                       |elasticBuffer__parameterized0_41        |   189|
|149   |    oehb1                        |OEHB__parameterized0                    |   126|
|150   |    tehb1                        |TEHB__parameterized0_532                |    63|
|151   |  MC_A                           |MemCont__parameterized0                 |    67|
|152   |    read_arbiter                 |read_memory_arbiter__parameterized0_530 |    67|
|153   |      data                       |read_data_signals__parameterized0_531   |    67|
|154   |  MC_C                           |MemCont__parameterized0_43              |   180|
|155   |    read_arbiter                 |read_memory_arbiter__parameterized0_526 |    66|
|156   |      data                       |read_data_signals__parameterized0_527   |    66|
|157   |  MC_D                           |MemCont__parameterized0_44              |    66|
|158   |    read_arbiter                 |read_memory_arbiter__parameterized0_524 |    66|
|159   |      data                       |read_data_signals__parameterized0_525   |    66|
|160   |  MC_E                           |MemCont                                 |   241|
|161   |    read_arbiter                 |read_memory_arbiter_522                 |   132|
|162   |      data                       |read_data_signals_523                   |   132|
|163   |  MC_F                           |MemCont_45                              |   241|
|164   |    read_arbiter                 |read_memory_arbiter                     |   132|
|165   |      data                       |read_data_signals                       |   132|
|166   |  MC_G                           |MemCont__parameterized0_46              |   177|
|167   |    read_arbiter                 |read_memory_arbiter__parameterized0     |    66|
|168   |      data                       |read_data_signals__parameterized0       |    66|
|169   |  add_20                         |add_op                                  |    41|
|170   |    join_write_temp              |join__parameterized0_520                |     1|
|171   |      allPValidAndGate           |andN_521                                |     1|
|172   |  add_21                         |add_op_47                               |    29|
|173   |    join_write_temp              |join__parameterized0_518                |     1|
|174   |      allPValidAndGate           |andN_519                                |     1|
|175   |  add_27                         |add_op_48                               |    26|
|176   |    join_write_temp              |join__parameterized0_516                |     1|
|177   |      allPValidAndGate           |andN_517                                |     1|
|178   |  add_30                         |add_op_49                               |    25|
|179   |    join_write_temp              |join__parameterized0_514                |     1|
|180   |      allPValidAndGate           |andN_515                                |     1|
|181   |  add_53                         |add_op_50                               |    42|
|182   |    join_write_temp              |join__parameterized0_512                |     2|
|183   |      allPValidAndGate           |andN_513                                |     1|
|184   |  add_54                         |add_op_51                               |    29|
|185   |    join_write_temp              |join__parameterized0_510                |     1|
|186   |      allPValidAndGate           |andN_511                                |     1|
|187   |  add_60                         |add_op_52                               |    24|
|188   |    join_write_temp              |join__parameterized0_508                |     1|
|189   |      allPValidAndGate           |andN_509                                |     1|
|190   |  add_63                         |add_op_53                               |    24|
|191   |    join_write_temp              |join__parameterized0_506                |     1|
|192   |      allPValidAndGate           |andN_507                                |     1|
|193   |  add_86                         |add_op_54                               |     9|
|194   |    join_write_temp              |join__parameterized0_504                |     1|
|195   |      allPValidAndGate           |andN_505                                |     1|
|196   |  add_87                         |add_op_55                               |    58|
|197   |    join_write_temp              |join__parameterized0_502                |     1|
|198   |      allPValidAndGate           |andN_503                                |     1|
|199   |  add_93                         |add_op_56                               |    25|
|200   |    join_write_temp              |join__parameterized0_500                |     1|
|201   |      allPValidAndGate           |andN_501                                |     1|
|202   |  add_96                         |add_op_57                               |    26|
|203   |    join_write_temp              |join__parameterized0_498                |     2|
|204   |      allPValidAndGate           |andN_499                                |     1|
|205   |  branch_2                       |branch__parameterized0                  |     1|
|206   |    j                            |join_497                                |     1|
|207   |  branch_7                       |branch__parameterized0_58               |     2|
|208   |    j                            |\join                                   |     2|
|209   |  c_LSQ_E                        |LSQ_E                                   | 24983|
|210   |    LOAD_PORT_LSQ_E              |LOAD_PORT_LSQ_E                         |    15|
|211   |    STORE_ADDR_PORT_LSQ_E        |STORE_DATA_PORT_LSQ_E                   |    15|
|212   |    STORE_DATA_PORT_LSQ_E        |STORE_DATA_PORT_LSQ_E_496               |    15|
|213   |    loadQ                        |LOAD_QUEUE_LSQ_E                        | 11825|
|214   |    storeQ                       |STORE_QUEUE_LSQ_E                       | 13113|
|215   |  c_LSQ_F                        |LSQ_F                                   | 24433|
|216   |    LOAD_PORT_LSQ_F              |LOAD_PORT_LSQ_F                         |    17|
|217   |    STORE_ADDR_PORT_LSQ_F        |STORE_DATA_PORT_LSQ_F                   |    18|
|218   |    STORE_DATA_PORT_LSQ_F        |STORE_DATA_PORT_LSQ_F_495               |    15|
|219   |    loadQ                        |LOAD_QUEUE_LSQ_F                        |  8760|
|220   |    storeQ                       |STORE_QUEUE_LSQ_F                       | 15623|
|221   |  forkC_0                        |fork__parameterized8                    |     7|
|222   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_493             |     2|
|223   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_494             |     5|
|224   |  forkC_2                        |fork__parameterized8_59                 |     7|
|225   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_491             |     2|
|226   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_492             |     5|
|227   |  forkC_27                       |\fork                                   |    45|
|228   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_484             |     3|
|229   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_485             |     4|
|230   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_486             |     2|
|231   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_487             |    10|
|232   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_488             |     4|
|233   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_489             |     1|
|234   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_490             |    21|
|235   |  forkC_37                       |fork__parameterized2                    |    19|
|236   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_479             |    10|
|237   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_480             |     2|
|238   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_481             |     2|
|239   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_482             |     3|
|240   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_483             |     2|
|241   |  forkC_38                       |fork__parameterized4                    |    28|
|242   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_472             |     4|
|243   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_473             |     2|
|244   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_474             |     2|
|245   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_475             |    12|
|246   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_476             |     3|
|247   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_477             |     4|
|248   |    \generateBlocks[8].regblock  |eagerFork_RegisterBLock_478             |     1|
|249   |  forkC_39                       |fork__parameterized2_60                 |    13|
|250   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_469             |     8|
|251   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_470             |     2|
|252   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_471             |     3|
|253   |  forkC_41                       |fork__parameterized4_62                 |    27|
|254   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_457             |     4|
|255   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_458             |     1|
|256   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_459             |     2|
|257   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_460             |    12|
|258   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_461             |     3|
|259   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_462             |     4|
|260   |    \generateBlocks[8].regblock  |eagerFork_RegisterBLock_463             |     1|
|261   |  forkC_42                       |fork__parameterized2_63                 |     9|
|262   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_454             |     3|
|263   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_455             |     2|
|264   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_456             |     4|
|265   |  forkC_43                       |fork__parameterized2_64                 |    60|
|266   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_449             |    35|
|267   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_450             |     1|
|268   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_451             |     2|
|269   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_452             |    19|
|270   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_453             |     3|
|271   |  forkC_44                       |fork__parameterized9                    |    24|
|272   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_443             |     3|
|273   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_444             |     2|
|274   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_445             |     2|
|275   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_446             |     2|
|276   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_447             |    13|
|277   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_448             |     2|
|278   |  forkC_45                       |fork__parameterized2_65                 |    12|
|279   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_440             |     7|
|280   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_441             |     3|
|281   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_442             |     2|
|282   |  forkC_56                       |fork__parameterized8_66                 |     9|
|283   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_438             |     4|
|284   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_439             |     5|
|285   |  forkC_57                       |fork__parameterized8_67                 |     2|
|286   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_436             |     1|
|287   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_437             |     1|
|288   |  forkC_58                       |fork__parameterized8_68                 |     3|
|289   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_434             |     2|
|290   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_435             |     1|
|291   |  forkC_59                       |fork__parameterized8_69                 |     9|
|292   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_432             |     4|
|293   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_433             |     5|
|294   |  forkC_60                       |fork__parameterized8_70                 |     2|
|295   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_430             |     1|
|296   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_431             |     1|
|297   |  forkC_61                       |fork__parameterized8_71                 |     3|
|298   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_428             |     2|
|299   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_429             |     1|
|300   |  fork_0                         |fork__parameterized1                    |    18|
|301   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_426             |     8|
|302   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_427             |    10|
|303   |  fork_1                         |fork__parameterized3                    |    20|
|304   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_422             |     3|
|305   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_423             |     4|
|306   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_424             |    11|
|307   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_425             |     2|
|308   |  fork_10                        |fork__parameterized3_72                 |    22|
|309   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_418             |     3|
|310   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_419             |     4|
|311   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_420             |     3|
|312   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_421             |    12|
|313   |  fork_11                        |fork__parameterized5                    |    12|
|314   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_415             |     3|
|315   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_416             |     2|
|316   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_417             |     7|
|317   |  fork_12                        |fork__parameterized1_73                 |    10|
|318   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_413             |     9|
|319   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_414             |     1|
|320   |  fork_13                        |fork__parameterized6                    |    40|
|321   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_407             |     1|
|322   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_408             |    10|
|323   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_409             |     2|
|324   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_410             |    17|
|325   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_411             |     3|
|326   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_412             |     7|
|327   |  fork_14                        |fork__parameterized1_74                 |     2|
|328   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_405             |     1|
|329   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_406             |     1|
|330   |  fork_15                        |fork__parameterized7                    |    19|
|331   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_400             |     7|
|332   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_401             |     1|
|333   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_402             |     2|
|334   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_403             |     7|
|335   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_404             |     2|
|336   |  fork_16                        |fork__parameterized1_75                 |     2|
|337   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_398             |     1|
|338   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_399             |     1|
|339   |  fork_17                        |fork__parameterized3_76                 |    22|
|340   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_394             |     2|
|341   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_395             |     9|
|342   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_396             |    10|
|343   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_397             |     1|
|344   |  fork_18                        |fork__parameterized1_77                 |     7|
|345   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_392             |     4|
|346   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_393             |     3|
|347   |  fork_19                        |fork__parameterized3_78                 |    52|
|348   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_388             |     4|
|349   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_389             |     3|
|350   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_390             |    43|
|351   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_391             |     2|
|352   |  fork_2                         |fork__parameterized5_79                 |    13|
|353   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_385             |     5|
|354   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_386             |     4|
|355   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_387             |     4|
|356   |  fork_20                        |fork__parameterized5_80                 |     9|
|357   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_382             |     1|
|358   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_383             |     7|
|359   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_384             |     1|
|360   |  fork_21                        |fork__parameterized1_81                 |     5|
|361   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_380             |     2|
|362   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_381             |     3|
|363   |  fork_22                        |fork__parameterized11                   |    32|
|364   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_372             |     4|
|365   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_373             |     3|
|366   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_374             |     1|
|367   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_375             |     4|
|368   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_376             |     9|
|369   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_377             |     4|
|370   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_378             |     2|
|371   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_379             |     5|
|372   |  fork_23                        |fork__parameterized1_82                 |     5|
|373   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_370             |     1|
|374   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_371             |     4|
|375   |  fork_24                        |fork__parameterized6_83                 |    23|
|376   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_364             |     2|
|377   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_365             |     5|
|378   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_366             |     1|
|379   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_367             |     1|
|380   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_368             |     7|
|381   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_369             |     7|
|382   |  fork_25                        |fork__parameterized1_84                 |     2|
|383   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_362             |     1|
|384   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_363             |     1|
|385   |  fork_26                        |fork__parameterized7_85                 |    24|
|386   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_357             |     9|
|387   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_358             |     4|
|388   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_359             |     1|
|389   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_360             |     5|
|390   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_361             |     5|
|391   |  fork_28                        |fork__parameterized3_86                 |     8|
|392   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_353             |     2|
|393   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_354             |     2|
|394   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_355             |     2|
|395   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_356             |     2|
|396   |  fork_29                        |fork__parameterized1_87                 |     2|
|397   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_351             |     1|
|398   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_352             |     1|
|399   |  fork_3                         |fork__parameterized1_88                 |     9|
|400   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_349             |     8|
|401   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_350             |     1|
|402   |  fork_30                        |fork__parameterized1_89                 |     2|
|403   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_347             |     1|
|404   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_348             |     1|
|405   |  fork_31                        |fork__parameterized3_90                 |    12|
|406   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_343             |     2|
|407   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_344             |     4|
|408   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_345             |     2|
|409   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_346             |     4|
|410   |  fork_32                        |fork__parameterized1_91                 |     2|
|411   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_341             |     1|
|412   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_342             |     1|
|413   |  fork_33                        |fork__parameterized1_92                 |     3|
|414   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_339             |     2|
|415   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_340             |     1|
|416   |  fork_34                        |fork__parameterized3_93                 |    15|
|417   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_335             |     3|
|418   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_336             |     3|
|419   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_337             |     4|
|420   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_338             |     5|
|421   |  fork_35                        |fork__parameterized1_94                 |     8|
|422   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_333             |     1|
|423   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_334             |     7|
|424   |  fork_36                        |fork__parameterized1_95                 |     5|
|425   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_331             |     2|
|426   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_332             |     3|
|427   |  fork_4                         |fork__parameterized6_96                 |    35|
|428   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_325             |     1|
|429   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_326             |     8|
|430   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_327             |     2|
|431   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_328             |    13|
|432   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_329             |     5|
|433   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_330             |     6|
|434   |  fork_46                        |fork__parameterized1_97                 |     5|
|435   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_323             |     3|
|436   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_324             |     2|
|437   |  fork_47                        |fork__parameterized0                    |    56|
|438   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_314             |     2|
|439   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_315             |    12|
|440   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_316             |     2|
|441   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_317             |     2|
|442   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_318             |     3|
|443   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_319             |     3|
|444   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_320             |     2|
|445   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_321             |     2|
|446   |    \generateBlocks[8].regblock  |eagerFork_RegisterBLock_322             |    28|
|447   |  fork_48                        |fork__parameterized5_98                 |     5|
|448   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_311             |     2|
|449   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_312             |     2|
|450   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_313             |     1|
|451   |  fork_49                        |fork__parameterized7_99                 |    16|
|452   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_306             |     4|
|453   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_307             |     4|
|454   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_308             |     2|
|455   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_309             |     2|
|456   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_310             |     4|
|457   |  fork_5                         |fork__parameterized1_100                |    12|
|458   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_304             |    11|
|459   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_305             |     1|
|460   |  fork_50                        |fork__parameterized1_101                |     3|
|461   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_302             |     1|
|462   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_303             |     2|
|463   |  fork_51                        |fork__parameterized5_102                |     5|
|464   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_299             |     1|
|465   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_300             |     1|
|466   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_301             |     3|
|467   |  fork_52                        |fork__parameterized7_103                |    17|
|468   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_294             |     4|
|469   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_295             |     4|
|470   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_296             |     3|
|471   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_297             |     2|
|472   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_298             |     4|
|473   |  fork_53                        |fork__parameterized3_104                |     4|
|474   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_290             |     1|
|475   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_291             |     1|
|476   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_292             |     1|
|477   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_293             |     1|
|478   |  fork_54                        |fork__parameterized7_105                |    21|
|479   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_285             |     3|
|480   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_286             |     6|
|481   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_287             |     4|
|482   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_288             |     4|
|483   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_289             |     4|
|484   |  fork_55                        |fork__parameterized12                   |    12|
|485   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_278             |     2|
|486   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_279             |     1|
|487   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_280             |     1|
|488   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_281             |     1|
|489   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_282             |     1|
|490   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_283             |     3|
|491   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_284             |     3|
|492   |  fork_6                         |fork__parameterized7_106                |    25|
|493   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_273             |     1|
|494   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_274             |    10|
|495   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_275             |     4|
|496   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_276             |     3|
|497   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_277             |     7|
|498   |  fork_7                         |fork__parameterized1_107                |    13|
|499   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_271             |     6|
|500   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_272             |     7|
|501   |  fork_8                         |fork__parameterized3_108                |    18|
|502   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_267             |     3|
|503   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_268             |     7|
|504   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_269             |     6|
|505   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_270             |     2|
|506   |  fork_9                         |fork__parameterized1_109                |    12|
|507   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock                 |     2|
|508   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_266             |    10|
|509   |  getelementptr_59               |getelementptr_op                        |     1|
|510   |    join_write_temp              |join__parameterized0_265                |     1|
|511   |  getelementptr_83               |getelementptr_op_110                    |     1|
|512   |    join_write_temp              |join__parameterized0_264                |     1|
|513   |  icmp_22                        |icmp_ult_op                             |     8|
|514   |    join_write_temp              |join__parameterized0_262                |     1|
|515   |      allPValidAndGate           |andN_263                                |     1|
|516   |  icmp_28                        |icmp_ult_op_111                         |     8|
|517   |    join_write_temp              |join__parameterized0_260                |     1|
|518   |      allPValidAndGate           |andN_261                                |     1|
|519   |  icmp_31                        |icmp_ult_op_112                         |     8|
|520   |    join_write_temp              |join__parameterized0_258                |     1|
|521   |      allPValidAndGate           |andN_259                                |     1|
|522   |  icmp_55                        |icmp_ult_op_113                         |     7|
|523   |    join_write_temp              |join__parameterized0_256                |     1|
|524   |      allPValidAndGate           |andN_257                                |     1|
|525   |  icmp_61                        |icmp_ult_op_114                         |     8|
|526   |    join_write_temp              |join__parameterized0_254                |     1|
|527   |      allPValidAndGate           |andN_255                                |     1|
|528   |  icmp_64                        |icmp_ult_op_115                         |     8|
|529   |    join_write_temp              |join__parameterized0_252                |     1|
|530   |      allPValidAndGate           |andN_253                                |     1|
|531   |  icmp_88                        |icmp_ult_op_116                         |     1|
|532   |    join_write_temp              |join__parameterized0_250                |     1|
|533   |      allPValidAndGate           |andN_251                                |     1|
|534   |  icmp_94                        |icmp_ult_op_117                         |    10|
|535   |    join_write_temp              |join__parameterized0_248                |     4|
|536   |      allPValidAndGate           |andN_249                                |     1|
|537   |  icmp_97                        |icmp_ult_op_118                         |     7|
|538   |    join_write_temp              |join__parameterized0_246                |     1|
|539   |      allPValidAndGate           |andN_247                                |     1|
|540   |  load_14                        |mc_load_op                              |   108|
|541   |    Buffer_1                     |TEHB__parameterized0_244                |    71|
|542   |    Buffer_2                     |TEHB__parameterized0_245                |    37|
|543   |  load_18                        |mc_load_op_119                          |   108|
|544   |    Buffer_1                     |TEHB__parameterized0_242                |    71|
|545   |    Buffer_2                     |TEHB__parameterized0_243                |    37|
|546   |  load_40                        |mc_load_op_120                          |   110|
|547   |    Buffer_1                     |TEHB__parameterized0_240                |    72|
|548   |    Buffer_2                     |TEHB__parameterized0_241                |    38|
|549   |  load_47                        |mc_load_op_121                          |   140|
|550   |    Buffer_1                     |TEHB__parameterized0_238                |    71|
|551   |    Buffer_2                     |TEHB__parameterized0_239                |    69|
|552   |  load_51                        |mc_load_op_122                          |   140|
|553   |    Buffer_1                     |TEHB__parameterized0_236                |    71|
|554   |    Buffer_2                     |TEHB__parameterized0_237                |    69|
|555   |  load_7                         |mc_load_op_123                          |   109|
|556   |    Buffer_1                     |TEHB__parameterized0_234                |    71|
|557   |    Buffer_2                     |TEHB__parameterized0_235                |    38|
|558   |  load_73                        |mc_load_op_124                          |   138|
|559   |    Buffer_1                     |TEHB__parameterized0_232                |    69|
|560   |    Buffer_2                     |TEHB__parameterized0_233                |    69|
|561   |  mul_19                         |mul_op                                  |    45|
|562   |    buff                         |delay_buffer_227                        |     6|
|563   |    \join                        |join__parameterized0_228                |     1|
|564   |      allPValidAndGate           |andN_231                                |     1|
|565   |    multiply_unit                |mul_4_stage_229                         |    37|
|566   |    oehb                         |OEHB_230                                |     1|
|567   |  mul_52                         |mul_op_125                              |    46|
|568   |    buff                         |delay_buffer_222                        |     6|
|569   |    \join                        |join__parameterized0_223                |     1|
|570   |      allPValidAndGate           |andN_226                                |     1|
|571   |    multiply_unit                |mul_4_stage_224                         |    37|
|572   |    oehb                         |OEHB_225                                |     2|
|573   |  mul_85                         |mul_op_126                              |    62|
|574   |    buff                         |delay_buffer                            |     6|
|575   |    \join                        |join__parameterized0_219                |     1|
|576   |      allPValidAndGate           |andN_221                                |     1|
|577   |    multiply_unit                |mul_4_stage                             |    52|
|578   |    oehb                         |OEHB_220                                |     3|
|579   |  phiC_100                       |mux__parameterized0                     |     4|
|580   |    tehb1                        |TEHB_218                                |     4|
|581   |  phiC_101                       |mux__parameterized0_127                 |     1|
|582   |    tehb1                        |TEHB_217                                |     1|
|583   |  phiC_102                       |mux__parameterized0_128                 |     4|
|584   |    tehb1                        |TEHB_216                                |     4|
|585   |  phiC_103                       |mux__parameterized0_129                 |     4|
|586   |    tehb1                        |TEHB_215                                |     4|
|587   |  phiC_104                       |mux__parameterized0_130                 |     1|
|588   |    tehb1                        |TEHB_214                                |     1|
|589   |  phiC_105                       |mux__parameterized0_131                 |     4|
|590   |    tehb1                        |TEHB_213                                |     4|
|591   |  phiC_15                        |mux__parameterized0_132                 |     2|
|592   |    tehb1                        |TEHB_212                                |     2|
|593   |  phiC_16                        |mux__parameterized0_133                 |     1|
|594   |    tehb1                        |TEHB_211                                |     1|
|595   |  phiC_18                        |mux__parameterized0_134                 |     1|
|596   |    tehb1                        |TEHB_210                                |     1|
|597   |  phiC_30                        |mux__parameterized0_135                 |     6|
|598   |    tehb1                        |TEHB_209                                |     6|
|599   |  phiC_31                        |mux__parameterized0_136                 |     4|
|600   |    tehb1                        |TEHB_208                                |     4|
|601   |  phiC_33                        |mux__parameterized0_137                 |     1|
|602   |    tehb1                        |TEHB_207                                |     1|
|603   |  phiC_45                        |mux__parameterized0_138                 |     1|
|604   |    tehb1                        |TEHB_206                                |     1|
|605   |  phiC_46                        |mux__parameterized0_139                 |     1|
|606   |    tehb1                        |TEHB_205                                |     1|
|607   |  phiC_48                        |mux__parameterized0_140                 |     2|
|608   |    tehb1                        |TEHB_204                                |     2|
|609   |  phi_1                          |mux                                     |    67|
|610   |    tehb1                        |TEHB__parameterized0_203                |    67|
|611   |  phi_10                         |mux_141                                 |    70|
|612   |    tehb1                        |TEHB__parameterized0_202                |    70|
|613   |  phi_3                          |mux_142                                 |    67|
|614   |    tehb1                        |TEHB__parameterized0_201                |    67|
|615   |  phi_42                         |mux_145                                 |    66|
|616   |    tehb1                        |TEHB__parameterized0_198                |    66|
|617   |  phi_43                         |mux_146                                 |    69|
|618   |    tehb1                        |TEHB__parameterized0_197                |    69|
|619   |  phi_67                         |mux_147                                 |    65|
|620   |    tehb1                        |TEHB__parameterized0_196                |    65|
|621   |  phi_69                         |mux_148                                 |    72|
|622   |    tehb1                        |TEHB__parameterized0_195                |    72|
|623   |  phi_75                         |mux_149                                 |    65|
|624   |    tehb1                        |TEHB__parameterized0_194                |    65|
|625   |  phi_76                         |mux_150                                 |    96|
|626   |    tehb1                        |TEHB__parameterized0_193                |    96|
|627   |  phi_9                          |mux_151                                 |    66|
|628   |    tehb1                        |TEHB__parameterized0_192                |    66|
|629   |  phi_n0                         |mux_152                                 |    63|
|630   |    tehb1                        |TEHB__parameterized0_191                |    63|
|631   |  phi_n1                         |mux_153                                 |    63|
|632   |    tehb1                        |TEHB__parameterized0_190                |    63|
|633   |  phi_n10                        |mux_154                                 |    64|
|634   |    tehb1                        |TEHB__parameterized0_189                |    64|
|635   |  phi_n106                       |merge                                   |    38|
|636   |    tehb1                        |TEHB__parameterized0_188                |    38|
|637   |  phi_n107                       |merge_155                               |    47|
|638   |    tehb1                        |TEHB__parameterized0_187                |    47|
|639   |  phi_n108                       |merge_156                               |    57|
|640   |    tehb1                        |TEHB__parameterized0_186                |    57|
|641   |  phi_n109                       |merge_157                               |    49|
|642   |    tehb1                        |TEHB__parameterized0_185                |    49|
|643   |  phi_n11                        |mux_158                                 |    83|
|644   |    tehb1                        |TEHB__parameterized0_184                |    83|
|645   |  phi_n110                       |merge_159                               |    68|
|646   |    tehb1                        |TEHB__parameterized0_183                |    68|
|647   |  phi_n111                       |merge_160                               |    56|
|648   |    tehb1                        |TEHB__parameterized0_182                |    56|
|649   |  phi_n112                       |merge_161                               |    50|
|650   |    tehb1                        |TEHB__parameterized0_181                |    50|
|651   |  phi_n113                       |merge_162                               |    10|
|652   |    tehb1                        |TEHB__parameterized0_180                |    10|
|653   |  phi_n114                       |merge_163                               |    22|
|654   |    tehb1                        |TEHB__parameterized0_179                |    22|
|655   |  phi_n115                       |mux_164                                 |    13|
|656   |    tehb1                        |TEHB__parameterized0_178                |    13|
|657   |  phi_n116                       |mux_165                                 |    14|
|658   |    tehb1                        |TEHB__parameterized0_177                |    14|
|659   |  phi_n14                        |mux_166                                 |    65|
|660   |    tehb1                        |TEHB__parameterized0_176                |    65|
|661   |  phi_n4                         |mux_167                                 |    65|
|662   |    tehb1                        |TEHB__parameterized0_175                |    65|
|663   |  phi_n5                         |mux_168                                 |    63|
|664   |    tehb1                        |TEHB__parameterized0_174                |    63|
|665   |  phi_n6                         |mux_169                                 |    63|
|666   |    tehb1                        |TEHB__parameterized0_173                |    63|
|667   |  phi_n9                         |mux_170                                 |    65|
|668   |    tehb1                        |TEHB__parameterized0_172                |    65|
|669   |  ret_0                          |ret_op                                  |    65|
|670   |    tehb                         |TEHB__parameterized0_171                |    65|
|671   |  start_0                        |start_node                              |     9|
|672   |    startBuff                    |elasticBuffer                           |     5|
|673   |      oehb1                      |OEHB                                    |     1|
|674   |      tehb1                      |TEHB                                    |     4|
|675   |  store_2                        |mc_store_op                             |     1|
|676   |    join_write                   |join__parameterized0                    |     1|
|677   |      allPValidAndGate           |andN                                    |     1|
+------+---------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:47 ; elapsed = 00:04:28 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 26792 ; free virtual = 224396
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 525 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:37 ; elapsed = 00:04:24 . Memory (MB): peak = 2700.867 ; gain = 761.762 ; free physical = 30994 ; free virtual = 228598
Synthesis Optimization Complete : Time (s): cpu = 00:03:50 ; elapsed = 00:04:34 . Memory (MB): peak = 2700.867 ; gain = 922.562 ; free physical = 31003 ; free virtual = 228599
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2700.867 ; gain = 0.000 ; free physical = 30981 ; free virtual = 228577
INFO: [Netlist 29-17] Analyzing 4763 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/kernel_3mm/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.973 ; gain = 0.000 ; free physical = 30932 ; free virtual = 228528
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
425 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:02 ; elapsed = 00:05:02 . Memory (MB): peak = 2744.973 ; gain = 1248.707 ; free physical = 31146 ; free virtual = 228741
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 19:46:45 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : kernel_3mm
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 38909 |     0 |    101400 | 38.37 |
|   LUT as Logic             | 38793 |     0 |    101400 | 38.26 |
|   LUT as Memory            |   116 |     0 |     35000 |  0.33 |
|     LUT as Distributed RAM |   116 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            | 10618 |     0 |    202800 |  5.24 |
|   Register as Flip Flop    | 10618 |     0 |    202800 |  5.24 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  2379 |     0 |     50700 |  4.69 |
| F8 Muxes                   |    93 |     0 |     25350 |  0.37 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 230   |          Yes |           - |          Set |
| 2784  |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 7598  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 16845 |                 LUT |
| LUT4     | 12226 |                 LUT |
| LUT5     |  9673 |                 LUT |
| FDRE     |  7598 |        Flop & Latch |
| LUT2     |  3167 |                 LUT |
| FDCE     |  2784 |        Flop & Latch |
| MUXF7    |  2379 |               MuxFx |
| CARRY4   |  2252 |          CarryLogic |
| LUT3     |  2006 |                 LUT |
| FDPE     |   230 |        Flop & Latch |
| RAMD32   |   172 |  Distributed Memory |
| LUT1     |    99 |                 LUT |
| MUXF8    |    93 |               MuxFx |
| RAMS32   |    56 |  Distributed Memory |
| DSP48E1  |     9 |    Block Arithmetic |
| FDSE     |     6 |        Flop & Latch |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 19:46:54 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.632ns  (required time - arrival time)
  Source:                 Buffer_35/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_35/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 2.040ns (28.084%)  route 5.224ns (71.916%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10854, unset)        0.672     0.672    Buffer_35/oehb1/clk
                         FDCE                                         r  Buffer_35/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_35/oehb1/data_reg_reg[4]/Q
                         net (fo=6, unplaced)         0.613     1.494    add_93/Q[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.863 r  add_93/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.871    add_93/data_reg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.931 r  add_93/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    add_93/data_reg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.991 r  add_93/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.991    add_93/data_reg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.051 r  add_93/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    add_93/data_reg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.111 r  add_93/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.111    add_93/data_reg_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.171 r  add_93/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.171    add_93/data_reg_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.391 f  add_93/data_reg_reg[28]_i_2/O[1]
                         net (fo=4, unplaced)         0.476     2.867    add_93/data_reg_reg[30][25]
                         LUT2 (Prop_lut2_I0_O)        0.155     3.022 r  add_93/reg_value_i_7__9/O
                         net (fo=1, unplaced)         0.000     3.022    icmp_94/reg_value_reg_0[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.332 r  icmp_94/reg_value_reg_i_3/CO[3]
                         net (fo=12, unplaced)        0.566     3.898    forkC_27/generateBlocks[6].regblock/data_reg_reg[0]_1[0]
                         LUT6 (Prop_lut6_I3_O)        0.053     3.951 f  forkC_27/generateBlocks[6].regblock/dataOutArray[0]__2_i_1/O
                         net (fo=2, unplaced)         0.351     4.302    phi_n113/tehb1/tehb_data_in[0]
                         LUT3 (Prop_lut3_I1_O)        0.053     4.355 f  phi_n113/tehb1/dataOutArray[0]__2/O
                         net (fo=130, unplaced)       0.446     4.801    Buffer_39/oehb1/phi_n113_dataOutArray_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.053     4.854 f  Buffer_39/oehb1/reg_value_i_2__12/O
                         net (fo=3, unplaced)         0.358     5.212    Buffer_39/oehb1/full_reg_reg
                         LUT4 (Prop_lut4_I1_O)        0.053     5.265 f  Buffer_39/oehb1/i__i_4__0/O
                         net (fo=2, unplaced)         0.532     5.797    fork_24/generateBlocks[1].regblock/reg_value_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.053     5.850 r  fork_24/generateBlocks[1].regblock/i__i_1__15/O
                         net (fo=5, unplaced)         0.368     6.218    icmp_94/join_write_temp/icmp_94_nReadyArray_0
                         LUT5 (Prop_lut5_I2_O)        0.053     6.271 r  icmp_94/join_write_temp//i_/O
                         net (fo=4, unplaced)         0.364     6.635    Buffer_38/oehb1/add_93_nReadyArray_0
                         LUT4 (Prop_lut4_I1_O)        0.053     6.688 f  Buffer_38/oehb1/reg_value_i_2__116/O
                         net (fo=2, unplaced)         0.351     7.039    fork_19/generateBlocks[2].regblock/reg_value_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.053     7.092 f  fork_19/generateBlocks[2].regblock/full_reg_i_3__43/O
                         net (fo=7, unplaced)         0.375     7.467    fork_19/generateBlocks[2].regblock/reg_value_reg_1
                         LUT3 (Prop_lut3_I0_O)        0.053     7.520 r  fork_19/generateBlocks[2].regblock/data_reg[31]_i_1__51/O
                         net (fo=32, unplaced)        0.416     7.936    Buffer_35/oehb1/data_reg_reg[0]_2[0]
                         FDCE                                         r  Buffer_35/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=10854, unset)        0.638     4.638    Buffer_35/oehb1/clk
                         FDCE                                         r  Buffer_35/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_35/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                 -3.632    




report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.844 ; gain = 98.871 ; free physical = 30803 ; free virtual = 228399
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2931.695 ; gain = 87.852 ; free physical = 30798 ; free virtual = 228393

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 8ccc63aa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2931.695 ; gain = 0.000 ; free physical = 30799 ; free virtual = 228395

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f131b99d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2952.672 ; gain = 0.004 ; free physical = 30749 ; free virtual = 228344
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 171cf9808

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2952.672 ; gain = 0.004 ; free physical = 30743 ; free virtual = 228339
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1918492ed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2952.672 ; gain = 0.004 ; free physical = 30744 ; free virtual = 228339
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1918492ed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2952.672 ; gain = 0.004 ; free physical = 30745 ; free virtual = 228340
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1918492ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2952.672 ; gain = 0.004 ; free physical = 30745 ; free virtual = 228340
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1918492ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2952.672 ; gain = 0.004 ; free physical = 30745 ; free virtual = 228341
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2952.672 ; gain = 0.000 ; free physical = 30741 ; free virtual = 228337
Ending Logic Optimization Task | Checksum: 14ec4facf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2952.672 ; gain = 0.004 ; free physical = 30734 ; free virtual = 228330

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14ec4facf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2952.672 ; gain = 0.000 ; free physical = 30740 ; free virtual = 228336

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14ec4facf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.672 ; gain = 0.000 ; free physical = 30733 ; free virtual = 228328

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2952.672 ; gain = 0.000 ; free physical = 30732 ; free virtual = 228328
Ending Netlist Obfuscation Task | Checksum: 14ec4facf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2952.672 ; gain = 0.000 ; free physical = 30737 ; free virtual = 228333
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2952.672 ; gain = 108.828 ; free physical = 30731 ; free virtual = 228326
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2984.695 ; gain = 0.000 ; free physical = 30735 ; free virtual = 228331
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 93c7c765

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2984.695 ; gain = 0.000 ; free physical = 30734 ; free virtual = 228330
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.695 ; gain = 0.000 ; free physical = 30727 ; free virtual = 228322

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a1529eab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2984.695 ; gain = 0.000 ; free physical = 30684 ; free virtual = 228279

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 140886b20

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3063.684 ; gain = 78.988 ; free physical = 30590 ; free virtual = 228186

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 140886b20

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3063.684 ; gain = 78.988 ; free physical = 30590 ; free virtual = 228186
Phase 1 Placer Initialization | Checksum: 140886b20

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 3063.684 ; gain = 78.988 ; free physical = 30586 ; free virtual = 228182

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ef707702

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3129.910 ; gain = 145.215 ; free physical = 30552 ; free virtual = 228148

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 141 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1016 nets or cells. Created 1000 new cells, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell mul_85/multiply_unit/q0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_85/multiply_unit/q2_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_85/multiply_unit/q1_reg. 15 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 49 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3150.441 ; gain = 0.000 ; free physical = 30511 ; free virtual = 228106
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3150.441 ; gain = 0.000 ; free physical = 30511 ; free virtual = 228107

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             16  |                  1016  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           49  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1049  |             16  |                  1019  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e2d1420d

Time (s): cpu = 00:03:20 ; elapsed = 00:01:11 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30515 ; free virtual = 228110
Phase 2.2 Global Placement Core | Checksum: 1693f8b65

Time (s): cpu = 00:03:24 ; elapsed = 00:01:13 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30497 ; free virtual = 228093
Phase 2 Global Placement | Checksum: 1693f8b65

Time (s): cpu = 00:03:24 ; elapsed = 00:01:13 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30530 ; free virtual = 228126

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 162aa2e47

Time (s): cpu = 00:03:35 ; elapsed = 00:01:16 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30516 ; free virtual = 228111

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18c342cba

Time (s): cpu = 00:03:55 ; elapsed = 00:01:23 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30520 ; free virtual = 228116

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 197145644

Time (s): cpu = 00:03:57 ; elapsed = 00:01:24 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30522 ; free virtual = 228118

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e89cff40

Time (s): cpu = 00:03:57 ; elapsed = 00:01:24 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30522 ; free virtual = 228118

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: a2aba93a

Time (s): cpu = 00:04:18 ; elapsed = 00:01:34 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30518 ; free virtual = 228114

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16ed1ecdb

Time (s): cpu = 00:04:37 ; elapsed = 00:01:51 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30479 ; free virtual = 228075

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a797a660

Time (s): cpu = 00:04:39 ; elapsed = 00:01:54 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30483 ; free virtual = 228079

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16c2fd1b4

Time (s): cpu = 00:04:40 ; elapsed = 00:01:54 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30483 ; free virtual = 228079

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22debf906

Time (s): cpu = 00:05:12 ; elapsed = 00:02:09 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30478 ; free virtual = 228074
Phase 3 Detail Placement | Checksum: 22debf906

Time (s): cpu = 00:05:12 ; elapsed = 00:02:10 . Memory (MB): peak = 3150.441 ; gain = 165.746 ; free physical = 30479 ; free virtual = 228075

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f544e2ca

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f544e2ca

Time (s): cpu = 00:05:35 ; elapsed = 00:02:17 . Memory (MB): peak = 3195.246 ; gain = 210.551 ; free physical = 30483 ; free virtual = 228079
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.078. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dab8b9b2

Time (s): cpu = 00:06:34 ; elapsed = 00:02:59 . Memory (MB): peak = 3195.246 ; gain = 210.551 ; free physical = 30483 ; free virtual = 228078
Phase 4.1 Post Commit Optimization | Checksum: 1dab8b9b2

Time (s): cpu = 00:06:34 ; elapsed = 00:02:59 . Memory (MB): peak = 3195.246 ; gain = 210.551 ; free physical = 30471 ; free virtual = 228067

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dab8b9b2

Time (s): cpu = 00:06:35 ; elapsed = 00:03:00 . Memory (MB): peak = 3195.246 ; gain = 210.551 ; free physical = 30467 ; free virtual = 228063

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dab8b9b2

Time (s): cpu = 00:06:36 ; elapsed = 00:03:00 . Memory (MB): peak = 3195.246 ; gain = 210.551 ; free physical = 30478 ; free virtual = 228074

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3195.246 ; gain = 0.000 ; free physical = 30476 ; free virtual = 228072
Phase 4.4 Final Placement Cleanup | Checksum: 19920f7b5

Time (s): cpu = 00:06:36 ; elapsed = 00:03:00 . Memory (MB): peak = 3195.246 ; gain = 210.551 ; free physical = 30483 ; free virtual = 228079
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19920f7b5

Time (s): cpu = 00:06:36 ; elapsed = 00:03:00 . Memory (MB): peak = 3195.246 ; gain = 210.551 ; free physical = 30484 ; free virtual = 228080
Ending Placer Task | Checksum: ee094cfa

Time (s): cpu = 00:06:36 ; elapsed = 00:03:00 . Memory (MB): peak = 3195.246 ; gain = 210.551 ; free physical = 30484 ; free virtual = 228080
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:42 ; elapsed = 00:03:09 . Memory (MB): peak = 3195.246 ; gain = 242.574 ; free physical = 30557 ; free virtual = 228153
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c76557da ConstDB: 0 ShapeSum: 26a3f520 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 586569ab

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3279.656 ; gain = 0.000 ; free physical = 30365 ; free virtual = 227961
Post Restoration Checksum: NetGraph: 10c9f31c NumContArr: 479b768f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 586569ab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3302.449 ; gain = 22.793 ; free physical = 30336 ; free virtual = 227932

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 586569ab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3318.449 ; gain = 38.793 ; free physical = 30294 ; free virtual = 227890

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 586569ab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3318.449 ; gain = 38.793 ; free physical = 30295 ; free virtual = 227890
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2416f85af

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 3371.668 ; gain = 92.012 ; free physical = 30260 ; free virtual = 227855
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.907 | TNS=-23865.989| WHS=-0.222 | THS=-147.124|

Phase 2 Router Initialization | Checksum: 1b4bf21b1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3375.668 ; gain = 96.012 ; free physical = 30247 ; free virtual = 227842

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42914
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42914
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18f082e9d

Time (s): cpu = 00:01:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3375.668 ; gain = 96.012 ; free physical = 30229 ; free virtual = 227825
INFO: [Route 35-580] Design has 1733 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                         c_LSQ_F/storeQ/dataKnown_15_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_F/loadQ/checkBits_1_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_F/loadQ/checkBits_0_reg/D|
|                      clk |                      clk |                                                                                   MC_E/counter1_reg[29]/D|
|                      clk |                      clk |                                                                                   MC_F/counter1_reg[30]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 36653
 Number of Nodes with overlaps = 11238
 Number of Nodes with overlaps = 5473
 Number of Nodes with overlaps = 3183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.973 | TNS=-33055.272| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: fc92bfaa

Time (s): cpu = 00:15:01 ; elapsed = 00:05:02 . Memory (MB): peak = 3390.668 ; gain = 111.012 ; free physical = 30255 ; free virtual = 227851

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11004
 Number of Nodes with overlaps = 2935
 Number of Nodes with overlaps = 656
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.113 | TNS=-33682.700| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: b9676541

Time (s): cpu = 00:17:56 ; elapsed = 00:06:21 . Memory (MB): peak = 3390.668 ; gain = 111.012 ; free physical = 30233 ; free virtual = 227830

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 609
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 490
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.928 | TNS=-33855.693| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12704af9f

Time (s): cpu = 00:20:48 ; elapsed = 00:07:50 . Memory (MB): peak = 3390.668 ; gain = 111.012 ; free physical = 30243 ; free virtual = 227840

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 399
 Number of Nodes with overlaps = 439
 Number of Nodes with overlaps = 327
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.919 | TNS=-33663.702| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: a5b9a65a

Time (s): cpu = 00:23:43 ; elapsed = 00:09:27 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30243 ; free virtual = 227840
Phase 4 Rip-up And Reroute | Checksum: a5b9a65a

Time (s): cpu = 00:23:44 ; elapsed = 00:09:27 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30252 ; free virtual = 227849

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13837dd9e

Time (s): cpu = 00:23:48 ; elapsed = 00:09:29 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30252 ; free virtual = 227849
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.860 | TNS=-32448.370| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 20d376340

Time (s): cpu = 00:23:49 ; elapsed = 00:09:29 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30228 ; free virtual = 227824

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20d376340

Time (s): cpu = 00:23:49 ; elapsed = 00:09:30 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30231 ; free virtual = 227828
Phase 5 Delay and Skew Optimization | Checksum: 20d376340

Time (s): cpu = 00:23:49 ; elapsed = 00:09:30 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30221 ; free virtual = 227817

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2003eb99c

Time (s): cpu = 00:23:55 ; elapsed = 00:09:32 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30230 ; free virtual = 227827
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.860 | TNS=-32246.673| WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2003eb99c

Time (s): cpu = 00:23:55 ; elapsed = 00:09:32 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30230 ; free virtual = 227827
Phase 6 Post Hold Fix | Checksum: 2003eb99c

Time (s): cpu = 00:23:55 ; elapsed = 00:09:32 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30231 ; free virtual = 227828

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.3196 %
  Global Horizontal Routing Utilization  = 17.9053 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 89.8086%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y162 -> INT_R_X47Y165
   INT_L_X48Y162 -> INT_R_X51Y165
   INT_L_X44Y158 -> INT_R_X47Y161
South Dir 8x8 Area, Max Cong = 85.6841%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y210 -> INT_R_X31Y217
East Dir 4x4 Area, Max Cong = 91.4522%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y218 -> INT_R_X23Y221
   INT_L_X24Y218 -> INT_R_X27Y221
   INT_L_X24Y214 -> INT_R_X27Y217
   INT_L_X24Y210 -> INT_R_X27Y213
   INT_L_X24Y206 -> INT_R_X27Y209
West Dir 4x4 Area, Max Cong = 85.7537%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y222 -> INT_R_X31Y225
   INT_L_X28Y202 -> INT_R_X31Y205

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.714286 Sparse Ratio: 1.1875
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.6875
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.461538 Sparse Ratio: 1.9375

Phase 7 Route finalize | Checksum: 219dd0eed

Time (s): cpu = 00:23:56 ; elapsed = 00:09:33 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30215 ; free virtual = 227812

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 219dd0eed

Time (s): cpu = 00:23:56 ; elapsed = 00:09:33 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30216 ; free virtual = 227812

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22d1b3612

Time (s): cpu = 00:24:01 ; elapsed = 00:09:37 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30226 ; free virtual = 227823

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.860 | TNS=-32246.673| WHS=0.077  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22d1b3612

Time (s): cpu = 00:24:01 ; elapsed = 00:09:38 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30228 ; free virtual = 227825
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:24:01 ; elapsed = 00:09:38 . Memory (MB): peak = 3395.668 ; gain = 116.012 ; free physical = 30301 ; free virtual = 227897

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:24:09 ; elapsed = 00:09:46 . Memory (MB): peak = 3395.668 ; gain = 200.422 ; free physical = 30301 ; free virtual = 227898
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:00:07 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : kernel_3mm
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 39742 |     0 |    101400 | 39.19 |
|   LUT as Logic             | 39626 |     0 |    101400 | 39.08 |
|   LUT as Memory            |   116 |     0 |     35000 |  0.33 |
|     LUT as Distributed RAM |   116 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            | 10667 |     0 |    202800 |  5.26 |
|   Register as Flip Flop    | 10667 |     0 |    202800 |  5.26 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  2379 |     0 |     50700 |  4.69 |
| F8 Muxes                   |    93 |     0 |     25350 |  0.37 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 230   |          Yes |           - |          Set |
| 2784  |          Yes |           - |        Reset |
| 6     |          Yes |         Set |            - |
| 7647  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      | 11412 |     0 |     25350 | 45.02 |
|   SLICEL                                   |  7280 |     0 |           |       |
|   SLICEM                                   |  4132 |     0 |           |       |
| LUT as Logic                               | 39626 |     0 |    101400 | 39.08 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 35238 |       |           |       |
|   using O5 and O6                          |  4388 |       |           |       |
| LUT as Memory                              |   116 |     0 |     35000 |  0.33 |
|   LUT as Distributed RAM                   |   116 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     4 |       |           |       |
|     using O5 and O6                        |   112 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            | 10667 |     0 |    202800 |  5.26 |
|   Register driven from within the Slice    |  6366 |       |           |       |
|   Register driven from outside the Slice   |  4301 |       |           |       |
|     LUT in front of the register is unused |  1709 |       |           |       |
|     LUT in front of the register is used   |  2592 |       |           |       |
| Unique Control Sets                        |   346 |       |     25350 |  1.36 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 16845 |                 LUT |
| LUT4     | 12226 |                 LUT |
| LUT5     |  9673 |                 LUT |
| FDRE     |  7647 |        Flop & Latch |
| LUT2     |  3167 |                 LUT |
| FDCE     |  2784 |        Flop & Latch |
| MUXF7    |  2379 |               MuxFx |
| CARRY4   |  2252 |          CarryLogic |
| LUT3     |  2006 |                 LUT |
| FDPE     |   230 |        Flop & Latch |
| RAMD32   |   172 |  Distributed Memory |
| LUT1     |    97 |                 LUT |
| MUXF8    |    93 |               MuxFx |
| RAMS32   |    56 |  Distributed Memory |
| DSP48E1  |     9 |    Block Arithmetic |
| FDSE     |     6 |        Flop & Latch |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:00:11 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.870ns  (required time - arrival time)
  Source:                 c_LSQ_E/storeQ/head_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MC_E/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.581ns  (logic 1.874ns (24.721%)  route 5.707ns (75.279%))
  Logic Levels:           15  (CARRY4=8 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.386ns = ( 5.386 - 4.000 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=10903, unset)        1.575     1.575    c_LSQ_E/storeQ/clk
    SLICE_X45Y208        FDRE                                         r  c_LSQ_E/storeQ/head_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y208        FDRE (Prop_fdre_C_Q)         0.269     1.844 r  c_LSQ_E/storeQ/head_reg[0]_rep__1/Q
                         net (fo=158, routed)         1.063     2.907    c_LSQ_E/storeQ/head_reg[0]_rep__1_n_0
    SLICE_X46Y201        LUT6 (Prop_lut6_I4_O)        0.053     2.960 f  c_LSQ_E/storeQ/E_address0[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.587     3.547    c_LSQ_E/storeQ/E_address0[20]_INST_0_i_4_n_0
    SLICE_X45Y207        LUT6 (Prop_lut6_I2_O)        0.053     3.600 r  c_LSQ_E/storeQ/E_address0[20]_INST_0_i_1/O
                         net (fo=17, routed)          1.042     4.642    c_LSQ_E/storeQ/head_reg[3]_rep_29
    SLICE_X38Y217        LUT6 (Prop_lut6_I3_O)        0.053     4.695 r  c_LSQ_E/storeQ/E_we0_INST_0_i_226/O
                         net (fo=1, routed)           0.000     4.695    c_LSQ_E/storeQ/E_we0_INST_0_i_226_n_0
    SLICE_X38Y217        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.219     4.914 r  c_LSQ_E/storeQ/E_we0_INST_0_i_144/CO[3]
                         net (fo=1, routed)           0.000     4.914    c_LSQ_E/storeQ/E_we0_INST_0_i_144_n_0
    SLICE_X38Y218        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     5.046 r  c_LSQ_E/storeQ/E_we0_INST_0_i_90/CO[2]
                         net (fo=1, routed)           0.844     5.890    c_LSQ_E/loadQ/E_we0_INST_0_i_5_0[0]
    SLICE_X51Y211        LUT5 (Prop_lut5_I3_O)        0.160     6.050 r  c_LSQ_E/loadQ/E_we0_INST_0_i_30/O
                         net (fo=1, routed)           0.293     6.343    c_LSQ_E/loadQ/E_we0_INST_0_i_30_n_0
    SLICE_X53Y211        LUT5 (Prop_lut5_I2_O)        0.053     6.396 f  c_LSQ_E/loadQ/E_we0_INST_0_i_5/O
                         net (fo=1, routed)           0.841     7.236    c_LSQ_E/loadQ/E_we0_INST_0_i_5_n_0
    SLICE_X58Y218        LUT6 (Prop_lut6_I4_O)        0.053     7.289 r  c_LSQ_E/loadQ/E_we0_INST_0/O
                         net (fo=98, routed)          0.525     7.814    c_LSQ_E/loadQ/E[0]
    SLICE_X59Y218        LUT3 (Prop_lut3_I0_O)        0.053     7.867 r  c_LSQ_E/loadQ/counter[3]_i_5/O
                         net (fo=1, routed)           0.000     7.867    MC_E/S[1]
    SLICE_X59Y218        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.191 r  MC_E/counter_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.191    MC_E/counter_reg[3]_i_1__0_n_0
    SLICE_X59Y219        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.249 r  MC_E/counter_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.249    MC_E/counter_reg[7]_i_1__0_n_0
    SLICE_X59Y220        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.307 r  MC_E/counter_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.307    MC_E/counter_reg[11]_i_1__0_n_0
    SLICE_X59Y221        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.365 r  MC_E/counter_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.365    MC_E/counter_reg[15]_i_1__0_n_0
    SLICE_X59Y222        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.423 r  MC_E/counter_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.423    MC_E/counter_reg[19]_i_1__0_n_0
    SLICE_X59Y223        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     8.643 r  MC_E/counter_reg[23]_i_1__0/O[1]
                         net (fo=2, routed)           0.512     9.156    MC_E/counter[21]
    SLICE_X60Y222        FDCE                                         r  MC_E/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=10903, unset)        1.386     5.386    MC_E/clk
    SLICE_X60Y222        FDCE                                         r  MC_E/counter_reg[21]/C
                         clock pessimism              0.059     5.445    
                         clock uncertainty           -0.035     5.410    
    SLICE_X60Y222        FDCE (Setup_fdce_C_D)       -0.124     5.286    MC_E/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                 -3.870    




INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 20:00:11 2022...
