{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551669455623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551669455624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 11:17:35 2019 " "Processing started: Mon Mar 04 11:17:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551669455624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551669455624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dht11 -c dht11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dht11 -c dht11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551669455624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1551669455930 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd1602.v(498) " "Verilog HDL warning at lcd1602.v(498): extended using \"x\" or \"z\"" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 498 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1551669455975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd1602.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd1602 " "Found entity 1: lcd1602" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669455976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669455976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/equip_sys_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/equip_sys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 equip_sys_top " "Found entity 1: equip_sys_top" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669455979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669455979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11 " "Found entity 1: dht11" {  } { { "src/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/dht11.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669455981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669455981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "equip_sys_top " "Elaborating entity \"equip_sys_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1551669456026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11 dht11:dht11 " "Elaborating entity \"dht11\" for hierarchy \"dht11:dht11\"" {  } { { "src/equip_sys_top.v" "dht11" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456045 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dht11.v(62) " "Verilog HDL Case Statement information at dht11.v(62): all case item expressions in this case statement are onehot" {  } { { "src/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/dht11.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1551669456047 "|equip_sys_top|dht11:dht11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd1602 lcd1602:lcd1602 " "Elaborating entity \"lcd1602\" for hierarchy \"lcd1602:lcd1602\"" {  } { { "src/equip_sys_top.v" "lcd1602" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dat0 lcd1602.v(39) " "Verilog HDL or VHDL warning at lcd1602.v(39): object \"dat0\" assigned a value but never read" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551669456073 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dat1 lcd1602.v(39) " "Verilog HDL or VHDL warning at lcd1602.v(39): object \"dat1\" assigned a value but never read" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1551669456073 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(170) " "Verilog HDL assignment warning at lcd1602.v(170): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456073 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(180) " "Verilog HDL assignment warning at lcd1602.v(180): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456073 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(190) " "Verilog HDL assignment warning at lcd1602.v(190): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456073 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(200) " "Verilog HDL assignment warning at lcd1602.v(200): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456073 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(210) " "Verilog HDL assignment warning at lcd1602.v(210): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456073 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(220) " "Verilog HDL assignment warning at lcd1602.v(220): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(230) " "Verilog HDL assignment warning at lcd1602.v(230): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(240) " "Verilog HDL assignment warning at lcd1602.v(240): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(250) " "Verilog HDL assignment warning at lcd1602.v(250): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(260) " "Verilog HDL assignment warning at lcd1602.v(260): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(270) " "Verilog HDL assignment warning at lcd1602.v(270): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(280) " "Verilog HDL assignment warning at lcd1602.v(280): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(290) " "Verilog HDL assignment warning at lcd1602.v(290): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(300) " "Verilog HDL assignment warning at lcd1602.v(300): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(310) " "Verilog HDL assignment warning at lcd1602.v(310): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(320) " "Verilog HDL assignment warning at lcd1602.v(320): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(341) " "Verilog HDL assignment warning at lcd1602.v(341): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(351) " "Verilog HDL assignment warning at lcd1602.v(351): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(361) " "Verilog HDL assignment warning at lcd1602.v(361): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(371) " "Verilog HDL assignment warning at lcd1602.v(371): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(381) " "Verilog HDL assignment warning at lcd1602.v(381): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(391) " "Verilog HDL assignment warning at lcd1602.v(391): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(401) " "Verilog HDL assignment warning at lcd1602.v(401): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(411) " "Verilog HDL assignment warning at lcd1602.v(411): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(421) " "Verilog HDL assignment warning at lcd1602.v(421): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(431) " "Verilog HDL assignment warning at lcd1602.v(431): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(441) " "Verilog HDL assignment warning at lcd1602.v(441): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(451) " "Verilog HDL assignment warning at lcd1602.v(451): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456074 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(461) " "Verilog HDL assignment warning at lcd1602.v(461): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456075 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(471) " "Verilog HDL assignment warning at lcd1602.v(471): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456075 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(481) " "Verilog HDL assignment warning at lcd1602.v(481): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456075 "|equip_sys_top|lcd1602:lcd1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 lcd1602.v(491) " "Verilog HDL assignment warning at lcd1602.v(491): truncated value with size 12 to match size of target (8)" {  } { { "src/lcd1602.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/lcd1602.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1551669456075 "|equip_sys_top|lcd1602:lcd1602"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "src/equip_sys_top.v" "Mod4" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "src/equip_sys_top.v" "Div2" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "src/equip_sys_top.v" "Div5" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "src/equip_sys_top.v" "Mod1" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "src/equip_sys_top.v" "Mod0" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "src/equip_sys_top.v" "Div1" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "src/equip_sys_top.v" "Mod3" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "src/equip_sys_top.v" "Div6" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "src/equip_sys_top.v" "Div0" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "src/equip_sys_top.v" "Mod6" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "src/equip_sys_top.v" "Mod2" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "src/equip_sys_top.v" "Div7" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "src/equip_sys_top.v" "Mod5" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "src/equip_sys_top.v" "Div8" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456485 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1551669456485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456535 ""}  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551669456535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456750 ""}  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551669456750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456876 ""}  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551669456876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669456944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1551669456945 ""}  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1551669456945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669456998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669456998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669457016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669457016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551669457038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551669457038 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1551669457354 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/dht11.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/dht11.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1551669457380 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1551669457380 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "src/equip_sys_top.v" "" { Text "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/src/equip_sys_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1551669457559 "|equip_sys_top|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1551669457559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1551669457670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/output_files/dht11.map.smsg " "Generated suppressed messages file D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/output_files/dht11.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1551669458406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1551669458519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1551669458519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "962 " "Implemented 962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1551669458594 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1551669458594 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1551669458594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "948 " "Implemented 948 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1551669458594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1551669458594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551669458614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 11:17:38 2019 " "Processing ended: Mon Mar 04 11:17:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551669458614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551669458614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551669458614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551669458614 ""}
