Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 19:37:13 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_8_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 Delay1No20_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.824ns (25.928%)  route 2.354ns (74.072%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 5.883 - 4.000 ) 
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.338ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.309ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4891, routed)        1.377     2.328    Delay1No20_instance/clk_IBUF_BUFG
    SLICE_X125Y398       FDCE                                         r  Delay1No20_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y398       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.407 f  Delay1No20_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.526     2.933    Delay1No19_instance/Y_reg[33]_0[25]
    SLICE_X127Y388       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     2.968 r  Delay1No19_instance/shiftedFracY_d1[33]_i_5/O
                         net (fo=4, routed)           0.126     3.094    Delay1No19_instance/shiftedFracY_d1[33]_i_5_n_0
    SLICE_X127Y390       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     3.192 r  Delay1No19_instance/shiftedFracY_d1[49]_i_13/O
                         net (fo=3, routed)           0.222     3.414    Delay1No19_instance/shiftedFracY_d1[49]_i_13_n_0
    SLICE_X126Y390       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.504 r  Delay1No19_instance/shiftedFracY_d1[32]_i_13/O
                         net (fo=2, routed)           0.227     3.731    Delay1No19_instance/shiftedFracY_d1[32]_i_13_n_0
    SLICE_X127Y390       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     3.867 f  Delay1No19_instance/shiftedFracY_d1[32]_i_6/O
                         net (fo=4, routed)           0.285     4.152    Delay1No19_instance/shiftedFracY_d1[32]_i_6_n_0
    SLICE_X128Y390       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     4.252 r  Delay1No19_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.237     4.489    Delay1No20_instance/Y_reg[23]_0
    SLICE_X127Y387       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.586 r  Delay1No20_instance/shiftedFracY_d1[34]_i_2/O
                         net (fo=4, routed)           0.327     4.913    Delay1No20_instance/SumTree0_0_impl_instance/level2[11]
    SLICE_X126Y386       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     5.014 r  Delay1No20_instance/shiftedFracY_d1[10]_i_2/O
                         net (fo=2, routed)           0.332     5.346    Delay1No20_instance/level4__0[6]
    SLICE_X128Y386       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     5.434 r  Delay1No20_instance/shiftedFracY_d1[26]_i_1/O
                         net (fo=1, routed)           0.072     5.506    SumTree0_0_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X128Y386       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=4891, routed)        1.223     5.883    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y386       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.373     6.256    
                         clock uncertainty           -0.035     6.221    
    SLICE_X128Y386       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.246    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.246    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  0.740    




