Bushra Ahsan , Lorena Ndreu , Isidoros Sideris , Sachin Idgunji , Emre Ozer, Eliminating energy of same-content-cell-columns of on-chip SRAM arrays, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Jason Allred , Sanghamitra Roy , Koushik Chakraborty, Designing for dark silicon: a methodological perspective on energy efficient systems, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333720]
Rajeev Balasubramonian , Norman Jouppi, Multi-Core Cache Hierarchies, Morgan & Claypool Publishers, 2011
Alessandro Bardine , Manuel Comparetti , Pierfrancesco Foglia , Giacomo Gabrielli , Cosimo Antonio Prete , Per Stenström, Leveraging Data Promotion for Low Power D-NUCA Caches, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, p.307-316, September 03-05, 2008[doi>10.1109/DSD.2008.52]
Alessandro Bardine , Manuel Comparetti , Pierfrancesco Foglia , Giacomo Gabrielli , Cosimo Antonio Prete, Way adaptable D-NUCA caches, International Journal of High Performance Systems Architecture, v.2 n.3/4, p.215-228, August 2010[doi>10.1504/IJHPSA.2010.034542]
Alessandro Bardine , Manuel Comparetti , Pierfrancesco Foglia , Cosimo Antonio Prete, Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.22 n.1, p.185-190, January 2014[doi>10.1109/TVLSI.2012.2231949]
A. Basu, D. R. Hower, M. D. Hill, and M. M. Swift. 2013. FreshCache: Statically and dynamically exploiting dataless ways. In Proceedings of the 2013 IEEE 31st International Conference on Computer Design (ICCD). 286--293.
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
K. Chandrasekar, C. Weis, Y. Li, S. Goossens, M. Jung, O. Naji, B. Akesson, N. Wehn, and K. Goossens. 2014. DRAMPower: Open-Source DRAM Power and Energy Estimation Tool. Retrieved from http://www.drampower.info/.
Yu-Ting Chen , Jason Cong , Hui Huang , Bin Liu , Chunyue Liu , Miodrag Potkonjak , Glenn Reinman, Dynamically reconfigurable hybrid cache: an energy-efficient last-level cache design, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Hsiang-Yun Cheng , Matt Poremba , Narges Shahidi , Ivan Stalev , Mary Jane Irwin , Mahmut Kandemir , Jack Sampson , Yuan Xie, EECache: exploiting design choices in energy-efficient last-level caches for chip multiprocessors, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA[doi>10.1145/2627369.2627661]
Jason Cong , Karthik Gururaj , Hui Huang , Chunyue Liu , Glenn Reinman , Yi Zou, An energy-efficient adaptive hybrid cache, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark silicon and the end of multicore scaling, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000108]
Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Pierfrancesco Foglia , Manuel Comparetti, A workload independent energy reduction strategy for D-NUCA caches, The Journal of Supercomputing, v.68 n.1, p.157-182, April     2014[doi>10.1007/s11227-013-1033-5]
M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler. 2009. Running PARSEC 2.1 on M5. Technical Report. The University of Texas at Austin, Department of Computer Science.
V. George, S. Jahagirdar, C. Tong, K. Smits, S. Damaraju, S. Siers, V. Naydenov, T. Khondker, S. Sarkar, and P. Singh. 2007. Penryn: 45-nm next generation Intel core 2 processor. In Proceedings of the 2007 IEEE Asian Solid-State Circuits Conference (ASSCC). 14--17.
Hamid Reza Ghasemi , Stark C. Draper , Nam Sung Kim, Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.38-49, February 12-16, 2011
Mrinmoy Ghosh , Emre Ozer , Simon Ford , Stuart Biles , Hsien-Hsin S. Lee, Way guard: a segmented counting bloom filter approach to reducing energy for set-associative caches, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594276]
N. Goulding-Hotta, J. Sampson, Qiaoshi Zheng, V. Bhatt, J. Auricchio, S. Swanson, and M. B. Taylor. 2012. GreenDroid: An architecture for the Dark Silicon Age. In Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC). 100--105.
J. Hu, J. K. John, and S. Wang. 2008. Thermal-aware subarrayed data cache microarchitectures. Int. J. Intelligent Control Syst. 13, 4 (Dec. 2008), 251--263.
Amin Jadidi , Mohammad Arjomand , Hamid Sarbazi-Azad, High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Johnsy K. John , Jie S. Hu , Sotirios G. Ziavras, Optimizing the Thermal Behavior of Subarrayed Data Caches, Proceedings of the 2005 International Conference on Computer Design, p.625-630, October 02-05, 2005[doi>10.1109/ICCD.2005.81]
D. Kadjo, H. Kim, P. Gratz, J. Hu, and R. Ayoub. 2013. Power gating with block migration in chip-multiprocessor last-level caches. In Proceedings of the 2013 IEEE International Conference on Computer Design (ICCD). 93--99.
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Changkyu Kim , Doug Burger , Stephen W. Keckler, Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches, IEEE Micro, v.23 n.6, p.99-107, November 2003[doi>10.1109/MM.2003.1261393]
Hyunhee Kim , Jung Ho Ahn , Jihong Kim, Replication-aware leakage management in chip multiprocessors with private L2 cache, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840874]
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
N. A. Kurd, S. Bhamidipati, C. Mozak, J. L. Miller, T. M. Wilson, M. Nemani, and M. Chowdhury. 2010. Westmere: A family of 32nm IA processors. In Proceedings of the 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). 96--97.
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
S. Mittal, Z. Zhang, and J. S. Vetter. 2013. FlexiWay: A cache energy saving technique using fine-grained cache reconfiguration. In Proceedings of the 2013 IEEE International Conference on Computer Design (ICCD). 100--107.
N. Muralimanohar, R. Balasubramonia, and N. P. Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. Technical Report. HP Lab.
S. Naffziger, B. Stackhouse, T. Grutkowski, D. Josephson, J. Desai, E. Alon, and M. Horowitz. 2006. The implementation of a 2-core, multi-threaded itanium family processor. IEEE J. Solid-State Circuits 41, 1, 197--209.
H. Park, S. Yoo, and S. Lee. 2011. A novel tag access scheme for low power L2 cache. In Proceedings of the 2011 Design, Automation Test in Europe Conference Exhibition (DATE). 1--6.
Hyunsun Park , Sungjoo Yoo , Sunggu Lee, A Multistep Tag Comparison Method for a Low-Power L2 Cache, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.4, p.559-572, April 2012[doi>10.1109/TCAD.2011.2177458]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, Proceedings of the 33rd annual international symposium on Computer Architecture, p.167-178, June 17-21, 2006[doi>10.1109/ISCA.2006.5]
S. Rusu, S. Tam, H. Muljono, D. Ayers, and J. Chang. 2006. A dual-core multi-threaded Xeon processor with 16MB L3 cache. In Proceedings of the 2006 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (ISSCC). 315--324.
S. Rusu, S. Tam, H. Muljono, J. Stinson, D. Ayers, J. Chang, R. Varada, M. Ratta, and S. Kottapalli. 2009. A 45nm 8-core enterprise Xeon processor. In Proceedings of the 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (ISSCC). 56--57.
Karthik T. Sundararajan , Vasileios Porpodas , Timothy M. Jones , Nigel P. Topham , Bjorn Franke, Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169036]
Karthik Swaminathan , Emre Kultursay , Vinay Saripalli , Vijaykrishnan Narayanan , Mahmut Kandemir, Design space exploration of workload-specific last-level caches, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333718]
Michael B. Taylor, Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228567]
S. Thoziyoor, N. Muralimanohar, and N. P. Jouppi. 2007. CACTI 5.0. Technical Report. HP Lab.
Hsiang-Jen Tsai , Chien-Chih Chen , Keng-Hao Yang , Ting-Chin Yang , Li-Yue Huang , Ching-Hao Chung , Meng-Fan Chang , Tien-Fu Chen, Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593153]
Ganesh Venkatesh , Jack Sampson , Nathan Goulding , Saturnino Garcia , Vladyslav Bryksin , Jose Lugo-Martinez , Steven Swanson , Michael Bedford Taylor, Conservation cores: reducing the energy of mature computations, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736044]
Yue Wang , Soumyaroop Roy , Nagarajan Ranganathan, Run-time power-gating in caches of GPUs for leakage energy savings, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
D. Wendel, R. Kalla, R. Cargoni, J. Clables, J. Friedrich, R. Frech, J. Kahle, B. Sinharoy, W. Starke, S. Taylor, S. Weitzel, S. G. Chu, S. Islam, and V. Zyuban. 2010. The implementation of POWER7: A highly parallel and scalable multi-core high-end server processor. In Proceedings of the 2010 IEEE International Solid-State Circuits Conference - Digest of Technical Papers (ISSCC). 102--103.
Chris Wilkerson , Alaa R. Alameldeen , Zeshan Chishti , Wei Wu , Dinesh Somasekhar , Shih-lien Lu, Reducing cache power with low-cost, multi-bit error-correcting codes, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815973]
Se-Hyun Yang , Babak Falsafi , Michael D. Powell , T. N. Vijaykumar, Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.151, February 02-06, 2002
