10:29:07 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
10:29:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
10:29:14 INFO  : Registering command handlers for Vitis TCF services
10:29:15 INFO  : Platform repository initialization has completed.
10:29:20 INFO  : XSCT server has started successfully.
10:29:20 INFO  : Successfully done setting XSCT server connection channel  
10:29:20 INFO  : plnx-install-location is set to ''
10:29:22 INFO  : Successfully done setting workspace for the tool. 
10:29:22 INFO  : Successfully done query RDI_DATADIR 
11:38:57 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
11:38:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
11:38:59 INFO  : Registering command handlers for Vitis TCF services
11:38:59 INFO  : Platform repository initialization has completed.
11:39:02 INFO  : XSCT server has started successfully.
11:39:03 INFO  : plnx-install-location is set to ''
11:39:03 INFO  : Successfully done setting XSCT server connection channel  
11:39:03 INFO  : Successfully done query RDI_DATADIR 
11:39:03 INFO  : Successfully done setting workspace for the tool. 
11:41:22 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
11:41:22 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:41:22 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:41:23 INFO  : Platform 'tangerineZ7_20_wrapper' is added to custom repositories.
11:41:30 INFO  : Platform 'tangerineZ7_20_wrapper' is added to custom repositories.
11:44:10 INFO  : Result from executing command 'removePlatformRepo': 
11:44:25 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
11:44:25 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:44:26 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Test'...
11:44:26 INFO  : Updating application flags with new BSP settings...
11:44:26 INFO  : Successfully updated application flags for project tangerineZ7Test.
11:45:50 INFO  : Hardware specification for platform project 'tangerineZ7_20_wrapper' is updated.
11:46:41 INFO  : Result from executing command 'removePlatformRepo': 
11:46:57 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
11:46:57 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:47:06 INFO  : Result from executing command 'removePlatformRepo': 
11:47:17 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
11:47:17 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:47:18 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Test'...
11:47:18 INFO  : Updating application flags with new BSP settings...
11:47:18 INFO  : Successfully updated application flags for project tangerineZ7Test.
11:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:49:00 INFO  : 'jtag frequency' command is executed.
11:49:00 INFO  : Context for 'APU' is selected.
11:49:00 INFO  : System reset is completed.
11:49:03 INFO  : 'after 3000' command is executed.
11:49:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:49:14 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Test/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:49:14 INFO  : Context for 'APU' is selected.
11:49:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:14 INFO  : Context for 'APU' is selected.
11:49:14 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Test/_ide/psinit/ps7_init.tcl' is done.
11:49:15 INFO  : 'ps7_init' command is executed.
11:49:15 INFO  : 'ps7_post_config' command is executed.
11:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:16 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Test/Debug/tangerineZ7Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Test/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Test/Debug/tangerineZ7Test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:16 INFO  : 'con' command is executed.
11:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:49:16 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7test-default.tcl'
11:51:23 INFO  : Disconnected from the channel tcfchan#8.
11:52:27 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
11:52:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
11:52:29 INFO  : Registering command handlers for Vitis TCF services
11:52:29 INFO  : XSCT server has started successfully.
11:52:29 INFO  : plnx-install-location is set to ''
11:52:29 INFO  : Successfully done setting XSCT server connection channel  
11:52:29 INFO  : Successfully done setting workspace for the tool. 
11:52:29 INFO  : Successfully done query RDI_DATADIR 
11:52:29 INFO  : Platform repository initialization has completed.
11:56:07 INFO  : No changes in MSS file content so sources will not be generated.
12:59:38 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
12:59:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
12:59:40 INFO  : Registering command handlers for Vitis TCF services
12:59:40 INFO  : XSCT server has started successfully.
12:59:40 INFO  : plnx-install-location is set to ''
12:59:40 INFO  : Successfully done setting XSCT server connection channel  
12:59:40 INFO  : Successfully done query RDI_DATADIR 
12:59:40 INFO  : Successfully done setting workspace for the tool. 
12:59:40 INFO  : Platform repository initialization has completed.
12:59:58 INFO  : Hardware specification for platform project 'tangerineZ7_20_wrapper' is updated.
13:00:07 INFO  : Successfully removed platform .
13:00:08 INFO  : Platform 'tangerineZ7_20_wrapper' is added to custom repositories.
13:00:40 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:00:40 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:00:41 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Test'...
13:00:42 INFO  : Updating application flags with new BSP settings...
13:00:42 INFO  : Successfully updated application flags for project tangerineZ7Test.
13:00:58 INFO  : Result from executing command 'removePlatformRepo': 
13:01:11 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:01:11 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:01:17 INFO  : Result from executing command 'removePlatformRepo': 
13:01:29 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:01:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:01:30 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Test'...
13:01:31 INFO  : The hardware specification used by project 'tangerineZ7Test' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
13:01:31 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Test\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
13:01:31 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Test\_ide\bitstream' in project 'tangerineZ7Test'.
13:01:31 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Test\_ide\psinit\ps7_init.tcl' stored in project is removed.
13:01:33 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Test\_ide\psinit' in project 'tangerineZ7Test'.
13:01:37 INFO  : Result from executing command 'removePlatformRepo': 
13:01:43 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
13:01:50 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
13:02:02 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:02:02 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:02:07 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Test'...
13:03:16 INFO  : Result from executing command 'removePlatformRepo': 
13:04:58 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

13:04:58 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

13:05:10 INFO  : No changes in MSS file content so sources will not be generated.
13:05:21 INFO  : Result from executing command 'removePlatformRepo': 
13:05:32 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:05:32 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:05:39 INFO  : Result from executing command 'removePlatformRepo': 
13:05:53 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:05:53 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:05:54 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Test'...
13:07:32 INFO  : Result from executing command 'removePlatformRepo': 
13:07:35 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
13:07:40 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
13:07:50 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:07:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:07:51 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Test'...
13:09:22 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:09:22 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:09:23 INFO  : Platform 'tangerineZ7_20_wrapper' is added to custom repositories.
13:09:27 INFO  : Platform 'tangerineZ7_20_wrapper' is added to custom repositories.
13:09:46 INFO  : No changes in MSS file content so sources will not be generated.
13:09:59 INFO  : Result from executing command 'removePlatformRepo': 
13:10:11 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:10:11 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:10:12 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:32 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:10:32 INFO  : 'jtag frequency' command is executed.
13:10:32 INFO  : Context for 'APU' is selected.
13:10:32 INFO  : System reset is completed.
13:10:36 INFO  : 'after 3000' command is executed.
13:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:10:47 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:10:47 INFO  : Context for 'APU' is selected.
13:10:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:47 INFO  : Context for 'APU' is selected.
13:10:47 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:10:48 INFO  : 'ps7_init' command is executed.
13:10:48 INFO  : 'ps7_post_config' command is executed.
13:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:48 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:49 INFO  : 'con' command is executed.
13:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:10:49 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
13:12:25 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:12:25 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:12:26 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:12:44 INFO  : Disconnected from the channel tcfchan#22.
13:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:12:45 INFO  : 'jtag frequency' command is executed.
13:12:46 INFO  : Context for 'APU' is selected.
13:12:46 INFO  : System reset is completed.
13:12:49 INFO  : 'after 3000' command is executed.
13:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:13:01 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:13:01 INFO  : Context for 'APU' is selected.
13:13:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:02 INFO  : Context for 'APU' is selected.
13:13:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:13:02 INFO  : 'ps7_init' command is executed.
13:13:02 INFO  : 'ps7_post_config' command is executed.
13:13:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:03 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:03 INFO  : 'con' command is executed.
13:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:13:03 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_1.tcl'
13:14:33 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:22:31 INFO  : Result from executing command 'removePlatformRepo': 
13:22:49 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:22:49 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:23:03 INFO  : Result from executing command 'removePlatformRepo': 
13:23:18 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:23:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:23:18 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:24:21 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:24:47 INFO  : Result from executing command 'removePlatformRepo': 
13:25:03 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:25:03 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:25:03 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:25:29 INFO  : Result from executing command 'removePlatformRepo': 
13:25:38 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:25:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:25:39 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:31:56 INFO  : Successfully removed platform .
13:31:57 INFO  : Platform 'tangerineZ7_20_wrapper' is added to custom repositories.
13:33:21 ERROR : Error occurred while generating bsp sources for the domain 'zynq_fsbl'.
13:34:14 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:34:14 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:34:14 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:34:14 INFO  : Updating application flags with new BSP settings...
13:34:14 INFO  : Successfully updated application flags for project tangerineZ7Boot.
13:34:33 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:35:11 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:36:58 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:37:15 INFO  : Disconnected from the channel tcfchan#24.
13:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:16 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:37:16 INFO  : 'jtag frequency' command is executed.
13:37:17 INFO  : Context for 'APU' is selected.
13:37:17 INFO  : System reset is completed.
13:37:20 INFO  : 'after 3000' command is executed.
13:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:37:31 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:37:31 INFO  : Context for 'APU' is selected.
13:37:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:37:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:31 INFO  : Context for 'APU' is selected.
13:37:31 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:37:32 INFO  : 'ps7_init' command is executed.
13:37:32 INFO  : 'ps7_post_config' command is executed.
13:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:35 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:36 INFO  : 'con' command is executed.
13:37:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:37:36 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_2.tcl'
13:38:26 INFO  : Disconnected from the channel tcfchan#35.
13:38:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:27 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:38:27 INFO  : 'jtag frequency' command is executed.
13:38:28 INFO  : Context for 'APU' is selected.
13:38:28 INFO  : System reset is completed.
13:38:31 INFO  : 'after 3000' command is executed.
13:38:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:38:42 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:38:42 INFO  : Context for 'APU' is selected.
13:38:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:42 INFO  : Context for 'APU' is selected.
13:38:42 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:38:43 INFO  : 'ps7_init' command is executed.
13:38:43 INFO  : 'ps7_post_config' command is executed.
13:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:47 INFO  : 'con' command is executed.
13:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:38:47 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_3.tcl'
13:40:43 INFO  : Disconnected from the channel tcfchan#36.
13:40:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:44 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:40:44 INFO  : 'jtag frequency' command is executed.
13:40:46 INFO  : Context for 'APU' is selected.
13:40:46 INFO  : System reset is completed.
13:40:49 INFO  : 'after 3000' command is executed.
13:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:41:00 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:41:00 INFO  : Context for 'APU' is selected.
13:41:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:00 INFO  : Context for 'APU' is selected.
13:41:00 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:41:01 INFO  : 'ps7_init' command is executed.
13:41:01 INFO  : 'ps7_post_config' command is executed.
13:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:04 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:05 INFO  : 'con' command is executed.
13:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:41:05 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_3.tcl'
13:44:23 INFO  : Result from executing command 'removePlatformRepo': 
13:45:26 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:45:26 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:45:27 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:45:27 INFO  : Updating application flags with new BSP settings...
13:45:27 INFO  : Successfully updated application flags for project tangerineZ7Boot.
13:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:41 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:45:41 INFO  : 'jtag frequency' command is executed.
13:45:41 INFO  : Context for 'APU' is selected.
13:45:41 INFO  : System reset is completed.
13:45:44 INFO  : 'after 3000' command is executed.
13:45:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:45:56 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:45:56 INFO  : Context for 'APU' is selected.
13:45:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:56 INFO  : Context for 'APU' is selected.
13:45:56 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:45:56 INFO  : 'ps7_init' command is executed.
13:45:56 INFO  : 'ps7_post_config' command is executed.
13:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:00 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:00 INFO  : 'con' command is executed.
13:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:00 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
13:50:57 INFO  : Disconnected from the channel tcfchan#37.
13:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:50:58 INFO  : 'jtag frequency' command is executed.
13:50:58 INFO  : Context for 'APU' is selected.
13:50:58 INFO  : System reset is completed.
13:51:01 INFO  : 'after 3000' command is executed.
13:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:51:13 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:51:13 INFO  : Context for 'APU' is selected.
13:51:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:51:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:13 INFO  : Context for 'APU' is selected.
13:51:13 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:51:13 INFO  : 'ps7_init' command is executed.
13:51:13 INFO  : 'ps7_post_config' command is executed.
13:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:17 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:17 INFO  : 'con' command is executed.
13:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:51:17 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
14:19:54 WARN  : channel "tcfchan#37" closed
14:19:54 INFO  : Disconnected from the channel tcfchan#40.
14:20:01 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
14:20:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
14:20:03 INFO  : XSCT server has started successfully.
14:20:03 INFO  : plnx-install-location is set to ''
14:20:03 INFO  : Successfully done setting XSCT server connection channel  
14:20:03 INFO  : Successfully done setting workspace for the tool. 
14:20:03 INFO  : Registering command handlers for Vitis TCF services
14:20:03 INFO  : Successfully done query RDI_DATADIR 
14:20:04 INFO  : Platform repository initialization has completed.
14:20:59 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
14:20:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
14:21:01 INFO  : Registering command handlers for Vitis TCF services
14:21:01 INFO  : XSCT server has started successfully.
14:21:01 INFO  : Successfully done setting XSCT server connection channel  
14:21:01 INFO  : plnx-install-location is set to ''
14:21:01 INFO  : Successfully done setting workspace for the tool. 
14:21:01 INFO  : Successfully done query RDI_DATADIR 
14:21:02 INFO  : Platform repository initialization has completed.
14:21:50 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
14:21:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
14:21:52 INFO  : Registering command handlers for Vitis TCF services
14:21:52 INFO  : XSCT server has started successfully.
14:21:52 INFO  : plnx-install-location is set to ''
14:21:52 INFO  : Successfully done setting XSCT server connection channel  
14:21:52 INFO  : Successfully done query RDI_DATADIR 
14:21:52 INFO  : Successfully done setting workspace for the tool. 
14:21:52 INFO  : Platform repository initialization has completed.
14:25:39 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
14:25:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
14:25:41 INFO  : Registering command handlers for Vitis TCF services
14:25:41 INFO  : XSCT server has started successfully.
14:25:42 INFO  : Successfully done setting XSCT server connection channel  
14:25:42 INFO  : plnx-install-location is set to ''
14:25:42 INFO  : Successfully done query RDI_DATADIR 
14:25:42 INFO  : Successfully done setting workspace for the tool. 
14:25:42 INFO  : Platform repository initialization has completed.
14:30:29 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
14:30:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
14:30:32 INFO  : Registering command handlers for Vitis TCF services
14:30:32 INFO  : XSCT server has started successfully.
14:30:32 INFO  : Successfully done setting XSCT server connection channel  
14:30:32 INFO  : plnx-install-location is set to ''
14:30:32 INFO  : Successfully done setting workspace for the tool. 
14:30:32 INFO  : Successfully done query RDI_DATADIR 
14:30:32 INFO  : Platform repository initialization has completed.
14:31:02 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
14:31:02 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:31:02 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
14:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:38 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:31:38 INFO  : 'jtag frequency' command is executed.
14:31:38 INFO  : Context for 'APU' is selected.
14:31:38 INFO  : System reset is completed.
14:31:41 INFO  : 'after 3000' command is executed.
14:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
14:31:52 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:31:53 INFO  : Context for 'APU' is selected.
14:31:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:31:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:53 INFO  : Context for 'APU' is selected.
14:31:53 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
14:31:53 INFO  : 'ps7_init' command is executed.
14:31:53 INFO  : 'ps7_post_config' command is executed.
14:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:57 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:57 INFO  : 'con' command is executed.
14:31:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:57 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_5.tcl'
14:33:58 INFO  : Disconnected from the channel tcfchan#2.
14:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:59 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:33:59 INFO  : 'jtag frequency' command is executed.
14:34:00 INFO  : Context for 'APU' is selected.
14:34:00 INFO  : System reset is completed.
14:34:03 INFO  : 'after 3000' command is executed.
14:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
14:34:15 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:34:15 INFO  : Context for 'APU' is selected.
14:34:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:15 INFO  : Context for 'APU' is selected.
14:34:15 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
14:34:15 INFO  : 'ps7_init' command is executed.
14:34:15 INFO  : 'ps7_post_config' command is executed.
14:34:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:19 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:19 INFO  : 'con' command is executed.
14:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:34:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
14:57:56 INFO  : Result from executing command 'removePlatformRepo': 
14:58:05 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
14:58:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:58:06 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
14:58:15 INFO  : Disconnected from the channel tcfchan#3.
14:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:16 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:58:16 INFO  : 'jtag frequency' command is executed.
14:58:19 INFO  : Context for 'APU' is selected.
14:58:19 INFO  : System reset is completed.
14:58:22 INFO  : 'after 3000' command is executed.
14:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
14:58:33 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:58:33 INFO  : Context for 'APU' is selected.
14:58:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:33 INFO  : Context for 'APU' is selected.
14:58:33 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
14:58:34 INFO  : 'ps7_init' command is executed.
14:58:34 INFO  : 'ps7_post_config' command is executed.
14:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:37 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:38 INFO  : 'con' command is executed.
14:58:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:38 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
14:59:28 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
14:59:34 INFO  : Result from executing command 'removePlatformRepo': 
14:59:47 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
14:59:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:59:48 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
14:59:58 INFO  : Disconnected from the channel tcfchan#6.
14:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:59 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:59:59 INFO  : 'jtag frequency' command is executed.
15:00:01 INFO  : Context for 'APU' is selected.
15:00:01 INFO  : System reset is completed.
15:00:04 INFO  : 'after 3000' command is executed.
15:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
15:00:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
15:00:16 INFO  : Context for 'APU' is selected.
15:00:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
15:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:16 INFO  : Context for 'APU' is selected.
15:00:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
15:00:16 INFO  : 'ps7_init' command is executed.
15:00:16 INFO  : 'ps7_post_config' command is executed.
15:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:20 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:20 INFO  : 'con' command is executed.
15:00:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:20 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
15:02:40 INFO  : Disconnected from the channel tcfchan#9.
15:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:41 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
15:02:41 INFO  : 'jtag frequency' command is executed.
15:02:43 INFO  : Context for 'APU' is selected.
15:02:44 INFO  : System reset is completed.
15:02:47 INFO  : 'after 3000' command is executed.
15:02:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
15:02:58 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
15:02:58 INFO  : Context for 'APU' is selected.
15:02:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
15:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:58 INFO  : Context for 'APU' is selected.
15:02:58 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
15:02:59 INFO  : 'ps7_init' command is executed.
15:02:59 INFO  : 'ps7_post_config' command is executed.
15:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:02 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:02 INFO  : 'con' command is executed.
15:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:03:02 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
16:47:36 INFO  : Result from executing command 'removePlatformRepo': 
16:47:47 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
16:47:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:47:48 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
16:49:07 INFO  : Disconnected from the channel tcfchan#10.
16:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:49:08 INFO  : 'jtag frequency' command is executed.
16:49:11 INFO  : Context for 'APU' is selected.
16:49:11 INFO  : System reset is completed.
16:49:14 INFO  : 'after 3000' command is executed.
16:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
16:49:25 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:49:25 INFO  : Context for 'APU' is selected.
16:49:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:25 INFO  : Context for 'APU' is selected.
16:49:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
16:49:26 INFO  : 'ps7_init' command is executed.
16:49:26 INFO  : 'ps7_post_config' command is executed.
16:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:30 INFO  : 'con' command is executed.
16:49:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:49:30 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
17:00:09 INFO  : Result from executing command 'removePlatformRepo': 
17:00:21 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
17:00:21 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:00:22 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
17:00:28 INFO  : Disconnected from the channel tcfchan#13.
17:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:29 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:00:29 INFO  : 'jtag frequency' command is executed.
17:00:31 INFO  : Context for 'APU' is selected.
17:00:31 INFO  : System reset is completed.
17:00:34 INFO  : 'after 3000' command is executed.
17:00:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:00:45 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:00:45 INFO  : Context for 'APU' is selected.
17:00:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:00:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:45 INFO  : Context for 'APU' is selected.
17:00:45 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
17:00:46 INFO  : 'ps7_init' command is executed.
17:00:46 INFO  : 'ps7_post_config' command is executed.
17:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:50 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:50 INFO  : 'con' command is executed.
17:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:00:50 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
17:49:20 INFO  : Disconnected from the channel tcfchan#16.
19:12:24 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
19:12:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
19:12:26 INFO  : Registering command handlers for Vitis TCF services
19:12:27 INFO  : Platform repository initialization has completed.
19:12:36 INFO  : XSCT server has started successfully.
19:12:36 INFO  : Successfully done setting XSCT server connection channel  
19:12:36 INFO  : plnx-install-location is set to ''
19:12:38 INFO  : Successfully done setting workspace for the tool. 
19:12:38 INFO  : Successfully done query RDI_DATADIR 
19:12:57 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
19:12:57 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:12:58 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:07 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:13:07 INFO  : 'jtag frequency' command is executed.
19:13:07 INFO  : Context for 'APU' is selected.
19:13:07 INFO  : System reset is completed.
19:13:10 INFO  : 'after 3000' command is executed.
19:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:13:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:13:22 INFO  : Context for 'APU' is selected.
19:13:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:22 INFO  : Context for 'APU' is selected.
19:13:22 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:13:22 INFO  : 'ps7_init' command is executed.
19:13:22 INFO  : 'ps7_post_config' command is executed.
19:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:26 INFO  : 'con' command is executed.
19:13:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:34:17 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:34:48 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:34:54 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:35:30 INFO  : Result from executing command 'removePlatformRepo': 
19:35:41 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
19:35:41 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:35:41 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:35:47 INFO  : Disconnected from the channel tcfchan#2.
19:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:35:48 INFO  : 'jtag frequency' command is executed.
19:35:48 INFO  : Context for 'APU' is selected.
19:35:49 INFO  : System reset is completed.
19:35:52 INFO  : 'after 3000' command is executed.
19:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:36:03 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:36:03 INFO  : Context for 'APU' is selected.
19:36:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:03 INFO  : Context for 'APU' is selected.
19:36:03 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:36:03 INFO  : 'ps7_init' command is executed.
19:36:03 INFO  : 'ps7_post_config' command is executed.
19:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:07 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:07 INFO  : 'con' command is executed.
19:36:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:36:07 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:40:13 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:40:17 INFO  : Disconnected from the channel tcfchan#6.
19:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:18 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:40:18 INFO  : 'jtag frequency' command is executed.
19:40:18 INFO  : Context for 'APU' is selected.
19:40:19 INFO  : System reset is completed.
19:40:22 INFO  : 'after 3000' command is executed.
19:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:40:33 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:40:33 INFO  : Context for 'APU' is selected.
19:40:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:40:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:33 INFO  : Context for 'APU' is selected.
19:40:33 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:40:33 INFO  : 'ps7_init' command is executed.
19:40:33 INFO  : 'ps7_post_config' command is executed.
19:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:37 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:37 INFO  : 'con' command is executed.
19:40:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:37 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:42:41 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:42:53 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:43:10 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:43:16 INFO  : Disconnected from the channel tcfchan#7.
19:43:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:43:17 INFO  : 'jtag frequency' command is executed.
19:43:19 INFO  : Context for 'APU' is selected.
19:43:19 INFO  : System reset is completed.
19:43:22 INFO  : 'after 3000' command is executed.
19:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:43:33 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:43:33 INFO  : Context for 'APU' is selected.
19:43:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:33 INFO  : Context for 'APU' is selected.
19:43:33 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:43:34 INFO  : 'ps7_init' command is executed.
19:43:34 INFO  : 'ps7_post_config' command is executed.
19:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:38 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:38 INFO  : 'con' command is executed.
19:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:38 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:46:42 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:46:47 INFO  : Disconnected from the channel tcfchan#8.
19:46:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:46:48 INFO  : 'jtag frequency' command is executed.
19:46:48 INFO  : Context for 'APU' is selected.
19:46:48 INFO  : System reset is completed.
19:46:51 INFO  : 'after 3000' command is executed.
19:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:47:03 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:47:03 INFO  : Context for 'APU' is selected.
19:47:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:03 INFO  : Context for 'APU' is selected.
19:47:03 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:47:03 INFO  : 'ps7_init' command is executed.
19:47:03 INFO  : 'ps7_post_config' command is executed.
19:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:07 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:07 INFO  : 'con' command is executed.
19:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:07 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:49:05 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:49:08 INFO  : Disconnected from the channel tcfchan#9.
19:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:49:09 INFO  : 'jtag frequency' command is executed.
19:49:10 INFO  : Context for 'APU' is selected.
19:49:10 INFO  : System reset is completed.
19:49:13 INFO  : 'after 3000' command is executed.
19:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:49:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:49:24 INFO  : Context for 'APU' is selected.
19:49:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:24 INFO  : Context for 'APU' is selected.
19:49:24 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:49:25 INFO  : 'ps7_init' command is executed.
19:49:25 INFO  : 'ps7_post_config' command is executed.
19:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:29 INFO  : 'con' command is executed.
19:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:50:00 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:50:03 INFO  : Disconnected from the channel tcfchan#10.
19:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:04 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:50:04 INFO  : 'jtag frequency' command is executed.
19:50:05 INFO  : Context for 'APU' is selected.
19:50:05 INFO  : System reset is completed.
19:50:08 INFO  : 'after 3000' command is executed.
19:50:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:50:19 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:50:19 INFO  : Context for 'APU' is selected.
19:50:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:19 INFO  : Context for 'APU' is selected.
19:50:19 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:50:20 INFO  : 'ps7_init' command is executed.
19:50:20 INFO  : 'ps7_post_config' command is executed.
19:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:24 INFO  : 'con' command is executed.
19:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:24 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:51:02 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:51:05 INFO  : Disconnected from the channel tcfchan#11.
19:51:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:51:06 INFO  : 'jtag frequency' command is executed.
19:51:06 INFO  : Context for 'APU' is selected.
19:51:06 INFO  : System reset is completed.
19:51:09 INFO  : 'after 3000' command is executed.
19:51:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:51:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:51:21 INFO  : Context for 'APU' is selected.
19:51:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:21 INFO  : Context for 'APU' is selected.
19:51:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:51:21 INFO  : 'ps7_init' command is executed.
19:51:21 INFO  : 'ps7_post_config' command is executed.
19:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:25 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:25 INFO  : 'con' command is executed.
19:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:51:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:52:58 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:53:00 INFO  : Disconnected from the channel tcfchan#12.
19:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:53:10 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:53:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:53:17 INFO  : 'jtag frequency' command is executed.
19:53:17 INFO  : Context for 'APU' is selected.
19:53:17 INFO  : System reset is completed.
19:53:20 INFO  : 'after 3000' command is executed.
19:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:53:31 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:53:32 INFO  : Context for 'APU' is selected.
19:53:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:53:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:53:32 INFO  : Context for 'APU' is selected.
19:53:32 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:53:32 INFO  : 'ps7_init' command is executed.
19:53:32 INFO  : 'ps7_post_config' command is executed.
19:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:36 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:53:36 INFO  : 'con' command is executed.
19:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:53:36 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
19:59:58 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:00:01 INFO  : Disconnected from the channel tcfchan#13.
20:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:00:11 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:14 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:00:14 INFO  : 'jtag frequency' command is executed.
20:00:14 INFO  : Context for 'APU' is selected.
20:00:14 INFO  : System reset is completed.
20:00:17 INFO  : 'after 3000' command is executed.
20:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:00:28 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:00:28 INFO  : Context for 'APU' is selected.
20:00:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:28 INFO  : Context for 'APU' is selected.
20:00:28 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:00:29 INFO  : 'ps7_init' command is executed.
20:00:29 INFO  : 'ps7_post_config' command is executed.
20:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:32 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:33 INFO  : 'con' command is executed.
20:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:33 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
20:01:51 INFO  : Result from executing command 'removePlatformRepo': 
20:02:05 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
20:02:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:02:06 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:02:12 INFO  : Disconnected from the channel tcfchan#14.
20:02:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:13 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:02:13 INFO  : 'jtag frequency' command is executed.
20:02:14 INFO  : Context for 'APU' is selected.
20:02:14 INFO  : System reset is completed.
20:02:17 INFO  : 'after 3000' command is executed.
20:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:02:28 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:02:28 INFO  : Context for 'APU' is selected.
20:02:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:02:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:28 INFO  : Context for 'APU' is selected.
20:02:28 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:02:29 INFO  : 'ps7_init' command is executed.
20:02:29 INFO  : 'ps7_post_config' command is executed.
20:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:32 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:33 INFO  : 'con' command is executed.
20:02:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:33 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
20:11:10 INFO  : Result from executing command 'removePlatformRepo': 
20:11:20 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
20:11:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:11:21 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:11:26 INFO  : Disconnected from the channel tcfchan#17.
20:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:27 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:11:27 INFO  : 'jtag frequency' command is executed.
20:11:27 INFO  : Context for 'APU' is selected.
20:11:27 INFO  : System reset is completed.
20:11:30 INFO  : 'after 3000' command is executed.
20:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:11:42 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:11:42 INFO  : Context for 'APU' is selected.
20:11:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:42 INFO  : Context for 'APU' is selected.
20:11:42 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:11:42 INFO  : 'ps7_init' command is executed.
20:11:42 INFO  : 'ps7_post_config' command is executed.
20:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:46 INFO  : 'con' command is executed.
20:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:46 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
20:15:43 INFO  : Result from executing command 'removePlatformRepo': 
20:15:55 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
20:15:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:15:55 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:16:04 INFO  : Disconnected from the channel tcfchan#20.
20:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:05 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:16:05 INFO  : 'jtag frequency' command is executed.
20:16:07 INFO  : Context for 'APU' is selected.
20:16:07 INFO  : System reset is completed.
20:16:10 INFO  : 'after 3000' command is executed.
20:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:16:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:16:21 INFO  : Context for 'APU' is selected.
20:16:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:16:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:21 INFO  : Context for 'APU' is selected.
20:16:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:16:22 INFO  : 'ps7_init' command is executed.
20:16:22 INFO  : 'ps7_post_config' command is executed.
20:16:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:26 INFO  : 'con' command is executed.
20:16:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
20:17:17 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:17:21 INFO  : Disconnected from the channel tcfchan#23.
20:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:17:22 INFO  : 'jtag frequency' command is executed.
20:17:24 INFO  : Context for 'APU' is selected.
20:17:24 INFO  : System reset is completed.
20:17:27 INFO  : 'after 3000' command is executed.
20:17:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:17:39 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:17:39 INFO  : Context for 'APU' is selected.
20:17:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:39 INFO  : Context for 'APU' is selected.
20:17:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:17:39 INFO  : 'ps7_init' command is executed.
20:17:39 INFO  : 'ps7_post_config' command is executed.
20:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : 'con' command is executed.
20:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
20:18:20 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:18:35 INFO  : Disconnected from the channel tcfchan#24.
20:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:36 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:18:36 INFO  : 'jtag frequency' command is executed.
20:18:38 INFO  : Context for 'APU' is selected.
20:18:38 INFO  : System reset is completed.
20:18:41 INFO  : 'after 3000' command is executed.
20:18:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:18:53 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:18:53 INFO  : Context for 'APU' is selected.
20:18:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:53 INFO  : Context for 'APU' is selected.
20:18:53 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:18:53 INFO  : 'ps7_init' command is executed.
20:18:53 INFO  : 'ps7_post_config' command is executed.
20:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:57 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:57 INFO  : 'con' command is executed.
20:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:57 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
20:20:14 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:20:19 INFO  : Disconnected from the channel tcfchan#25.
20:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:20 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:20:20 INFO  : 'jtag frequency' command is executed.
20:20:22 INFO  : Context for 'APU' is selected.
20:20:22 INFO  : System reset is completed.
20:20:25 INFO  : 'after 3000' command is executed.
20:20:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:20:37 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:20:37 INFO  : Context for 'APU' is selected.
20:20:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:20:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:37 INFO  : Context for 'APU' is selected.
20:20:37 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:20:37 INFO  : 'ps7_init' command is executed.
20:20:37 INFO  : 'ps7_post_config' command is executed.
20:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:41 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:41 INFO  : 'con' command is executed.
20:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:20:41 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
20:22:19 INFO  : Disconnected from the channel tcfchan#26.
20:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:20 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:22:20 INFO  : 'jtag frequency' command is executed.
20:22:20 INFO  : Context for 'APU' is selected.
20:22:20 INFO  : System reset is completed.
20:22:23 INFO  : 'after 3000' command is executed.
20:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:22:35 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:22:35 INFO  : 'ps7_init' command is executed.
20:22:35 INFO  : 'ps7_post_config' command is executed.
20:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:39 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:39 INFO  : 'con' command is executed.
20:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:39 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
20:25:01 INFO  : Disconnected from the channel tcfchan#27.
22:54:11 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
22:54:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
22:54:13 INFO  : Registering command handlers for Vitis TCF services
22:54:14 INFO  : Platform repository initialization has completed.
22:54:17 INFO  : XSCT server has started successfully.
22:54:17 INFO  : Successfully done setting XSCT server connection channel  
22:54:17 INFO  : plnx-install-location is set to ''
22:54:18 INFO  : Successfully done setting workspace for the tool. 
22:54:18 INFO  : Successfully done query RDI_DATADIR 
22:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:26 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:54:26 INFO  : 'jtag frequency' command is executed.
22:54:26 INFO  : Context for 'APU' is selected.
22:54:26 INFO  : System reset is completed.
22:54:29 INFO  : 'after 3000' command is executed.
22:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:54:41 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:54:41 INFO  : Context for 'APU' is selected.
22:54:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:54:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:41 INFO  : Context for 'APU' is selected.
22:54:41 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
22:54:41 INFO  : 'ps7_init' command is executed.
22:54:41 INFO  : 'ps7_post_config' command is executed.
22:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:45 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:45 INFO  : 'con' command is executed.
22:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:54:45 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
22:55:40 INFO  : Disconnected from the channel tcfchan#1.
22:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:41 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:55:41 INFO  : 'jtag frequency' command is executed.
22:55:43 INFO  : Context for 'APU' is selected.
22:55:43 INFO  : System reset is completed.
22:55:46 INFO  : 'after 3000' command is executed.
22:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:55:58 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:55:58 INFO  : Context for 'APU' is selected.
22:55:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:59 INFO  : Context for 'APU' is selected.
22:55:59 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
22:55:59 INFO  : 'ps7_init' command is executed.
22:55:59 INFO  : 'ps7_post_config' command is executed.
22:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:03 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:03 INFO  : 'con' command is executed.
22:56:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:56:03 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
23:07:05 INFO  : Result from executing command 'removePlatformRepo': 
23:07:13 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
23:07:39 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:07:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:07:40 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:07:46 INFO  : Disconnected from the channel tcfchan#2.
23:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:47 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:07:47 INFO  : 'jtag frequency' command is executed.
23:07:49 INFO  : Context for 'APU' is selected.
23:07:49 INFO  : System reset is completed.
23:07:52 INFO  : 'after 3000' command is executed.
23:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:08:04 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:08:04 INFO  : Context for 'APU' is selected.
23:08:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:05 INFO  : Context for 'APU' is selected.
23:08:05 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:08:05 INFO  : 'ps7_init' command is executed.
23:08:05 INFO  : 'ps7_post_config' command is executed.
23:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:09 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:09 INFO  : 'con' command is executed.
23:08:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:08:09 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
23:31:32 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:38:56 INFO  : Result from executing command 'removePlatformRepo': 
23:39:09 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:39:09 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:39:10 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:39:16 INFO  : Disconnected from the channel tcfchan#6.
23:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:39:17 INFO  : 'jtag frequency' command is executed.
23:39:19 INFO  : Context for 'APU' is selected.
23:39:19 INFO  : System reset is completed.
23:39:22 INFO  : 'after 3000' command is executed.
23:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:39:25 ERROR : 'fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit' is cancelled.
23:39:25 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit' is cancelled.
23:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

23:39:25 ERROR : 'fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit' is cancelled.
23:39:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:39:33 INFO  : 'jtag frequency' command is executed.
23:39:33 INFO  : Context for 'APU' is selected.
23:39:34 INFO  : System reset is completed.
23:39:37 INFO  : 'after 3000' command is executed.
23:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:39:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:39:48 INFO  : Context for 'APU' is selected.
23:39:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:48 INFO  : Context for 'APU' is selected.
23:39:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:39:48 INFO  : 'ps7_init' command is executed.
23:39:48 INFO  : 'ps7_post_config' command is executed.
23:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:52 INFO  : 'con' command is executed.
23:39:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:52 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
23:51:50 INFO  : Result from executing command 'removePlatformRepo': 
23:52:04 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:52:04 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:52:05 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:52:10 INFO  : Disconnected from the channel tcfchan#10.
23:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:11 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:52:11 INFO  : 'jtag frequency' command is executed.
23:52:13 INFO  : Context for 'APU' is selected.
23:52:13 INFO  : System reset is completed.
23:52:16 INFO  : 'after 3000' command is executed.
23:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:52:28 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:52:28 INFO  : Context for 'APU' is selected.
23:52:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:28 INFO  : Context for 'APU' is selected.
23:52:28 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:52:28 INFO  : 'ps7_init' command is executed.
23:52:28 INFO  : 'ps7_post_config' command is executed.
23:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:32 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:32 INFO  : 'con' command is executed.
23:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:52:32 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
23:53:59 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:54:03 INFO  : Disconnected from the channel tcfchan#13.
23:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:04 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:54:04 INFO  : 'jtag frequency' command is executed.
23:54:05 INFO  : Context for 'APU' is selected.
23:54:05 INFO  : System reset is completed.
23:54:08 INFO  : 'after 3000' command is executed.
23:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:54:19 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:54:19 INFO  : Context for 'APU' is selected.
23:54:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:54:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:19 INFO  : Context for 'APU' is selected.
23:54:19 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:54:20 INFO  : 'ps7_init' command is executed.
23:54:20 INFO  : 'ps7_post_config' command is executed.
23:54:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:24 INFO  : 'con' command is executed.
23:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:54:24 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
23:56:00 INFO  : Disconnected from the channel tcfchan#14.
23:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:01 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:56:01 INFO  : 'jtag frequency' command is executed.
23:56:03 INFO  : Context for 'APU' is selected.
23:56:03 INFO  : System reset is completed.
23:56:06 INFO  : 'after 3000' command is executed.
23:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:56:17 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:56:17 INFO  : Context for 'APU' is selected.
23:56:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:56:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:17 INFO  : Context for 'APU' is selected.
23:56:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:56:18 INFO  : 'ps7_init' command is executed.
23:56:18 INFO  : 'ps7_post_config' command is executed.
23:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:21 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:22 INFO  : 'con' command is executed.
23:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:56:22 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
23:57:45 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:57:48 INFO  : Disconnected from the channel tcfchan#15.
23:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:49 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:57:49 INFO  : 'jtag frequency' command is executed.
23:57:50 INFO  : Context for 'APU' is selected.
23:57:50 INFO  : System reset is completed.
23:57:53 INFO  : 'after 3000' command is executed.
23:57:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:58:05 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:58:05 INFO  : Context for 'APU' is selected.
23:58:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:58:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:05 INFO  : Context for 'APU' is selected.
23:58:05 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:58:05 INFO  : 'ps7_init' command is executed.
23:58:05 INFO  : 'ps7_post_config' command is executed.
23:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:09 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:09 INFO  : 'con' command is executed.
23:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:58:09 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_4.tcl'
23:59:31 INFO  : Disconnected from the channel tcfchan#16.
23:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:32 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:59:32 INFO  : 'jtag frequency' command is executed.
23:59:33 INFO  : Context for 'APU' is selected.
23:59:33 INFO  : System reset is completed.
23:59:36 INFO  : 'after 3000' command is executed.
23:59:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:59:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:59:48 INFO  : Context for 'APU' is selected.
23:59:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:48 INFO  : Context for 'APU' is selected.
23:59:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:59:48 INFO  : 'ps7_init' command is executed.
23:59:48 INFO  : 'ps7_post_config' command is executed.
23:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:52 INFO  : 'con' command is executed.
23:59:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:59:52 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:03:15 INFO  : Disconnected from the channel tcfchan#17.
00:04:15 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
00:04:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
00:04:18 INFO  : XSCT server has started successfully.
00:04:18 INFO  : Successfully done setting XSCT server connection channel  
00:04:18 INFO  : plnx-install-location is set to ''
00:04:18 INFO  : Successfully done setting workspace for the tool. 
00:04:18 INFO  : Registering command handlers for Vitis TCF services
00:04:19 INFO  : Platform repository initialization has completed.
00:04:19 INFO  : Successfully done query RDI_DATADIR 
00:04:31 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:04:49 INFO  : Hardware specification for platform project 'tangerineZ7_20_wrapper' is updated.
00:05:00 INFO  : Result from executing command 'removePlatformRepo': 
00:05:24 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
00:05:24 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:05:25 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:05:26 INFO  : Updating application flags with new BSP settings...
00:05:26 INFO  : Successfully updated application flags for project tangerineZ7Boot.
00:06:04 INFO  : The hardware specification used by project 'tangerineZ7Boot' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:06:04 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
00:06:04 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
00:06:05 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\bitstream' in project 'tangerineZ7Boot'.
00:06:05 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:06:07 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\psinit' in project 'tangerineZ7Boot'.
00:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:10 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:06:10 INFO  : 'jtag frequency' command is executed.
00:06:10 INFO  : Context for 'APU' is selected.
00:06:10 INFO  : System reset is completed.
00:06:13 INFO  : 'after 3000' command is executed.
00:06:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:06:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:06:25 INFO  : Context for 'APU' is selected.
00:06:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:25 INFO  : Context for 'APU' is selected.
00:06:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:06:25 INFO  : 'ps7_init' command is executed.
00:06:25 INFO  : 'ps7_post_config' command is executed.
00:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:29 INFO  : 'con' command is executed.
00:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:06:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:07:44 INFO  : Disconnected from the channel tcfchan#3.
00:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:07:45 INFO  : 'jtag frequency' command is executed.
00:07:47 INFO  : Context for 'APU' is selected.
00:07:47 INFO  : System reset is completed.
00:07:50 INFO  : 'after 3000' command is executed.
00:07:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:08:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:08:02 INFO  : Context for 'APU' is selected.
00:08:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:02 INFO  : Context for 'APU' is selected.
00:08:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:08:02 INFO  : 'ps7_init' command is executed.
00:08:02 INFO  : 'ps7_post_config' command is executed.
00:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:06 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:06 INFO  : 'con' command is executed.
00:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:08:06 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:08:30 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:08:37 INFO  : Disconnected from the channel tcfchan#4.
00:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:38 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:08:38 ERROR : port closed
00:08:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:08:38 ERROR : port closed
00:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:08:48 INFO  : 'jtag frequency' command is executed.
00:08:48 INFO  : Context for 'APU' is selected.
00:08:48 INFO  : System reset is completed.
00:08:51 INFO  : 'after 3000' command is executed.
00:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:09:03 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:09:03 INFO  : Context for 'APU' is selected.
00:09:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:03 INFO  : Context for 'APU' is selected.
00:09:03 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:09:03 INFO  : 'ps7_init' command is executed.
00:09:03 INFO  : 'ps7_post_config' command is executed.
00:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:07 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:07 INFO  : 'con' command is executed.
00:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:09:07 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:13:28 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:13:33 INFO  : Disconnected from the channel tcfchan#5.
00:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:34 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:13:34 INFO  : 'jtag frequency' command is executed.
00:13:35 INFO  : Context for 'APU' is selected.
00:13:35 INFO  : System reset is completed.
00:13:38 INFO  : 'after 3000' command is executed.
00:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:13:49 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:13:49 INFO  : Context for 'APU' is selected.
00:13:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:13:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:49 INFO  : Context for 'APU' is selected.
00:13:49 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:13:50 INFO  : 'ps7_init' command is executed.
00:13:50 INFO  : 'ps7_post_config' command is executed.
00:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:54 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:54 INFO  : 'con' command is executed.
00:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:13:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:31:59 INFO  : Result from executing command 'removePlatformRepo': 
00:32:11 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
00:32:11 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:32:12 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:32:23 INFO  : Disconnected from the channel tcfchan#6.
00:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:24 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:32:24 INFO  : 'jtag frequency' command is executed.
00:32:26 INFO  : Context for 'APU' is selected.
00:32:26 INFO  : System reset is completed.
00:32:29 INFO  : 'after 3000' command is executed.
00:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:32:40 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:32:40 INFO  : Context for 'APU' is selected.
00:32:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:32:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:40 INFO  : Context for 'APU' is selected.
00:32:40 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:32:41 INFO  : 'ps7_init' command is executed.
00:32:41 INFO  : 'ps7_post_config' command is executed.
00:32:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:44 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:45 INFO  : 'con' command is executed.
00:32:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:32:45 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:43:27 INFO  : Result from executing command 'removePlatformRepo': 
00:43:38 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
00:43:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:43:39 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:43:44 INFO  : Disconnected from the channel tcfchan#9.
00:43:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:43:45 INFO  : 'jtag frequency' command is executed.
00:43:47 INFO  : Context for 'APU' is selected.
00:43:47 INFO  : System reset is completed.
00:43:51 INFO  : 'after 3000' command is executed.
00:43:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:44:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:44:02 INFO  : Context for 'APU' is selected.
00:44:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:02 INFO  : Context for 'APU' is selected.
00:44:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:44:03 INFO  : 'ps7_init' command is executed.
00:44:03 INFO  : 'ps7_post_config' command is executed.
00:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:06 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:06 INFO  : 'con' command is executed.
00:44:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:44:06 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:45:03 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:45:08 INFO  : Disconnected from the channel tcfchan#12.
00:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:45:09 INFO  : 'jtag frequency' command is executed.
00:45:11 INFO  : Context for 'APU' is selected.
00:45:11 INFO  : System reset is completed.
00:45:14 INFO  : 'after 3000' command is executed.
00:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:45:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:45:26 INFO  : Context for 'APU' is selected.
00:45:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:26 INFO  : Context for 'APU' is selected.
00:45:26 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:45:26 INFO  : 'ps7_init' command is executed.
00:45:26 INFO  : 'ps7_post_config' command is executed.
00:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:30 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:30 INFO  : 'con' command is executed.
00:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:45:30 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:47:38 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:47:43 INFO  : Disconnected from the channel tcfchan#14.
00:47:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:44 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:47:44 INFO  : 'jtag frequency' command is executed.
00:47:45 INFO  : Context for 'APU' is selected.
00:47:45 INFO  : System reset is completed.
00:47:48 INFO  : 'after 3000' command is executed.
00:47:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:47:59 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:47:59 INFO  : Context for 'APU' is selected.
00:47:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:59 INFO  : Context for 'APU' is selected.
00:47:59 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:48:00 INFO  : 'ps7_init' command is executed.
00:48:00 INFO  : 'ps7_post_config' command is executed.
00:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:03 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:04 INFO  : 'con' command is executed.
00:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:48:04 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:49:11 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
00:49:16 INFO  : Disconnected from the channel tcfchan#16.
00:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:49:17 INFO  : 'jtag frequency' command is executed.
00:49:18 INFO  : Context for 'APU' is selected.
00:49:18 INFO  : System reset is completed.
00:49:21 INFO  : 'after 3000' command is executed.
00:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
00:49:33 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:49:33 INFO  : Context for 'APU' is selected.
00:49:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:33 INFO  : Context for 'APU' is selected.
00:49:33 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
00:49:33 INFO  : 'ps7_init' command is executed.
00:49:33 INFO  : 'ps7_post_config' command is executed.
00:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:37 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:37 INFO  : 'con' command is executed.
00:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:49:37 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:50:46 INFO  : Disconnected from the channel tcfchan#18.
09:25:32 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
09:25:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
09:25:35 INFO  : Registering command handlers for Vitis TCF services
09:25:36 INFO  : XSCT server has started successfully.
09:25:36 INFO  : Platform repository initialization has completed.
09:25:36 INFO  : Successfully done setting XSCT server connection channel  
09:25:36 INFO  : plnx-install-location is set to ''
09:25:36 INFO  : Successfully done query RDI_DATADIR 
09:25:36 INFO  : Successfully done setting workspace for the tool. 
09:26:47 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
09:26:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

09:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:27:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:27:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:15 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:27:15 INFO  : 'jtag frequency' command is executed.
09:27:15 INFO  : Context for 'APU' is selected.
09:27:15 INFO  : System reset is completed.
09:27:18 INFO  : 'after 3000' command is executed.
09:27:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:27:29 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:27:29 INFO  : Context for 'APU' is selected.
09:27:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:29 INFO  : Context for 'APU' is selected.
09:27:29 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
09:27:30 INFO  : 'ps7_init' command is executed.
09:27:30 INFO  : 'ps7_post_config' command is executed.
09:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:33 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:34 INFO  : 'con' command is executed.
09:27:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:27:34 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
09:32:36 INFO  : Disconnected from the channel tcfchan#2.
09:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:37 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:32:37 INFO  : 'jtag frequency' command is executed.
09:32:37 INFO  : Context for 'APU' is selected.
09:32:37 INFO  : System reset is completed.
09:32:40 INFO  : 'after 3000' command is executed.
09:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:32:52 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:32:52 INFO  : Context for 'APU' is selected.
09:32:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:53 INFO  : Context for 'APU' is selected.
09:32:53 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
09:32:54 INFO  : 'ps7_init' command is executed.
09:32:54 INFO  : 'ps7_post_config' command is executed.
09:32:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:57 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:57 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:57 INFO  : 'con' command is executed.
09:32:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:32:57 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
09:41:29 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
09:41:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

09:43:02 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
09:43:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

09:43:11 INFO  : Disconnected from the channel tcfchan#3.
09:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:12 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:43:12 INFO  : 'jtag frequency' command is executed.
09:43:12 INFO  : Context for 'APU' is selected.
09:43:12 INFO  : System reset is completed.
09:43:15 INFO  : 'after 3000' command is executed.
09:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:43:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:43:26 INFO  : Context for 'APU' is selected.
09:43:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:27 INFO  : Context for 'APU' is selected.
09:43:27 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
09:43:28 INFO  : 'ps7_init' command is executed.
09:43:28 INFO  : 'ps7_post_config' command is executed.
09:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:32 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:32 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:32 INFO  : 'con' command is executed.
09:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:43:32 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
09:45:40 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
09:45:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

09:54:14 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
09:54:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

09:56:56 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
09:56:59 INFO  : Disconnected from the channel tcfchan#6.
09:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:57:00 INFO  : 'jtag frequency' command is executed.
09:57:02 INFO  : Context for 'APU' is selected.
09:57:02 INFO  : System reset is completed.
09:57:05 INFO  : 'after 3000' command is executed.
09:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:57:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:57:16 INFO  : Context for 'APU' is selected.
09:57:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:57:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:17 INFO  : Context for 'APU' is selected.
09:57:18 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
09:57:18 INFO  : 'ps7_init' command is executed.
09:57:18 INFO  : 'ps7_post_config' command is executed.
09:57:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:22 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:22 INFO  : 'con' command is executed.
09:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:57:22 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
09:59:22 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
09:59:34 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:00:14 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:00:24 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:00:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:00:59 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:01:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:01:15 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:01:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:08:17 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:08:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:08:26 INFO  : Disconnected from the channel tcfchan#9.
10:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:27 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
10:08:27 INFO  : 'jtag frequency' command is executed.
10:08:28 INFO  : Context for 'APU' is selected.
10:08:28 INFO  : System reset is completed.
10:08:31 INFO  : 'after 3000' command is executed.
10:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
10:08:43 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
10:08:43 INFO  : Context for 'APU' is selected.
10:08:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
10:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:44 INFO  : Context for 'APU' is selected.
10:08:44 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
10:08:44 INFO  : 'ps7_init' command is executed.
10:08:44 INFO  : 'ps7_post_config' command is executed.
10:08:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:48 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:48 INFO  : 'con' command is executed.
10:08:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:08:48 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
10:11:14 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:11:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:43:51 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:43:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:44:08 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:44:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:46:49 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:47:04 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:47:17 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:47:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:48:08 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:48:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:48:15 INFO  : Disconnected from the channel tcfchan#14.
10:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:16 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
10:48:16 INFO  : 'jtag frequency' command is executed.
10:48:18 INFO  : Context for 'APU' is selected.
10:48:18 INFO  : System reset is completed.
10:48:21 INFO  : 'after 3000' command is executed.
10:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
10:48:33 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
10:48:33 INFO  : Context for 'APU' is selected.
10:48:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
10:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:34 INFO  : Context for 'APU' is selected.
10:48:34 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
10:48:34 INFO  : 'ps7_init' command is executed.
10:48:34 INFO  : 'ps7_post_config' command is executed.
10:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:38 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:38 INFO  : 'con' command is executed.
10:48:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:48:38 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
10:50:36 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:50:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:50:44 INFO  : Disconnected from the channel tcfchan#20.
10:50:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
10:50:45 INFO  : 'jtag frequency' command is executed.
10:50:47 INFO  : Context for 'APU' is selected.
10:50:47 INFO  : System reset is completed.
10:50:50 INFO  : 'after 3000' command is executed.
10:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
10:51:01 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
10:51:01 INFO  : Context for 'APU' is selected.
10:51:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
10:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:02 INFO  : Context for 'APU' is selected.
10:51:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
10:51:03 INFO  : 'ps7_init' command is executed.
10:51:03 INFO  : 'ps7_post_config' command is executed.
10:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:07 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:07 INFO  : 'con' command is executed.
10:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:07 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
10:51:40 INFO  : Disconnected from the channel tcfchan#22.
10:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:41 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
10:51:41 INFO  : 'jtag frequency' command is executed.
10:51:41 INFO  : Context for 'APU' is selected.
10:51:41 INFO  : System reset is completed.
10:51:44 INFO  : 'after 3000' command is executed.
10:51:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
10:51:56 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
10:51:56 INFO  : Context for 'APU' is selected.
10:51:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
10:51:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:57 INFO  : Context for 'APU' is selected.
10:51:57 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
10:51:57 INFO  : 'ps7_init' command is executed.
10:51:57 INFO  : 'ps7_post_config' command is executed.
10:51:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:01 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:01 INFO  : 'con' command is executed.
10:52:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:52:01 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
10:54:41 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:54:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:54:52 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:54:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:54:57 INFO  : Disconnected from the channel tcfchan#23.
10:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
10:54:58 INFO  : 'jtag frequency' command is executed.
10:54:58 INFO  : Context for 'APU' is selected.
10:54:58 INFO  : System reset is completed.
10:55:01 INFO  : 'after 3000' command is executed.
10:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
10:55:13 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
10:55:13 INFO  : Context for 'APU' is selected.
10:55:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
10:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:14 INFO  : Context for 'APU' is selected.
10:55:14 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
10:55:14 INFO  : 'ps7_init' command is executed.
10:55:14 INFO  : 'ps7_post_config' command is executed.
10:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:18 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:19 INFO  : 'con' command is executed.
10:55:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:55:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
10:57:23 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:57:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:57:59 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
10:58:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:58:05 INFO  : Disconnected from the channel tcfchan#26.
10:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
10:58:06 INFO  : 'jtag frequency' command is executed.
10:58:06 INFO  : Context for 'APU' is selected.
10:58:06 INFO  : System reset is completed.
10:58:09 INFO  : 'after 3000' command is executed.
10:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
10:58:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
10:58:21 INFO  : Context for 'APU' is selected.
10:58:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
10:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:22 INFO  : Context for 'APU' is selected.
10:58:22 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
10:58:22 INFO  : 'ps7_init' command is executed.
10:58:22 INFO  : 'ps7_post_config' command is executed.
10:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:27 INFO  : 'con' command is executed.
10:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:58:27 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:07:57 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:07:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:08:04 INFO  : Disconnected from the channel tcfchan#29.
11:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:05 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:08:05 INFO  : 'jtag frequency' command is executed.
11:08:08 INFO  : Context for 'APU' is selected.
11:08:08 INFO  : System reset is completed.
11:08:11 INFO  : 'after 3000' command is executed.
11:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:08:22 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:08:22 INFO  : Context for 'APU' is selected.
11:08:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:23 INFO  : Context for 'APU' is selected.
11:08:23 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:08:23 INFO  : 'ps7_init' command is executed.
11:08:23 INFO  : 'ps7_post_config' command is executed.
11:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:27 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:28 INFO  : 'con' command is executed.
11:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:08:28 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:09:05 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:09:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:09:11 INFO  : Disconnected from the channel tcfchan#31.
11:09:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:12 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:09:12 INFO  : 'jtag frequency' command is executed.
11:09:14 INFO  : Context for 'APU' is selected.
11:09:14 INFO  : System reset is completed.
11:09:17 INFO  : 'after 3000' command is executed.
11:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:09:29 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:09:29 INFO  : Context for 'APU' is selected.
11:09:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:09:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:30 INFO  : Context for 'APU' is selected.
11:09:30 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:09:30 INFO  : 'ps7_init' command is executed.
11:09:30 INFO  : 'ps7_post_config' command is executed.
11:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:34 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:34 INFO  : 'con' command is executed.
11:09:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:34 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:09:56 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:09:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:10:02 INFO  : Disconnected from the channel tcfchan#33.
11:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:10:03 INFO  : 'jtag frequency' command is executed.
11:10:05 INFO  : Context for 'APU' is selected.
11:10:05 INFO  : System reset is completed.
11:10:08 INFO  : 'after 3000' command is executed.
11:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:10:20 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:10:20 INFO  : Context for 'APU' is selected.
11:10:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:10:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:21 INFO  : Context for 'APU' is selected.
11:10:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:10:22 INFO  : 'ps7_init' command is executed.
11:10:22 INFO  : 'ps7_post_config' command is executed.
11:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:26 INFO  : 'con' command is executed.
11:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:10:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:11:21 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:11:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:11:30 INFO  : Disconnected from the channel tcfchan#35.
11:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:31 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:11:31 INFO  : 'jtag frequency' command is executed.
11:11:33 INFO  : Context for 'APU' is selected.
11:11:33 INFO  : System reset is completed.
11:11:36 INFO  : 'after 3000' command is executed.
11:11:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:11:47 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:11:47 INFO  : Context for 'APU' is selected.
11:11:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:48 INFO  : Context for 'APU' is selected.
11:11:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:11:49 INFO  : 'ps7_init' command is executed.
11:11:49 INFO  : 'ps7_post_config' command is executed.
11:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:53 INFO  : 'con' command is executed.
11:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:11:53 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:12:54 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:12:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:13:01 INFO  : Disconnected from the channel tcfchan#37.
11:13:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:02 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:13:02 INFO  : 'jtag frequency' command is executed.
11:13:04 INFO  : Context for 'APU' is selected.
11:13:05 INFO  : System reset is completed.
11:13:08 INFO  : 'after 3000' command is executed.
11:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:13:19 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:13:19 INFO  : Context for 'APU' is selected.
11:13:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:13:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:20 INFO  : Context for 'APU' is selected.
11:13:20 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:13:21 INFO  : 'ps7_init' command is executed.
11:13:21 INFO  : 'ps7_post_config' command is executed.
11:13:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:24 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:25 INFO  : 'con' command is executed.
11:13:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:36:39 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:36:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:36:51 INFO  : Disconnected from the channel tcfchan#39.
11:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:52 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:36:52 INFO  : 'jtag frequency' command is executed.
11:36:52 INFO  : Context for 'APU' is selected.
11:36:52 INFO  : System reset is completed.
11:36:55 INFO  : 'after 3000' command is executed.
11:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:37:06 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:37:06 INFO  : Context for 'APU' is selected.
11:37:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:37:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:08 INFO  : Context for 'APU' is selected.
11:37:08 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:37:08 INFO  : 'ps7_init' command is executed.
11:37:08 INFO  : 'ps7_post_config' command is executed.
11:37:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:12 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:12 INFO  : 'con' command is executed.
11:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:12 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:39:43 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:39:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:39:51 INFO  : Disconnected from the channel tcfchan#41.
11:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:52 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:39:52 INFO  : 'jtag frequency' command is executed.
11:39:52 INFO  : Context for 'APU' is selected.
11:39:52 INFO  : System reset is completed.
11:39:55 INFO  : 'after 3000' command is executed.
11:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:40:07 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:40:07 INFO  : Context for 'APU' is selected.
11:40:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:40:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:08 INFO  : Context for 'APU' is selected.
11:40:08 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:40:08 INFO  : 'ps7_init' command is executed.
11:40:08 INFO  : 'ps7_post_config' command is executed.
11:40:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:12 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:12 INFO  : 'con' command is executed.
11:40:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:40:12 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:43:28 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:43:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:43:38 INFO  : Disconnected from the channel tcfchan#43.
11:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:39 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:43:39 INFO  : 'jtag frequency' command is executed.
11:43:39 INFO  : Context for 'APU' is selected.
11:43:39 INFO  : System reset is completed.
11:43:42 INFO  : 'after 3000' command is executed.
11:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:43:53 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:43:53 INFO  : Context for 'APU' is selected.
11:43:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:54 INFO  : Context for 'APU' is selected.
11:43:54 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:43:55 INFO  : 'ps7_init' command is executed.
11:43:55 INFO  : 'ps7_post_config' command is executed.
11:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:59 INFO  : 'con' command is executed.
11:43:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:59 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:44:33 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:44:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:44:39 INFO  : Disconnected from the channel tcfchan#45.
11:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:44:40 INFO  : 'jtag frequency' command is executed.
11:44:42 INFO  : Context for 'APU' is selected.
11:44:42 INFO  : System reset is completed.
11:44:45 INFO  : 'after 3000' command is executed.
11:44:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:44:57 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:44:57 INFO  : Context for 'APU' is selected.
11:44:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:58 INFO  : Context for 'APU' is selected.
11:44:58 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:44:58 INFO  : 'ps7_init' command is executed.
11:44:58 INFO  : 'ps7_post_config' command is executed.
11:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:02 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:02 INFO  : 'con' command is executed.
11:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:45:02 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:47:25 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:47:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:47:37 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
11:47:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

11:47:47 INFO  : Disconnected from the channel tcfchan#47.
11:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:47:48 INFO  : 'jtag frequency' command is executed.
11:47:48 INFO  : Context for 'APU' is selected.
11:47:48 INFO  : System reset is completed.
11:47:51 INFO  : 'after 3000' command is executed.
11:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:48:03 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:48:03 INFO  : Context for 'APU' is selected.
11:48:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:04 INFO  : Context for 'APU' is selected.
11:48:04 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:48:04 INFO  : 'ps7_init' command is executed.
11:48:04 INFO  : 'ps7_post_config' command is executed.
11:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:08 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:08 INFO  : 'con' command is executed.
11:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:08 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
12:27:51 INFO  : No changes in MSS file content so sources will not be generated.
12:28:06 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
12:28:06 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:28:07 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
12:29:13 INFO  : Result from executing command 'removePlatformRepo': 
12:29:29 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
12:29:29 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:29:29 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
12:29:47 INFO  : Disconnected from the channel tcfchan#50.
12:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:29:48 INFO  : 'jtag frequency' command is executed.
12:29:50 INFO  : Context for 'APU' is selected.
12:29:50 INFO  : System reset is completed.
12:29:53 INFO  : 'after 3000' command is executed.
12:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
12:30:05 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:30:05 INFO  : Context for 'APU' is selected.
12:30:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:30:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:06 INFO  : Context for 'APU' is selected.
12:30:06 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
12:30:06 INFO  : 'ps7_init' command is executed.
12:30:06 INFO  : 'ps7_post_config' command is executed.
12:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:10 INFO  : 'con' command is executed.
12:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
12:31:23 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
12:31:24 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
12:31:35 INFO  : Disconnected from the channel tcfchan#54.
12:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:36 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:31:36 INFO  : 'jtag frequency' command is executed.
12:31:37 INFO  : Context for 'APU' is selected.
12:31:37 INFO  : System reset is completed.
12:31:40 INFO  : 'after 3000' command is executed.
12:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
12:31:51 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:31:51 INFO  : Context for 'APU' is selected.
12:31:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:31:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:51 INFO  : Context for 'APU' is selected.
12:31:51 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
12:31:52 INFO  : 'ps7_init' command is executed.
12:31:52 INFO  : 'ps7_post_config' command is executed.
12:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:56 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:56 INFO  : 'con' command is executed.
12:31:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:56 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
12:38:56 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
12:38:57 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
12:39:11 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
12:39:12 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
12:39:53 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
12:39:54 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
12:40:51 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
12:40:52 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
12:41:03 INFO  : Disconnected from the channel tcfchan#57.
12:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:04 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:41:04 INFO  : 'jtag frequency' command is executed.
12:41:05 INFO  : Context for 'APU' is selected.
12:41:05 INFO  : System reset is completed.
12:41:08 INFO  : 'after 3000' command is executed.
12:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
12:41:19 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:41:19 INFO  : Context for 'APU' is selected.
12:41:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:19 INFO  : Context for 'APU' is selected.
12:41:19 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
12:41:20 INFO  : 'ps7_init' command is executed.
12:41:20 INFO  : 'ps7_post_config' command is executed.
12:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:24 INFO  : 'con' command is executed.
12:41:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:24 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
12:54:58 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
12:55:21 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
12:57:53 INFO  : Disconnected from the channel tcfchan#66.
12:58:18 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
12:58:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
12:58:20 INFO  : Registering command handlers for Vitis TCF services
12:58:20 INFO  : XSCT server has started successfully.
12:58:21 INFO  : Platform repository initialization has completed.
12:58:22 INFO  : plnx-install-location is set to ''
12:58:22 INFO  : Successfully done setting XSCT server connection channel  
12:58:22 INFO  : Successfully done query RDI_DATADIR 
12:58:22 INFO  : Successfully done setting workspace for the tool. 
12:59:22 INFO  : Result from executing command 'removePlatformRepo': 
12:59:38 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
12:59:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:59:39 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:01:50 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
13:02:51 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
13:04:52 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:04:53 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
13:05:39 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:05:39 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
13:07:00 INFO  : Result from executing command 'removePlatformRepo': 
13:07:14 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:07:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:07:15 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:07:43 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:07:46 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
13:08:04 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:08:04 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
13:08:33 INFO  : Result from executing command 'removePlatformRepo': 
13:08:48 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:08:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:08:48 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:05 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:09:05 INFO  : 'jtag frequency' command is executed.
13:09:05 INFO  : Context for 'APU' is selected.
13:09:05 INFO  : System reset is completed.
13:09:08 INFO  : 'after 3000' command is executed.
13:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:09:20 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:09:20 INFO  : Context for 'APU' is selected.
13:09:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:20 INFO  : Context for 'APU' is selected.
13:09:20 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:09:21 INFO  : 'ps7_init' command is executed.
13:09:21 INFO  : 'ps7_post_config' command is executed.
13:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:25 INFO  : 'con' command is executed.
13:09:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
13:11:39 INFO  : Result from executing command 'removePlatformRepo': 
13:11:54 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
13:11:54 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
13:11:55 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
13:12:00 INFO  : Disconnected from the channel tcfchan#15.
13:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:01 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:12:01 INFO  : 'jtag frequency' command is executed.
13:12:01 INFO  : Context for 'APU' is selected.
13:12:01 INFO  : System reset is completed.
13:12:04 INFO  : 'after 3000' command is executed.
13:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:12:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:12:16 INFO  : Context for 'APU' is selected.
13:12:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:12:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:16 INFO  : Context for 'APU' is selected.
13:12:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
13:12:16 INFO  : 'ps7_init' command is executed.
13:12:16 INFO  : 'ps7_post_config' command is executed.
13:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:20 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:21 INFO  : 'con' command is executed.
13:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:21 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
13:12:31 INFO  : Disconnected from the channel tcfchan#18.
20:27:20 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
20:27:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
20:27:23 INFO  : Registering command handlers for Vitis TCF services
20:27:23 INFO  : Platform repository initialization has completed.
20:27:27 INFO  : XSCT server has started successfully.
20:27:28 INFO  : Successfully done setting XSCT server connection channel  
20:27:28 INFO  : plnx-install-location is set to ''
20:27:28 INFO  : Successfully done query RDI_DATADIR 
20:27:28 INFO  : Successfully done setting workspace for the tool. 
20:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:28:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:28:09 INFO  : 'jtag frequency' command is executed.
20:28:09 INFO  : Context for 'APU' is selected.
20:28:09 INFO  : System reset is completed.
20:28:12 INFO  : 'after 3000' command is executed.
20:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:28:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:28:24 INFO  : Context for 'APU' is selected.
20:28:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:24 INFO  : Context for 'APU' is selected.
20:28:24 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:28:24 INFO  : 'ps7_init' command is executed.
20:28:24 INFO  : 'ps7_post_config' command is executed.
20:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:28 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:28 INFO  : 'con' command is executed.
20:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:28:28 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
20:28:40 INFO  : Disconnected from the channel tcfchan#1.
20:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:41 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:28:41 INFO  : 'jtag frequency' command is executed.
20:28:43 INFO  : Context for 'APU' is selected.
20:28:43 INFO  : System reset is completed.
20:28:46 INFO  : 'after 3000' command is executed.
20:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:28:57 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:28:58 INFO  : Context for 'APU' is selected.
20:28:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:59 INFO  : Context for 'APU' is selected.
20:28:59 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:28:59 INFO  : 'ps7_init' command is executed.
20:28:59 INFO  : 'ps7_post_config' command is executed.
20:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:03 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:03 INFO  : 'con' command is executed.
20:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:03 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
20:29:22 INFO  : Disconnected from the channel tcfchan#2.
20:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:23 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:29:23 INFO  : 'jtag frequency' command is executed.
20:29:23 INFO  : Context for 'APU' is selected.
20:29:23 INFO  : System reset is completed.
20:29:26 INFO  : 'after 3000' command is executed.
20:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:29:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:29:38 INFO  : Context for 'APU' is selected.
20:29:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:39 INFO  : Context for 'APU' is selected.
20:29:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:29:40 INFO  : 'ps7_init' command is executed.
20:29:40 INFO  : 'ps7_post_config' command is executed.
20:29:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:43 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:44 INFO  : 'con' command is executed.
20:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:44 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
20:35:46 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:36:16 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:36:18 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:37:58 INFO  : Result from executing command 'removePlatformRepo': 
20:38:14 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
20:38:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:38:14 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:39:02 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:39:04 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:40:07 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:40:08 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:41:02 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:41:03 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:41:18 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:41:18 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:41:30 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:41:31 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:41:55 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:41:56 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:42:28 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:42:29 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:42:55 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:42:57 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:43:42 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:43:44 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:44:15 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:44:16 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:45:03 INFO  : Result from executing command 'removePlatformRepo': 
20:45:14 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
20:45:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:45:15 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:46:54 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:46:55 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:48:22 INFO  : Result from executing command 'removePlatformRepo': 
20:48:35 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
20:48:35 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:48:36 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:49:43 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:49:45 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:50:02 INFO  : Disconnected from the channel tcfchan#3.
20:50:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:50:03 INFO  : 'jtag frequency' command is executed.
20:50:04 INFO  : Context for 'APU' is selected.
20:50:04 INFO  : System reset is completed.
20:50:07 INFO  : 'after 3000' command is executed.
20:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:50:18 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:50:19 INFO  : Context for 'APU' is selected.
20:50:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:50:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:20 INFO  : Context for 'APU' is selected.
20:50:20 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:50:20 INFO  : 'ps7_init' command is executed.
20:50:20 INFO  : 'ps7_post_config' command is executed.
20:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:24 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:24 INFO  : 'con' command is executed.
20:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:24 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
20:50:42 INFO  : Disconnected from the channel tcfchan#16.
20:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:44 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:50:44 INFO  : 'jtag frequency' command is executed.
20:50:44 INFO  : Context for 'APU' is selected.
20:50:44 INFO  : System reset is completed.
20:50:47 INFO  : 'after 3000' command is executed.
20:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:50:59 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:50:59 INFO  : Context for 'APU' is selected.
20:50:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:59 INFO  : Context for 'APU' is selected.
20:50:59 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
20:50:59 INFO  : 'ps7_init' command is executed.
20:50:59 INFO  : 'ps7_post_config' command is executed.
20:50:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:04 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:05 INFO  : 'con' command is executed.
20:51:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:51:05 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
20:54:57 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:54:57 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:55:12 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:55:13 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:55:30 INFO  : Disconnected from the channel tcfchan#17.
20:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:31 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:55:31 INFO  : 'jtag frequency' command is executed.
20:55:32 INFO  : Context for 'APU' is selected.
20:55:32 INFO  : System reset is completed.
20:55:35 INFO  : 'after 3000' command is executed.
20:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:55:47 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:55:47 INFO  : Context for 'APU' is selected.
20:55:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:55:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:47 INFO  : Context for 'APU' is selected.
20:55:47 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
20:55:47 INFO  : 'ps7_init' command is executed.
20:55:47 INFO  : 'ps7_post_config' command is executed.
20:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:53 INFO  : 'con' command is executed.
20:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:53 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
20:58:05 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:58:06 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:58:20 INFO  : Disconnected from the channel tcfchan#21.
20:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:21 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:58:21 INFO  : 'jtag frequency' command is executed.
20:58:24 INFO  : Context for 'APU' is selected.
20:58:24 INFO  : System reset is completed.
20:58:27 INFO  : 'after 3000' command is executed.
20:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:58:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:58:38 INFO  : Context for 'APU' is selected.
20:58:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:38 INFO  : Context for 'APU' is selected.
20:58:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
20:58:39 INFO  : 'ps7_init' command is executed.
20:58:39 INFO  : 'ps7_post_config' command is executed.
20:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:44 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:44 INFO  : 'con' command is executed.
20:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:44 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:04:20 INFO  : Result from executing command 'removePlatformRepo': 
21:04:33 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
21:04:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:04:33 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:04:57 INFO  : Disconnected from the channel tcfchan#24.
21:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:04:58 INFO  : 'jtag frequency' command is executed.
21:04:59 INFO  : Context for 'APU' is selected.
21:04:59 INFO  : System reset is completed.
21:05:02 INFO  : 'after 3000' command is executed.
21:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:05:14 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:05:14 INFO  : Context for 'APU' is selected.
21:05:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:14 INFO  : Context for 'APU' is selected.
21:05:14 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:05:14 INFO  : 'ps7_init' command is executed.
21:05:14 INFO  : 'ps7_post_config' command is executed.
21:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:19 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:19 INFO  : 'con' command is executed.
21:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:05:30 INFO  : Disconnected from the channel tcfchan#27.
21:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:31 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:05:31 INFO  : 'jtag frequency' command is executed.
21:05:31 INFO  : Context for 'APU' is selected.
21:05:31 INFO  : System reset is completed.
21:05:34 INFO  : 'after 3000' command is executed.
21:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:05:46 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:05:46 INFO  : Context for 'APU' is selected.
21:05:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:05:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:46 INFO  : Context for 'APU' is selected.
21:05:46 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:05:46 INFO  : 'ps7_init' command is executed.
21:05:46 INFO  : 'ps7_post_config' command is executed.
21:05:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:51 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:52 INFO  : 'con' command is executed.
21:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:52 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:13:21 INFO  : Disconnected from the channel tcfchan#28.
21:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:13:22 INFO  : 'jtag frequency' command is executed.
21:13:24 INFO  : Context for 'APU' is selected.
21:13:24 INFO  : System reset is completed.
21:13:27 INFO  : 'after 3000' command is executed.
21:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:13:39 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:13:39 INFO  : Context for 'APU' is selected.
21:13:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:39 INFO  : Context for 'APU' is selected.
21:13:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:13:39 INFO  : 'ps7_init' command is executed.
21:13:39 INFO  : 'ps7_post_config' command is executed.
21:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:41 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:13:44 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:44 INFO  : 'con' command is executed.
21:13:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:44 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:13:47 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:14:00 INFO  : Disconnected from the channel tcfchan#29.
21:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:02 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:14:02 INFO  : 'jtag frequency' command is executed.
21:14:02 INFO  : Context for 'APU' is selected.
21:14:03 INFO  : System reset is completed.
21:14:06 INFO  : 'after 3000' command is executed.
21:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:14:17 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:14:17 INFO  : Context for 'APU' is selected.
21:14:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:14:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:17 INFO  : Context for 'APU' is selected.
21:14:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:14:18 INFO  : 'ps7_init' command is executed.
21:14:18 INFO  : 'ps7_post_config' command is executed.
21:14:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:23 INFO  : 'con' command is executed.
21:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:18:47 INFO  : Result from executing command 'removePlatformRepo': 
21:18:58 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
21:18:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:18:59 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:19:07 INFO  : Disconnected from the channel tcfchan#32.
21:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:19:08 INFO  : 'jtag frequency' command is executed.
21:19:09 INFO  : Context for 'APU' is selected.
21:19:09 INFO  : System reset is completed.
21:19:12 INFO  : 'after 3000' command is executed.
21:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:19:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:19:24 INFO  : Context for 'APU' is selected.
21:19:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:24 INFO  : Context for 'APU' is selected.
21:19:24 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:19:24 INFO  : 'ps7_init' command is executed.
21:19:24 INFO  : 'ps7_post_config' command is executed.
21:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:29 INFO  : 'con' command is executed.
21:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:19:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:23:31 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:23:32 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:23:45 INFO  : Disconnected from the channel tcfchan#35.
21:23:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:47 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:23:47 INFO  : 'jtag frequency' command is executed.
21:23:47 INFO  : Context for 'APU' is selected.
21:23:47 INFO  : System reset is completed.
21:23:51 INFO  : 'after 3000' command is executed.
21:23:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:24:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:24:02 INFO  : Context for 'APU' is selected.
21:24:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:24:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:02 INFO  : Context for 'APU' is selected.
21:24:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:24:03 INFO  : 'ps7_init' command is executed.
21:24:03 INFO  : 'ps7_post_config' command is executed.
21:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:07 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:08 INFO  : 'con' command is executed.
21:24:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:24:08 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:31:27 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:31:27 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:31:42 INFO  : Disconnected from the channel tcfchan#38.
21:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:43 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:31:43 INFO  : 'jtag frequency' command is executed.
21:31:45 INFO  : Context for 'APU' is selected.
21:31:45 INFO  : System reset is completed.
21:31:48 INFO  : 'after 3000' command is executed.
21:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:31:59 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:31:59 INFO  : Context for 'APU' is selected.
21:31:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:59 INFO  : Context for 'APU' is selected.
21:31:59 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:32:00 INFO  : 'ps7_init' command is executed.
21:32:00 INFO  : 'ps7_post_config' command is executed.
21:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:05 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:05 INFO  : 'con' command is executed.
21:32:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:32:05 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:32:52 INFO  : Disconnected from the channel tcfchan#41.
21:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:53 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:32:53 INFO  : 'jtag frequency' command is executed.
21:32:53 INFO  : Context for 'APU' is selected.
21:32:54 INFO  : System reset is completed.
21:32:57 INFO  : 'after 3000' command is executed.
21:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:33:08 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:33:08 INFO  : Context for 'APU' is selected.
21:33:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:33:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:08 INFO  : Context for 'APU' is selected.
21:33:08 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:33:09 INFO  : 'ps7_init' command is executed.
21:33:09 INFO  : 'ps7_post_config' command is executed.
21:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:14 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:14 INFO  : 'con' command is executed.
21:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:14 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:44:06 INFO  : Result from executing command 'removePlatformRepo': 
21:44:18 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
21:44:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:44:19 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:44:31 INFO  : Disconnected from the channel tcfchan#42.
21:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:32 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:44:32 INFO  : 'jtag frequency' command is executed.
21:44:34 INFO  : Context for 'APU' is selected.
21:44:34 INFO  : System reset is completed.
21:44:37 INFO  : 'after 3000' command is executed.
21:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:44:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:44:48 INFO  : Context for 'APU' is selected.
21:44:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:44:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:48 INFO  : Context for 'APU' is selected.
21:44:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:44:49 INFO  : 'ps7_init' command is executed.
21:44:49 INFO  : 'ps7_post_config' command is executed.
21:44:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:54 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:54 INFO  : 'con' command is executed.
21:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:46:01 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:46:02 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:46:20 INFO  : Disconnected from the channel tcfchan#45.
21:46:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:21 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:46:21 INFO  : 'jtag frequency' command is executed.
21:46:23 INFO  : Context for 'APU' is selected.
21:46:23 INFO  : System reset is completed.
21:46:26 INFO  : 'after 3000' command is executed.
21:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:46:37 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:46:38 INFO  : Context for 'APU' is selected.
21:46:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:38 INFO  : Context for 'APU' is selected.
21:46:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:46:38 INFO  : 'ps7_init' command is executed.
21:46:38 INFO  : 'ps7_post_config' command is executed.
21:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:43 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:43 INFO  : 'con' command is executed.
21:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:47:44 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:47:44 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:48:00 INFO  : Disconnected from the channel tcfchan#48.
21:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:01 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:48:01 INFO  : 'jtag frequency' command is executed.
21:48:02 INFO  : Context for 'APU' is selected.
21:48:02 INFO  : System reset is completed.
21:48:05 INFO  : 'after 3000' command is executed.
21:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:48:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:48:16 INFO  : Context for 'APU' is selected.
21:48:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:48:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:16 INFO  : Context for 'APU' is selected.
21:48:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:48:17 INFO  : 'ps7_init' command is executed.
21:48:17 INFO  : 'ps7_post_config' command is executed.
21:48:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:22 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:22 INFO  : 'con' command is executed.
21:48:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:48:22 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:51:05 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:51:06 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:51:23 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:51:24 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:51:37 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:51:38 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:51:51 INFO  : Disconnected from the channel tcfchan#51.
21:51:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:52 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:51:52 INFO  : 'jtag frequency' command is executed.
21:51:54 INFO  : Context for 'APU' is selected.
21:51:54 INFO  : System reset is completed.
21:51:57 INFO  : 'after 3000' command is executed.
21:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:52:08 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:52:08 INFO  : Context for 'APU' is selected.
21:52:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:09 INFO  : Context for 'APU' is selected.
21:52:09 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:52:09 INFO  : 'ps7_init' command is executed.
21:52:09 INFO  : 'ps7_post_config' command is executed.
21:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:14 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:14 INFO  : 'con' command is executed.
21:52:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:14 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:56:13 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:56:14 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:56:23 INFO  : Disconnected from the channel tcfchan#58.
21:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:24 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:56:24 INFO  : 'jtag frequency' command is executed.
21:56:26 INFO  : Context for 'APU' is selected.
21:56:26 INFO  : System reset is completed.
21:56:29 INFO  : 'after 3000' command is executed.
21:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:56:41 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:56:41 INFO  : Context for 'APU' is selected.
21:56:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:56:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:41 INFO  : Context for 'APU' is selected.
21:56:41 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:56:41 INFO  : 'ps7_init' command is executed.
21:56:41 INFO  : 'ps7_post_config' command is executed.
21:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:46 INFO  : 'con' command is executed.
21:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:56:46 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:58:18 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:58:19 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:58:34 INFO  : Disconnected from the channel tcfchan#61.
21:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:58:35 INFO  : 'jtag frequency' command is executed.
21:58:35 INFO  : Context for 'APU' is selected.
21:58:35 INFO  : System reset is completed.
21:58:38 INFO  : 'after 3000' command is executed.
21:58:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:58:50 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:58:50 INFO  : Context for 'APU' is selected.
21:58:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:50 INFO  : Context for 'APU' is selected.
21:58:50 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:58:50 INFO  : 'ps7_init' command is executed.
21:58:50 INFO  : 'ps7_post_config' command is executed.
21:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:55 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:56 INFO  : 'con' command is executed.
21:58:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:56 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:02:35 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:02:36 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:03:38 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:03:38 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:04:20 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:04:21 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:04:34 INFO  : Disconnected from the channel tcfchan#64.
22:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:04:35 INFO  : 'jtag frequency' command is executed.
22:04:36 INFO  : Context for 'APU' is selected.
22:04:36 INFO  : System reset is completed.
22:04:39 INFO  : 'after 3000' command is executed.
22:04:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:04:51 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:04:51 INFO  : Context for 'APU' is selected.
22:04:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:04:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:51 INFO  : Context for 'APU' is selected.
22:04:51 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:04:51 INFO  : 'ps7_init' command is executed.
22:04:51 INFO  : 'ps7_post_config' command is executed.
22:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:56 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:56 INFO  : 'con' command is executed.
22:04:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:56 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:05:32 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:05:35 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:06:25 INFO  : Result from executing command 'removePlatformRepo': 
22:06:40 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:06:40 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:06:41 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:07:20 INFO  : Disconnected from the channel tcfchan#69.
22:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:21 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:07:21 INFO  : 'jtag frequency' command is executed.
22:07:21 INFO  : Context for 'APU' is selected.
22:07:21 INFO  : System reset is completed.
22:07:24 INFO  : 'after 3000' command is executed.
22:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:07:36 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:07:36 INFO  : Context for 'APU' is selected.
22:07:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:07:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:36 INFO  : Context for 'APU' is selected.
22:07:36 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:07:36 INFO  : 'ps7_init' command is executed.
22:07:36 INFO  : 'ps7_post_config' command is executed.
22:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:41 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:42 INFO  : 'con' command is executed.
22:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:42 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:15:39 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:15:39 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:15:40 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:15:47 INFO  : Result from executing command 'removePlatformRepo': 
22:15:59 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:15:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:16:00 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:16:20 INFO  : Disconnected from the channel tcfchan#74.
22:16:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:21 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:16:21 INFO  : 'jtag frequency' command is executed.
22:16:21 INFO  : Context for 'APU' is selected.
22:16:21 INFO  : System reset is completed.
22:16:24 INFO  : 'after 3000' command is executed.
22:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:16:36 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:16:36 INFO  : Context for 'APU' is selected.
22:16:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:36 INFO  : Context for 'APU' is selected.
22:16:36 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:16:36 INFO  : 'ps7_init' command is executed.
22:16:36 INFO  : 'ps7_post_config' command is executed.
22:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:42 INFO  : 'con' command is executed.
22:16:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:42 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:16:51 INFO  : Result from executing command 'removePlatformRepo': 
22:17:03 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:17:03 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:17:04 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:17:21 INFO  : Disconnected from the channel tcfchan#78.
22:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:17:22 INFO  : 'jtag frequency' command is executed.
22:17:22 INFO  : Context for 'APU' is selected.
22:17:22 INFO  : System reset is completed.
22:17:25 INFO  : 'after 3000' command is executed.
22:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:17:36 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:17:36 INFO  : Context for 'APU' is selected.
22:17:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:36 INFO  : Context for 'APU' is selected.
22:17:36 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
22:17:37 INFO  : 'ps7_init' command is executed.
22:17:37 INFO  : 'ps7_post_config' command is executed.
22:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:41 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:41 INFO  : 'con' command is executed.
22:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:41 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default_1.tcl'
22:33:15 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:33:18 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:33:42 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:33:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:33:48 INFO  : 'jtag frequency' command is executed.
22:33:48 INFO  : Context for 'APU' is selected.
22:33:48 INFO  : System reset is completed.
22:33:51 INFO  : 'after 3000' command is executed.
22:33:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:34:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:34:02 INFO  : Context for 'APU' is selected.
22:34:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:34:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:02 INFO  : Context for 'APU' is selected.
22:34:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:34:03 INFO  : 'ps7_init' command is executed.
22:34:03 INFO  : 'ps7_post_config' command is executed.
22:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:08 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:08 INFO  : 'con' command is executed.
22:34:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:34:08 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:38:47 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:38:48 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:38:58 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:38:58 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:39:10 INFO  : Disconnected from the channel tcfchan#81.
22:39:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:12 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:39:12 INFO  : 'jtag frequency' command is executed.
22:39:12 INFO  : Context for 'APU' is selected.
22:39:12 INFO  : System reset is completed.
22:39:15 INFO  : 'after 3000' command is executed.
22:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:39:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:39:26 INFO  : Context for 'APU' is selected.
22:39:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:39:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:26 INFO  : Context for 'APU' is selected.
22:39:26 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:39:27 INFO  : 'ps7_init' command is executed.
22:39:27 INFO  : 'ps7_post_config' command is executed.
22:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:32 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:32 INFO  : 'con' command is executed.
22:39:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:39:32 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:41:33 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:41:34 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:41:50 INFO  : Disconnected from the channel tcfchan#87.
22:41:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:51 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:41:51 INFO  : 'jtag frequency' command is executed.
22:41:51 INFO  : Context for 'APU' is selected.
22:41:51 INFO  : System reset is completed.
22:41:54 INFO  : 'after 3000' command is executed.
22:41:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:42:05 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:42:05 INFO  : Context for 'APU' is selected.
22:42:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:05 INFO  : Context for 'APU' is selected.
22:42:05 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:42:06 INFO  : 'ps7_init' command is executed.
22:42:06 INFO  : 'ps7_post_config' command is executed.
22:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:11 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:11 INFO  : 'con' command is executed.
22:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:42:11 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:43:28 INFO  : Result from executing command 'removePlatformRepo': 
22:43:42 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:43:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:43:43 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:43:56 INFO  : Disconnected from the channel tcfchan#90.
22:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:57 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:43:57 INFO  : 'jtag frequency' command is executed.
22:43:57 INFO  : Context for 'APU' is selected.
22:43:57 INFO  : System reset is completed.
22:44:00 INFO  : 'after 3000' command is executed.
22:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:44:12 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:44:12 INFO  : Context for 'APU' is selected.
22:44:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:44:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:12 INFO  : Context for 'APU' is selected.
22:44:12 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:44:12 INFO  : 'ps7_init' command is executed.
22:44:12 INFO  : 'ps7_post_config' command is executed.
22:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:17 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:17 INFO  : 'con' command is executed.
22:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:44:17 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:46:43 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:46:44 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:47:35 INFO  : Disconnected from the channel tcfchan#94.
22:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:36 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:47:36 INFO  : 'jtag frequency' command is executed.
22:47:36 INFO  : Context for 'APU' is selected.
22:47:36 INFO  : System reset is completed.
22:47:39 INFO  : 'after 3000' command is executed.
22:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:47:51 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:47:51 INFO  : Context for 'APU' is selected.
22:47:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:51 INFO  : Context for 'APU' is selected.
22:47:51 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:47:51 INFO  : 'ps7_init' command is executed.
22:47:51 INFO  : 'ps7_post_config' command is executed.
22:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:56 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:56 INFO  : 'con' command is executed.
22:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:56 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:55:47 INFO  : Result from executing command 'removePlatformRepo': 
22:56:01 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:56:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:56:02 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:56:24 INFO  : Disconnected from the channel tcfchan#97.
22:56:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:25 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:56:25 INFO  : 'jtag frequency' command is executed.
22:56:25 INFO  : Context for 'APU' is selected.
22:56:25 INFO  : System reset is completed.
22:56:28 INFO  : 'after 3000' command is executed.
22:56:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:56:39 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:56:39 INFO  : Context for 'APU' is selected.
22:56:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:39 INFO  : Context for 'APU' is selected.
22:56:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
22:56:40 INFO  : 'ps7_init' command is executed.
22:56:40 INFO  : 'ps7_post_config' command is executed.
22:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:44 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:44 INFO  : 'con' command is executed.
22:56:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:56:44 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
22:57:33 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:57:34 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
22:57:52 INFO  : Disconnected from the channel tcfchan#101.
22:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:53 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:57:53 INFO  : 'jtag frequency' command is executed.
22:57:53 INFO  : Context for 'APU' is selected.
22:57:53 INFO  : System reset is completed.
22:57:56 INFO  : 'after 3000' command is executed.
22:57:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:58:07 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:58:07 INFO  : Context for 'APU' is selected.
22:58:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:07 INFO  : Context for 'APU' is selected.
22:58:07 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
22:58:08 INFO  : 'ps7_init' command is executed.
22:58:08 INFO  : 'ps7_post_config' command is executed.
22:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:11 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:12 INFO  : 'con' command is executed.
22:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:58:12 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
23:02:29 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:02:30 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
23:02:53 INFO  : Disconnected from the channel tcfchan#104.
23:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:54 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:02:54 INFO  : 'jtag frequency' command is executed.
23:02:54 INFO  : Context for 'APU' is selected.
23:02:54 INFO  : System reset is completed.
23:02:57 INFO  : 'after 3000' command is executed.
23:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:03:08 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:03:08 INFO  : Context for 'APU' is selected.
23:03:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:08 INFO  : Context for 'APU' is selected.
23:03:08 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:03:09 INFO  : 'ps7_init' command is executed.
23:03:09 INFO  : 'ps7_post_config' command is executed.
23:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:13 INFO  : 'con' command is executed.
23:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:13 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
23:08:12 INFO  : Disconnected from the channel tcfchan#107.
23:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:13 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:08:13 INFO  : 'jtag frequency' command is executed.
23:08:13 INFO  : Context for 'APU' is selected.
23:08:13 INFO  : System reset is completed.
23:08:16 INFO  : 'after 3000' command is executed.
23:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:08:27 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:08:27 INFO  : Context for 'APU' is selected.
23:08:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:27 INFO  : Context for 'APU' is selected.
23:08:27 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
23:08:28 INFO  : 'ps7_init' command is executed.
23:08:28 INFO  : 'ps7_post_config' command is executed.
23:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:32 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:32 INFO  : 'con' command is executed.
23:08:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:08:32 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
23:09:12 INFO  : Disconnected from the channel tcfchan#108.
23:09:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:13 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:09:13 INFO  : 'jtag frequency' command is executed.
23:09:13 INFO  : Context for 'APU' is selected.
23:09:13 INFO  : System reset is completed.
23:09:16 INFO  : 'after 3000' command is executed.
23:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:09:28 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:09:28 INFO  : Context for 'APU' is selected.
23:09:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:28 INFO  : Context for 'APU' is selected.
23:09:28 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
23:09:28 INFO  : 'ps7_init' command is executed.
23:09:28 INFO  : 'ps7_post_config' command is executed.
23:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:33 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:33 INFO  : 'con' command is executed.
23:09:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:33 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
23:10:39 INFO  : Disconnected from the channel tcfchan#109.
23:10:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:10:40 INFO  : 'jtag frequency' command is executed.
23:10:40 INFO  : Context for 'APU' is selected.
23:10:41 INFO  : System reset is completed.
23:10:44 INFO  : 'after 3000' command is executed.
23:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:10:55 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:10:55 INFO  : Context for 'APU' is selected.
23:10:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:10:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:55 INFO  : Context for 'APU' is selected.
23:10:55 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
23:10:56 INFO  : 'ps7_init' command is executed.
23:10:56 INFO  : 'ps7_post_config' command is executed.
23:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:00 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:00 INFO  : 'con' command is executed.
23:11:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:00 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
23:18:48 INFO  : Disconnected from the channel tcfchan#110.
23:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:49 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:18:49 INFO  : 'jtag frequency' command is executed.
23:18:49 INFO  : Context for 'APU' is selected.
23:18:49 INFO  : System reset is completed.
23:18:52 INFO  : 'after 3000' command is executed.
23:18:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:19:04 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:19:04 INFO  : Context for 'APU' is selected.
23:19:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:19:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:04 INFO  : Context for 'APU' is selected.
23:19:04 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
23:19:04 INFO  : 'ps7_init' command is executed.
23:19:04 INFO  : 'ps7_post_config' command is executed.
23:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:09 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:09 INFO  : 'con' command is executed.
23:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:19:09 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
23:23:48 INFO  : Result from executing command 'removePlatformRepo': 
23:24:04 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:24:04 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:24:05 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
23:24:25 INFO  : Disconnected from the channel tcfchan#111.
23:24:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:26 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:24:26 INFO  : 'jtag frequency' command is executed.
23:24:26 INFO  : Context for 'APU' is selected.
23:24:26 INFO  : System reset is completed.
23:24:29 INFO  : 'after 3000' command is executed.
23:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:24:41 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:24:41 INFO  : Context for 'APU' is selected.
23:24:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:41 INFO  : Context for 'APU' is selected.
23:24:41 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
23:24:41 INFO  : 'ps7_init' command is executed.
23:24:41 INFO  : 'ps7_post_config' command is executed.
23:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:46 INFO  : 'con' command is executed.
23:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:46 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
23:26:47 INFO  : Result from executing command 'removePlatformRepo': 
23:27:02 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:27:02 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:27:03 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:27:47 INFO  : Disconnected from the channel tcfchan#115.
23:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:27:48 INFO  : 'jtag frequency' command is executed.
23:27:48 INFO  : Context for 'APU' is selected.
23:27:48 INFO  : System reset is completed.
23:27:51 INFO  : 'after 3000' command is executed.
23:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:28:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:28:03 INFO  : Context for 'APU' is selected.
23:28:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:03 INFO  : Context for 'APU' is selected.
23:28:03 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:28:03 INFO  : 'ps7_init' command is executed.
23:28:03 INFO  : 'ps7_post_config' command is executed.
23:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:07 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:07 INFO  : 'con' command is executed.
23:28:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:07 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
23:40:23 INFO  : Result from executing command 'removePlatformRepo': 
23:40:42 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:40:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:40:43 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
23:41:06 INFO  : Disconnected from the channel tcfchan#118.
23:41:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:07 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:41:07 INFO  : 'jtag frequency' command is executed.
23:41:07 INFO  : Context for 'APU' is selected.
23:41:07 INFO  : System reset is completed.
23:41:10 INFO  : 'after 3000' command is executed.
23:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:41:22 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:41:22 INFO  : Context for 'APU' is selected.
23:41:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:41:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:22 INFO  : Context for 'APU' is selected.
23:41:22 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:41:22 INFO  : 'ps7_init' command is executed.
23:41:22 INFO  : 'ps7_post_config' command is executed.
23:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:26 INFO  : 'con' command is executed.
23:41:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:41:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
23:41:32 INFO  : Result from executing command 'removePlatformRepo': 
23:41:46 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:41:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:41:47 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
23:42:14 INFO  : Disconnected from the channel tcfchan#122.
23:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:15 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:42:15 INFO  : 'jtag frequency' command is executed.
23:42:15 INFO  : Context for 'APU' is selected.
23:42:15 INFO  : System reset is completed.
23:42:18 INFO  : 'after 3000' command is executed.
23:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:42:30 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:42:30 INFO  : Context for 'APU' is selected.
23:42:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:30 INFO  : Context for 'APU' is selected.
23:42:30 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
23:42:30 INFO  : 'ps7_init' command is executed.
23:42:30 INFO  : 'ps7_post_config' command is executed.
23:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:34 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:35 INFO  : 'con' command is executed.
23:42:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:42:35 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
23:45:39 INFO  : Disconnected from the channel tcfchan#126.
23:45:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:45:40 INFO  : 'jtag frequency' command is executed.
23:45:40 INFO  : Context for 'APU' is selected.
23:45:40 INFO  : System reset is completed.
23:45:43 INFO  : 'after 3000' command is executed.
23:45:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:45:54 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:45:54 INFO  : Context for 'APU' is selected.
23:45:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:54 INFO  : Context for 'APU' is selected.
23:45:54 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
23:45:55 INFO  : 'ps7_init' command is executed.
23:45:55 INFO  : 'ps7_post_config' command is executed.
23:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:58 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:59 INFO  : 'con' command is executed.
23:45:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:45:59 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
00:13:50 WARN  : channel "tcfchan#81" closed
00:13:50 INFO  : Disconnected from the channel tcfchan#127.
08:14:03 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
08:14:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
08:14:06 INFO  : Registering command handlers for Vitis TCF services
08:14:06 INFO  : Platform repository initialization has completed.
08:14:14 INFO  : XSCT server has started successfully.
08:14:14 INFO  : Successfully done setting XSCT server connection channel  
08:14:16 INFO  : plnx-install-location is set to ''
08:14:16 INFO  : Successfully done setting workspace for the tool. 
08:14:16 INFO  : Successfully done query RDI_DATADIR 
08:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:15:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:15:08 INFO  : 'jtag frequency' command is executed.
08:15:08 INFO  : Context for 'APU' is selected.
08:15:08 INFO  : System reset is completed.
08:15:11 INFO  : 'after 3000' command is executed.
08:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
08:15:22 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:15:22 INFO  : Context for 'APU' is selected.
08:15:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
08:15:22 INFO  : Context for 'APU' is selected.
08:15:22 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
08:15:23 INFO  : 'ps7_init' command is executed.
08:15:23 INFO  : 'ps7_post_config' command is executed.
08:15:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
08:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

08:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:15:27 INFO  : 'con' command is executed.
08:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:15:27 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
08:16:08 INFO  : Disconnected from the channel tcfchan#1.
08:16:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:16:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:16:09 INFO  : 'jtag frequency' command is executed.
08:16:11 INFO  : Context for 'APU' is selected.
08:16:11 INFO  : System reset is completed.
08:16:14 INFO  : 'after 3000' command is executed.
08:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
08:16:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:16:26 INFO  : Context for 'APU' is selected.
08:16:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:16:27 INFO  : 'configparams force-mem-access 1' command is executed.
08:16:27 INFO  : Context for 'APU' is selected.
08:16:27 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
08:16:27 INFO  : 'ps7_init' command is executed.
08:16:27 INFO  : 'ps7_post_config' command is executed.
08:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:16:31 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:16:31 INFO  : 'configparams force-mem-access 0' command is executed.
08:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

08:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:16:31 INFO  : 'con' command is executed.
08:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:16:31 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
09:25:56 INFO  : Hardware specification for platform project 'tangerineZ7_20_wrapper' is updated.
09:26:11 INFO  : Result from executing command 'removePlatformRepo': 
09:26:44 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
09:26:44 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:26:52 INFO  : Result from executing command 'removePlatformRepo': 
09:27:04 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
09:27:04 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:27:15 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
09:28:55 INFO  : Result from executing command 'removePlatformRepo': 
09:29:08 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
09:29:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:29:09 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
09:29:14 INFO  : The hardware specification used by project 'shell' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
09:29:14 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
09:29:14 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
09:29:14 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\bitstream' in project 'shell'.
09:29:14 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\psinit\ps7_init.tcl' stored in project is removed.
09:29:17 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\psinit' in project 'shell'.
09:29:27 INFO  : Disconnected from the channel tcfchan#2.
09:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:28 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:29:28 ERROR : port closed
09:29:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:29:28 ERROR : port closed
09:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:43 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:29:43 INFO  : 'jtag frequency' command is executed.
09:29:43 INFO  : Context for 'APU' is selected.
09:29:43 INFO  : System reset is completed.
09:29:46 INFO  : 'after 3000' command is executed.
09:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:29:57 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:29:57 INFO  : Context for 'APU' is selected.
09:29:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:57 INFO  : Context for 'APU' is selected.
09:29:57 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
09:29:58 INFO  : 'ps7_init' command is executed.
09:29:58 INFO  : 'ps7_post_config' command is executed.
09:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:02 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:30:02 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:30:02 INFO  : 'con' command is executed.
09:30:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:30:02 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
09:30:33 INFO  : Result from executing command 'removePlatformRepo': 
09:30:45 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
09:30:45 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:30:46 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
09:30:50 INFO  : The hardware specification used by project 'tangerineZ7Boot' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
09:30:50 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
09:30:50 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
09:30:50 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\bitstream' in project 'tangerineZ7Boot'.
09:30:50 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\psinit\ps7_init.tcl' stored in project is removed.
09:30:53 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7Boot\_ide\psinit' in project 'tangerineZ7Boot'.
09:31:03 INFO  : Disconnected from the channel tcfchan#10.
09:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:05 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:31:05 INFO  : 'jtag frequency' command is executed.
09:31:07 INFO  : Context for 'APU' is selected.
09:31:07 INFO  : System reset is completed.
09:31:10 INFO  : 'after 3000' command is executed.
09:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:31:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:31:21 INFO  : Context for 'APU' is selected.
09:31:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:21 INFO  : Context for 'APU' is selected.
09:31:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
09:31:22 INFO  : 'ps7_init' command is executed.
09:31:22 INFO  : 'ps7_post_config' command is executed.
09:31:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:25 INFO  : 'con' command is executed.
09:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:31:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
19:25:30 INFO  : Disconnected from the channel tcfchan#14.
14:38:16 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
14:38:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
14:38:19 INFO  : Registering command handlers for Vitis TCF services
14:38:20 INFO  : Platform repository initialization has completed.
14:38:30 INFO  : XSCT server has started successfully.
14:38:30 INFO  : Successfully done setting XSCT server connection channel  
14:38:32 INFO  : plnx-install-location is set to ''
14:38:32 INFO  : Successfully done setting workspace for the tool. 
14:38:32 INFO  : Successfully done query RDI_DATADIR 
14:41:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:41:33 INFO  : 'jtag frequency' command is executed.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : System reset is completed.
14:41:36 INFO  : 'after 3000' command is executed.
14:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
14:41:47 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:41:47 INFO  : Context for 'APU' is selected.
14:41:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:48 INFO  : Context for 'APU' is selected.
14:41:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
14:41:48 INFO  : 'ps7_init' command is executed.
14:41:48 INFO  : 'ps7_post_config' command is executed.
14:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:52 INFO  : 'con' command is executed.
14:41:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:52 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
14:42:28 INFO  : Disconnected from the channel tcfchan#1.
14:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:29 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:42:29 INFO  : 'jtag frequency' command is executed.
14:42:31 INFO  : Context for 'APU' is selected.
14:42:31 INFO  : System reset is completed.
14:42:34 INFO  : 'after 3000' command is executed.
14:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
14:42:45 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:42:46 INFO  : Context for 'APU' is selected.
14:42:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:42:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:47 INFO  : Context for 'APU' is selected.
14:42:47 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
14:42:47 INFO  : 'ps7_init' command is executed.
14:42:47 INFO  : 'ps7_post_config' command is executed.
14:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:51 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:51 INFO  : 'con' command is executed.
14:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:51 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
17:16:51 INFO  : Result from executing command 'removePlatformRepo': 
17:17:34 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
17:17:34 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:17:35 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
17:17:56 INFO  : Disconnected from the channel tcfchan#2.
17:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:57 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:17:57 INFO  : 'jtag frequency' command is executed.
17:17:57 INFO  : Context for 'APU' is selected.
17:17:57 INFO  : System reset is completed.
17:18:00 INFO  : 'after 3000' command is executed.
17:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:18:12 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:18:12 INFO  : Context for 'APU' is selected.
17:18:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:18:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:13 INFO  : Context for 'APU' is selected.
17:18:13 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
17:18:13 INFO  : 'ps7_init' command is executed.
17:18:13 INFO  : 'ps7_post_config' command is executed.
17:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:17 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:17 INFO  : 'con' command is executed.
17:18:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:17 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
17:21:28 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
17:21:31 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:21:55 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
17:21:57 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:22:07 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
17:22:11 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:22:34 INFO  : Disconnected from the channel tcfchan#5.
17:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:22:35 INFO  : 'jtag frequency' command is executed.
17:22:37 INFO  : Context for 'APU' is selected.
17:22:37 INFO  : System reset is completed.
17:22:40 INFO  : 'after 3000' command is executed.
17:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:22:51 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:22:51 INFO  : Context for 'APU' is selected.
17:22:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:51 INFO  : Context for 'APU' is selected.
17:22:51 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
17:22:52 INFO  : 'ps7_init' command is executed.
17:22:52 INFO  : 'ps7_post_config' command is executed.
17:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:55 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:55 INFO  : 'con' command is executed.
17:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:55 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
17:23:17 INFO  : Result from executing command 'removePlatformRepo': 
17:24:18 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
17:24:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:24:19 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:24:39 INFO  : Disconnected from the channel tcfchan#7.
17:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:24:40 INFO  : 'jtag frequency' command is executed.
17:24:41 INFO  : Context for 'APU' is selected.
17:24:41 INFO  : System reset is completed.
17:24:44 INFO  : 'after 3000' command is executed.
17:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:24:55 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:24:55 INFO  : Context for 'APU' is selected.
17:24:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:55 INFO  : Context for 'APU' is selected.
17:24:55 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
17:24:56 INFO  : 'ps7_init' command is executed.
17:24:56 INFO  : 'ps7_post_config' command is executed.
17:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:00 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:00 INFO  : 'con' command is executed.
17:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:00 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
17:26:04 INFO  : Disconnected from the channel tcfchan#10.
17:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:26:06 INFO  : 'jtag frequency' command is executed.
17:26:08 INFO  : Context for 'APU' is selected.
17:26:08 INFO  : System reset is completed.
17:26:11 INFO  : 'after 3000' command is executed.
17:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:26:22 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:26:22 INFO  : Context for 'APU' is selected.
17:26:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:22 INFO  : Context for 'APU' is selected.
17:26:22 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
17:26:23 INFO  : 'ps7_init' command is executed.
17:26:23 INFO  : 'ps7_post_config' command is executed.
17:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:26 INFO  : 'con' command is executed.
17:26:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
17:30:44 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
17:30:47 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:31:11 INFO  : Disconnected from the channel tcfchan#11.
17:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:12 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:31:12 INFO  : 'jtag frequency' command is executed.
17:31:12 INFO  : Context for 'APU' is selected.
17:31:13 INFO  : System reset is completed.
17:31:16 INFO  : 'after 3000' command is executed.
17:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:31:27 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:31:27 INFO  : Context for 'APU' is selected.
17:31:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:31:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:27 INFO  : Context for 'APU' is selected.
17:31:27 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
17:31:28 INFO  : 'ps7_init' command is executed.
17:31:28 INFO  : 'ps7_post_config' command is executed.
17:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:31 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:31 INFO  : 'con' command is executed.
17:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:31 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
17:32:20 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
17:32:46 INFO  : Disconnected from the channel tcfchan#14.
17:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:32:48 INFO  : 'jtag frequency' command is executed.
17:32:48 INFO  : Context for 'APU' is selected.
17:32:48 INFO  : System reset is completed.
17:32:51 INFO  : 'after 3000' command is executed.
17:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:33:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:33:02 INFO  : Context for 'APU' is selected.
17:33:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:33:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:02 INFO  : Context for 'APU' is selected.
17:33:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
17:33:03 INFO  : 'ps7_init' command is executed.
17:33:03 INFO  : 'ps7_post_config' command is executed.
17:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:06 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:06 INFO  : 'con' command is executed.
17:33:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:06 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
17:34:24 INFO  : Disconnected from the channel tcfchan#15.
18:54:55 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
18:54:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
18:54:58 INFO  : XSCT server has started successfully.
18:54:58 INFO  : Registering command handlers for Vitis TCF services
18:54:58 INFO  : Platform repository initialization has completed.
18:55:00 INFO  : Successfully done setting XSCT server connection channel  
18:55:00 INFO  : plnx-install-location is set to ''
18:55:00 INFO  : Successfully done query RDI_DATADIR 
18:55:00 INFO  : Successfully done setting workspace for the tool. 
18:59:17 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
18:59:28 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
18:59:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

18:59:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

18:59:48 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
18:59:51 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
18:59:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

19:00:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

19:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:27 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:00:27 INFO  : 'jtag frequency' command is executed.
19:00:27 INFO  : Context for 'APU' is selected.
19:00:27 INFO  : System reset is completed.
19:00:30 INFO  : 'after 3000' command is executed.
19:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:00:42 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:00:42 INFO  : Context for 'APU' is selected.
19:00:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:00:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:42 INFO  : Context for 'APU' is selected.
19:00:42 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:00:43 INFO  : 'ps7_init' command is executed.
19:00:43 INFO  : 'ps7_post_config' command is executed.
19:00:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:47 INFO  : 'con' command is executed.
19:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:00:47 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
19:01:31 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:01:34 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:01:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

19:01:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

19:01:57 INFO  : Disconnected from the channel tcfchan#5.
19:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:59 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:01:59 INFO  : 'jtag frequency' command is executed.
19:01:59 INFO  : Context for 'APU' is selected.
19:01:59 INFO  : System reset is completed.
19:02:02 INFO  : 'after 3000' command is executed.
19:02:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:02:13 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:02:13 INFO  : Context for 'APU' is selected.
19:02:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:14 INFO  : Context for 'APU' is selected.
19:02:14 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:02:15 INFO  : 'ps7_init' command is executed.
19:02:15 INFO  : 'ps7_post_config' command is executed.
19:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:19 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:19 INFO  : 'con' command is executed.
19:02:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
19:02:43 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:02:51 INFO  : Disconnected from the channel tcfchan#8.
19:02:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:52 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:02:52 INFO  : 'jtag frequency' command is executed.
19:02:52 INFO  : Context for 'APU' is selected.
19:02:52 INFO  : System reset is completed.
19:02:55 INFO  : 'after 3000' command is executed.
19:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:03:07 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:03:07 INFO  : Context for 'APU' is selected.
19:03:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:03:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:08 INFO  : Context for 'APU' is selected.
19:03:08 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:03:09 INFO  : 'ps7_init' command is executed.
19:03:09 INFO  : 'ps7_post_config' command is executed.
19:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:12 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:12 INFO  : 'con' command is executed.
19:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:12 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
19:03:28 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:03:36 INFO  : Disconnected from the channel tcfchan#9.
19:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:37 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:03:37 INFO  : 'jtag frequency' command is executed.
19:03:39 INFO  : Context for 'APU' is selected.
19:03:39 INFO  : System reset is completed.
19:03:42 INFO  : 'after 3000' command is executed.
19:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:03:54 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:03:54 INFO  : Context for 'APU' is selected.
19:03:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:03:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:55 INFO  : Context for 'APU' is selected.
19:03:55 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:03:56 INFO  : 'ps7_init' command is executed.
19:03:56 INFO  : 'ps7_post_config' command is executed.
19:03:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:59 INFO  : 'con' command is executed.
19:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:59 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
19:04:40 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:04:46 INFO  : Disconnected from the channel tcfchan#10.
19:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:04:56 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:05:03 INFO  : 'jtag frequency' command is executed.
19:05:03 INFO  : Context for 'APU' is selected.
19:05:03 INFO  : System reset is completed.
19:05:06 INFO  : 'after 3000' command is executed.
19:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:05:18 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:05:18 INFO  : Context for 'APU' is selected.
19:05:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:19 INFO  : Context for 'APU' is selected.
19:05:19 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:05:19 INFO  : 'ps7_init' command is executed.
19:05:19 INFO  : 'ps7_post_config' command is executed.
19:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:23 INFO  : 'con' command is executed.
19:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
19:06:14 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:06:16 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:06:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

19:06:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

19:06:38 INFO  : Disconnected from the channel tcfchan#11.
19:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:39 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:06:39 INFO  : 'jtag frequency' command is executed.
19:06:39 INFO  : Context for 'APU' is selected.
19:06:39 INFO  : System reset is completed.
19:06:42 INFO  : 'after 3000' command is executed.
19:06:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:06:53 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:06:53 INFO  : Context for 'APU' is selected.
19:06:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:06:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:55 INFO  : Context for 'APU' is selected.
19:06:55 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:06:55 INFO  : 'ps7_init' command is executed.
19:06:55 INFO  : 'ps7_post_config' command is executed.
19:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:59 INFO  : 'con' command is executed.
19:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:59 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
19:14:08 INFO  : Result from executing command 'removePlatformRepo': 
19:15:04 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
19:15:04 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:15:05 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:15:56 INFO  : Disconnected from the channel tcfchan#14.
19:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:15:58 INFO  : 'jtag frequency' command is executed.
19:16:00 INFO  : Context for 'APU' is selected.
19:16:00 INFO  : System reset is completed.
19:16:03 INFO  : 'after 3000' command is executed.
19:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:16:14 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:16:14 INFO  : Context for 'APU' is selected.
19:16:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:15 INFO  : Context for 'APU' is selected.
19:16:15 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
19:16:16 INFO  : 'ps7_init' command is executed.
19:16:16 INFO  : 'ps7_post_config' command is executed.
19:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:20 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:20 INFO  : 'con' command is executed.
19:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:16:20 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
19:20:32 INFO  : Disconnected from the channel tcfchan#18.
19:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:20:33 INFO  : 'jtag frequency' command is executed.
19:20:33 INFO  : Context for 'APU' is selected.
19:20:33 INFO  : System reset is completed.
19:20:36 INFO  : 'after 3000' command is executed.
19:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:20:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:20:48 INFO  : Context for 'APU' is selected.
19:20:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:48 INFO  : Context for 'APU' is selected.
19:20:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
19:20:48 INFO  : 'ps7_init' command is executed.
19:20:48 INFO  : 'ps7_post_config' command is executed.
19:20:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:52 INFO  : 'con' command is executed.
19:20:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:52 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
19:55:51 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
19:55:55 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:56:19 INFO  : Disconnected from the channel tcfchan#19.
19:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:20 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:56:20 INFO  : 'jtag frequency' command is executed.
19:56:22 INFO  : Context for 'APU' is selected.
19:56:22 INFO  : System reset is completed.
19:56:25 INFO  : 'after 3000' command is executed.
19:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:56:36 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:56:36 INFO  : Context for 'APU' is selected.
19:56:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:56:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:36 INFO  : Context for 'APU' is selected.
19:56:36 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
19:56:37 INFO  : 'ps7_init' command is executed.
19:56:37 INFO  : 'ps7_post_config' command is executed.
19:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:41 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:41 INFO  : 'con' command is executed.
19:56:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:56:41 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
19:58:22 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:58:27 INFO  : Disconnected from the channel tcfchan#22.
19:58:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:28 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:58:28 INFO  : 'jtag frequency' command is executed.
19:58:28 INFO  : Context for 'APU' is selected.
19:58:28 INFO  : System reset is completed.
19:58:31 INFO  : 'after 3000' command is executed.
19:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
19:58:43 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:58:43 INFO  : Context for 'APU' is selected.
19:58:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:43 INFO  : Context for 'APU' is selected.
19:58:43 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
19:58:43 INFO  : 'ps7_init' command is executed.
19:58:43 INFO  : 'ps7_post_config' command is executed.
19:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:47 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:48 INFO  : 'con' command is executed.
19:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:48 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
20:00:03 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:00:15 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:00:21 INFO  : Disconnected from the channel tcfchan#23.
20:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:00:22 INFO  : 'jtag frequency' command is executed.
20:00:22 INFO  : Context for 'APU' is selected.
20:00:22 INFO  : System reset is completed.
20:00:25 INFO  : 'after 3000' command is executed.
20:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:00:36 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:00:37 INFO  : Context for 'APU' is selected.
20:00:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:00:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:37 INFO  : Context for 'APU' is selected.
20:00:37 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
20:00:37 INFO  : 'ps7_init' command is executed.
20:00:37 INFO  : 'ps7_post_config' command is executed.
20:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:41 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:41 INFO  : 'con' command is executed.
20:00:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:41 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
20:06:28 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:06:30 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:06:37 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:06:40 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:08:01 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:08:09 INFO  : Disconnected from the channel tcfchan#24.
20:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:10 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:08:10 INFO  : 'jtag frequency' command is executed.
20:08:12 INFO  : Context for 'APU' is selected.
20:08:13 INFO  : System reset is completed.
20:08:16 INFO  : 'after 3000' command is executed.
20:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:08:27 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:08:27 INFO  : Context for 'APU' is selected.
20:08:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:27 INFO  : Context for 'APU' is selected.
20:08:27 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
20:08:28 INFO  : 'ps7_init' command is executed.
20:08:28 INFO  : 'ps7_post_config' command is executed.
20:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:32 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:32 INFO  : 'con' command is executed.
20:08:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:08:32 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
20:09:35 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:09:44 INFO  : Disconnected from the channel tcfchan#27.
20:09:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:09:45 INFO  : 'jtag frequency' command is executed.
20:09:47 INFO  : Context for 'APU' is selected.
20:09:47 INFO  : System reset is completed.
20:09:50 INFO  : 'after 3000' command is executed.
20:09:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:10:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:10:02 INFO  : Context for 'APU' is selected.
20:10:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:02 INFO  : Context for 'APU' is selected.
20:10:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
20:10:02 INFO  : 'ps7_init' command is executed.
20:10:02 INFO  : 'ps7_post_config' command is executed.
20:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:06 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:07 INFO  : 'con' command is executed.
20:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:07 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
20:10:21 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:10:27 INFO  : Disconnected from the channel tcfchan#28.
20:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:29 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:10:29 INFO  : 'jtag frequency' command is executed.
20:10:29 INFO  : Context for 'APU' is selected.
20:10:29 INFO  : System reset is completed.
20:10:32 INFO  : 'after 3000' command is executed.
20:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:10:43 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:10:43 INFO  : Context for 'APU' is selected.
20:10:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:10:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:44 INFO  : Context for 'APU' is selected.
20:10:44 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
20:10:44 INFO  : 'ps7_init' command is executed.
20:10:44 INFO  : 'ps7_post_config' command is executed.
20:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:48 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:48 INFO  : 'con' command is executed.
20:10:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:10:48 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
20:16:29 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
20:16:35 INFO  : Disconnected from the channel tcfchan#29.
20:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:36 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:16:36 INFO  : 'jtag frequency' command is executed.
20:16:38 INFO  : Context for 'APU' is selected.
20:16:38 INFO  : System reset is completed.
20:16:41 INFO  : 'after 3000' command is executed.
20:16:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:16:53 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:16:53 INFO  : Context for 'APU' is selected.
20:16:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:53 INFO  : Context for 'APU' is selected.
20:16:53 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
20:16:53 INFO  : 'ps7_init' command is executed.
20:16:53 INFO  : 'ps7_post_config' command is executed.
20:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:57 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:57 INFO  : 'con' command is executed.
20:16:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:57 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
20:25:36 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
20:25:54 INFO  : Disconnected from the channel tcfchan#30.
20:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:55 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:25:55 INFO  : 'jtag frequency' command is executed.
20:25:56 INFO  : Context for 'APU' is selected.
20:25:56 INFO  : System reset is completed.
20:25:59 INFO  : 'after 3000' command is executed.
20:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:26:11 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:26:11 INFO  : Context for 'APU' is selected.
20:26:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:11 INFO  : Context for 'APU' is selected.
20:26:11 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
20:26:11 INFO  : 'ps7_init' command is executed.
20:26:11 INFO  : 'ps7_post_config' command is executed.
20:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:15 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:15 INFO  : 'con' command is executed.
20:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:26:15 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
20:30:06 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
20:30:37 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
20:30:57 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:31:25 INFO  : Result from executing command 'removePlatformRepo': 
20:32:10 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
20:32:10 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:32:11 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
20:33:19 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
20:33:25 INFO  : Disconnected from the channel tcfchan#31.
20:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:26 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:33:26 INFO  : 'jtag frequency' command is executed.
20:33:26 INFO  : Context for 'APU' is selected.
20:33:26 INFO  : System reset is completed.
20:33:29 INFO  : 'after 3000' command is executed.
20:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:33:41 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:33:41 INFO  : Context for 'APU' is selected.
20:33:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:33:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:41 INFO  : Context for 'APU' is selected.
20:33:41 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
20:33:41 INFO  : 'ps7_init' command is executed.
20:33:41 INFO  : 'ps7_post_config' command is executed.
20:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:45 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:45 INFO  : 'con' command is executed.
20:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:45 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
20:35:56 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
20:36:05 INFO  : Disconnected from the channel tcfchan#35.
20:36:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:36:06 INFO  : 'jtag frequency' command is executed.
20:36:06 INFO  : Context for 'APU' is selected.
20:36:06 INFO  : System reset is completed.
20:36:09 INFO  : 'after 3000' command is executed.
20:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:36:20 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:36:20 INFO  : Context for 'APU' is selected.
20:36:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:20 INFO  : Context for 'APU' is selected.
20:36:20 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
20:36:21 INFO  : 'ps7_init' command is executed.
20:36:21 INFO  : 'ps7_post_config' command is executed.
20:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:24 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:24 INFO  : 'con' command is executed.
20:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:24 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
21:02:20 INFO  : Result from executing command 'removePlatformRepo': 
21:03:06 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
21:03:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:03:07 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:04:38 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:04:41 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:04:43 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:07:34 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:07:36 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:07:37 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:13:30 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:13:32 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:13:33 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:15:02 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:15:59 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:16:38 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:17:05 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
21:17:06 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:17:07 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:17:30 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:17:45 INFO  : Disconnected from the channel tcfchan#36.
21:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:46 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:17:46 INFO  : 'jtag frequency' command is executed.
21:17:48 INFO  : Context for 'APU' is selected.
21:17:48 INFO  : System reset is completed.
21:17:51 INFO  : 'after 3000' command is executed.
21:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:18:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:18:02 INFO  : Context for 'APU' is selected.
21:18:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:02 INFO  : Context for 'APU' is selected.
21:18:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:18:03 INFO  : 'ps7_init' command is executed.
21:18:03 INFO  : 'ps7_post_config' command is executed.
21:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:07 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:07 INFO  : 'con' command is executed.
21:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:18:07 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:23:41 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:23:48 INFO  : Disconnected from the channel tcfchan#47.
21:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:50 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:23:50 INFO  : 'jtag frequency' command is executed.
21:23:50 INFO  : Context for 'APU' is selected.
21:23:50 INFO  : System reset is completed.
21:23:53 INFO  : 'after 3000' command is executed.
21:23:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:24:04 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:24:05 INFO  : Context for 'APU' is selected.
21:24:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:05 INFO  : Context for 'APU' is selected.
21:24:05 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:24:05 INFO  : 'ps7_init' command is executed.
21:24:05 INFO  : 'ps7_post_config' command is executed.
21:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:10 INFO  : 'con' command is executed.
21:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:24:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:25:02 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:25:08 INFO  : Disconnected from the channel tcfchan#48.
21:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:25:09 INFO  : 'jtag frequency' command is executed.
21:25:11 INFO  : Context for 'APU' is selected.
21:25:11 INFO  : System reset is completed.
21:25:14 INFO  : 'after 3000' command is executed.
21:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:25:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:25:26 INFO  : Context for 'APU' is selected.
21:25:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:26 INFO  : Context for 'APU' is selected.
21:25:26 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:25:26 INFO  : 'ps7_init' command is executed.
21:25:26 INFO  : 'ps7_post_config' command is executed.
21:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:31 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:31 INFO  : 'con' command is executed.
21:25:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:31 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:27:02 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:28:01 INFO  : Result from executing command 'removePlatformRepo': 
21:28:11 INFO  : Disconnected from the channel tcfchan#49.
21:28:34 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
21:29:21 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
21:29:21 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:29:22 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:30:46 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:32:44 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:52 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:32:52 INFO  : 'jtag frequency' command is executed.
21:32:52 INFO  : Context for 'APU' is selected.
21:32:52 INFO  : System reset is completed.
21:32:55 INFO  : 'after 3000' command is executed.
21:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:33:07 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:33:07 INFO  : Context for 'APU' is selected.
21:33:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:33:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:07 INFO  : Context for 'APU' is selected.
21:33:07 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:33:07 INFO  : 'ps7_init' command is executed.
21:33:07 INFO  : 'ps7_post_config' command is executed.
21:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:12 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:12 INFO  : 'con' command is executed.
21:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:12 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:34:20 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:34:27 INFO  : Disconnected from the channel tcfchan#53.
21:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:28 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:34:28 INFO  : 'jtag frequency' command is executed.
21:34:30 INFO  : Context for 'APU' is selected.
21:34:30 INFO  : System reset is completed.
21:34:33 INFO  : 'after 3000' command is executed.
21:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:34:44 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:34:44 INFO  : Context for 'APU' is selected.
21:34:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:34:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:44 INFO  : Context for 'APU' is selected.
21:34:44 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:34:45 INFO  : 'ps7_init' command is executed.
21:34:45 INFO  : 'ps7_post_config' command is executed.
21:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:50 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:50 INFO  : 'con' command is executed.
21:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:50 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:39:29 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:39:52 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:40:31 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:40:45 INFO  : Disconnected from the channel tcfchan#54.
21:40:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:46 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:40:46 INFO  : 'jtag frequency' command is executed.
21:40:48 INFO  : Context for 'APU' is selected.
21:40:48 INFO  : System reset is completed.
21:40:51 INFO  : 'after 3000' command is executed.
21:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:41:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:41:02 INFO  : Context for 'APU' is selected.
21:41:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:02 INFO  : Context for 'APU' is selected.
21:41:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:41:03 INFO  : 'ps7_init' command is executed.
21:41:03 INFO  : 'ps7_post_config' command is executed.
21:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:08 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:08 INFO  : 'con' command is executed.
21:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:41:08 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:45:31 INFO  : Result from executing command 'removePlatformRepo': 
21:46:21 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
21:46:21 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:46:22 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:49:37 INFO  : Result from executing command 'removePlatformRepo': 
21:54:01 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
21:54:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:54:02 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:54:20 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:54:27 INFO  : Disconnected from the channel tcfchan#55.
21:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:29 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:54:29 INFO  : 'jtag frequency' command is executed.
21:54:31 INFO  : Context for 'APU' is selected.
21:54:31 INFO  : System reset is completed.
21:54:34 INFO  : 'after 3000' command is executed.
21:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:54:45 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:54:45 INFO  : Context for 'APU' is selected.
21:54:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:45 INFO  : Context for 'APU' is selected.
21:54:45 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:54:46 INFO  : 'ps7_init' command is executed.
21:54:46 INFO  : 'ps7_post_config' command is executed.
21:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:51 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:51 INFO  : 'con' command is executed.
21:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:51 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:55:01 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:55:14 INFO  : Disconnected from the channel tcfchan#60.
21:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:15 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:55:15 INFO  : 'jtag frequency' command is executed.
21:55:15 INFO  : Context for 'APU' is selected.
21:55:15 INFO  : System reset is completed.
21:55:18 INFO  : 'after 3000' command is executed.
21:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:55:29 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:55:29 INFO  : Context for 'APU' is selected.
21:55:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:55:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:29 INFO  : Context for 'APU' is selected.
21:55:29 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:55:30 INFO  : 'ps7_init' command is executed.
21:55:30 INFO  : 'ps7_post_config' command is executed.
21:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:35 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:35 INFO  : 'con' command is executed.
21:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:55:35 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:55:52 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:55:58 INFO  : Disconnected from the channel tcfchan#61.
21:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:56:00 INFO  : 'jtag frequency' command is executed.
21:56:02 INFO  : Context for 'APU' is selected.
21:56:02 INFO  : System reset is completed.
21:56:05 INFO  : 'after 3000' command is executed.
21:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:56:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:56:16 INFO  : Context for 'APU' is selected.
21:56:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:16 INFO  : Context for 'APU' is selected.
21:56:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:56:17 INFO  : 'ps7_init' command is executed.
21:56:17 INFO  : 'ps7_post_config' command is executed.
21:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:22 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:22 INFO  : 'con' command is executed.
21:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:56:22 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:56:36 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:57:12 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:57:21 INFO  : Disconnected from the channel tcfchan#62.
21:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:57:22 INFO  : 'jtag frequency' command is executed.
21:57:22 INFO  : Context for 'APU' is selected.
21:57:22 INFO  : System reset is completed.
21:57:25 INFO  : 'after 3000' command is executed.
21:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:57:37 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:57:37 INFO  : Context for 'APU' is selected.
21:57:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:37 INFO  : Context for 'APU' is selected.
21:57:37 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:57:37 INFO  : 'ps7_init' command is executed.
21:57:37 INFO  : 'ps7_post_config' command is executed.
21:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:43 INFO  : 'con' command is executed.
21:57:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
22:02:12 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
22:02:34 INFO  : Disconnected from the channel tcfchan#63.
22:02:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:02:37 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:02:45 INFO  : 'jtag frequency' command is executed.
22:02:45 INFO  : Context for 'APU' is selected.
22:02:45 INFO  : System reset is completed.
22:02:49 INFO  : 'after 3000' command is executed.
22:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:03:00 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:03:00 INFO  : Context for 'APU' is selected.
22:03:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:03:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:00 INFO  : Context for 'APU' is selected.
22:03:00 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
22:03:00 INFO  : 'ps7_init' command is executed.
22:03:01 INFO  : 'ps7_post_config' command is executed.
22:03:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:05 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:06 INFO  : 'con' command is executed.
22:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:06 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
22:06:46 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
22:07:06 INFO  : Disconnected from the channel tcfchan#64.
22:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:07 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:07:07 INFO  : 'jtag frequency' command is executed.
22:07:07 INFO  : Context for 'APU' is selected.
22:07:07 INFO  : System reset is completed.
22:07:10 INFO  : 'after 3000' command is executed.
22:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:07:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:07:21 INFO  : Context for 'APU' is selected.
22:07:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:21 INFO  : Context for 'APU' is selected.
22:07:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
22:07:22 INFO  : 'ps7_init' command is executed.
22:07:22 INFO  : 'ps7_post_config' command is executed.
22:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:27 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:27 INFO  : 'con' command is executed.
22:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:27 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
22:09:47 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
22:12:21 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
22:12:32 INFO  : Disconnected from the channel tcfchan#66.
22:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:12:33 INFO  : 'jtag frequency' command is executed.
22:12:33 INFO  : Context for 'APU' is selected.
22:12:33 INFO  : System reset is completed.
22:12:36 INFO  : 'after 3000' command is executed.
22:12:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:12:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:12:48 INFO  : Context for 'APU' is selected.
22:12:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:48 INFO  : Context for 'APU' is selected.
22:12:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
22:12:48 INFO  : 'ps7_init' command is executed.
22:12:48 INFO  : 'ps7_post_config' command is executed.
22:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:53 INFO  : 'con' command is executed.
22:12:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:53 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
22:13:31 INFO  : Disconnected from the channel tcfchan#67.
22:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:13:33 INFO  : 'jtag frequency' command is executed.
22:13:35 INFO  : Context for 'APU' is selected.
22:13:35 INFO  : System reset is completed.
22:13:38 INFO  : 'after 3000' command is executed.
22:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:13:49 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:13:49 INFO  : Context for 'APU' is selected.
22:13:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:13:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:49 INFO  : Context for 'APU' is selected.
22:13:49 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:13:50 INFO  : 'ps7_init' command is executed.
22:13:50 INFO  : 'ps7_post_config' command is executed.
22:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:54 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:54 INFO  : 'con' command is executed.
22:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:14:15 INFO  : Disconnected from the channel tcfchan#68.
22:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:16 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:14:16 INFO  : 'jtag frequency' command is executed.
22:14:16 INFO  : Context for 'APU' is selected.
22:14:16 INFO  : System reset is completed.
22:14:19 INFO  : 'after 3000' command is executed.
22:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:14:31 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:14:31 INFO  : Context for 'APU' is selected.
22:14:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:31 INFO  : Context for 'APU' is selected.
22:14:31 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:14:31 INFO  : 'ps7_init' command is executed.
22:14:31 INFO  : 'ps7_post_config' command is executed.
22:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:35 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:36 INFO  : 'con' command is executed.
22:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:14:36 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:15:19 INFO  : Disconnected from the channel tcfchan#69.
22:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:20 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:15:20 INFO  : 'jtag frequency' command is executed.
22:15:20 INFO  : Context for 'APU' is selected.
22:15:20 INFO  : System reset is completed.
22:15:23 INFO  : 'after 3000' command is executed.
22:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:15:34 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:15:34 INFO  : Context for 'APU' is selected.
22:15:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:34 INFO  : Context for 'APU' is selected.
22:15:34 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
22:15:35 INFO  : 'ps7_init' command is executed.
22:15:35 INFO  : 'ps7_post_config' command is executed.
22:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:39 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:39 INFO  : 'con' command is executed.
22:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:39 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
22:16:14 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
22:16:23 INFO  : Disconnected from the channel tcfchan#70.
22:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:24 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:16:24 INFO  : 'jtag frequency' command is executed.
22:16:26 INFO  : Context for 'APU' is selected.
22:16:26 INFO  : System reset is completed.
22:16:29 INFO  : 'after 3000' command is executed.
22:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:16:40 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:16:40 INFO  : Context for 'APU' is selected.
22:16:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:16:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:40 INFO  : Context for 'APU' is selected.
22:16:40 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
22:16:41 INFO  : 'ps7_init' command is executed.
22:16:41 INFO  : 'ps7_post_config' command is executed.
22:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:46 INFO  : 'con' command is executed.
22:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:46 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
22:23:36 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
22:23:43 INFO  : Disconnected from the channel tcfchan#71.
22:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:44 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:23:44 INFO  : 'jtag frequency' command is executed.
22:23:44 INFO  : Context for 'APU' is selected.
22:23:44 INFO  : System reset is completed.
22:23:47 INFO  : 'after 3000' command is executed.
22:23:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:23:59 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:23:59 INFO  : Context for 'APU' is selected.
22:23:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:59 INFO  : Context for 'APU' is selected.
22:23:59 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
22:23:59 INFO  : 'ps7_init' command is executed.
22:23:59 INFO  : 'ps7_post_config' command is executed.
22:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:04 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:05 INFO  : 'con' command is executed.
22:24:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:05 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
22:36:18 INFO  : Disconnected from the channel tcfchan#72.
22:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:19 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:36:19 INFO  : 'jtag frequency' command is executed.
22:36:19 INFO  : Context for 'APU' is selected.
22:36:19 INFO  : System reset is completed.
22:36:22 INFO  : 'after 3000' command is executed.
22:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:36:34 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:36:34 INFO  : Context for 'APU' is selected.
22:36:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:34 INFO  : Context for 'APU' is selected.
22:36:34 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
22:36:34 INFO  : 'ps7_init' command is executed.
22:36:34 INFO  : 'ps7_post_config' command is executed.
22:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:38 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:38 INFO  : 'con' command is executed.
22:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:36:38 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
23:12:16 INFO  : Disconnected from the channel tcfchan#73.
10:50:11 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
10:50:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
10:50:14 INFO  : Registering command handlers for Vitis TCF services
10:50:15 INFO  : Platform repository initialization has completed.
10:50:19 INFO  : XSCT server has started successfully.
10:50:19 INFO  : plnx-install-location is set to ''
10:50:19 INFO  : Successfully done setting XSCT server connection channel  
10:50:22 INFO  : Successfully done setting workspace for the tool. 
10:50:22 INFO  : Successfully done query RDI_DATADIR 
11:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:23 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:02:23 INFO  : 'jtag frequency' command is executed.
11:02:23 INFO  : Context for 'APU' is selected.
11:02:23 INFO  : System reset is completed.
11:02:26 INFO  : 'after 3000' command is executed.
11:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
11:02:37 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:02:38 INFO  : Context for 'APU' is selected.
11:02:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:02:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:38 INFO  : Context for 'APU' is selected.
11:02:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
11:02:38 INFO  : 'ps7_init' command is executed.
11:02:38 INFO  : 'ps7_post_config' command is executed.
11:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:42 INFO  : 'con' command is executed.
11:02:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:42 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
11:38:02 INFO  : Disconnected from the channel tcfchan#1.
15:10:22 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
15:10:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
15:10:25 INFO  : Registering command handlers for Vitis TCF services
15:10:26 INFO  : Platform repository initialization has completed.
15:10:37 INFO  : XSCT server has started successfully.
15:10:38 INFO  : Successfully done setting XSCT server connection channel  
15:10:38 INFO  : plnx-install-location is set to ''
15:10:38 INFO  : Successfully done query RDI_DATADIR 
15:10:38 INFO  : Successfully done setting workspace for the tool. 
15:12:38 INFO  : Result from executing command 'removePlatformRepo': 
15:13:42 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
15:13:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:13:43 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
15:14:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
15:14:09 INFO  : 'jtag frequency' command is executed.
15:14:09 INFO  : Context for 'APU' is selected.
15:14:09 INFO  : System reset is completed.
15:14:12 INFO  : 'after 3000' command is executed.
15:14:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
15:14:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
15:14:24 INFO  : Context for 'APU' is selected.
15:14:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
15:14:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:24 INFO  : Context for 'APU' is selected.
15:14:24 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
15:14:24 INFO  : 'ps7_init' command is executed.
15:14:24 INFO  : 'ps7_post_config' command is executed.
15:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:28 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:28 INFO  : 'con' command is executed.
15:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:14:28 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
15:15:27 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
15:15:35 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
15:16:00 INFO  : Disconnected from the channel tcfchan#3.
15:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:16:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
15:16:17 INFO  : 'jtag frequency' command is executed.
15:16:17 INFO  : Context for 'APU' is selected.
15:16:17 INFO  : System reset is completed.
15:16:20 INFO  : 'after 3000' command is executed.
15:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
15:16:32 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
15:16:32 INFO  : Context for 'APU' is selected.
15:16:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
15:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:32 INFO  : Context for 'APU' is selected.
15:16:32 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
15:16:33 INFO  : 'ps7_init' command is executed.
15:16:33 INFO  : 'ps7_post_config' command is executed.
15:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:37 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:38 INFO  : 'con' command is executed.
15:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:16:38 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
15:20:27 INFO  : Disconnected from the channel tcfchan#4.
15:20:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:28 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
15:20:28 INFO  : 'jtag frequency' command is executed.
15:20:28 INFO  : Context for 'APU' is selected.
15:20:28 INFO  : System reset is completed.
15:20:31 INFO  : 'after 3000' command is executed.
15:20:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
15:20:43 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
15:20:43 INFO  : Context for 'APU' is selected.
15:20:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
15:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:43 INFO  : Context for 'APU' is selected.
15:20:43 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
15:20:44 INFO  : 'ps7_init' command is executed.
15:20:44 INFO  : 'ps7_post_config' command is executed.
15:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:47 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:47 INFO  : 'con' command is executed.
15:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:20:47 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
16:34:05 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
16:34:20 INFO  : Disconnected from the channel tcfchan#5.
16:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:21 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:34:21 INFO  : 'jtag frequency' command is executed.
16:34:23 INFO  : Context for 'APU' is selected.
16:34:23 INFO  : System reset is completed.
16:34:26 INFO  : 'after 3000' command is executed.
16:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
16:34:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:34:38 INFO  : Context for 'APU' is selected.
16:34:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:38 INFO  : Context for 'APU' is selected.
16:34:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
16:34:38 INFO  : 'ps7_init' command is executed.
16:34:38 INFO  : 'ps7_post_config' command is executed.
16:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:43 INFO  : 'con' command is executed.
16:34:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:34:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
16:37:50 INFO  : Checking for BSP changes to sync application flags for project 'tangerineZ7Boot'...
16:39:44 INFO  : Disconnected from the channel tcfchan#6.
16:39:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:39:45 INFO  : 'jtag frequency' command is executed.
16:39:46 INFO  : Context for 'APU' is selected.
16:39:47 INFO  : System reset is completed.
16:39:50 INFO  : 'after 3000' command is executed.
16:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
16:40:01 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:40:01 INFO  : Context for 'APU' is selected.
16:40:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:01 INFO  : Context for 'APU' is selected.
16:40:01 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl' is done.
16:40:02 INFO  : 'ps7_init' command is executed.
16:40:02 INFO  : 'ps7_post_config' command is executed.
16:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:05 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7Boot/Debug/tangerineZ7Boot.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:05 INFO  : 'con' command is executed.
16:40:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:05 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_system\_ide\scripts\debugger_tangerinez7boot-default.tcl'
17:28:13 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
17:28:38 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
17:29:33 INFO  : Result from executing command 'removePlatformRepo': 
17:30:38 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
17:30:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:30:39 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
17:31:10 INFO  : Disconnected from the channel tcfchan#7.
17:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:31:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:31:42 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
17:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:32:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:32:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:32:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:32:55 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
17:32:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
17:32:58 INFO  : XSCT server has started successfully.
17:32:58 INFO  : Successfully done setting XSCT server connection channel  
17:32:58 INFO  : plnx-install-location is set to ''
17:32:58 INFO  : Successfully done setting workspace for the tool. 
17:32:58 INFO  : Registering command handlers for Vitis TCF services
17:32:59 INFO  : Platform repository initialization has completed.
17:33:00 INFO  : Successfully done query RDI_DATADIR 
17:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:33:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:34:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:34:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:27 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:34:27 INFO  : 'jtag frequency' command is executed.
17:34:27 INFO  : Context for 'APU' is selected.
17:34:27 INFO  : System reset is completed.
17:34:30 INFO  : 'after 3000' command is executed.
17:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:34:42 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:34:42 INFO  : Context for 'APU' is selected.
17:34:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:42 INFO  : Context for 'APU' is selected.
17:34:42 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
17:34:43 INFO  : 'ps7_init' command is executed.
17:34:43 INFO  : 'ps7_post_config' command is executed.
17:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:47 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:47 INFO  : 'con' command is executed.
17:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:34:47 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
17:36:16 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:36:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

17:40:47 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:41:21 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
17:41:23 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:41:27 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
17:41:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

17:41:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

17:41:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

17:42:00 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:42:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

17:43:07 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:43:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

17:43:44 INFO  : Result from executing command 'removePlatformRepo': 
17:44:50 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
17:44:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
17:44:51 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:45:14 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:45:23 INFO  : Disconnected from the channel tcfchan#1.
17:45:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:24 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:45:24 INFO  : 'jtag frequency' command is executed.
17:45:25 INFO  : Context for 'APU' is selected.
17:45:25 INFO  : System reset is completed.
17:45:28 INFO  : 'after 3000' command is executed.
17:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:45:40 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:45:40 INFO  : Context for 'APU' is selected.
17:45:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:41 INFO  : Context for 'APU' is selected.
17:45:41 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl' is done.
17:45:41 INFO  : 'ps7_init' command is executed.
17:45:41 INFO  : 'ps7_post_config' command is executed.
17:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : 'con' command is executed.
17:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:45 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_tinyRaytracer_system\_ide\scripts\debugger_tinyraytracer-default.tcl'
17:52:14 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
17:52:18 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:52:29 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:52:32 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
17:53:05 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:53:38 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
17:53:39 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:53:43 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:53:45 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
17:54:27 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:54:53 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:55:14 INFO  : Disconnected from the channel tcfchan#11.
17:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:15 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:55:15 INFO  : 'jtag frequency' command is executed.
17:55:15 INFO  : Context for 'APU' is selected.
17:55:15 INFO  : System reset is completed.
17:55:18 INFO  : 'after 3000' command is executed.
17:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:55:30 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:55:30 INFO  : Context for 'APU' is selected.
17:55:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:55:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:30 INFO  : Context for 'APU' is selected.
17:55:30 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:55:30 INFO  : 'ps7_init' command is executed.
17:55:30 INFO  : 'ps7_post_config' command is executed.
17:55:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:34 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:34 INFO  : 'con' command is executed.
17:55:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:34 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
17:56:46 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:56:52 INFO  : Disconnected from the channel tcfchan#22.
17:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:53 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:56:53 INFO  : 'jtag frequency' command is executed.
17:56:54 INFO  : Context for 'APU' is selected.
17:56:54 INFO  : System reset is completed.
17:56:57 INFO  : 'after 3000' command is executed.
17:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:57:08 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:57:08 INFO  : Context for 'APU' is selected.
17:57:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:08 INFO  : Context for 'APU' is selected.
17:57:08 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:57:09 INFO  : 'ps7_init' command is executed.
17:57:09 INFO  : 'ps7_post_config' command is executed.
17:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:13 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:13 INFO  : 'con' command is executed.
17:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:13 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
17:58:03 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:58:09 INFO  : Disconnected from the channel tcfchan#23.
17:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:10 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:58:10 INFO  : 'jtag frequency' command is executed.
17:58:12 INFO  : Context for 'APU' is selected.
17:58:12 INFO  : System reset is completed.
17:58:15 INFO  : 'after 3000' command is executed.
17:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
17:58:27 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:58:27 INFO  : Context for 'APU' is selected.
17:58:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:58:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:27 INFO  : Context for 'APU' is selected.
17:58:27 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:58:27 INFO  : 'ps7_init' command is executed.
17:58:27 INFO  : 'ps7_post_config' command is executed.
17:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:31 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:31 INFO  : 'con' command is executed.
17:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:58:31 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
18:00:56 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
18:01:02 INFO  : Disconnected from the channel tcfchan#24.
18:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:01:03 INFO  : 'jtag frequency' command is executed.
18:01:04 INFO  : Context for 'APU' is selected.
18:01:04 INFO  : System reset is completed.
18:01:07 INFO  : 'after 3000' command is executed.
18:01:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
18:01:19 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:01:19 INFO  : Context for 'APU' is selected.
18:01:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:01:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:19 INFO  : Context for 'APU' is selected.
18:01:19 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
18:01:19 INFO  : 'ps7_init' command is executed.
18:01:19 INFO  : 'ps7_post_config' command is executed.
18:01:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:23 INFO  : 'con' command is executed.
18:01:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
18:03:06 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
18:03:13 INFO  : Disconnected from the channel tcfchan#25.
18:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:14 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:03:14 INFO  : 'jtag frequency' command is executed.
18:03:14 INFO  : Context for 'APU' is selected.
18:03:14 INFO  : System reset is completed.
18:03:17 INFO  : 'after 3000' command is executed.
18:03:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
18:03:28 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:03:28 INFO  : Context for 'APU' is selected.
18:03:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:03:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:28 INFO  : Context for 'APU' is selected.
18:03:28 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
18:03:29 INFO  : 'ps7_init' command is executed.
18:03:29 INFO  : 'ps7_post_config' command is executed.
18:03:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:33 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:33 INFO  : 'con' command is executed.
18:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:03:33 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
18:04:15 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
18:04:30 INFO  : Disconnected from the channel tcfchan#26.
18:04:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:31 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:04:31 INFO  : 'jtag frequency' command is executed.
18:04:31 INFO  : Context for 'APU' is selected.
18:04:31 INFO  : System reset is completed.
18:04:34 INFO  : 'after 3000' command is executed.
18:04:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
18:04:46 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:04:46 INFO  : Context for 'APU' is selected.
18:04:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:04:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:46 INFO  : Context for 'APU' is selected.
18:04:46 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
18:04:46 INFO  : 'ps7_init' command is executed.
18:04:46 INFO  : 'ps7_post_config' command is executed.
18:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:50 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:50 INFO  : 'con' command is executed.
18:04:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:04:50 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
18:05:38 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
18:05:48 INFO  : Disconnected from the channel tcfchan#28.
18:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:49 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:05:49 INFO  : 'jtag frequency' command is executed.
18:05:52 INFO  : Context for 'APU' is selected.
18:05:52 INFO  : System reset is completed.
18:05:55 INFO  : 'after 3000' command is executed.
18:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
18:06:06 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:06:06 INFO  : Context for 'APU' is selected.
18:06:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:06:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:06 INFO  : Context for 'APU' is selected.
18:06:06 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
18:06:07 INFO  : 'ps7_init' command is executed.
18:06:07 INFO  : 'ps7_post_config' command is executed.
18:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:11 INFO  : 'con' command is executed.
18:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:11 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
18:15:31 INFO  : Disconnected from the channel tcfchan#29.
18:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:32 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:15:32 INFO  : 'jtag frequency' command is executed.
18:15:34 INFO  : Context for 'APU' is selected.
18:15:34 INFO  : System reset is completed.
18:15:38 INFO  : 'after 3000' command is executed.
18:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
18:15:49 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:15:49 INFO  : Context for 'APU' is selected.
18:15:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:15:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:49 INFO  : Context for 'APU' is selected.
18:15:49 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
18:15:49 INFO  : 'ps7_init' command is executed.
18:15:50 INFO  : 'ps7_post_config' command is executed.
18:15:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:54 INFO  : 'con' command is executed.
18:15:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:15:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
18:39:11 INFO  : Disconnected from the channel tcfchan#30.
19:05:30 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
19:05:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
19:05:32 INFO  : Registering command handlers for Vitis TCF services
19:05:33 INFO  : Platform repository initialization has completed.
19:05:36 INFO  : XSCT server has started successfully.
19:05:37 INFO  : Successfully done setting XSCT server connection channel  
19:05:37 INFO  : plnx-install-location is set to ''
19:05:37 INFO  : Successfully done query RDI_DATADIR 
19:05:37 INFO  : Successfully done setting workspace for the tool. 
19:05:53 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:25 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:06:25 INFO  : 'jtag frequency' command is executed.
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : System reset is completed.
19:06:28 INFO  : 'after 3000' command is executed.
19:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:06:39 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:06:39 INFO  : Context for 'APU' is selected.
19:06:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:39 INFO  : Context for 'APU' is selected.
19:06:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:06:40 INFO  : 'ps7_init' command is executed.
19:06:40 INFO  : 'ps7_post_config' command is executed.
19:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:44 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:44 INFO  : 'con' command is executed.
19:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:44 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:23:12 INFO  : Disconnected from the channel tcfchan#1.
22:30:02 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
22:30:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
22:30:05 INFO  : Registering command handlers for Vitis TCF services
22:30:07 INFO  : Platform repository initialization has completed.
22:30:11 INFO  : XSCT server has started successfully.
22:30:11 INFO  : plnx-install-location is set to ''
22:30:11 INFO  : Successfully done setting XSCT server connection channel  
22:30:13 INFO  : Successfully done setting workspace for the tool. 
22:30:13 INFO  : Successfully done query RDI_DATADIR 
22:30:27 INFO  : Result from executing command 'removePlatformRepo': 
22:31:59 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:31:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:32:00 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:32 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:32:32 INFO  : 'jtag frequency' command is executed.
22:32:32 INFO  : Context for 'APU' is selected.
22:32:32 INFO  : System reset is completed.
22:32:35 INFO  : 'after 3000' command is executed.
22:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:32:47 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:32:47 INFO  : Context for 'APU' is selected.
22:32:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:32:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:47 INFO  : Context for 'APU' is selected.
22:32:47 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:32:47 INFO  : 'ps7_init' command is executed.
22:32:47 INFO  : 'ps7_post_config' command is executed.
22:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:51 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:51 INFO  : 'con' command is executed.
22:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:51 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:45:03 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:45:34 INFO  : Disconnected from the channel tcfchan#3.
22:45:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:45:35 INFO  : 'jtag frequency' command is executed.
22:45:35 INFO  : Context for 'APU' is selected.
22:45:35 INFO  : System reset is completed.
22:45:38 INFO  : 'after 3000' command is executed.
22:45:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:45:50 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:45:50 INFO  : Context for 'APU' is selected.
22:45:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:45:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:50 INFO  : Context for 'APU' is selected.
22:45:50 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:45:50 INFO  : 'ps7_init' command is executed.
22:45:50 INFO  : 'ps7_post_config' command is executed.
22:45:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:54 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:55 INFO  : 'con' command is executed.
22:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:45:55 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:46:21 INFO  : Disconnected from the channel tcfchan#4.
22:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:46:22 INFO  : 'jtag frequency' command is executed.
22:46:22 INFO  : Context for 'APU' is selected.
22:46:22 INFO  : System reset is completed.
22:46:25 INFO  : 'after 3000' command is executed.
22:46:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:46:37 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:46:37 INFO  : Context for 'APU' is selected.
22:46:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:46:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:37 INFO  : Context for 'APU' is selected.
22:46:37 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:46:37 INFO  : 'ps7_init' command is executed.
22:46:37 INFO  : 'ps7_post_config' command is executed.
22:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:41 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:42 INFO  : 'con' command is executed.
22:46:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:42 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:57:59 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:58:16 INFO  : Disconnected from the channel tcfchan#5.
22:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:18 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:58:18 INFO  : 'jtag frequency' command is executed.
22:58:20 INFO  : Context for 'APU' is selected.
22:58:20 INFO  : System reset is completed.
22:58:23 INFO  : 'after 3000' command is executed.
22:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:58:34 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:58:34 INFO  : Context for 'APU' is selected.
22:58:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:34 INFO  : Context for 'APU' is selected.
22:58:34 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:58:35 INFO  : 'ps7_init' command is executed.
22:58:35 INFO  : 'ps7_post_config' command is executed.
22:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:39 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:39 INFO  : 'con' command is executed.
22:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:58:39 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:10:18 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:11:01 INFO  : Disconnected from the channel tcfchan#6.
23:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:02 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:11:02 INFO  : 'jtag frequency' command is executed.
23:11:04 INFO  : Context for 'APU' is selected.
23:11:04 INFO  : System reset is completed.
23:11:07 INFO  : 'after 3000' command is executed.
23:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:11:18 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:11:18 INFO  : Context for 'APU' is selected.
23:11:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:18 INFO  : Context for 'APU' is selected.
23:11:18 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:11:19 INFO  : 'ps7_init' command is executed.
23:11:19 INFO  : 'ps7_post_config' command is executed.
23:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:23 INFO  : 'con' command is executed.
23:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:11:38 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:11:57 INFO  : Disconnected from the channel tcfchan#7.
23:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:11:58 INFO  : 'jtag frequency' command is executed.
23:12:00 INFO  : Context for 'APU' is selected.
23:12:00 INFO  : System reset is completed.
23:12:03 INFO  : 'after 3000' command is executed.
23:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:12:15 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:12:15 INFO  : Context for 'APU' is selected.
23:12:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:12:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:15 INFO  : Context for 'APU' is selected.
23:12:15 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
23:12:15 INFO  : 'ps7_init' command is executed.
23:12:15 INFO  : 'ps7_post_config' command is executed.
23:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:19 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:19 INFO  : 'con' command is executed.
23:12:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:12:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
23:12:30 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
23:13:27 INFO  : Disconnected from the channel tcfchan#8.
23:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:28 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:13:28 INFO  : 'jtag frequency' command is executed.
23:13:30 INFO  : Context for 'APU' is selected.
23:13:30 INFO  : System reset is completed.
23:13:33 INFO  : 'after 3000' command is executed.
23:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:13:45 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:13:45 INFO  : Context for 'APU' is selected.
23:13:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:45 INFO  : Context for 'APU' is selected.
23:13:45 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
23:13:45 INFO  : 'ps7_init' command is executed.
23:13:45 INFO  : 'ps7_post_config' command is executed.
23:13:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:50 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:50 INFO  : 'con' command is executed.
23:13:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:13:50 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
23:14:10 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
23:14:37 INFO  : Disconnected from the channel tcfchan#9.
23:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:38 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:14:38 INFO  : 'jtag frequency' command is executed.
23:14:39 INFO  : Context for 'APU' is selected.
23:14:39 INFO  : System reset is completed.
23:14:42 INFO  : 'after 3000' command is executed.
23:14:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:14:54 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:14:54 INFO  : Context for 'APU' is selected.
23:14:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:14:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:54 INFO  : Context for 'APU' is selected.
23:14:54 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
23:14:54 INFO  : 'ps7_init' command is executed.
23:14:54 INFO  : 'ps7_post_config' command is executed.
23:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:59 INFO  : 'con' command is executed.
23:14:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:14:59 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
23:16:09 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
23:22:14 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:22:36 INFO  : Disconnected from the channel tcfchan#10.
23:22:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:37 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:22:37 INFO  : 'jtag frequency' command is executed.
23:22:39 INFO  : Context for 'APU' is selected.
23:22:39 INFO  : System reset is completed.
23:22:42 INFO  : 'after 3000' command is executed.
23:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:22:54 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:22:54 INFO  : Context for 'APU' is selected.
23:22:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:54 INFO  : Context for 'APU' is selected.
23:22:54 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:22:54 INFO  : 'ps7_init' command is executed.
23:22:54 INFO  : 'ps7_post_config' command is executed.
23:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:58 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:58 INFO  : 'con' command is executed.
23:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:22:58 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:58:59 INFO  : Disconnected from the channel tcfchan#11.
08:52:25 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
08:52:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
08:52:27 INFO  : Registering command handlers for Vitis TCF services
08:52:28 INFO  : Platform repository initialization has completed.
08:52:33 INFO  : XSCT server has started successfully.
08:52:33 INFO  : plnx-install-location is set to ''
08:52:33 INFO  : Successfully done setting XSCT server connection channel  
08:52:35 INFO  : Successfully done setting workspace for the tool. 
08:52:36 INFO  : Successfully done query RDI_DATADIR 
08:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:52:39 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:52:39 INFO  : 'jtag frequency' command is executed.
08:52:39 INFO  : Context for 'APU' is selected.
08:52:39 INFO  : System reset is completed.
08:52:42 INFO  : 'after 3000' command is executed.
08:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:52:53 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:52:53 INFO  : Context for 'APU' is selected.
08:52:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
08:52:53 INFO  : Context for 'APU' is selected.
08:52:53 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
08:52:54 INFO  : 'ps7_init' command is executed.
08:52:54 INFO  : 'ps7_post_config' command is executed.
08:52:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:58 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:52:58 INFO  : 'configparams force-mem-access 0' command is executed.
08:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

08:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:52:58 INFO  : 'con' command is executed.
08:52:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:52:58 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:07:16 INFO  : Disconnected from the channel tcfchan#1.
11:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:18 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:07:18 INFO  : 'jtag frequency' command is executed.
11:07:20 INFO  : Context for 'APU' is selected.
11:07:20 INFO  : System reset is completed.
11:07:23 INFO  : 'after 3000' command is executed.
11:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:07:34 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:07:34 INFO  : Context for 'APU' is selected.
11:07:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:07:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:35 INFO  : Context for 'APU' is selected.
11:07:35 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:07:35 INFO  : 'ps7_init' command is executed.
11:07:36 INFO  : 'ps7_post_config' command is executed.
11:07:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:39 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:40 INFO  : 'con' command is executed.
11:07:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:40 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
16:46:56 INFO  : Disconnected from the channel tcfchan#2.
08:12:39 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
08:12:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
08:12:42 INFO  : Registering command handlers for Vitis TCF services
08:12:42 INFO  : Platform repository initialization has completed.
08:12:55 INFO  : XSCT server has started successfully.
08:12:57 INFO  : Successfully done setting XSCT server connection channel  
08:12:57 INFO  : plnx-install-location is set to ''
08:12:57 INFO  : Successfully done query RDI_DATADIR 
08:12:57 INFO  : Successfully done setting workspace for the tool. 
08:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:13:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:13:09 INFO  : 'jtag frequency' command is executed.
08:13:09 INFO  : Context for 'APU' is selected.
08:13:09 INFO  : System reset is completed.
08:13:12 INFO  : 'after 3000' command is executed.
08:13:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:13:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:13:24 INFO  : Context for 'APU' is selected.
08:13:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:13:24 INFO  : 'configparams force-mem-access 1' command is executed.
08:13:24 INFO  : Context for 'APU' is selected.
08:13:24 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
08:13:25 INFO  : 'ps7_init' command is executed.
08:13:25 INFO  : 'ps7_post_config' command is executed.
08:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:13:29 INFO  : 'configparams force-mem-access 0' command is executed.
08:13:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

08:13:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:13:29 INFO  : 'con' command is executed.
08:13:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:13:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
08:20:06 INFO  : Disconnected from the channel tcfchan#1.
11:50:43 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
11:50:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
11:50:46 INFO  : Registering command handlers for Vitis TCF services
11:50:47 INFO  : Platform repository initialization has completed.
11:51:06 INFO  : XSCT server has started successfully.
11:51:06 INFO  : Successfully done setting XSCT server connection channel  
11:51:09 INFO  : plnx-install-location is set to ''
11:51:09 INFO  : Successfully done setting workspace for the tool. 
11:51:09 INFO  : Successfully done query RDI_DATADIR 
11:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:12 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:51:12 INFO  : 'jtag frequency' command is executed.
11:51:12 INFO  : Context for 'APU' is selected.
11:51:12 INFO  : System reset is completed.
11:51:15 INFO  : 'after 3000' command is executed.
11:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:51:27 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:51:27 INFO  : Context for 'APU' is selected.
11:51:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:51:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:27 INFO  : Context for 'APU' is selected.
11:51:27 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:51:27 INFO  : 'ps7_init' command is executed.
11:51:28 INFO  : 'ps7_post_config' command is executed.
11:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:31 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:32 INFO  : 'con' command is executed.
11:51:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:51:32 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:09:26 INFO  : Result from executing command 'getProjects': tangerineZ7_20_ethernet;tangerineZ7_20_wrapper
12:09:26 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:10:27 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
12:10:47 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
12:11:05 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
12:11:19 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
12:11:55 ERROR : Error occurred while generating bsp sources for the domain 'standalone_domain'.
12:12:23 INFO  : No changes in MSS file content so sources will not be generated.
12:12:46 INFO  : Result from executing command 'removePlatformRepo': 
12:13:12 INFO  : Result from executing command 'getProjects': tangerineZ7_20_ethernet;tangerineZ7_20_wrapper
12:13:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:15:24 INFO  : Checking for BSP changes to sync application flags for project 'ethTest'...
12:17:36 INFO  : No changes in MSS file content so sources will not be generated.
12:18:51 INFO  : Result from executing command 'getProjects': tangerineZ7_20_ethernet;tangerineZ7_20_wrapper
12:18:51 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_ethernet|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_ethernet/export/tangerineZ7_20_ethernet/tangerineZ7_20_ethernet.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:19:05 INFO  : Checking for BSP changes to sync application flags for project 'ethTest'...
12:20:19 INFO  : No changes in MSS file content so sources will not be generated.
12:20:32 INFO  : Result from executing command 'removePlatformRepo': 
12:20:55 INFO  : Result from executing command 'getProjects': tangerineZ7_20_ethernet;tangerineZ7_20_wrapper
12:20:56 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:21:02 INFO  : Result from executing command 'removePlatformRepo': 
12:21:24 INFO  : Result from executing command 'getProjects': tangerineZ7_20_ethernet;tangerineZ7_20_wrapper
12:21:24 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:21:25 INFO  : Checking for BSP changes to sync application flags for project 'ethTest'...
12:22:07 INFO  : Result from executing command 'removePlatformRepo': 
12:22:31 INFO  : Result from executing command 'getProjects': tangerineZ7_20_ethernet;tangerineZ7_20_wrapper
12:22:31 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:22:32 INFO  : Checking for BSP changes to sync application flags for project 'ethTest'...
12:22:32 INFO  : Updating application flags with new BSP settings...
12:22:32 INFO  : Successfully updated application flags for project ethTest.
12:22:52 INFO  : No changes in MSS file content so sources will not be generated.
12:23:00 INFO  : Result from executing command 'removePlatformRepo': 
12:23:25 INFO  : Result from executing command 'getProjects': tangerineZ7_20_ethernet;tangerineZ7_20_wrapper
12:23:25 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:23:26 INFO  : Checking for BSP changes to sync application flags for project 'ethTest'...
12:24:25 INFO  : Result from executing command 'removePlatformRepo': 
12:24:50 INFO  : Result from executing command 'getProjects': tangerineZ7_20_ethernet;tangerineZ7_20_wrapper
12:24:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:24:51 INFO  : Checking for BSP changes to sync application flags for project 'ethTest'...
12:24:51 INFO  : Updating application flags with new BSP settings...
12:24:51 INFO  : Successfully updated application flags for project ethTest.
12:25:39 INFO  : Result from executing command 'removePlatformRepo': 
12:25:58 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
12:25:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:25:58 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
12:26:22 INFO  : Disconnected from the channel tcfchan#1.
12:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:23 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:26:23 INFO  : 'jtag frequency' command is executed.
12:26:23 INFO  : Context for 'APU' is selected.
12:26:23 INFO  : System reset is completed.
12:26:26 INFO  : 'after 3000' command is executed.
12:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:26:37 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:26:38 INFO  : Context for 'APU' is selected.
12:26:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:26:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:39 INFO  : Context for 'APU' is selected.
12:26:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
12:26:39 INFO  : 'ps7_init' command is executed.
12:26:39 INFO  : 'ps7_post_config' command is executed.
12:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:43 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:43 INFO  : 'con' command is executed.
12:26:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:26:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
12:27:49 INFO  : Disconnected from the channel tcfchan#18.
12:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:50 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:27:50 INFO  : 'jtag frequency' command is executed.
12:27:50 INFO  : Context for 'APU' is selected.
12:27:50 INFO  : System reset is completed.
12:27:53 INFO  : 'after 3000' command is executed.
12:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:28:05 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:28:05 INFO  : Context for 'APU' is selected.
12:28:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:28:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:05 INFO  : Context for 'APU' is selected.
12:28:05 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:28:05 INFO  : 'ps7_init' command is executed.
12:28:05 INFO  : 'ps7_post_config' command is executed.
12:28:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:09 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:09 INFO  : 'con' command is executed.
12:28:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:28:09 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:28:20 INFO  : Disconnected from the channel tcfchan#19.
13:49:28 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
13:49:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
13:49:30 INFO  : Registering command handlers for Vitis TCF services
13:49:30 INFO  : XSCT server has started successfully.
13:49:30 INFO  : Successfully done setting XSCT server connection channel  
13:49:30 INFO  : plnx-install-location is set to ''
13:49:30 INFO  : Successfully done query RDI_DATADIR 
13:49:30 INFO  : Successfully done setting workspace for the tool. 
13:49:30 INFO  : Platform repository initialization has completed.
14:06:59 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:06:59 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:08:45 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:08:45 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper_ethernet|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper_ethernet/export/tangerineZ7_20_wrapper_ethernet/tangerineZ7_20_wrapper_ethernet.xpfm;tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:09:47 INFO  : Checking for BSP changes to sync application flags for project 'ethernetTest'...
14:11:04 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:11:07 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
14:11:08 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
14:11:09 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
14:11:11 INFO  : Checking for BSP changes to sync application flags for project 'ethernetTest'...
14:11:37 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
14:19:02 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
14:19:26 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
14:20:06 INFO  : Result from executing command 'removePlatformRepo': 
14:20:18 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
14:20:38 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:20:38 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper_ethernet|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper_ethernet/export/tangerineZ7_20_wrapper_ethernet/tangerineZ7_20_wrapper_ethernet.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:20:38 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
14:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:56 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:20:56 INFO  : 'jtag frequency' command is executed.
14:20:56 INFO  : Context for 'APU' is selected.
14:20:56 INFO  : System reset is completed.
14:20:59 INFO  : 'after 3000' command is executed.
14:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:21:11 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:21:11 INFO  : Context for 'APU' is selected.
14:21:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:21:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:11 INFO  : Context for 'APU' is selected.
14:21:11 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
14:21:11 INFO  : 'ps7_init' command is executed.
14:21:11 INFO  : 'ps7_post_config' command is executed.
14:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:15 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:16 INFO  : 'con' command is executed.
14:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:16 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
14:21:30 INFO  : Disconnected from the channel tcfchan#15.
14:21:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:31 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:21:31 INFO  : 'jtag frequency' command is executed.
14:21:32 INFO  : Context for 'APU' is selected.
14:21:32 INFO  : System reset is completed.
14:21:35 INFO  : 'after 3000' command is executed.
14:21:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:21:47 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:21:47 INFO  : Context for 'APU' is selected.
14:21:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:47 INFO  : Context for 'APU' is selected.
14:21:47 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:21:47 INFO  : 'ps7_init' command is executed.
14:21:47 INFO  : 'ps7_post_config' command is executed.
14:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:51 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:51 INFO  : 'con' command is executed.
14:21:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:51 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
20:04:43 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
20:04:59 INFO  : Disconnected from the channel tcfchan#16.
20:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:05:00 INFO  : 'jtag frequency' command is executed.
20:05:02 INFO  : Context for 'APU' is selected.
20:05:02 INFO  : System reset is completed.
20:05:05 INFO  : 'after 3000' command is executed.
20:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
20:05:17 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:05:17 INFO  : Context for 'APU' is selected.
20:05:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:17 INFO  : Context for 'APU' is selected.
20:05:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
20:05:17 INFO  : 'ps7_init' command is executed.
20:05:17 INFO  : 'ps7_post_config' command is executed.
20:05:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:21 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:22 INFO  : 'con' command is executed.
20:05:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:22 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
20:06:33 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
20:06:39 INFO  : Disconnected from the channel tcfchan#17.
20:06:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:06:40 INFO  : 'jtag frequency' command is executed.
20:06:40 INFO  : Context for 'APU' is selected.
20:06:40 INFO  : System reset is completed.
20:06:43 INFO  : 'after 3000' command is executed.
20:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
20:06:54 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:06:54 INFO  : Context for 'APU' is selected.
20:06:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:54 INFO  : Context for 'APU' is selected.
20:06:54 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
20:06:55 INFO  : 'ps7_init' command is executed.
20:06:55 INFO  : 'ps7_post_config' command is executed.
20:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:59 INFO  : 'con' command is executed.
20:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:59 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
20:17:12 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
20:17:21 INFO  : Disconnected from the channel tcfchan#18.
20:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:17:22 INFO  : 'jtag frequency' command is executed.
20:17:24 INFO  : Context for 'APU' is selected.
20:17:25 INFO  : System reset is completed.
20:17:28 INFO  : 'after 3000' command is executed.
20:17:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
20:17:39 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:17:39 INFO  : Context for 'APU' is selected.
20:17:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:39 INFO  : Context for 'APU' is selected.
20:17:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
20:17:40 INFO  : 'ps7_init' command is executed.
20:17:40 INFO  : 'ps7_post_config' command is executed.
20:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:43 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:44 INFO  : 'con' command is executed.
20:17:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:17:44 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
20:18:09 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
20:18:13 INFO  : Disconnected from the channel tcfchan#19.
20:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:14 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:18:14 INFO  : 'jtag frequency' command is executed.
20:18:14 INFO  : Context for 'APU' is selected.
20:18:14 INFO  : System reset is completed.
20:18:17 INFO  : 'after 3000' command is executed.
20:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
20:18:28 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:18:28 INFO  : Context for 'APU' is selected.
20:18:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:28 INFO  : Context for 'APU' is selected.
20:18:28 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
20:18:29 INFO  : 'ps7_init' command is executed.
20:18:29 INFO  : 'ps7_post_config' command is executed.
20:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:33 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:33 INFO  : 'con' command is executed.
20:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:18:33 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
20:29:16 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
20:29:24 INFO  : Disconnected from the channel tcfchan#20.
20:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:29:26 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
20:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:31 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:29:31 INFO  : 'jtag frequency' command is executed.
20:29:31 INFO  : Context for 'APU' is selected.
20:29:31 INFO  : System reset is completed.
20:29:34 INFO  : 'after 3000' command is executed.
20:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
20:29:46 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:29:46 INFO  : Context for 'APU' is selected.
20:29:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:29:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:46 INFO  : Context for 'APU' is selected.
20:29:46 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
20:29:46 INFO  : 'ps7_init' command is executed.
20:29:46 INFO  : 'ps7_post_config' command is executed.
20:29:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:50 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:50 INFO  : 'con' command is executed.
20:29:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:29:50 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
21:16:51 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:17:09 INFO  : Disconnected from the channel tcfchan#21.
21:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:11 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:17:11 INFO  : 'jtag frequency' command is executed.
21:17:11 INFO  : Context for 'APU' is selected.
21:17:11 INFO  : System reset is completed.
21:17:14 INFO  : 'after 3000' command is executed.
21:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:17:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:17:26 INFO  : Context for 'APU' is selected.
21:17:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:17:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:26 INFO  : Context for 'APU' is selected.
21:17:26 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:17:26 INFO  : 'ps7_init' command is executed.
21:17:26 INFO  : 'ps7_post_config' command is executed.
21:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:30 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:31 INFO  : 'con' command is executed.
21:17:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:17:31 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:20:44 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:20:59 INFO  : Disconnected from the channel tcfchan#22.
21:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:21:00 INFO  : 'jtag frequency' command is executed.
21:21:02 INFO  : Context for 'APU' is selected.
21:21:02 INFO  : System reset is completed.
21:21:05 INFO  : 'after 3000' command is executed.
21:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:21:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:21:16 INFO  : Context for 'APU' is selected.
21:21:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:16 INFO  : Context for 'APU' is selected.
21:21:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
21:21:17 INFO  : 'ps7_init' command is executed.
21:21:17 INFO  : 'ps7_post_config' command is executed.
21:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:22 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:22 INFO  : 'con' command is executed.
21:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:22 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
21:26:18 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:26:28 INFO  : Disconnected from the channel tcfchan#23.
21:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:29 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:26:29 INFO  : 'jtag frequency' command is executed.
21:26:32 INFO  : Context for 'APU' is selected.
21:26:32 INFO  : System reset is completed.
21:26:35 INFO  : 'after 3000' command is executed.
21:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:26:46 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:26:46 INFO  : Context for 'APU' is selected.
21:26:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:46 INFO  : Context for 'APU' is selected.
21:26:46 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
21:26:47 INFO  : 'ps7_init' command is executed.
21:26:47 INFO  : 'ps7_post_config' command is executed.
21:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:51 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:51 INFO  : 'con' command is executed.
21:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:51 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
21:33:11 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:33:19 INFO  : Disconnected from the channel tcfchan#24.
21:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:33:29 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:33:35 INFO  : 'jtag frequency' command is executed.
21:33:35 INFO  : Context for 'APU' is selected.
21:33:36 INFO  : System reset is completed.
21:33:39 INFO  : 'after 3000' command is executed.
21:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:33:50 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:33:50 INFO  : Context for 'APU' is selected.
21:33:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:50 INFO  : Context for 'APU' is selected.
21:33:50 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
21:33:51 INFO  : 'ps7_init' command is executed.
21:33:51 INFO  : 'ps7_post_config' command is executed.
21:33:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:55 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:55 INFO  : 'con' command is executed.
21:33:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:55 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
21:57:15 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:57:28 INFO  : Disconnected from the channel tcfchan#25.
21:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:29 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:57:29 INFO  : 'jtag frequency' command is executed.
21:57:30 INFO  : Context for 'APU' is selected.
21:57:30 INFO  : System reset is completed.
21:57:33 INFO  : 'after 3000' command is executed.
21:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:57:45 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:57:45 INFO  : Context for 'APU' is selected.
21:57:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:45 INFO  : Context for 'APU' is selected.
21:57:45 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
21:57:45 INFO  : 'ps7_init' command is executed.
21:57:45 INFO  : 'ps7_post_config' command is executed.
21:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:49 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:50 INFO  : 'con' command is executed.
21:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:50 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
21:59:58 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
22:00:40 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:00:52 INFO  : Disconnected from the channel tcfchan#26.
22:01:04 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
22:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:18 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:01:18 INFO  : 'jtag frequency' command is executed.
22:01:18 INFO  : Context for 'APU' is selected.
22:01:18 INFO  : System reset is completed.
22:01:21 INFO  : 'after 3000' command is executed.
22:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:01:32 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:01:32 INFO  : Context for 'APU' is selected.
22:01:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:32 INFO  : Context for 'APU' is selected.
22:01:32 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
22:01:33 INFO  : 'ps7_init' command is executed.
22:01:33 INFO  : 'ps7_post_config' command is executed.
22:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:38 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:38 INFO  : 'con' command is executed.
22:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:38 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
22:03:16 INFO  : Disconnected from the channel tcfchan#28.
22:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:03:17 INFO  : 'jtag frequency' command is executed.
22:03:17 INFO  : Context for 'APU' is selected.
22:03:17 INFO  : System reset is completed.
22:03:20 INFO  : 'after 3000' command is executed.
22:03:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:03:32 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:03:32 INFO  : Context for 'APU' is selected.
22:03:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:32 INFO  : Context for 'APU' is selected.
22:03:32 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:03:32 INFO  : 'ps7_init' command is executed.
22:03:32 INFO  : 'ps7_post_config' command is executed.
22:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:36 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:37 INFO  : 'con' command is executed.
22:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:37 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:07:34 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
22:07:53 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
22:08:05 INFO  : Disconnected from the channel tcfchan#29.
22:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:08:06 INFO  : 'jtag frequency' command is executed.
22:08:06 INFO  : Context for 'APU' is selected.
22:08:06 INFO  : System reset is completed.
22:08:09 INFO  : 'after 3000' command is executed.
22:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:08:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:08:21 INFO  : Context for 'APU' is selected.
22:08:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:21 INFO  : Context for 'APU' is selected.
22:08:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
22:08:21 INFO  : 'ps7_init' command is executed.
22:08:22 INFO  : 'ps7_post_config' command is executed.
22:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:25 INFO  : 'con' command is executed.
22:08:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:08:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
22:09:23 INFO  : Disconnected from the channel tcfchan#31.
22:09:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:24 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:09:24 INFO  : 'jtag frequency' command is executed.
22:09:27 INFO  : Context for 'APU' is selected.
22:09:27 INFO  : System reset is completed.
22:09:30 INFO  : 'after 3000' command is executed.
22:09:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:09:41 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:09:41 INFO  : Context for 'APU' is selected.
22:09:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:41 INFO  : Context for 'APU' is selected.
22:09:41 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:09:42 INFO  : 'ps7_init' command is executed.
22:09:42 INFO  : 'ps7_post_config' command is executed.
22:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:46 INFO  : 'con' command is executed.
22:09:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:09:46 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:52:58 INFO  : Disconnected from the channel tcfchan#32.
08:37:48 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
08:37:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
08:37:51 INFO  : Registering command handlers for Vitis TCF services
08:37:52 INFO  : Platform repository initialization has completed.
08:37:56 INFO  : XSCT server has started successfully.
08:37:56 INFO  : plnx-install-location is set to ''
08:37:56 INFO  : Successfully done setting XSCT server connection channel  
08:37:58 INFO  : Successfully done setting workspace for the tool. 
08:37:58 INFO  : Successfully done query RDI_DATADIR 
08:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:38:11 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:38:11 INFO  : 'jtag frequency' command is executed.
08:38:11 INFO  : Context for 'APU' is selected.
08:38:11 INFO  : System reset is completed.
08:38:14 INFO  : 'after 3000' command is executed.
08:38:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:38:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:38:26 INFO  : Context for 'APU' is selected.
08:38:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
08:38:26 INFO  : Context for 'APU' is selected.
08:38:26 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
08:38:26 INFO  : 'ps7_init' command is executed.
08:38:26 INFO  : 'ps7_post_config' command is executed.
08:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:38:30 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:38:31 INFO  : 'configparams force-mem-access 0' command is executed.
08:38:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

08:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:38:31 INFO  : 'con' command is executed.
08:38:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:38:31 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
08:40:57 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
08:41:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

08:41:20 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
08:41:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

08:41:31 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
08:41:41 INFO  : Result from executing command 'removePlatformRepo': 
08:42:00 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
08:42:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:42:01 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
08:42:27 INFO  : Disconnected from the channel tcfchan#1.
08:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:42:28 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:42:28 INFO  : 'jtag frequency' command is executed.
08:42:29 INFO  : Context for 'APU' is selected.
08:42:29 INFO  : System reset is completed.
08:42:32 INFO  : 'after 3000' command is executed.
08:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:42:43 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:42:43 INFO  : Context for 'APU' is selected.
08:42:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
08:42:45 INFO  : Context for 'APU' is selected.
08:42:45 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
08:42:45 INFO  : 'ps7_init' command is executed.
08:42:45 INFO  : 'ps7_post_config' command is executed.
08:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:49 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:42:49 INFO  : 'configparams force-mem-access 0' command is executed.
08:42:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

08:42:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:42:49 INFO  : 'con' command is executed.
08:42:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:42:49 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
08:44:25 INFO  : Disconnected from the channel tcfchan#6.
08:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:26 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:44:26 INFO  : 'jtag frequency' command is executed.
08:44:28 INFO  : Context for 'APU' is selected.
08:44:28 INFO  : System reset is completed.
08:44:31 INFO  : 'after 3000' command is executed.
08:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:44:43 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:44:43 INFO  : Context for 'APU' is selected.
08:44:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:44:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:44:43 INFO  : Context for 'APU' is selected.
08:44:43 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
08:44:43 INFO  : 'ps7_init' command is executed.
08:44:43 INFO  : 'ps7_post_config' command is executed.
08:44:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:47 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:44:47 INFO  : 'configparams force-mem-access 0' command is executed.
08:44:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

08:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:47 INFO  : 'con' command is executed.
08:44:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:44:47 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
08:44:54 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
08:44:58 INFO  : Disconnected from the channel tcfchan#7.
08:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:59 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:44:59 INFO  : 'jtag frequency' command is executed.
08:45:02 INFO  : Context for 'APU' is selected.
08:45:02 INFO  : System reset is completed.
08:45:05 INFO  : 'after 3000' command is executed.
08:45:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:45:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:45:16 INFO  : Context for 'APU' is selected.
08:45:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
08:45:16 INFO  : Context for 'APU' is selected.
08:45:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
08:45:17 INFO  : 'ps7_init' command is executed.
08:45:17 INFO  : 'ps7_post_config' command is executed.
08:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:20 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:45:21 INFO  : 'configparams force-mem-access 0' command is executed.
08:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

08:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:21 INFO  : 'con' command is executed.
08:45:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:45:21 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
08:48:22 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
08:48:31 INFO  : Disconnected from the channel tcfchan#8.
08:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:48:32 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:48:32 INFO  : 'jtag frequency' command is executed.
08:48:34 INFO  : Context for 'APU' is selected.
08:48:35 INFO  : System reset is completed.
08:48:38 INFO  : 'after 3000' command is executed.
08:48:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:48:49 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:48:49 INFO  : Context for 'APU' is selected.
08:48:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
08:48:49 INFO  : Context for 'APU' is selected.
08:48:49 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
08:48:50 INFO  : 'ps7_init' command is executed.
08:48:50 INFO  : 'ps7_post_config' command is executed.
08:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:48:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:48:53 INFO  : 'configparams force-mem-access 0' command is executed.
08:48:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

08:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:48:54 INFO  : 'con' command is executed.
08:48:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:48:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
08:53:13 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
08:53:36 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
08:53:40 INFO  : Disconnected from the channel tcfchan#9.
08:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:41 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:53:41 INFO  : 'jtag frequency' command is executed.
08:53:41 INFO  : Context for 'APU' is selected.
08:53:41 INFO  : System reset is completed.
08:53:44 INFO  : 'after 3000' command is executed.
08:53:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:53:56 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:53:56 INFO  : Context for 'APU' is selected.
08:53:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:53:56 INFO  : 'configparams force-mem-access 1' command is executed.
08:53:56 INFO  : Context for 'APU' is selected.
08:53:56 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
08:53:57 INFO  : 'ps7_init' command is executed.
08:53:57 INFO  : 'ps7_post_config' command is executed.
08:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:00 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:00 INFO  : 'configparams force-mem-access 0' command is executed.
08:54:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

08:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:00 INFO  : 'con' command is executed.
08:54:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:54:00 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
09:44:26 INFO  : Disconnected from the channel tcfchan#11.
21:00:13 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
21:00:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
21:00:16 INFO  : Registering command handlers for Vitis TCF services
21:00:17 INFO  : Platform repository initialization has completed.
21:00:21 INFO  : XSCT server has started successfully.
21:00:21 INFO  : Successfully done setting XSCT server connection channel  
21:00:21 INFO  : plnx-install-location is set to ''
21:00:23 INFO  : Successfully done setting workspace for the tool. 
21:00:23 INFO  : Successfully done query RDI_DATADIR 
21:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:00:33 INFO  : 'jtag frequency' command is executed.
21:00:33 INFO  : Context for 'APU' is selected.
21:00:33 INFO  : System reset is completed.
21:00:36 INFO  : 'after 3000' command is executed.
21:00:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:00:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:00:48 INFO  : Context for 'APU' is selected.
21:00:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:48 INFO  : Context for 'APU' is selected.
21:00:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
21:00:48 INFO  : 'ps7_init' command is executed.
21:00:48 INFO  : 'ps7_post_config' command is executed.
21:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:53 INFO  : 'con' command is executed.
21:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:53 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
21:38:25 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:38:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

21:38:45 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:38:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

21:38:54 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:39:07 INFO  : Result from executing command 'removePlatformRepo': 
21:39:20 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
21:39:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:39:21 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:39:27 INFO  : Disconnected from the channel tcfchan#1.
21:39:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:28 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:39:28 INFO  : 'jtag frequency' command is executed.
21:39:30 INFO  : Context for 'APU' is selected.
21:39:30 INFO  : System reset is completed.
21:39:33 INFO  : 'after 3000' command is executed.
21:39:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:39:45 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:39:45 INFO  : Context for 'APU' is selected.
21:39:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:39:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:46 INFO  : Context for 'APU' is selected.
21:39:46 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
21:39:47 INFO  : 'ps7_init' command is executed.
21:39:47 INFO  : 'ps7_post_config' command is executed.
21:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:51 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:51 INFO  : 'con' command is executed.
21:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:51 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:09:30 INFO  : Result from executing command 'removePlatformRepo': 
22:09:42 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
22:09:42 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:09:43 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:11:59 INFO  : Disconnected from the channel tcfchan#6.
22:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:12:00 INFO  : 'jtag frequency' command is executed.
22:12:02 INFO  : Context for 'APU' is selected.
22:12:02 INFO  : System reset is completed.
22:12:05 INFO  : 'after 3000' command is executed.
22:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:12:17 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:12:17 INFO  : Context for 'APU' is selected.
22:12:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:17 INFO  : Context for 'APU' is selected.
22:12:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:12:17 INFO  : 'ps7_init' command is executed.
22:12:17 INFO  : 'ps7_post_config' command is executed.
22:12:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:21 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:21 INFO  : 'con' command is executed.
22:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:21 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:45:16 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:45:29 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:45:36 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:45:46 INFO  : Result from executing command 'removePlatformRepo': 
22:45:58 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
22:45:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:45:59 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:46:12 INFO  : Disconnected from the channel tcfchan#10.
22:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:13 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:46:13 INFO  : 'jtag frequency' command is executed.
22:46:14 INFO  : Context for 'APU' is selected.
22:46:14 INFO  : System reset is completed.
22:46:17 INFO  : 'after 3000' command is executed.
22:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:46:29 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:46:29 INFO  : Context for 'APU' is selected.
22:46:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:46:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:29 INFO  : Context for 'APU' is selected.
22:46:29 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:46:29 INFO  : 'ps7_init' command is executed.
22:46:29 INFO  : 'ps7_post_config' command is executed.
22:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:33 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:33 INFO  : 'con' command is executed.
22:46:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:33 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:47:10 INFO  : Disconnected from the channel tcfchan#15.
09:51:22 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
09:51:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
09:51:25 INFO  : Registering command handlers for Vitis TCF services
09:51:25 INFO  : Platform repository initialization has completed.
09:51:29 INFO  : XSCT server has started successfully.
09:51:31 INFO  : Successfully done setting XSCT server connection channel  
09:51:31 INFO  : plnx-install-location is set to ''
09:51:31 INFO  : Successfully done query RDI_DATADIR 
09:51:31 INFO  : Successfully done setting workspace for the tool. 
11:09:56 INFO  : Result from executing command 'removePlatformRepo': 
11:10:13 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:10:13 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper_ethernet|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper_ethernet/export/tangerineZ7_20_wrapper_ethernet/tangerineZ7_20_wrapper_ethernet.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:10:14 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:10:49 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:11:05 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:11:11 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:11:29 INFO  : Result from executing command 'removePlatformRepo': 
11:11:43 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:11:43 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper_ethernet|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper_ethernet/export/tangerineZ7_20_wrapper_ethernet/tangerineZ7_20_wrapper_ethernet.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:11:44 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:11:53 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:12:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:49 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:12:49 INFO  : 'jtag frequency' command is executed.
11:12:49 INFO  : Context for 'APU' is selected.
11:12:49 INFO  : System reset is completed.
11:12:52 INFO  : 'after 3000' command is executed.
11:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:13:04 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:13:04 INFO  : Context for 'APU' is selected.
11:13:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:04 INFO  : Context for 'APU' is selected.
11:13:04 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:13:04 INFO  : 'ps7_init' command is executed.
11:13:04 INFO  : 'ps7_post_config' command is executed.
11:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:08 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:08 INFO  : 'con' command is executed.
11:13:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:08 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:17:57 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:18:02 INFO  : Disconnected from the channel tcfchan#9.
11:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:18:03 INFO  : 'jtag frequency' command is executed.
11:18:05 INFO  : Context for 'APU' is selected.
11:18:05 INFO  : System reset is completed.
11:18:08 INFO  : 'after 3000' command is executed.
11:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:18:20 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:18:20 INFO  : Context for 'APU' is selected.
11:18:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:18:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:20 INFO  : Context for 'APU' is selected.
11:18:20 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:18:20 INFO  : 'ps7_init' command is executed.
11:18:20 INFO  : 'ps7_post_config' command is executed.
11:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:24 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:24 INFO  : 'con' command is executed.
11:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:18:24 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:29:07 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:29:12 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:29:19 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:29:26 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:29:35 INFO  : Disconnected from the channel tcfchan#10.
11:29:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:36 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:29:36 INFO  : 'jtag frequency' command is executed.
11:29:38 INFO  : Context for 'APU' is selected.
11:29:38 INFO  : System reset is completed.
11:29:41 INFO  : 'after 3000' command is executed.
11:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:29:53 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:29:53 INFO  : Context for 'APU' is selected.
11:29:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:53 INFO  : Context for 'APU' is selected.
11:29:53 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:29:53 INFO  : 'ps7_init' command is executed.
11:29:53 INFO  : 'ps7_post_config' command is executed.
11:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:57 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:58 INFO  : 'con' command is executed.
11:29:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:58 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:30:10 INFO  : Disconnected from the channel tcfchan#12.
11:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:11 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:30:11 INFO  : 'jtag frequency' command is executed.
11:30:14 INFO  : Context for 'APU' is selected.
11:30:14 INFO  : System reset is completed.
11:30:17 INFO  : 'after 3000' command is executed.
11:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:30:28 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:30:28 INFO  : Context for 'APU' is selected.
11:30:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:30:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:28 INFO  : Context for 'APU' is selected.
11:30:28 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:30:29 INFO  : 'ps7_init' command is executed.
11:30:29 INFO  : 'ps7_post_config' command is executed.
11:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:33 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:33 INFO  : 'con' command is executed.
11:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:33 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:40:35 INFO  : Result from executing command 'removePlatformRepo': 
11:40:47 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:40:47 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:40:48 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:40:56 INFO  : Disconnected from the channel tcfchan#13.
11:40:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:40:58 INFO  : 'jtag frequency' command is executed.
11:41:00 INFO  : Context for 'APU' is selected.
11:41:00 INFO  : System reset is completed.
11:41:03 INFO  : 'after 3000' command is executed.
11:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:41:14 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:41:14 INFO  : Context for 'APU' is selected.
11:41:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:41:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:14 INFO  : Context for 'APU' is selected.
11:41:14 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:41:15 INFO  : 'ps7_init' command is executed.
11:41:15 INFO  : 'ps7_post_config' command is executed.
11:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:19 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:19 INFO  : 'con' command is executed.
11:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:41:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:07:47 INFO  : Result from executing command 'removePlatformRepo': 
12:07:59 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:07:59 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:08:00 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:08:56 INFO  : Disconnected from the channel tcfchan#17.
12:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:57 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:08:57 INFO  : 'jtag frequency' command is executed.
12:08:59 INFO  : Context for 'APU' is selected.
12:08:59 INFO  : System reset is completed.
12:09:02 INFO  : 'after 3000' command is executed.
12:09:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:09:14 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:09:14 INFO  : Context for 'APU' is selected.
12:09:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:09:14 INFO  : Context for 'APU' is selected.
12:09:14 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:09:14 INFO  : 'ps7_init' command is executed.
12:09:14 INFO  : 'ps7_post_config' command is executed.
12:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:18 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:19 INFO  : 'con' command is executed.
12:09:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:09:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:14:56 INFO  : Result from executing command 'removePlatformRepo': 
12:15:08 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:15:08 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:15:09 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:15:22 INFO  : Disconnected from the channel tcfchan#21.
12:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:23 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:15:23 INFO  : 'jtag frequency' command is executed.
12:15:24 INFO  : Context for 'APU' is selected.
12:15:24 INFO  : System reset is completed.
12:15:27 INFO  : 'after 3000' command is executed.
12:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:15:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:15:38 INFO  : Context for 'APU' is selected.
12:15:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:38 INFO  : Context for 'APU' is selected.
12:15:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:15:39 INFO  : 'ps7_init' command is executed.
12:15:39 INFO  : 'ps7_post_config' command is executed.
12:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:43 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:43 INFO  : 'con' command is executed.
12:15:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:15:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:16:16 INFO  : Disconnected from the channel tcfchan#25.
12:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:16:17 INFO  : 'jtag frequency' command is executed.
12:16:19 INFO  : Context for 'APU' is selected.
12:16:19 INFO  : System reset is completed.
12:16:22 INFO  : 'after 3000' command is executed.
12:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:16:34 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:16:34 INFO  : Context for 'APU' is selected.
12:16:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:16:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:34 INFO  : Context for 'APU' is selected.
12:16:34 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:16:34 INFO  : 'ps7_init' command is executed.
12:16:34 INFO  : 'ps7_post_config' command is executed.
12:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:38 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:38 INFO  : 'con' command is executed.
12:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:16:38 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:17:47 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:17:52 INFO  : Disconnected from the channel tcfchan#26.
12:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:53 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:17:53 INFO  : 'jtag frequency' command is executed.
12:17:55 INFO  : Context for 'APU' is selected.
12:17:55 INFO  : System reset is completed.
12:17:58 INFO  : 'after 3000' command is executed.
12:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:18:09 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:18:09 INFO  : Context for 'APU' is selected.
12:18:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:18:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:09 INFO  : Context for 'APU' is selected.
12:18:09 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:18:10 INFO  : 'ps7_init' command is executed.
12:18:10 INFO  : 'ps7_post_config' command is executed.
12:18:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:14 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:14 INFO  : 'con' command is executed.
12:18:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:14 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:19:00 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:19:05 INFO  : Disconnected from the channel tcfchan#27.
12:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:19:06 INFO  : 'jtag frequency' command is executed.
12:19:06 INFO  : Context for 'APU' is selected.
12:19:06 INFO  : System reset is completed.
12:19:09 INFO  : 'after 3000' command is executed.
12:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:19:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:19:21 INFO  : Context for 'APU' is selected.
12:19:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:19:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:21 INFO  : Context for 'APU' is selected.
12:19:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:19:21 INFO  : 'ps7_init' command is executed.
12:19:21 INFO  : 'ps7_post_config' command is executed.
12:19:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:26 INFO  : 'con' command is executed.
12:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:19:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:38:07 INFO  : Result from executing command 'removePlatformRepo': 
12:38:21 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:38:21 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:38:22 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:38:33 INFO  : Disconnected from the channel tcfchan#28.
12:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:34 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:38:34 INFO  : 'jtag frequency' command is executed.
12:38:36 INFO  : Context for 'APU' is selected.
12:38:36 INFO  : System reset is completed.
12:38:39 INFO  : 'after 3000' command is executed.
12:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:38:51 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:38:51 INFO  : Context for 'APU' is selected.
12:38:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:51 INFO  : Context for 'APU' is selected.
12:38:51 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:38:51 INFO  : 'ps7_init' command is executed.
12:38:51 INFO  : 'ps7_post_config' command is executed.
12:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:55 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:55 INFO  : 'con' command is executed.
12:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:55 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:39:42 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:39:48 INFO  : Disconnected from the channel tcfchan#32.
12:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:50 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:39:50 INFO  : 'jtag frequency' command is executed.
12:39:52 INFO  : Context for 'APU' is selected.
12:39:52 INFO  : System reset is completed.
12:39:55 INFO  : 'after 3000' command is executed.
12:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:40:06 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:40:06 INFO  : Context for 'APU' is selected.
12:40:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:06 INFO  : Context for 'APU' is selected.
12:40:06 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:40:07 INFO  : 'ps7_init' command is executed.
12:40:07 INFO  : 'ps7_post_config' command is executed.
12:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:11 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:11 INFO  : 'con' command is executed.
12:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:40:11 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:40:37 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:40:44 INFO  : Disconnected from the channel tcfchan#33.
12:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:40:45 INFO  : 'jtag frequency' command is executed.
12:40:45 INFO  : Context for 'APU' is selected.
12:40:45 INFO  : System reset is completed.
12:40:48 INFO  : 'after 3000' command is executed.
12:40:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:41:00 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:41:00 INFO  : Context for 'APU' is selected.
12:41:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:00 INFO  : Context for 'APU' is selected.
12:41:00 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:41:00 INFO  : 'ps7_init' command is executed.
12:41:00 INFO  : 'ps7_post_config' command is executed.
12:41:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:04 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:04 INFO  : 'con' command is executed.
12:41:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:41:04 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:56:52 INFO  : Result from executing command 'removePlatformRepo': 
12:57:05 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:57:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:57:06 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:59:10 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:59:19 INFO  : Disconnected from the channel tcfchan#34.
12:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:20 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:59:20 INFO  : 'jtag frequency' command is executed.
12:59:21 INFO  : Context for 'APU' is selected.
12:59:21 INFO  : System reset is completed.
12:59:24 INFO  : 'after 3000' command is executed.
12:59:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:59:35 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:59:35 INFO  : Context for 'APU' is selected.
12:59:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:35 INFO  : Context for 'APU' is selected.
12:59:35 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:59:36 INFO  : 'ps7_init' command is executed.
12:59:36 INFO  : 'ps7_post_config' command is executed.
12:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:40 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:40 INFO  : 'con' command is executed.
12:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:40 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:01:07 INFO  : Result from executing command 'removePlatformRepo': 
14:01:18 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:01:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:01:19 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:01:32 INFO  : Disconnected from the channel tcfchan#39.
14:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:01:33 INFO  : 'jtag frequency' command is executed.
14:01:34 INFO  : Context for 'APU' is selected.
14:01:34 INFO  : System reset is completed.
14:01:37 INFO  : 'after 3000' command is executed.
14:01:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:01:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:01:48 INFO  : Context for 'APU' is selected.
14:01:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:48 INFO  : Context for 'APU' is selected.
14:01:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:01:49 INFO  : 'ps7_init' command is executed.
14:01:49 INFO  : 'ps7_post_config' command is executed.
14:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:53 INFO  : 'con' command is executed.
14:01:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:01:53 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:02:45 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:02:50 INFO  : Disconnected from the channel tcfchan#43.
14:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:51 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:02:51 INFO  : 'jtag frequency' command is executed.
14:02:51 INFO  : Context for 'APU' is selected.
14:02:51 INFO  : System reset is completed.
14:02:54 INFO  : 'after 3000' command is executed.
14:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:03:06 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:03:06 INFO  : Context for 'APU' is selected.
14:03:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:03:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:06 INFO  : Context for 'APU' is selected.
14:03:06 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:03:06 INFO  : 'ps7_init' command is executed.
14:03:06 INFO  : 'ps7_post_config' command is executed.
14:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:10 INFO  : 'con' command is executed.
14:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:04:46 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:05:03 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:05:07 INFO  : Disconnected from the channel tcfchan#44.
14:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:05:08 INFO  : 'jtag frequency' command is executed.
14:05:10 INFO  : Context for 'APU' is selected.
14:05:10 INFO  : System reset is completed.
14:05:13 INFO  : 'after 3000' command is executed.
14:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:05:25 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:05:25 INFO  : Context for 'APU' is selected.
14:05:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:05:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:25 INFO  : Context for 'APU' is selected.
14:05:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:05:25 INFO  : 'ps7_init' command is executed.
14:05:25 INFO  : 'ps7_post_config' command is executed.
14:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:29 INFO  : 'con' command is executed.
14:05:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:05:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:07:02 INFO  : Disconnected from the channel tcfchan#45.
14:07:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:07:03 INFO  : 'jtag frequency' command is executed.
14:07:05 INFO  : Context for 'APU' is selected.
14:07:05 INFO  : System reset is completed.
14:07:08 INFO  : 'after 3000' command is executed.
14:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:07:19 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:07:19 INFO  : Context for 'APU' is selected.
14:07:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:07:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:19 INFO  : Context for 'APU' is selected.
14:07:19 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:07:20 INFO  : 'ps7_init' command is executed.
14:07:20 INFO  : 'ps7_post_config' command is executed.
14:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:24 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:24 INFO  : 'con' command is executed.
14:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:07:24 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:07:36 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:07:41 INFO  : Disconnected from the channel tcfchan#46.
14:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:07:51 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:08:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:07 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:08:07 INFO  : 'jtag frequency' command is executed.
14:08:07 INFO  : Context for 'APU' is selected.
14:08:07 INFO  : System reset is completed.
14:08:10 INFO  : 'after 3000' command is executed.
14:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:08:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:08:21 INFO  : Context for 'APU' is selected.
14:08:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:21 INFO  : Context for 'APU' is selected.
14:08:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:08:22 INFO  : 'ps7_init' command is executed.
14:08:22 INFO  : 'ps7_post_config' command is executed.
14:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:26 INFO  : 'con' command is executed.
14:08:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:11:58 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:12:03 INFO  : Disconnected from the channel tcfchan#47.
14:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:04 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:12:04 INFO  : 'jtag frequency' command is executed.
14:12:06 INFO  : Context for 'APU' is selected.
14:12:06 INFO  : System reset is completed.
14:12:09 INFO  : 'after 3000' command is executed.
14:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:12:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:12:21 INFO  : Context for 'APU' is selected.
14:12:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:21 INFO  : Context for 'APU' is selected.
14:12:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:12:21 INFO  : 'ps7_init' command is executed.
14:12:21 INFO  : 'ps7_post_config' command is executed.
14:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:25 INFO  : 'con' command is executed.
14:12:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:12:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:13:19 INFO  : Result from executing command 'removePlatformRepo': 
14:13:32 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:13:32 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:13:33 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:14:33 INFO  : Disconnected from the channel tcfchan#48.
14:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:34 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:14:34 INFO  : 'jtag frequency' command is executed.
14:14:36 INFO  : Context for 'APU' is selected.
14:14:36 INFO  : System reset is completed.
14:14:39 INFO  : 'after 3000' command is executed.
14:14:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:14:51 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:14:51 INFO  : Context for 'APU' is selected.
14:14:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:14:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:51 INFO  : Context for 'APU' is selected.
14:14:51 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:14:51 INFO  : 'ps7_init' command is executed.
14:14:51 INFO  : 'ps7_post_config' command is executed.
14:14:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:55 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:55 INFO  : 'con' command is executed.
14:14:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:55 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:15:08 INFO  : Disconnected from the channel tcfchan#52.
14:15:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:15:09 INFO  : 'jtag frequency' command is executed.
14:15:11 INFO  : Context for 'APU' is selected.
14:15:12 INFO  : System reset is completed.
14:15:15 INFO  : 'after 3000' command is executed.
14:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:15:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:15:26 INFO  : Context for 'APU' is selected.
14:15:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:26 INFO  : Context for 'APU' is selected.
14:15:26 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:15:26 INFO  : 'ps7_init' command is executed.
14:15:26 INFO  : 'ps7_post_config' command is executed.
14:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:30 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:31 INFO  : 'con' command is executed.
14:15:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:31 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:17:12 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:17:16 INFO  : Disconnected from the channel tcfchan#53.
14:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:17:17 INFO  : 'jtag frequency' command is executed.
14:17:19 INFO  : Context for 'APU' is selected.
14:17:19 INFO  : System reset is completed.
14:17:22 INFO  : 'after 3000' command is executed.
14:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:17:34 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:17:34 INFO  : Context for 'APU' is selected.
14:17:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:34 INFO  : Context for 'APU' is selected.
14:17:34 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:17:34 INFO  : 'ps7_init' command is executed.
14:17:34 INFO  : 'ps7_post_config' command is executed.
14:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:38 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:39 INFO  : 'con' command is executed.
14:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:17:39 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:20:16 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:20:26 INFO  : Disconnected from the channel tcfchan#54.
14:20:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:27 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:20:27 INFO  : 'jtag frequency' command is executed.
14:20:27 INFO  : Context for 'APU' is selected.
14:20:27 INFO  : System reset is completed.
14:20:31 INFO  : 'after 3000' command is executed.
14:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:20:42 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:20:42 INFO  : Context for 'APU' is selected.
14:20:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:42 INFO  : Context for 'APU' is selected.
14:20:42 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:20:42 INFO  : 'ps7_init' command is executed.
14:20:42 INFO  : 'ps7_post_config' command is executed.
14:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:47 INFO  : 'con' command is executed.
14:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:47 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:47:25 INFO  : Disconnected from the channel tcfchan#55.
14:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:26 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:47:26 INFO  : 'jtag frequency' command is executed.
14:47:27 INFO  : Context for 'APU' is selected.
14:47:27 INFO  : System reset is completed.
14:47:30 INFO  : 'after 3000' command is executed.
14:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:47:41 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:47:41 INFO  : Context for 'APU' is selected.
14:47:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:47:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:41 INFO  : Context for 'APU' is selected.
14:47:41 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:47:42 INFO  : 'ps7_init' command is executed.
14:47:42 INFO  : 'ps7_post_config' command is executed.
14:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:46 INFO  : 'con' command is executed.
14:47:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:47:46 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
15:48:56 INFO  : Disconnected from the channel tcfchan#56.
19:04:42 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
19:04:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
19:04:45 INFO  : Registering command handlers for Vitis TCF services
19:04:45 INFO  : XSCT server has started successfully.
19:04:46 INFO  : Platform repository initialization has completed.
19:04:47 INFO  : plnx-install-location is set to ''
19:04:47 INFO  : Successfully done setting XSCT server connection channel  
19:04:47 INFO  : Successfully done query RDI_DATADIR 
19:04:47 INFO  : Successfully done setting workspace for the tool. 
19:41:45 INFO  : Result from executing command 'removePlatformRepo': 
19:42:01 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
19:42:01 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper_ethernet|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper_ethernet/export/tangerineZ7_20_wrapper_ethernet/tangerineZ7_20_wrapper_ethernet.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:42:01 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:24 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:42:24 INFO  : 'jtag frequency' command is executed.
19:42:24 INFO  : Context for 'APU' is selected.
19:42:24 INFO  : System reset is completed.
19:42:27 INFO  : 'after 3000' command is executed.
19:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:42:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:42:38 INFO  : Context for 'APU' is selected.
19:42:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:38 INFO  : Context for 'APU' is selected.
19:42:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:42:39 INFO  : 'ps7_init' command is executed.
19:42:39 INFO  : 'ps7_post_config' command is executed.
19:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:43 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:43 INFO  : 'con' command is executed.
19:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:43:01 INFO  : Disconnected from the channel tcfchan#4.
19:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:02 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:43:02 INFO  : 'jtag frequency' command is executed.
19:43:04 INFO  : Context for 'APU' is selected.
19:43:04 INFO  : System reset is completed.
19:43:07 INFO  : 'after 3000' command is executed.
19:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:43:18 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:43:19 INFO  : Context for 'APU' is selected.
19:43:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:19 INFO  : Context for 'APU' is selected.
19:43:19 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:43:19 INFO  : 'ps7_init' command is executed.
19:43:19 INFO  : 'ps7_post_config' command is executed.
19:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:23 INFO  : 'con' command is executed.
19:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:50:03 INFO  : Result from executing command 'removePlatformRepo': 
19:50:18 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
19:50:18 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:50:19 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:50:34 INFO  : Disconnected from the channel tcfchan#5.
19:50:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:36 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:50:36 INFO  : 'jtag frequency' command is executed.
19:50:36 INFO  : Context for 'APU' is selected.
19:50:36 INFO  : System reset is completed.
19:50:39 INFO  : 'after 3000' command is executed.
19:50:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:50:51 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:50:51 INFO  : Context for 'APU' is selected.
19:50:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:51 INFO  : Context for 'APU' is selected.
19:50:51 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:50:51 INFO  : 'ps7_init' command is executed.
19:50:51 INFO  : 'ps7_post_config' command is executed.
19:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:55 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:55 INFO  : 'con' command is executed.
19:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:55 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
21:23:39 INFO  : Result from executing command 'removePlatformRepo': 
21:23:51 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
21:23:51 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:23:52 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:24:05 INFO  : Disconnected from the channel tcfchan#9.
21:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:24:06 INFO  : 'jtag frequency' command is executed.
21:24:08 INFO  : Context for 'APU' is selected.
21:24:08 INFO  : System reset is completed.
21:24:11 INFO  : 'after 3000' command is executed.
21:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:24:23 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:24:23 INFO  : Context for 'APU' is selected.
21:24:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:24:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:23 INFO  : Context for 'APU' is selected.
21:24:23 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
21:24:23 INFO  : 'ps7_init' command is executed.
21:24:23 INFO  : 'ps7_post_config' command is executed.
21:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:27 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:27 INFO  : 'con' command is executed.
21:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:24:27 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
21:48:43 INFO  : Result from executing command 'removePlatformRepo': 
21:48:57 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
21:48:57 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:48:58 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:49:09 INFO  : Disconnected from the channel tcfchan#13.
21:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:10 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:49:10 INFO  : 'jtag frequency' command is executed.
21:49:10 INFO  : Context for 'APU' is selected.
21:49:10 INFO  : System reset is completed.
21:49:13 INFO  : 'after 3000' command is executed.
21:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
21:49:25 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:49:25 INFO  : Context for 'APU' is selected.
21:49:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:25 INFO  : Context for 'APU' is selected.
21:49:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
21:49:25 INFO  : 'ps7_init' command is executed.
21:49:25 INFO  : 'ps7_post_config' command is executed.
21:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:29 INFO  : 'con' command is executed.
21:49:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
22:19:27 INFO  : Result from executing command 'removePlatformRepo': 
22:19:40 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
22:19:40 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
22:19:41 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
22:19:54 INFO  : Disconnected from the channel tcfchan#17.
22:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:55 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:19:55 INFO  : 'jtag frequency' command is executed.
22:19:57 INFO  : Context for 'APU' is selected.
22:19:58 INFO  : System reset is completed.
22:20:01 INFO  : 'after 3000' command is executed.
22:20:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
22:20:12 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:20:12 INFO  : Context for 'APU' is selected.
22:20:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:20:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:12 INFO  : Context for 'APU' is selected.
22:20:12 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:20:12 INFO  : 'ps7_init' command is executed.
22:20:12 INFO  : 'ps7_post_config' command is executed.
22:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:16 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:17 INFO  : 'con' command is executed.
22:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:17 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:07:32 INFO  : Result from executing command 'removePlatformRepo': 
23:07:48 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
23:07:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:07:49 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:07:59 INFO  : Disconnected from the channel tcfchan#21.
23:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:08:00 INFO  : 'jtag frequency' command is executed.
23:08:02 INFO  : Context for 'APU' is selected.
23:08:02 INFO  : System reset is completed.
23:08:05 INFO  : 'after 3000' command is executed.
23:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:08:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:08:16 INFO  : Context for 'APU' is selected.
23:08:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:08:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:16 INFO  : Context for 'APU' is selected.
23:08:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:08:17 INFO  : 'ps7_init' command is executed.
23:08:17 INFO  : 'ps7_post_config' command is executed.
23:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:21 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:21 INFO  : 'con' command is executed.
23:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:08:21 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:09:03 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:09:07 INFO  : Disconnected from the channel tcfchan#25.
23:09:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:09:08 INFO  : 'jtag frequency' command is executed.
23:09:09 INFO  : Context for 'APU' is selected.
23:09:09 INFO  : System reset is completed.
23:09:12 INFO  : 'after 3000' command is executed.
23:09:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:09:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:09:24 INFO  : Context for 'APU' is selected.
23:09:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:09:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:24 INFO  : Context for 'APU' is selected.
23:09:24 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:09:24 INFO  : 'ps7_init' command is executed.
23:09:24 INFO  : 'ps7_post_config' command is executed.
23:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:28 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:28 INFO  : 'con' command is executed.
23:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:28 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:21:01 INFO  : Result from executing command 'removePlatformRepo': 
23:21:15 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
23:21:15 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:21:16 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:21:28 INFO  : Disconnected from the channel tcfchan#26.
23:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:29 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:21:29 INFO  : 'jtag frequency' command is executed.
23:21:31 INFO  : Context for 'APU' is selected.
23:21:31 INFO  : System reset is completed.
23:21:34 INFO  : 'after 3000' command is executed.
23:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:21:46 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:21:46 INFO  : Context for 'APU' is selected.
23:21:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:46 INFO  : Context for 'APU' is selected.
23:21:46 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:21:46 INFO  : 'ps7_init' command is executed.
23:21:46 INFO  : 'ps7_post_config' command is executed.
23:21:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:50 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:50 INFO  : 'con' command is executed.
23:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:21:50 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:27:40 INFO  : Result from executing command 'removePlatformRepo': 
23:27:53 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
23:27:53 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:27:54 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:28:07 INFO  : Disconnected from the channel tcfchan#30.
23:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:28:08 INFO  : 'jtag frequency' command is executed.
23:28:10 INFO  : Context for 'APU' is selected.
23:28:10 INFO  : System reset is completed.
23:28:13 INFO  : 'after 3000' command is executed.
23:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:28:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:28:24 INFO  : Context for 'APU' is selected.
23:28:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:24 INFO  : Context for 'APU' is selected.
23:28:24 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:28:25 INFO  : 'ps7_init' command is executed.
23:28:25 INFO  : 'ps7_post_config' command is executed.
23:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:29 INFO  : 'con' command is executed.
23:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:37:59 INFO  : Result from executing command 'removePlatformRepo': 
23:38:13 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
23:38:13 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:38:14 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:39:00 INFO  : Disconnected from the channel tcfchan#34.
23:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:01 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:39:01 INFO  : 'jtag frequency' command is executed.
23:39:03 INFO  : Context for 'APU' is selected.
23:39:03 INFO  : System reset is completed.
23:39:06 INFO  : 'after 3000' command is executed.
23:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
23:39:18 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:39:18 INFO  : Context for 'APU' is selected.
23:39:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:39:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:18 INFO  : Context for 'APU' is selected.
23:39:18 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:39:18 INFO  : 'ps7_init' command is executed.
23:39:18 INFO  : 'ps7_post_config' command is executed.
23:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:22 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:23 INFO  : 'con' command is executed.
23:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:57:24 INFO  : Result from executing command 'removePlatformRepo': 
23:57:38 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
23:57:38 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:57:40 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
00:00:42 INFO  : Disconnected from the channel tcfchan#38.
00:00:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:43 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:00:43 INFO  : 'jtag frequency' command is executed.
00:00:45 INFO  : Context for 'APU' is selected.
00:00:45 INFO  : System reset is completed.
00:00:48 INFO  : 'after 3000' command is executed.
00:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
00:00:59 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:00:59 INFO  : Context for 'APU' is selected.
00:00:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:00:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:59 INFO  : Context for 'APU' is selected.
00:00:59 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
00:01:00 INFO  : 'ps7_init' command is executed.
00:01:00 INFO  : 'ps7_post_config' command is executed.
00:01:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:03 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:04 INFO  : 'con' command is executed.
00:01:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:01:04 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
00:01:37 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
00:01:49 INFO  : Disconnected from the channel tcfchan#42.
00:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:50 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:01:50 INFO  : 'jtag frequency' command is executed.
00:01:52 INFO  : Context for 'APU' is selected.
00:01:52 INFO  : System reset is completed.
00:01:55 INFO  : 'after 3000' command is executed.
00:01:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
00:02:06 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:02:07 INFO  : Context for 'APU' is selected.
00:02:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:07 INFO  : Context for 'APU' is selected.
00:02:07 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
00:02:07 INFO  : 'ps7_init' command is executed.
00:02:07 INFO  : 'ps7_post_config' command is executed.
00:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:10 INFO  : 'con' command is executed.
00:02:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:02:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
00:02:44 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
00:03:02 INFO  : Disconnected from the channel tcfchan#44.
00:03:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:03:03 INFO  : 'jtag frequency' command is executed.
00:03:05 INFO  : Context for 'APU' is selected.
00:03:05 INFO  : System reset is completed.
00:03:08 INFO  : 'after 3000' command is executed.
00:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
00:03:20 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:03:20 INFO  : Context for 'APU' is selected.
00:03:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:03:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:20 INFO  : Context for 'APU' is selected.
00:03:20 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
00:03:20 INFO  : 'ps7_init' command is executed.
00:03:20 INFO  : 'ps7_post_config' command is executed.
00:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:23 INFO  : 'con' command is executed.
00:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:03:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
00:04:42 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
00:04:57 INFO  : Disconnected from the channel tcfchan#46.
00:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:04:58 INFO  : 'jtag frequency' command is executed.
00:05:00 INFO  : Context for 'APU' is selected.
00:05:00 INFO  : System reset is completed.
00:05:03 INFO  : 'after 3000' command is executed.
00:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
00:05:15 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:05:15 INFO  : Context for 'APU' is selected.
00:05:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:15 INFO  : Context for 'APU' is selected.
00:05:15 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl' is done.
00:05:15 INFO  : 'ps7_init' command is executed.
00:05:15 INFO  : 'ps7_post_config' command is executed.
00:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:18 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:19 INFO  : 'con' command is executed.
00:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:05:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_tinyRaytracer_system\_ide\scripts\debugger_tinyraytracer-default.tcl'
00:05:43 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
00:05:58 INFO  : Disconnected from the channel tcfchan#48.
00:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:59 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:05:59 INFO  : 'jtag frequency' command is executed.
00:06:01 INFO  : Context for 'APU' is selected.
00:06:01 INFO  : System reset is completed.
00:06:04 INFO  : 'after 3000' command is executed.
00:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
00:06:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:06:16 INFO  : Context for 'APU' is selected.
00:06:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:06:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:16 INFO  : Context for 'APU' is selected.
00:06:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
00:06:16 INFO  : 'ps7_init' command is executed.
00:06:16 INFO  : 'ps7_post_config' command is executed.
00:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:20 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:21 INFO  : 'con' command is executed.
00:06:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:06:21 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
00:06:55 INFO  : Result from executing command 'removePlatformRepo': 
00:07:12 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
00:07:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
00:07:13 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
00:11:09 INFO  : Disconnected from the channel tcfchan#50.
00:11:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:10 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
00:11:10 INFO  : 'jtag frequency' command is executed.
00:11:11 INFO  : Context for 'APU' is selected.
00:11:11 INFO  : System reset is completed.
00:11:14 INFO  : 'after 3000' command is executed.
00:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
00:11:25 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
00:11:25 INFO  : Context for 'APU' is selected.
00:11:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
00:11:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:25 INFO  : Context for 'APU' is selected.
00:11:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
00:11:26 INFO  : 'ps7_init' command is executed.
00:11:26 INFO  : 'ps7_post_config' command is executed.
00:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:29 INFO  : 'con' command is executed.
00:11:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:11:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
00:11:32 INFO  : Disconnected from the channel tcfchan#54.
08:06:27 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
08:06:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
08:06:30 INFO  : Registering command handlers for Vitis TCF services
08:06:31 INFO  : Platform repository initialization has completed.
08:06:49 INFO  : XSCT server has started successfully.
08:06:49 INFO  : Successfully done setting XSCT server connection channel  
08:06:51 INFO  : plnx-install-location is set to ''
08:06:51 INFO  : Successfully done setting workspace for the tool. 
08:06:51 INFO  : Successfully done query RDI_DATADIR 
08:22:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:22:15 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:22:15 INFO  : 'jtag frequency' command is executed.
08:22:15 INFO  : Context for 'APU' is selected.
08:22:15 INFO  : System reset is completed.
08:22:18 INFO  : 'after 3000' command is executed.
08:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:22:30 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:22:30 INFO  : Context for 'APU' is selected.
08:22:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:22:30 INFO  : 'configparams force-mem-access 1' command is executed.
08:22:30 INFO  : Context for 'APU' is selected.
08:22:30 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
08:22:31 INFO  : 'ps7_init' command is executed.
08:22:31 INFO  : 'ps7_post_config' command is executed.
08:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:22:34 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:22:34 INFO  : 'configparams force-mem-access 0' command is executed.
08:22:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

08:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:22:34 INFO  : 'con' command is executed.
08:22:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:22:34 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
08:53:30 INFO  : Result from executing command 'removePlatformRepo': 
08:53:55 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
08:53:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:53:56 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
08:54:12 INFO  : Disconnected from the channel tcfchan#1.
08:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:13 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:54:13 INFO  : 'jtag frequency' command is executed.
08:54:15 INFO  : Context for 'APU' is selected.
08:54:15 INFO  : System reset is completed.
08:54:19 INFO  : 'after 3000' command is executed.
08:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
08:54:30 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:54:30 INFO  : Context for 'APU' is selected.
08:54:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:54:31 INFO  : 'configparams force-mem-access 1' command is executed.
08:54:31 INFO  : Context for 'APU' is selected.
08:54:31 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
08:54:32 INFO  : 'ps7_init' command is executed.
08:54:32 INFO  : 'ps7_post_config' command is executed.
08:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:35 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
08:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

08:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:35 INFO  : 'con' command is executed.
08:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:54:35 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
09:23:56 INFO  : Result from executing command 'removePlatformRepo': 
09:24:07 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
09:24:07 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:24:08 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
09:24:24 INFO  : Disconnected from the channel tcfchan#5.
09:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:25 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:24:25 INFO  : 'jtag frequency' command is executed.
09:24:26 INFO  : Context for 'APU' is selected.
09:24:26 INFO  : System reset is completed.
09:24:29 INFO  : 'after 3000' command is executed.
09:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
09:24:40 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:24:40 INFO  : Context for 'APU' is selected.
09:24:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:24:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:24:40 INFO  : Context for 'APU' is selected.
09:24:40 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
09:24:41 INFO  : 'ps7_init' command is executed.
09:24:41 INFO  : 'ps7_post_config' command is executed.
09:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:44 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

09:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:44 INFO  : 'con' command is executed.
09:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:24:44 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:01:18 INFO  : Result from executing command 'removePlatformRepo': 
11:03:23 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:03:23 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:03:24 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:03:44 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:03:50 INFO  : Disconnected from the channel tcfchan#9.
11:03:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:51 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:03:51 INFO  : 'jtag frequency' command is executed.
11:03:53 INFO  : Context for 'APU' is selected.
11:03:53 INFO  : System reset is completed.
11:03:56 INFO  : 'after 3000' command is executed.
11:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:04:08 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:04:08 INFO  : Context for 'APU' is selected.
11:04:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:08 INFO  : Context for 'APU' is selected.
11:04:08 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:04:08 INFO  : 'ps7_init' command is executed.
11:04:08 INFO  : 'ps7_post_config' command is executed.
11:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:12 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:12 INFO  : 'con' command is executed.
11:04:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:12 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:21:27 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:21:32 INFO  : Disconnected from the channel tcfchan#13.
11:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:21:33 INFO  : 'jtag frequency' command is executed.
11:21:35 INFO  : Context for 'APU' is selected.
11:21:35 INFO  : System reset is completed.
11:21:38 INFO  : 'after 3000' command is executed.
11:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:21:50 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:21:50 INFO  : Context for 'APU' is selected.
11:21:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:21:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:50 INFO  : Context for 'APU' is selected.
11:21:50 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:21:50 INFO  : 'ps7_init' command is executed.
11:21:50 INFO  : 'ps7_post_config' command is executed.
11:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:54 INFO  : 'con' command is executed.
11:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:21:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:23:17 INFO  : Result from executing command 'removePlatformRepo': 
11:23:36 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:23:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:23:36 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:23:48 INFO  : Disconnected from the channel tcfchan#14.
11:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:49 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:23:49 INFO  : 'jtag frequency' command is executed.
11:23:51 INFO  : Context for 'APU' is selected.
11:23:51 INFO  : System reset is completed.
11:23:54 INFO  : 'after 3000' command is executed.
11:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:24:06 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:24:06 INFO  : Context for 'APU' is selected.
11:24:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:06 INFO  : Context for 'APU' is selected.
11:24:06 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:24:06 INFO  : 'ps7_init' command is executed.
11:24:06 INFO  : 'ps7_post_config' command is executed.
11:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:10 INFO  : 'con' command is executed.
11:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:31:51 INFO  : Result from executing command 'removePlatformRepo': 
11:32:32 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:32:32 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:32:33 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:32:46 INFO  : Disconnected from the channel tcfchan#18.
11:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:47 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:32:47 INFO  : 'jtag frequency' command is executed.
11:32:47 INFO  : Context for 'APU' is selected.
11:32:47 INFO  : System reset is completed.
11:32:50 INFO  : 'after 3000' command is executed.
11:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:33:01 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:33:01 INFO  : Context for 'APU' is selected.
11:33:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:01 INFO  : Context for 'APU' is selected.
11:33:01 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:33:02 INFO  : 'ps7_init' command is executed.
11:33:02 INFO  : 'ps7_post_config' command is executed.
11:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:05 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:06 INFO  : 'con' command is executed.
11:33:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:06 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:35:02 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:35:21 INFO  : Disconnected from the channel tcfchan#22.
11:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:35:22 INFO  : 'jtag frequency' command is executed.
11:35:22 INFO  : Context for 'APU' is selected.
11:35:22 INFO  : System reset is completed.
11:35:25 INFO  : 'after 3000' command is executed.
11:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:35:37 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:35:37 INFO  : Context for 'APU' is selected.
11:35:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:35:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:37 INFO  : Context for 'APU' is selected.
11:35:37 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:35:37 INFO  : 'ps7_init' command is executed.
11:35:37 INFO  : 'ps7_post_config' command is executed.
11:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:41 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:41 INFO  : 'con' command is executed.
11:35:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:41 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:35:53 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:35:58 INFO  : Disconnected from the channel tcfchan#23.
11:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:59 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:35:59 INFO  : 'jtag frequency' command is executed.
11:36:01 INFO  : Context for 'APU' is selected.
11:36:01 INFO  : System reset is completed.
11:36:04 INFO  : 'after 3000' command is executed.
11:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:36:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:36:16 INFO  : Context for 'APU' is selected.
11:36:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:16 INFO  : Context for 'APU' is selected.
11:36:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:36:16 INFO  : 'ps7_init' command is executed.
11:36:16 INFO  : 'ps7_post_config' command is executed.
11:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:20 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:20 INFO  : 'con' command is executed.
11:36:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:20 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:36:58 INFO  : Result from executing command 'removePlatformRepo': 
11:37:12 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:37:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:37:13 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:37:25 INFO  : Disconnected from the channel tcfchan#24.
11:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:26 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:37:26 INFO  : 'jtag frequency' command is executed.
11:37:26 INFO  : Context for 'APU' is selected.
11:37:26 INFO  : System reset is completed.
11:37:29 INFO  : 'after 3000' command is executed.
11:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:37:40 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:37:40 INFO  : Context for 'APU' is selected.
11:37:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:40 INFO  : Context for 'APU' is selected.
11:37:40 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:37:41 INFO  : 'ps7_init' command is executed.
11:37:41 INFO  : 'ps7_post_config' command is executed.
11:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:44 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:45 INFO  : 'con' command is executed.
11:37:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:45 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:42:18 INFO  : Result from executing command 'removePlatformRepo': 
11:42:33 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:42:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:42:34 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:42:48 INFO  : Disconnected from the channel tcfchan#28.
11:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:49 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:42:49 INFO  : 'jtag frequency' command is executed.
11:42:51 INFO  : Context for 'APU' is selected.
11:42:51 INFO  : System reset is completed.
11:42:54 INFO  : 'after 3000' command is executed.
11:42:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:43:05 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:43:05 INFO  : Context for 'APU' is selected.
11:43:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:05 INFO  : Context for 'APU' is selected.
11:43:06 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:43:06 INFO  : 'ps7_init' command is executed.
11:43:06 INFO  : 'ps7_post_config' command is executed.
11:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:09 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:10 INFO  : 'con' command is executed.
11:43:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:49:40 INFO  : Result from executing command 'removePlatformRepo': 
11:49:58 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:49:58 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:49:58 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:50:22 INFO  : Disconnected from the channel tcfchan#32.
11:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:23 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:50:23 INFO  : 'jtag frequency' command is executed.
11:50:24 INFO  : Context for 'APU' is selected.
11:50:24 INFO  : System reset is completed.
11:50:27 INFO  : 'after 3000' command is executed.
11:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:50:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:50:38 INFO  : Context for 'APU' is selected.
11:50:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:38 INFO  : Context for 'APU' is selected.
11:50:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:50:39 INFO  : 'ps7_init' command is executed.
11:50:39 INFO  : 'ps7_post_config' command is executed.
11:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:42 INFO  : 'con' command is executed.
11:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:42 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
11:56:09 INFO  : Result from executing command 'removePlatformRepo': 
11:56:24 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
11:56:24 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
11:56:25 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
11:56:39 INFO  : Disconnected from the channel tcfchan#36.
11:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
11:56:40 INFO  : 'jtag frequency' command is executed.
11:56:41 INFO  : Context for 'APU' is selected.
11:56:41 INFO  : System reset is completed.
11:56:44 INFO  : 'after 3000' command is executed.
11:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
11:56:56 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
11:56:56 INFO  : Context for 'APU' is selected.
11:56:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
11:56:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:56 INFO  : Context for 'APU' is selected.
11:56:56 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
11:56:56 INFO  : 'ps7_init' command is executed.
11:56:56 INFO  : 'ps7_post_config' command is executed.
11:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:00 INFO  : 'con' command is executed.
11:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:00 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:03:01 INFO  : Result from executing command 'removePlatformRepo': 
12:03:16 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:03:17 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:03:18 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:03:34 INFO  : Disconnected from the channel tcfchan#40.
12:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:03:35 INFO  : 'jtag frequency' command is executed.
12:03:36 INFO  : Context for 'APU' is selected.
12:03:36 INFO  : System reset is completed.
12:03:39 INFO  : 'after 3000' command is executed.
12:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:03:50 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:03:50 INFO  : Context for 'APU' is selected.
12:03:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:50 INFO  : Context for 'APU' is selected.
12:03:50 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:03:51 INFO  : 'ps7_init' command is executed.
12:03:51 INFO  : 'ps7_post_config' command is executed.
12:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:54 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:54 INFO  : 'con' command is executed.
12:03:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:03:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:10:35 INFO  : Result from executing command 'removePlatformRepo': 
12:10:46 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:10:46 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:10:47 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:11:39 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:12:40 INFO  : Disconnected from the channel tcfchan#44.
12:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:41 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:12:41 INFO  : 'jtag frequency' command is executed.
12:12:41 INFO  : Context for 'APU' is selected.
12:12:41 INFO  : System reset is completed.
12:12:44 INFO  : 'after 3000' command is executed.
12:12:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:12:56 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:12:56 INFO  : Context for 'APU' is selected.
12:12:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:12:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:56 INFO  : Context for 'APU' is selected.
12:12:56 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:12:56 INFO  : 'ps7_init' command is executed.
12:12:56 INFO  : 'ps7_post_config' command is executed.
12:12:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:00 INFO  : 'con' command is executed.
12:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:00 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:18:50 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:18:54 INFO  : Disconnected from the channel tcfchan#49.
12:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:55 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:18:55 INFO  : 'jtag frequency' command is executed.
12:18:57 INFO  : Context for 'APU' is selected.
12:18:57 INFO  : System reset is completed.
12:19:00 INFO  : 'after 3000' command is executed.
12:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:19:12 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:19:12 INFO  : Context for 'APU' is selected.
12:19:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:12 INFO  : Context for 'APU' is selected.
12:19:12 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:19:12 INFO  : 'ps7_init' command is executed.
12:19:12 INFO  : 'ps7_post_config' command is executed.
12:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:15 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:16 INFO  : 'con' command is executed.
12:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:19:16 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:20:37 INFO  : Result from executing command 'removePlatformRepo': 
12:20:54 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:20:54 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:20:55 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:21:41 INFO  : Disconnected from the channel tcfchan#50.
12:21:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:42 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:21:42 INFO  : 'jtag frequency' command is executed.
12:21:42 INFO  : Context for 'APU' is selected.
12:21:42 INFO  : System reset is completed.
12:21:45 INFO  : 'after 3000' command is executed.
12:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:21:57 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:21:57 INFO  : Context for 'APU' is selected.
12:21:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:57 INFO  : Context for 'APU' is selected.
12:21:57 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:21:57 INFO  : 'ps7_init' command is executed.
12:21:57 INFO  : 'ps7_post_config' command is executed.
12:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:01 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:01 INFO  : 'con' command is executed.
12:22:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:01 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:25:12 INFO  : Result from executing command 'removePlatformRepo': 
12:25:26 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:25:26 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:25:26 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:25:42 INFO  : Disconnected from the channel tcfchan#54.
12:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:43 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:25:43 INFO  : 'jtag frequency' command is executed.
12:25:45 INFO  : Context for 'APU' is selected.
12:25:45 INFO  : System reset is completed.
12:25:48 INFO  : 'after 3000' command is executed.
12:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:26:00 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:26:00 INFO  : Context for 'APU' is selected.
12:26:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:00 INFO  : Context for 'APU' is selected.
12:26:00 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:26:00 INFO  : 'ps7_init' command is executed.
12:26:00 INFO  : 'ps7_post_config' command is executed.
12:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:03 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:04 INFO  : 'con' command is executed.
12:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:26:04 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:29:27 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:29:31 INFO  : Disconnected from the channel tcfchan#58.
12:29:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:32 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:29:32 INFO  : 'jtag frequency' command is executed.
12:29:34 INFO  : Context for 'APU' is selected.
12:29:34 INFO  : System reset is completed.
12:29:37 INFO  : 'after 3000' command is executed.
12:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:29:49 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:29:49 INFO  : Context for 'APU' is selected.
12:29:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:49 INFO  : Context for 'APU' is selected.
12:29:49 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:29:49 INFO  : 'ps7_init' command is executed.
12:29:49 INFO  : 'ps7_post_config' command is executed.
12:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:53 INFO  : 'con' command is executed.
12:29:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:53 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:37:08 INFO  : Result from executing command 'removePlatformRepo': 
12:37:28 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:37:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:37:29 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:38:31 INFO  : Disconnected from the channel tcfchan#59.
12:38:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:32 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:38:32 INFO  : 'jtag frequency' command is executed.
12:38:33 INFO  : Context for 'APU' is selected.
12:38:33 INFO  : System reset is completed.
12:38:36 INFO  : 'after 3000' command is executed.
12:38:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:38:47 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:38:47 INFO  : Context for 'APU' is selected.
12:38:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:38:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:47 INFO  : Context for 'APU' is selected.
12:38:47 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:38:48 INFO  : 'ps7_init' command is executed.
12:38:48 INFO  : 'ps7_post_config' command is executed.
12:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:51 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:51 INFO  : 'con' command is executed.
12:38:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:38:51 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:46:43 INFO  : Result from executing command 'removePlatformRepo': 
12:46:57 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
12:46:57 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:46:58 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
12:47:13 INFO  : Disconnected from the channel tcfchan#63.
12:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:14 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:47:14 INFO  : 'jtag frequency' command is executed.
12:47:15 INFO  : Context for 'APU' is selected.
12:47:15 INFO  : System reset is completed.
12:47:18 INFO  : 'after 3000' command is executed.
12:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
12:47:30 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:47:30 INFO  : Context for 'APU' is selected.
12:47:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:30 INFO  : Context for 'APU' is selected.
12:47:30 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:47:30 INFO  : 'ps7_init' command is executed.
12:47:30 INFO  : 'ps7_post_config' command is executed.
12:47:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:33 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:34 INFO  : 'con' command is executed.
12:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:47:34 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:47:46 INFO  : Disconnected from the channel tcfchan#67.
13:58:06 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/IDE.log'.
13:58:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\temp_xsdb_launch_script.tcl
13:58:09 INFO  : Registering command handlers for Vitis TCF services
13:58:10 INFO  : Platform repository initialization has completed.
13:58:14 INFO  : XSCT server has started successfully.
13:58:14 INFO  : plnx-install-location is set to ''
13:58:14 INFO  : Successfully done setting XSCT server connection channel  
13:58:16 INFO  : Successfully done setting workspace for the tool. 
13:58:16 INFO  : Successfully done query RDI_DATADIR 
14:01:12 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:01:26 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:01:30 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:01:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

14:01:43 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:01:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

14:01:55 INFO  : Result from executing command 'removePlatformRepo': 
14:02:09 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:02:09 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper_ethernet|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper_ethernet/export/tangerineZ7_20_wrapper_ethernet/tangerineZ7_20_wrapper_ethernet.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:02:10 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:02:33 INFO  : Result from executing command 'removePlatformRepo': 
14:02:49 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:02:49 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper_ethernet|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper_ethernet/export/tangerineZ7_20_wrapper_ethernet/tangerineZ7_20_wrapper_ethernet.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:02:50 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:03:06 INFO  : 'jtag frequency' command is executed.
14:03:06 INFO  : Context for 'APU' is selected.
14:03:06 INFO  : System reset is completed.
14:03:09 INFO  : 'after 3000' command is executed.
14:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:03:20 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:03:20 INFO  : Context for 'APU' is selected.
14:03:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:03:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:21 INFO  : Context for 'APU' is selected.
14:03:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:03:21 INFO  : 'ps7_init' command is executed.
14:03:21 INFO  : 'ps7_post_config' command is executed.
14:03:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:25 INFO  : 'con' command is executed.
14:03:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:03:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:04:31 INFO  : Hardware specification for platform project 'tangerineZ7_20_wrapper' is updated.
14:04:42 INFO  : Successfully removed platform .
14:04:43 INFO  : Platform 'tangerineZ7_20_wrapper' is added to custom repositories.
14:04:50 INFO  : Result from executing command 'removePlatformRepo': 
14:05:20 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:05:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:05:21 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:05:22 INFO  : Updating application flags with new BSP settings...
14:05:22 INFO  : Successfully updated application flags for project slideshow.
14:05:26 INFO  : The hardware specification used by project 'slideshow' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:05:26 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\slideshow\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
14:05:26 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\slideshow\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
14:05:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\slideshow\_ide\bitstream' in project 'slideshow'.
14:05:26 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\slideshow\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:05:29 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\slideshow\_ide\psinit' in project 'slideshow'.
14:06:10 INFO  : No changes in MSS file content so sources will not be generated.
14:06:24 INFO  : No changes in MSS file content so sources will not be generated.
14:06:48 INFO  : No changes in MSS file content so sources will not be generated.
14:06:59 INFO  : Result from executing command 'removePlatformRepo': 
14:07:10 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:07:10 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:07:16 INFO  : Result from executing command 'removePlatformRepo': 
14:07:28 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:07:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:07:29 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:07:29 INFO  : Updating application flags with new BSP settings...
14:07:29 INFO  : Successfully updated application flags for project slideshow.
14:08:22 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:08:34 INFO  : Disconnected from the channel tcfchan#9.
14:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:08:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:08:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:50 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:08:50 INFO  : 'jtag frequency' command is executed.
14:08:50 INFO  : Context for 'APU' is selected.
14:08:50 INFO  : System reset is completed.
14:08:53 INFO  : 'after 3000' command is executed.
14:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:09:05 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:09:05 INFO  : Context for 'APU' is selected.
14:09:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:09:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:05 INFO  : Context for 'APU' is selected.
14:09:05 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:09:05 INFO  : 'ps7_init' command is executed.
14:09:05 INFO  : 'ps7_post_config' command is executed.
14:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:09 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:09 INFO  : 'con' command is executed.
14:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:09:09 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:13:12 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:13:16 INFO  : Disconnected from the channel tcfchan#17.
14:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:13:17 INFO  : 'jtag frequency' command is executed.
14:13:18 INFO  : Context for 'APU' is selected.
14:13:18 INFO  : System reset is completed.
14:13:21 INFO  : 'after 3000' command is executed.
14:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:13:32 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:13:32 INFO  : Context for 'APU' is selected.
14:13:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:13:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:32 INFO  : Context for 'APU' is selected.
14:13:32 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:13:33 INFO  : 'ps7_init' command is executed.
14:13:33 INFO  : 'ps7_post_config' command is executed.
14:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:36 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:36 INFO  : 'con' command is executed.
14:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:13:36 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:18:36 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:18:41 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:18:53 INFO  : Disconnected from the channel tcfchan#18.
14:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:54 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:18:54 INFO  : 'jtag frequency' command is executed.
14:18:57 INFO  : Context for 'APU' is selected.
14:18:57 INFO  : System reset is completed.
14:19:00 INFO  : 'after 3000' command is executed.
14:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:19:11 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:19:11 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:19:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:11 INFO  : Context for 'APU' is selected.
14:19:11 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:19:12 INFO  : 'ps7_init' command is executed.
14:19:12 INFO  : 'ps7_post_config' command is executed.
14:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:15 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:15 INFO  : 'con' command is executed.
14:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:15 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:32:53 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:33:26 INFO  : Disconnected from the channel tcfchan#20.
14:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:28 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:33:28 INFO  : 'jtag frequency' command is executed.
14:33:28 INFO  : Context for 'APU' is selected.
14:33:28 INFO  : System reset is completed.
14:33:31 INFO  : 'after 3000' command is executed.
14:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:33:42 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:33:42 INFO  : Context for 'APU' is selected.
14:33:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:33:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:42 INFO  : Context for 'APU' is selected.
14:33:42 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:33:43 INFO  : 'ps7_init' command is executed.
14:33:43 INFO  : 'ps7_post_config' command is executed.
14:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:46 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:46 INFO  : 'con' command is executed.
14:33:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:46 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:35:13 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:35:32 INFO  : Disconnected from the channel tcfchan#22.
14:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:35:33 INFO  : 'jtag frequency' command is executed.
14:35:33 INFO  : Context for 'APU' is selected.
14:35:33 INFO  : System reset is completed.
14:35:36 INFO  : 'after 3000' command is executed.
14:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:35:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:35:48 INFO  : Context for 'APU' is selected.
14:35:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:48 INFO  : Context for 'APU' is selected.
14:35:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:35:48 INFO  : 'ps7_init' command is executed.
14:35:48 INFO  : 'ps7_post_config' command is executed.
14:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:52 INFO  : 'con' command is executed.
14:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:35:52 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:36:25 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:36:26 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
14:36:26 INFO  : Updating application flags with new BSP settings...
14:36:26 INFO  : Successfully updated application flags for project fractal.
14:36:30 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
14:36:30 INFO  : Updating application flags with new BSP settings...
14:36:30 INFO  : Successfully updated application flags for project commanche.
14:36:33 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
14:36:33 INFO  : Updating application flags with new BSP settings...
14:36:33 INFO  : Successfully updated application flags for project shell.
14:36:39 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
14:36:39 INFO  : Updating application flags with new BSP settings...
14:36:39 INFO  : Successfully updated application flags for project mp3Player.
14:36:57 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:36:57 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:36:58 INFO  : Checking for BSP changes to sync application flags for project 'ethernetTest'...
14:37:01 INFO  : The hardware specification used by project 'commanche' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:37:01 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\commanche\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
14:37:01 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\commanche\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
14:37:01 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\commanche\_ide\bitstream' in project 'commanche'.
14:37:01 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\commanche\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:37:03 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\commanche\_ide\psinit' in project 'commanche'.
14:37:11 INFO  : The hardware specification used by project 'fractal' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:37:11 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\fractal\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
14:37:11 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\fractal\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
14:37:11 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\fractal\_ide\bitstream' in project 'fractal'.
14:37:11 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\fractal\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:37:14 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\fractal\_ide\psinit' in project 'fractal'.
14:37:18 INFO  : The hardware specification used by project 'mp3Player' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:37:18 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\mp3Player\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
14:37:18 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\mp3Player\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
14:37:18 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\mp3Player\_ide\bitstream' in project 'mp3Player'.
14:37:18 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\mp3Player\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:37:21 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\mp3Player\_ide\psinit' in project 'mp3Player'.
14:37:25 INFO  : The hardware specification used by project 'shell' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:37:25 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
14:37:25 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
14:37:25 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\bitstream' in project 'shell'.
14:37:25 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:37:28 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\shell\_ide\psinit' in project 'shell'.
14:37:36 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
14:37:36 INFO  : Updating application flags with new BSP settings...
14:37:36 INFO  : Successfully updated application flags for project tinyRaytracer.
14:37:40 INFO  : The hardware specification used by project 'tinyRaytracer' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:37:40 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tinyRaytracer\_ide\bitstream\tangerineZ7_20_wrapper.bit' stored in project is removed.
14:37:40 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tinyRaytracer\_ide\bitstream\tangerineZ7_20_wrapper.mmi' stored in project is removed.
14:37:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tinyRaytracer\_ide\bitstream' in project 'tinyRaytracer'.
14:37:40 INFO  : The file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tinyRaytracer\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:37:42 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tinyRaytracer\_ide\psinit' in project 'tinyRaytracer'.
14:37:47 INFO  : Disconnected from the channel tcfchan#24.
14:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:48 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:37:48 INFO  : 'jtag frequency' command is executed.
14:37:48 INFO  : Context for 'APU' is selected.
14:37:48 INFO  : System reset is completed.
14:37:51 INFO  : 'after 3000' command is executed.
14:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:38:03 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:38:03 INFO  : Context for 'APU' is selected.
14:38:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:03 INFO  : Context for 'APU' is selected.
14:38:03 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:38:03 INFO  : 'ps7_init' command is executed.
14:38:03 INFO  : 'ps7_post_config' command is executed.
14:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:07 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:07 INFO  : 'con' command is executed.
14:38:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:38:07 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:40:36 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:40:42 INFO  : Disconnected from the channel tcfchan#33.
14:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:43 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:40:43 INFO  : 'jtag frequency' command is executed.
14:40:43 INFO  : Context for 'APU' is selected.
14:40:44 INFO  : System reset is completed.
14:40:47 INFO  : 'after 3000' command is executed.
14:40:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:40:58 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:40:58 INFO  : Context for 'APU' is selected.
14:40:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:40:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:58 INFO  : Context for 'APU' is selected.
14:40:58 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:40:59 INFO  : 'ps7_init' command is executed.
14:40:59 INFO  : 'ps7_post_config' command is executed.
14:40:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:02 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:02 INFO  : 'con' command is executed.
14:41:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:02 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:44:13 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:44:20 INFO  : Disconnected from the channel tcfchan#34.
14:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:21 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:44:21 INFO  : 'jtag frequency' command is executed.
14:44:21 INFO  : Context for 'APU' is selected.
14:44:22 INFO  : System reset is completed.
14:44:25 INFO  : 'after 3000' command is executed.
14:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:44:36 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:44:36 INFO  : Context for 'APU' is selected.
14:44:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:36 INFO  : Context for 'APU' is selected.
14:44:36 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:44:37 INFO  : 'ps7_init' command is executed.
14:44:37 INFO  : 'ps7_post_config' command is executed.
14:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:40 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:40 INFO  : 'con' command is executed.
14:44:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:44:40 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:46:59 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:47:00 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
14:47:00 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
14:47:01 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
14:47:02 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
14:47:02 INFO  : Checking for BSP changes to sync application flags for project 'ethernetTest'...
14:47:28 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
14:49:32 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:49:38 INFO  : Disconnected from the channel tcfchan#35.
14:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:39 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:49:39 INFO  : 'jtag frequency' command is executed.
14:49:39 INFO  : Context for 'APU' is selected.
14:49:39 INFO  : System reset is completed.
14:49:42 INFO  : 'after 3000' command is executed.
14:49:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:49:53 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:49:53 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:53 INFO  : Context for 'APU' is selected.
14:49:53 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:49:54 INFO  : 'ps7_init' command is executed.
14:49:54 INFO  : 'ps7_post_config' command is executed.
14:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:57 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:58 INFO  : 'con' command is executed.
14:49:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:49:58 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
14:51:33 INFO  : Result from executing command 'removePlatformRepo': 
14:51:48 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
14:51:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:51:49 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
14:52:09 INFO  : Disconnected from the channel tcfchan#43.
14:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:10 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
14:52:10 INFO  : 'jtag frequency' command is executed.
14:52:10 INFO  : Context for 'APU' is selected.
14:52:10 INFO  : System reset is completed.
14:52:13 INFO  : 'after 3000' command is executed.
14:52:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
14:52:25 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
14:52:25 INFO  : Context for 'APU' is selected.
14:52:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
14:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:25 INFO  : Context for 'APU' is selected.
14:52:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
14:52:25 INFO  : 'ps7_init' command is executed.
14:52:25 INFO  : 'ps7_post_config' command is executed.
14:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : 'con' command is executed.
14:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:52:29 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
15:33:36 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
15:33:42 INFO  : Disconnected from the channel tcfchan#47.
15:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:43 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
15:33:43 INFO  : 'jtag frequency' command is executed.
15:33:43 INFO  : Context for 'APU' is selected.
15:33:43 INFO  : System reset is completed.
15:33:46 INFO  : 'after 3000' command is executed.
15:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
15:33:58 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
15:33:58 INFO  : Context for 'APU' is selected.
15:33:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
15:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:58 INFO  : Context for 'APU' is selected.
15:33:58 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
15:33:58 INFO  : 'ps7_init' command is executed.
15:33:58 INFO  : 'ps7_post_config' command is executed.
15:33:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:02 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:02 INFO  : 'con' command is executed.
15:34:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:02 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
15:34:26 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
15:34:30 INFO  : Disconnected from the channel tcfchan#48.
15:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:31 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
15:34:31 INFO  : 'jtag frequency' command is executed.
15:34:31 INFO  : Context for 'APU' is selected.
15:34:31 INFO  : System reset is completed.
15:34:34 INFO  : 'after 3000' command is executed.
15:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
15:34:46 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
15:34:46 INFO  : Context for 'APU' is selected.
15:34:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
15:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:46 INFO  : Context for 'APU' is selected.
15:34:46 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
15:34:46 INFO  : 'ps7_init' command is executed.
15:34:46 INFO  : 'ps7_post_config' command is executed.
15:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:50 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:50 INFO  : 'con' command is executed.
15:34:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:50 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
15:35:28 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
15:35:32 INFO  : Disconnected from the channel tcfchan#49.
15:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
15:35:33 INFO  : 'jtag frequency' command is executed.
15:35:33 INFO  : Context for 'APU' is selected.
15:35:33 INFO  : System reset is completed.
15:35:36 INFO  : 'after 3000' command is executed.
15:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
15:35:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
15:35:48 INFO  : Context for 'APU' is selected.
15:35:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
15:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:48 INFO  : Context for 'APU' is selected.
15:35:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
15:35:48 INFO  : 'ps7_init' command is executed.
15:35:48 INFO  : 'ps7_post_config' command is executed.
15:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:52 INFO  : 'con' command is executed.
15:35:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:52 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
16:05:45 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
16:06:25 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
16:06:34 INFO  : Disconnected from the channel tcfchan#50.
16:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:06:35 INFO  : 'jtag frequency' command is executed.
16:06:35 INFO  : Context for 'APU' is selected.
16:06:35 INFO  : System reset is completed.
16:06:38 INFO  : 'after 3000' command is executed.
16:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
16:06:49 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:06:49 INFO  : Context for 'APU' is selected.
16:06:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:06:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:49 INFO  : Context for 'APU' is selected.
16:06:49 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
16:06:50 INFO  : 'ps7_init' command is executed.
16:06:50 INFO  : 'ps7_post_config' command is executed.
16:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:54 INFO  : 'con' command is executed.
16:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:06:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
16:09:18 INFO  : Result from executing command 'removePlatformRepo': 
16:09:34 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
16:09:34 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:09:35 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
16:09:50 INFO  : Disconnected from the channel tcfchan#51.
16:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:51 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:09:51 INFO  : 'jtag frequency' command is executed.
16:09:51 INFO  : Context for 'APU' is selected.
16:09:51 INFO  : System reset is completed.
16:09:54 INFO  : 'after 3000' command is executed.
16:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
16:10:06 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:10:06 INFO  : Context for 'APU' is selected.
16:10:06 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:06 INFO  : Context for 'APU' is selected.
16:10:06 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
16:10:06 INFO  : 'ps7_init' command is executed.
16:10:06 INFO  : 'ps7_post_config' command is executed.
16:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:10 INFO  : 'con' command is executed.
16:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:10:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
16:33:03 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
16:33:16 INFO  : Disconnected from the channel tcfchan#55.
16:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:18 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:33:18 INFO  : 'jtag frequency' command is executed.
16:33:18 INFO  : Context for 'APU' is selected.
16:33:18 INFO  : System reset is completed.
16:33:21 INFO  : 'after 3000' command is executed.
16:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
16:33:32 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:33:32 INFO  : Context for 'APU' is selected.
16:33:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:32 INFO  : Context for 'APU' is selected.
16:33:32 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
16:33:33 INFO  : 'ps7_init' command is executed.
16:33:33 INFO  : 'ps7_post_config' command is executed.
16:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:37 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:37 INFO  : 'con' command is executed.
16:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:37 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
16:36:45 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
16:36:49 INFO  : Disconnected from the channel tcfchan#57.
16:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:51 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:36:51 INFO  : 'jtag frequency' command is executed.
16:36:51 INFO  : Context for 'APU' is selected.
16:36:51 INFO  : System reset is completed.
16:36:54 INFO  : 'after 3000' command is executed.
16:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
16:37:05 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:37:05 INFO  : Context for 'APU' is selected.
16:37:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:05 INFO  : Context for 'APU' is selected.
16:37:05 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
16:37:06 INFO  : 'ps7_init' command is executed.
16:37:06 INFO  : 'ps7_post_config' command is executed.
16:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:10 INFO  : 'con' command is executed.
16:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:37:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
16:38:58 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
16:39:02 INFO  : Disconnected from the channel tcfchan#58.
16:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:39:03 INFO  : 'jtag frequency' command is executed.
16:39:03 INFO  : Context for 'APU' is selected.
16:39:03 INFO  : System reset is completed.
16:39:06 INFO  : 'after 3000' command is executed.
16:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
16:39:18 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:39:18 INFO  : Context for 'APU' is selected.
16:39:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:39:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:18 INFO  : Context for 'APU' is selected.
16:39:18 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
16:39:18 INFO  : 'ps7_init' command is executed.
16:39:18 INFO  : 'ps7_post_config' command is executed.
16:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:22 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:23 INFO  : 'con' command is executed.
16:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
16:43:32 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
16:43:38 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
16:43:44 INFO  : Result from executing command 'removePlatformRepo': 
16:44:20 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
16:44:20 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:44:21 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
16:44:44 INFO  : Disconnected from the channel tcfchan#59.
16:44:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
16:44:45 INFO  : 'jtag frequency' command is executed.
16:44:47 INFO  : Context for 'APU' is selected.
16:44:47 INFO  : System reset is completed.
16:44:50 INFO  : 'after 3000' command is executed.
16:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
16:45:02 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
16:45:02 INFO  : Context for 'APU' is selected.
16:45:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
16:45:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:02 INFO  : Context for 'APU' is selected.
16:45:02 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
16:45:02 INFO  : 'ps7_init' command is executed.
16:45:02 INFO  : 'ps7_post_config' command is executed.
16:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:05 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : 'con' command is executed.
16:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:45:06 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
16:45:27 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
17:31:03 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:31:14 INFO  : Disconnected from the channel tcfchan#63.
17:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:15 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:31:15 INFO  : 'jtag frequency' command is executed.
17:31:17 INFO  : Context for 'APU' is selected.
17:31:17 INFO  : System reset is completed.
17:31:20 INFO  : 'after 3000' command is executed.
17:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:31:32 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:31:32 INFO  : Context for 'APU' is selected.
17:31:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:32 INFO  : Context for 'APU' is selected.
17:31:32 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl' is done.
17:31:32 INFO  : 'ps7_init' command is executed.
17:31:32 INFO  : 'ps7_post_config' command is executed.
17:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:35 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:36 INFO  : 'con' command is executed.
17:31:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:36 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_tinyRaytracer_system\_ide\scripts\debugger_tinyraytracer-default.tcl'
17:32:01 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:32:06 INFO  : Disconnected from the channel tcfchan#65.
17:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:07 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:32:07 INFO  : 'jtag frequency' command is executed.
17:32:08 INFO  : Context for 'APU' is selected.
17:32:08 INFO  : System reset is completed.
17:32:11 INFO  : 'after 3000' command is executed.
17:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:32:22 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:32:23 INFO  : Context for 'APU' is selected.
17:32:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:32:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:23 INFO  : Context for 'APU' is selected.
17:32:23 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl' is done.
17:32:23 INFO  : 'ps7_init' command is executed.
17:32:23 INFO  : 'ps7_post_config' command is executed.
17:32:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:26 INFO  : 'con' command is executed.
17:32:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_tinyRaytracer_system\_ide\scripts\debugger_tinyraytracer-default.tcl'
17:32:42 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
17:32:46 INFO  : Disconnected from the channel tcfchan#66.
17:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:47 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:32:47 INFO  : 'jtag frequency' command is executed.
17:32:50 INFO  : Context for 'APU' is selected.
17:32:50 INFO  : System reset is completed.
17:32:53 INFO  : 'after 3000' command is executed.
17:32:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:33:04 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:33:04 INFO  : Context for 'APU' is selected.
17:33:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:04 INFO  : Context for 'APU' is selected.
17:33:04 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl' is done.
17:33:05 INFO  : 'ps7_init' command is executed.
17:33:05 INFO  : 'ps7_post_config' command is executed.
17:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:08 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tinyRaytracer/Debug/tinyRaytracer.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:08 INFO  : 'con' command is executed.
17:33:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:33:08 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_tinyRaytracer_system\_ide\scripts\debugger_tinyraytracer-default.tcl'
17:34:55 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
17:35:02 INFO  : Disconnected from the channel tcfchan#67.
17:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:04 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:35:04 INFO  : 'jtag frequency' command is executed.
17:35:06 INFO  : Context for 'APU' is selected.
17:35:06 INFO  : System reset is completed.
17:35:09 INFO  : 'after 3000' command is executed.
17:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:35:20 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:35:20 INFO  : Context for 'APU' is selected.
17:35:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:35:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:20 INFO  : Context for 'APU' is selected.
17:35:20 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
17:35:21 INFO  : 'ps7_init' command is executed.
17:35:21 INFO  : 'ps7_post_config' command is executed.
17:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:25 INFO  : 'con' command is executed.
17:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:35:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
17:35:50 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
17:35:55 INFO  : Disconnected from the channel tcfchan#68.
17:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:56 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:35:56 INFO  : 'jtag frequency' command is executed.
17:35:57 INFO  : Context for 'APU' is selected.
17:35:57 INFO  : System reset is completed.
17:36:00 INFO  : 'after 3000' command is executed.
17:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:36:12 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:36:12 INFO  : Context for 'APU' is selected.
17:36:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:36:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:12 INFO  : Context for 'APU' is selected.
17:36:12 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
17:36:12 INFO  : 'ps7_init' command is executed.
17:36:12 INFO  : 'ps7_post_config' command is executed.
17:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:16 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:16 INFO  : 'con' command is executed.
17:36:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:36:16 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
17:36:32 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
17:36:49 INFO  : Disconnected from the channel tcfchan#69.
17:36:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:50 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:36:50 INFO  : 'jtag frequency' command is executed.
17:36:51 INFO  : Context for 'APU' is selected.
17:36:51 INFO  : System reset is completed.
17:36:54 INFO  : 'after 3000' command is executed.
17:36:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:37:05 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:37:05 INFO  : Context for 'APU' is selected.
17:37:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:05 INFO  : Context for 'APU' is selected.
17:37:05 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl' is done.
17:37:06 INFO  : 'ps7_init' command is executed.
17:37:06 INFO  : 'ps7_post_config' command is executed.
17:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/mp3Player/Debug/mp3Player.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:10 INFO  : 'con' command is executed.
17:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:37:10 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_mp3Player_system\_ide\scripts\debugger_mp3player-default.tcl'
17:38:28 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
17:38:35 INFO  : Disconnected from the channel tcfchan#70.
17:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:36 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:38:36 INFO  : 'jtag frequency' command is executed.
17:38:37 INFO  : Context for 'APU' is selected.
17:38:37 INFO  : System reset is completed.
17:38:40 INFO  : 'after 3000' command is executed.
17:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:38:52 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:38:52 INFO  : Context for 'APU' is selected.
17:38:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:38:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:52 INFO  : Context for 'APU' is selected.
17:38:52 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
17:38:52 INFO  : 'ps7_init' command is executed.
17:38:52 INFO  : 'ps7_post_config' command is executed.
17:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : 'con' command is executed.
17:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:55 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
17:39:22 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:39:36 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
17:39:42 INFO  : Disconnected from the channel tcfchan#71.
17:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:43 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:39:43 INFO  : 'jtag frequency' command is executed.
17:39:43 INFO  : Context for 'APU' is selected.
17:39:43 INFO  : System reset is completed.
17:39:46 INFO  : 'after 3000' command is executed.
17:39:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:39:57 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:39:57 INFO  : Context for 'APU' is selected.
17:39:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:39:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:57 INFO  : Context for 'APU' is selected.
17:39:57 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl' is done.
17:39:58 INFO  : 'ps7_init' command is executed.
17:39:58 INFO  : 'ps7_post_config' command is executed.
17:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:01 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/fractal/Debug/fractal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:01 INFO  : 'con' command is executed.
17:40:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:01 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_fractal_system\_ide\scripts\debugger_fractal-default.tcl'
17:42:08 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:42:34 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:42:41 INFO  : Disconnected from the channel tcfchan#73.
17:42:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:43 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:42:43 INFO  : 'jtag frequency' command is executed.
17:42:43 INFO  : Context for 'APU' is selected.
17:42:43 INFO  : System reset is completed.
17:42:46 INFO  : 'after 3000' command is executed.
17:42:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:42:58 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:42:58 INFO  : Context for 'APU' is selected.
17:42:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:58 INFO  : Context for 'APU' is selected.
17:42:58 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:42:58 INFO  : 'ps7_init' command is executed.
17:42:58 INFO  : 'ps7_post_config' command is executed.
17:42:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : 'con' command is executed.
17:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:01 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
17:48:20 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:48:58 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
17:49:14 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:49:51 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:49:57 INFO  : Disconnected from the channel tcfchan#74.
17:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:49:58 INFO  : 'jtag frequency' command is executed.
17:50:00 INFO  : Context for 'APU' is selected.
17:50:00 INFO  : System reset is completed.
17:50:03 INFO  : 'after 3000' command is executed.
17:50:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:50:15 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:50:15 INFO  : Context for 'APU' is selected.
17:50:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:15 INFO  : Context for 'APU' is selected.
17:50:15 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:50:15 INFO  : 'ps7_init' command is executed.
17:50:15 INFO  : 'ps7_post_config' command is executed.
17:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:19 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:19 INFO  : 'con' command is executed.
17:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:50:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
17:51:02 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
17:51:07 INFO  : Disconnected from the channel tcfchan#77.
17:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:51:09 INFO  : 'jtag frequency' command is executed.
17:51:09 INFO  : Context for 'APU' is selected.
17:51:09 INFO  : System reset is completed.
17:51:12 INFO  : 'after 3000' command is executed.
17:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:51:24 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:51:24 INFO  : Context for 'APU' is selected.
17:51:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:24 INFO  : Context for 'APU' is selected.
17:51:24 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:51:24 INFO  : 'ps7_init' command is executed.
17:51:24 INFO  : 'ps7_post_config' command is executed.
17:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:28 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:28 INFO  : 'con' command is executed.
17:51:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:28 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
17:52:32 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:52:39 INFO  : Disconnected from the channel tcfchan#79.
17:52:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:52:40 INFO  : 'jtag frequency' command is executed.
17:52:40 INFO  : Context for 'APU' is selected.
17:52:41 INFO  : System reset is completed.
17:52:44 INFO  : 'after 3000' command is executed.
17:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:52:55 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:52:55 INFO  : Context for 'APU' is selected.
17:52:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:52:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:55 INFO  : Context for 'APU' is selected.
17:52:55 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:52:56 INFO  : 'ps7_init' command is executed.
17:52:56 INFO  : 'ps7_post_config' command is executed.
17:52:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:59 INFO  : 'con' command is executed.
17:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:52:59 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
17:53:30 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:53:35 INFO  : Disconnected from the channel tcfchan#80.
17:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:36 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:53:36 INFO  : 'jtag frequency' command is executed.
17:53:38 INFO  : Context for 'APU' is selected.
17:53:38 INFO  : System reset is completed.
17:53:41 INFO  : 'after 3000' command is executed.
17:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:53:53 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:53:53 INFO  : Context for 'APU' is selected.
17:53:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:53:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:53 INFO  : Context for 'APU' is selected.
17:53:53 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:53:53 INFO  : 'ps7_init' command is executed.
17:53:53 INFO  : 'ps7_post_config' command is executed.
17:53:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:56 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:57 INFO  : 'con' command is executed.
17:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:57 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
17:55:46 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
17:55:59 INFO  : Disconnected from the channel tcfchan#81.
17:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:56:00 INFO  : 'jtag frequency' command is executed.
17:56:02 INFO  : Context for 'APU' is selected.
17:56:02 INFO  : System reset is completed.
17:56:05 INFO  : 'after 3000' command is executed.
17:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:56:17 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:56:17 INFO  : Context for 'APU' is selected.
17:56:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:56:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:17 INFO  : Context for 'APU' is selected.
17:56:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl' is done.
17:56:17 INFO  : 'ps7_init' command is executed.
17:56:17 INFO  : 'ps7_post_config' command is executed.
17:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:20 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:20 INFO  : 'con' command is executed.
17:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:20 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_commanche_system\_ide\scripts\debugger_commanche-default.tcl'
18:00:22 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
18:00:33 INFO  : Disconnected from the channel tcfchan#83.
18:00:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:34 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:00:34 INFO  : 'jtag frequency' command is executed.
18:00:35 INFO  : Context for 'APU' is selected.
18:00:35 INFO  : System reset is completed.
18:00:38 INFO  : 'after 3000' command is executed.
18:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
18:00:50 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:00:50 INFO  : Context for 'APU' is selected.
18:00:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:50 INFO  : Context for 'APU' is selected.
18:00:50 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl' is done.
18:00:50 INFO  : 'ps7_init' command is executed.
18:00:50 INFO  : 'ps7_post_config' command is executed.
18:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:54 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:00:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:54 INFO  : 'con' command is executed.
18:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:00:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_shell_system\_ide\scripts\debugger_shell-default.tcl'
18:06:57 INFO  : Result from executing command 'removePlatformRepo': 
18:07:12 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
18:07:12 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:07:13 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
18:07:32 INFO  : Disconnected from the channel tcfchan#84.
18:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:07:33 INFO  : 'jtag frequency' command is executed.
18:07:33 INFO  : Context for 'APU' is selected.
18:07:33 INFO  : System reset is completed.
18:07:36 INFO  : 'after 3000' command is executed.
18:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
18:07:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:07:48 INFO  : Context for 'APU' is selected.
18:07:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:48 INFO  : Context for 'APU' is selected.
18:07:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
18:07:48 INFO  : 'ps7_init' command is executed.
18:07:48 INFO  : 'ps7_post_config' command is executed.
18:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:52 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:52 INFO  : 'con' command is executed.
18:07:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:07:52 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
18:40:04 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
18:40:08 INFO  : Disconnected from the channel tcfchan#88.
18:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:09 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:40:09 INFO  : 'jtag frequency' command is executed.
18:40:11 INFO  : Context for 'APU' is selected.
18:40:11 INFO  : System reset is completed.
18:40:14 INFO  : 'after 3000' command is executed.
18:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
18:40:26 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:40:26 INFO  : Context for 'APU' is selected.
18:40:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:40:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:26 INFO  : Context for 'APU' is selected.
18:40:26 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
18:40:26 INFO  : 'ps7_init' command is executed.
18:40:26 INFO  : 'ps7_post_config' command is executed.
18:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:29 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:30 INFO  : 'con' command is executed.
18:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:40:30 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
18:44:47 INFO  : Result from executing command 'removePlatformRepo': 
18:45:04 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
18:45:04 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:45:05 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
18:45:19 INFO  : Disconnected from the channel tcfchan#89.
18:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:20 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:45:20 INFO  : 'jtag frequency' command is executed.
18:45:22 INFO  : Context for 'APU' is selected.
18:45:22 INFO  : System reset is completed.
18:45:25 INFO  : 'after 3000' command is executed.
18:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
18:45:37 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:45:37 INFO  : Context for 'APU' is selected.
18:45:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:37 INFO  : Context for 'APU' is selected.
18:45:37 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
18:45:37 INFO  : 'ps7_init' command is executed.
18:45:37 INFO  : 'ps7_post_config' command is executed.
18:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:40 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:41 INFO  : 'con' command is executed.
18:45:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:41 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
18:49:37 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
18:49:44 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
18:49:50 INFO  : Result from executing command 'removePlatformRepo': 
18:50:05 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
18:50:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:50:06 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
18:50:16 INFO  : Disconnected from the channel tcfchan#93.
18:50:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:17 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:50:17 INFO  : 'jtag frequency' command is executed.
18:50:17 INFO  : Context for 'APU' is selected.
18:50:17 INFO  : System reset is completed.
18:50:20 INFO  : 'after 3000' command is executed.
18:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
18:50:32 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:50:32 INFO  : Context for 'APU' is selected.
18:50:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:50:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:32 INFO  : Context for 'APU' is selected.
18:50:32 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
18:50:32 INFO  : 'ps7_init' command is executed.
18:50:32 INFO  : 'ps7_post_config' command is executed.
18:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:35 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:36 INFO  : 'con' command is executed.
18:50:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:50:36 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
18:54:17 INFO  : Result from executing command 'removePlatformRepo': 
18:54:33 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper;tangerineZ7_20_wrapper_ethernet
18:54:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
18:54:34 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
18:55:01 INFO  : Disconnected from the channel tcfchan#96.
18:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:02 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:55:02 INFO  : 'jtag frequency' command is executed.
18:55:03 INFO  : Context for 'APU' is selected.
18:55:03 INFO  : System reset is completed.
18:55:06 INFO  : 'after 3000' command is executed.
18:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
18:55:17 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:55:17 INFO  : Context for 'APU' is selected.
18:55:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:17 INFO  : Context for 'APU' is selected.
18:55:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
18:55:18 INFO  : 'ps7_init' command is executed.
18:55:18 INFO  : 'ps7_post_config' command is executed.
18:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:21 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:22 INFO  : 'con' command is executed.
18:55:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:22 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
18:59:23 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
18:59:32 INFO  : Disconnected from the channel tcfchan#100.
18:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:34 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
18:59:34 INFO  : 'jtag frequency' command is executed.
18:59:34 INFO  : Context for 'APU' is selected.
18:59:34 INFO  : System reset is completed.
18:59:37 INFO  : 'after 3000' command is executed.
18:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
18:59:49 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
18:59:49 INFO  : Context for 'APU' is selected.
18:59:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
18:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:49 INFO  : Context for 'APU' is selected.
18:59:49 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
18:59:49 INFO  : 'ps7_init' command is executed.
18:59:49 INFO  : 'ps7_post_config' command is executed.
18:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:53 INFO  : 'con' command is executed.
18:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:53 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:02:35 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:02:40 INFO  : Disconnected from the channel tcfchan#101.
19:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:42 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:02:42 INFO  : 'jtag frequency' command is executed.
19:02:44 INFO  : Context for 'APU' is selected.
19:02:44 INFO  : System reset is completed.
19:02:47 INFO  : 'after 3000' command is executed.
19:02:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:02:58 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:02:58 INFO  : Context for 'APU' is selected.
19:02:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:58 INFO  : Context for 'APU' is selected.
19:02:58 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:02:59 INFO  : 'ps7_init' command is executed.
19:02:59 INFO  : 'ps7_post_config' command is executed.
19:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:02 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:02 INFO  : 'con' command is executed.
19:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:03:02 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:03:59 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:04:04 INFO  : Disconnected from the channel tcfchan#102.
19:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:05 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:04:05 INFO  : 'jtag frequency' command is executed.
19:04:07 INFO  : Context for 'APU' is selected.
19:04:07 INFO  : System reset is completed.
19:04:10 INFO  : 'after 3000' command is executed.
19:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:04:22 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:04:22 INFO  : Context for 'APU' is selected.
19:04:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:22 INFO  : Context for 'APU' is selected.
19:04:22 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:04:22 INFO  : 'ps7_init' command is executed.
19:04:22 INFO  : 'ps7_post_config' command is executed.
19:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:26 INFO  : 'con' command is executed.
19:04:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:04:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:05:13 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:05:18 INFO  : Disconnected from the channel tcfchan#103.
19:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:19 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:05:19 INFO  : 'jtag frequency' command is executed.
19:05:21 INFO  : Context for 'APU' is selected.
19:05:21 INFO  : System reset is completed.
19:05:24 INFO  : 'after 3000' command is executed.
19:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:05:36 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:05:36 INFO  : Context for 'APU' is selected.
19:05:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:05:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:36 INFO  : Context for 'APU' is selected.
19:05:36 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:05:36 INFO  : 'ps7_init' command is executed.
19:05:36 INFO  : 'ps7_post_config' command is executed.
19:05:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:40 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:40 INFO  : 'con' command is executed.
19:05:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:40 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:06:45 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:06:51 INFO  : Disconnected from the channel tcfchan#104.
19:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:52 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:06:52 INFO  : 'jtag frequency' command is executed.
19:06:53 INFO  : Context for 'APU' is selected.
19:06:53 INFO  : System reset is completed.
19:06:56 INFO  : 'after 3000' command is executed.
19:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:07:07 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:07:07 INFO  : Context for 'APU' is selected.
19:07:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:07 INFO  : Context for 'APU' is selected.
19:07:07 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:07:08 INFO  : 'ps7_init' command is executed.
19:07:08 INFO  : 'ps7_post_config' command is executed.
19:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:11 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:11 INFO  : 'con' command is executed.
19:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:11 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:09:49 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:09:53 INFO  : Disconnected from the channel tcfchan#105.
19:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:54 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
19:09:54 INFO  : 'jtag frequency' command is executed.
19:09:56 INFO  : Context for 'APU' is selected.
19:09:56 INFO  : System reset is completed.
19:09:59 INFO  : 'after 3000' command is executed.
19:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
19:10:11 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
19:10:11 INFO  : Context for 'APU' is selected.
19:10:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
19:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:11 INFO  : Context for 'APU' is selected.
19:10:11 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl' is done.
19:10:11 INFO  : 'ps7_init' command is executed.
19:10:11 INFO  : 'ps7_post_config' command is executed.
19:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:15 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7Workspace/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:15 INFO  : 'con' command is executed.
19:10:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:10:15 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7Workspace\tangerineZ7_slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:19:16 INFO  : Disconnected from the channel tcfchan#106.
