// Seed: 117041500
program module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endprogram
module module_1 (
    output tri id_0,
    output tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6
);
  if (id_2) supply0 id_8;
  else assign id_8 = 1;
  module_0(
      id_8, id_8
  );
  uwire id_9 = id_4, id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  module_0(
      id_4, id_9
  );
  wire id_10;
  if (id_4) begin
    begin
      assign id_5 = 1;
    end
  end
  wire id_11;
  wire id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_12 = (id_8);
  final $display;
endmodule
