# Serial_Communication_SPI_I2C

# ğŸ”§ Serial Communication Project  
### SPI & I2C Build & Validation  
ğŸ‘¤ **Author: ì´ë™ê´€**  
ğŸ“… **2025-11-17**

> HARMAN System Semiconductor â€“ SystemVerilog ê¸°ë°˜ ì‹œë¦¬ì–¼ í†µì‹   
> Master/Slave ì„¤ê³„ + Simulation + HW ê²€ì¦ í”„ë¡œì íŠ¸

---

## ğŸ“Œ Project Overview
ë³¸ í”„ë¡œì íŠ¸ëŠ” **SPI / I2C ì‹œë¦¬ì–¼ í†µì‹  ì²´ê³„**ë¥¼ ì§ì ‘ ì„¤ê³„í•˜ê³   
**Vivado Simulation & FPGA HW í…ŒìŠ¤íŠ¸**ë¥¼ í†µí•´ ë™ì‘ì„ ê²€ì¦í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•©ë‹ˆë‹¤.

### ğŸ¯ Goals
- SPI / I2C **Master & Slave RTL ì„¤ê³„**
- Vivado ê¸°ë°˜ Simulation & Logic Analyzer ì‹¤ì¸¡ ë°ì´í„° ë¶„ì„
- UVM Testbench êµ¬ì„± ë° ê¸°ëŠ¥ ê²€ì¦
- Vitis C í”„ë¡œê·¸ë¨ ê¸°ë°˜ ì‹¤ë™ì‘ í™•ì¸

---

## ğŸ§© Architecture

### ğŸŸ¦ SPI Block Diagram
- SCLK, MOSI, MISO, SS_bar 4-Line í†µì‹ 
- Counter ëª¨ë“ˆ ë°ì´í„°ë¥¼ Masterì—ì„œ Slaveë¡œ ë°˜ë³µ ì „ì†¡
- 8bit MSB First ì „ì†¡

**Simulation Result**
- ë°ì´í„° ì „ì†¡ ì •ìƒ ë™ì‘ í™•ì¸
- ëœë¤ ë°ì´í„°(ì˜ˆ: `0x3E`) ìˆ˜ì‹  í™•ì¸

| ê¸°ëŠ¥ | ìƒì„¸ |
|------|------|
| í†µì‹  ë°©ì‹ | Synchronous / Full-duplex |
| ë°ì´í„° ë°©í–¥ | Master â†” Slave |
| ê²€ì¦ | Vivado Simulation |

---

### ğŸŸ© I2C Block Diagram
- 7bit Slave Address + R/W bit
- Slave ë‚´ë¶€ 4ê°œì˜ Registerì— ë°ì´í„° Read/Write ê°€ëŠ¥
- MSB First ì „ì†¡ / ìˆ˜ì‹ 

**Simulation Result**
- `0xA0` Write ì •ìƒ ìˆ˜ì‹  â†’ Register ì €ì¥ í™•ì¸
- Read ì‹œ Logic Analyzerë¡œ ë°ì´í„° ê²€ì¦ ì™„ë£Œ

| ê¸°ëŠ¥ | ìƒì„¸ |
|------|-----|
| í†µì‹  ë°©ì‹ | Synchronous / Half-duplex |
| ê²€ì¦ ë°©ì‹ | Vivado + Saleae Logic Analyzer + Vitis FW |

---

## ğŸ§ª Verification Environment

| í•­ëª© | SPI | I2C |
|------|-----|-----|
| Simulation | Vivado | Vivado |
| HW Test | FPGA ë³´ë“œ 2ëŒ€ ì—°ê²° | Logic Analyzer ì‚¬ìš© |
| Software Control | - | Vitis C ì½”ë“œ |
| UVM ì ìš© | âœ”ï¸ | âœ”ï¸ |

---

## ğŸš§ Trouble Shooting

| Issue | Cause | Fix |
|------|------|-----|
| READ State ì§„ì… ì‹¤íŒ¨ | FSM ë¶„ê¸° ì¡°ê±´ ë¬¸ì œ | ìƒíƒœ ì¡°ê±´ ë¡œì§ ìˆ˜ì • |
| Read ì‹œ FF ê°’ ìˆ˜ì‹  | ë§ˆì§€ë§‰ ë¹„íŠ¸ ì²˜ë¦¬ ì˜¤ë¥˜ | bit_cnt == 0 shift ë°©ì§€ |

---

## ğŸ™Œ Retrospective
- Master, Slave ê°œë³„ êµ¬í˜„ì€ ìˆ˜ì›”í–ˆì§€ë§Œ **ì—°ë™ ë‹¨ê³„ì—ì„œ ë””ë²„ê¹… ë‚œì´ë„ ê¸‰ìƒìŠ¹**
- HW í†µì‹  íŠ¹ì„±ìƒ **ì‘ì€ íƒ€ì´ë° ì˜¤ë¥˜**ë„ ì „ì²´ ë™ì‘ì— ì˜í–¥
- í˜‘ì—… ì‹œ **ì¸í„°í˜ì´ìŠ¤ ëª…ì„¸ & ì‹ í˜¸ ê³µìœ ê°€ ë§¤ìš° ì¤‘ìš”**í•˜ë‹¤ëŠ” ì  ì²´ê°  
- í–¥í›„ ê°œì„  ì˜ˆì •:
  - Multi-Byte ì „ì†¡ êµ¬ì¡° í™•ì¥
  - ë‹¤ì–‘í•œ Error Handling ì¶”ê°€

---

## ğŸ“ Project Structure (ì˜ˆì‹œ)
```bash
ğŸ“¦ serial-communication
â”œâ”€â”€ spi/
â”‚   â”œâ”€â”€ spi_master.sv
â”‚   â”œâ”€â”€ spi_slave.sv
â”‚   â”œâ”€â”€ tb_spi.sv
â”‚   â””â”€â”€ uvm_spi/
â”œâ”€â”€ i2c/
â”‚   â”œâ”€â”€ i2c_master.sv
â”‚   â”œâ”€â”€ i2c_slave.sv
â”‚   â”œâ”€â”€ tb_i2c.sv
â”‚   â””â”€â”€ uvm_i2c/
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ presentation.pdf
â””â”€â”€ README.md

