// Seed: 4187037185
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    output wor  id_2,
    output wire id_3,
    input  tri1 id_4
);
  assign id_2 = id_0;
  assign module_1.id_11 = 0.0;
endmodule
module module_1 #(
    parameter id_0 = 32'd6,
    parameter id_4 = 32'd51
) (
    input tri _id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri _id_4,
    input uwire id_5
);
  assign id_3 = id_1;
  wire  id_7 [-1 : -1];
  wire  id_8;
  logic id_9;
  ;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_2,
      id_1
  );
  real id_11;
  assign id_7 = -1;
  logic [id_0 : id_4] id_12 = -1'b0;
endmodule
