{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545716915936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545716915937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 25 13:48:35 2018 " "Processing started: Tue Dec 25 13:48:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545716915937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545716915937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lock -c Lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lock -c Lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545716915937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1545716916215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock.v 6 6 " "Found 6 design units, including 6 entities, in source file lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lock " "Found entity 1: Lock" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545716916268 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_switch " "Found entity 2: input_switch" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545716916268 ""} { "Info" "ISGN_ENTITY_NAME" "3 change_number " "Found entity 3: change_number" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545716916268 ""} { "Info" "ISGN_ENTITY_NAME" "4 control_show " "Found entity 4: control_show" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545716916268 ""} { "Info" "ISGN_ENTITY_NAME" "5 compare_password " "Found entity 5: compare_password" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545716916268 ""} { "Info" "ISGN_ENTITY_NAME" "6 failuer_time " "Found entity 6: failuer_time" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545716916268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545716916268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lock " "Elaborating entity \"Lock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545716916301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_switch input_switch:input_module " "Elaborating entity \"input_switch\" for hierarchy \"input_switch:input_module\"" {  } { { "Lock.v" "input_module" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545716916314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_number change_number:change_module " "Elaborating entity \"change_number\" for hierarchy \"change_number:change_module\"" {  } { { "Lock.v" "change_module" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545716916325 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lock.v(127) " "Verilog HDL Case Statement information at Lock.v(127): all case item expressions in this case statement are onehot" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1545716916326 "|Lock|change_number:change_module"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lock.v(161) " "Verilog HDL Case Statement information at Lock.v(161): all case item expressions in this case statement are onehot" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1545716916326 "|Lock|change_number:change_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_show control_show:show_module1 " "Elaborating entity \"control_show\" for hierarchy \"control_show:show_module1\"" {  } { { "Lock.v" "show_module1" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545716916336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show10 Lock.v(212) " "Verilog HDL or VHDL warning at Lock.v(212): object \"show10\" assigned a value but never read" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545716916337 "|Lock|control_show:show_module1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show11 Lock.v(213) " "Verilog HDL or VHDL warning at Lock.v(213): object \"show11\" assigned a value but never read" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545716916337 "|Lock|control_show:show_module1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show12 Lock.v(214) " "Verilog HDL or VHDL warning at Lock.v(214): object \"show12\" assigned a value but never read" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545716916337 "|Lock|control_show:show_module1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show13 Lock.v(215) " "Verilog HDL or VHDL warning at Lock.v(215): object \"show13\" assigned a value but never read" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545716916337 "|Lock|control_show:show_module1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show14 Lock.v(216) " "Verilog HDL or VHDL warning at Lock.v(216): object \"show14\" assigned a value but never read" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545716916337 "|Lock|control_show:show_module1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show15 Lock.v(217) " "Verilog HDL or VHDL warning at Lock.v(217): object \"show15\" assigned a value but never read" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1545716916337 "|Lock|control_show:show_module1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_password compare_password:compare_module " "Elaborating entity \"compare_password\" for hierarchy \"compare_password:compare_module\"" {  } { { "Lock.v" "compare_module" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545716916346 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "original_password1 Lock.v(241) " "Verilog HDL warning at Lock.v(241): object original_password1 used but never assigned" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 241 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1545716916347 "|Lock|compare_password:compare_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "original_password2 Lock.v(241) " "Verilog HDL warning at Lock.v(241): object original_password2 used but never assigned" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 241 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1545716916347 "|Lock|compare_password:compare_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "original_password3 Lock.v(241) " "Verilog HDL warning at Lock.v(241): object original_password3 used but never assigned" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 241 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1545716916347 "|Lock|compare_password:compare_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "original_password4 Lock.v(241) " "Verilog HDL warning at Lock.v(241): object original_password4 used but never assigned" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 241 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1545716916347 "|Lock|compare_password:compare_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "original_password1 0 Lock.v(241) " "Net \"original_password1\" at Lock.v(241) has no driver or initial value, using a default initial value '0'" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545716916347 "|Lock|compare_password:compare_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "original_password2 0 Lock.v(241) " "Net \"original_password2\" at Lock.v(241) has no driver or initial value, using a default initial value '0'" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545716916347 "|Lock|compare_password:compare_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "original_password3 0 Lock.v(241) " "Net \"original_password3\" at Lock.v(241) has no driver or initial value, using a default initial value '0'" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545716916348 "|Lock|compare_password:compare_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "original_password4 0 Lock.v(241) " "Net \"original_password4\" at Lock.v(241) has no driver or initial value, using a default initial value '0'" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545716916348 "|Lock|compare_password:compare_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "failuer_time failuer_time:failuer_judge_module " "Elaborating entity \"failuer_time\" for hierarchy \"failuer_time:failuer_judge_module\"" {  } { { "Lock.v" "failuer_judge_module" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545716916353 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "most_failure_time Lock.v(264) " "Verilog HDL warning at Lock.v(264): object most_failure_time used but never assigned" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 264 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1545716916353 "|Lock|failuer_time:failuer_judge_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lock.v(277) " "Verilog HDL assignment warning at Lock.v(277): truncated value with size 32 to match size of target (4)" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1545716916354 "|Lock|failuer_time:failuer_judge_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "whether_locked_forever Lock.v(268) " "Verilog HDL Always Construct warning at Lock.v(268): inferring latch(es) for variable \"whether_locked_forever\", which holds its previous value in one or more paths through the always construct" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545716916354 "|Lock|failuer_time:failuer_judge_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "failure_time_reg Lock.v(268) " "Verilog HDL Always Construct warning at Lock.v(268): inferring latch(es) for variable \"failure_time_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 268 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545716916354 "|Lock|failuer_time:failuer_judge_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "most_failure_time 0 Lock.v(264) " "Net \"most_failure_time\" at Lock.v(264) has no driver or initial value, using a default initial value '0'" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1545716916354 "|Lock|failuer_time:failuer_judge_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "failure_time_reg\[0\] Lock.v(268) " "Inferred latch for \"failure_time_reg\[0\]\" at Lock.v(268)" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545716916355 "|Lock|failuer_time:failuer_judge_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "failure_time_reg\[1\] Lock.v(268) " "Inferred latch for \"failure_time_reg\[1\]\" at Lock.v(268)" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545716916355 "|Lock|failuer_time:failuer_judge_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "failure_time_reg\[2\] Lock.v(268) " "Inferred latch for \"failure_time_reg\[2\]\" at Lock.v(268)" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545716916355 "|Lock|failuer_time:failuer_judge_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "failure_time_reg\[3\] Lock.v(268) " "Inferred latch for \"failure_time_reg\[3\]\" at Lock.v(268)" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545716916355 "|Lock|failuer_time:failuer_judge_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "whether_locked_forever Lock.v(268) " "Inferred latch for \"whether_locked_forever\" at Lock.v(268)" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 268 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545716916355 "|Lock|failuer_time:failuer_judge_module"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "whether_locked_forever GND " "Pin \"whether_locked_forever\" is stuck at GND" {  } { { "Lock.v" "" { Text "G:/Programming/2018 Fall Quartus/Lock/Lock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545716917004 "|Lock|whether_locked_forever"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1545716917004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1545716917123 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1545716917353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545716917457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545716917457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545716917489 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545716917489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545716917489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545716917489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545716917506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 25 13:48:37 2018 " "Processing ended: Tue Dec 25 13:48:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545716917506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545716917506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545716917506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545716917506 ""}
