###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       139575   # Number of WRITE/WRITEP commands
num_reads_done                 =      1104376   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       868109   # Number of read row buffer hits
num_read_cmds                  =      1104376   # Number of READ/READP commands
num_writes_done                =       139586   # Number of read requests issued
num_write_row_hits             =        85672   # Number of write row buffer hits
num_act_cmds                   =       291713   # Number of ACT commands
num_pre_cmds                   =       291684   # Number of PRE commands
num_ondemand_pres              =       267362   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9479560   # Cyles of rank active rank.0
rank_active_cycles.1           =      9237513   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       520440   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       762487   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1179341   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18165   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6207   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3435   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4355   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3830   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2001   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2786   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2344   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          496   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21056   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =           52   # Write cmd latency (cycles)
write_latency[40-59]           =           37   # Write cmd latency (cycles)
write_latency[60-79]           =          113   # Write cmd latency (cycles)
write_latency[80-99]           =          242   # Write cmd latency (cycles)
write_latency[100-119]         =          361   # Write cmd latency (cycles)
write_latency[120-139]         =          598   # Write cmd latency (cycles)
write_latency[140-159]         =          938   # Write cmd latency (cycles)
write_latency[160-179]         =         1528   # Write cmd latency (cycles)
write_latency[180-199]         =         2406   # Write cmd latency (cycles)
write_latency[200-]            =       133289   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       333899   # Read request latency (cycles)
read_latency[40-59]            =       121709   # Read request latency (cycles)
read_latency[60-79]            =       131751   # Read request latency (cycles)
read_latency[80-99]            =        71590   # Read request latency (cycles)
read_latency[100-119]          =        57927   # Read request latency (cycles)
read_latency[120-139]          =        50311   # Read request latency (cycles)
read_latency[140-159]          =        38615   # Read request latency (cycles)
read_latency[160-179]          =        32210   # Read request latency (cycles)
read_latency[180-199]          =        26862   # Read request latency (cycles)
read_latency[200-]             =       239497   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.96758e+08   # Write energy
read_energy                    =  4.45284e+09   # Read energy
act_energy                     =  7.98127e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.49811e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65994e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91525e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76421e+09   # Active standby energy rank.1
average_read_latency           =      158.729   # Average read request latency (cycles)
average_interarrival           =      8.03848   # Average request interarrival latency (cycles)
total_energy                   =  1.89476e+10   # Total energy (pJ)
average_power                  =      1894.76   # Average power (mW)
average_bandwidth              =      10.6151   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       138428   # Number of WRITE/WRITEP commands
num_reads_done                 =      1128595   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       855372   # Number of read row buffer hits
num_read_cmds                  =      1128596   # Number of READ/READP commands
num_writes_done                =       138438   # Number of read requests issued
num_write_row_hits             =        87442   # Number of write row buffer hits
num_act_cmds                   =       325995   # Number of ACT commands
num_pre_cmds                   =       325965   # Number of PRE commands
num_ondemand_pres              =       302381   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9330024   # Cyles of rank active rank.0
rank_active_cycles.1           =      9341988   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       669976   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       658012   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1202583   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18298   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6094   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3348   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4408   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3762   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2022   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2701   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2346   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          534   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20967   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =           57   # Write cmd latency (cycles)
write_latency[40-59]           =           55   # Write cmd latency (cycles)
write_latency[60-79]           =          128   # Write cmd latency (cycles)
write_latency[80-99]           =          225   # Write cmd latency (cycles)
write_latency[100-119]         =          327   # Write cmd latency (cycles)
write_latency[120-139]         =          575   # Write cmd latency (cycles)
write_latency[140-159]         =          873   # Write cmd latency (cycles)
write_latency[160-179]         =         1367   # Write cmd latency (cycles)
write_latency[180-199]         =         2172   # Write cmd latency (cycles)
write_latency[200-]            =       132636   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       320793   # Read request latency (cycles)
read_latency[40-59]            =       118188   # Read request latency (cycles)
read_latency[60-79]            =       141713   # Read request latency (cycles)
read_latency[80-99]            =        76003   # Read request latency (cycles)
read_latency[100-119]          =        61230   # Read request latency (cycles)
read_latency[120-139]          =        53810   # Read request latency (cycles)
read_latency[140-159]          =        40813   # Read request latency (cycles)
read_latency[160-179]          =        33416   # Read request latency (cycles)
read_latency[180-199]          =        28009   # Read request latency (cycles)
read_latency[200-]             =       254616   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.91033e+08   # Write energy
read_energy                    =   4.5505e+09   # Read energy
act_energy                     =  8.91922e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.21588e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.15846e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82193e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8294e+09   # Active standby energy rank.1
average_read_latency           =      167.027   # Average read request latency (cycles)
average_interarrival           =      7.89227   # Average request interarrival latency (cycles)
total_energy                   =  1.91269e+10   # Total energy (pJ)
average_power                  =      1912.69   # Average power (mW)
average_bandwidth              =       10.812   # Average bandwidth
