diff -Naur new/Common/main.asm code/Common/main.asm
--- new/Common/main.asm	2017-03-31 21:37:04.000000000 +0200
+++ code/Common/main.asm	2008-05-07 13:54:08.000000000 +0200
@@ -72,15 +72,6 @@
 		.equ	NUM_CALIB_PASSES	= 1		;Number of calibration passes.
 	.endif
 .endif
-
-.ifndef OSCCAL
-  .ifdef OSCCAL0
-    .equ OSCCAL = OSCCAL0
-  .else
-	  .error " OSCCAL register not defined"
-  .endif
-.endif
-
 ;*****************************************************************
 ;* Vector table
 ;*****************************************************************
diff -Naur new/default/rc_calib.hex code/default/rc_calib.hex
--- new/default/rc_calib.hex	2017-04-01 15:24:20.213249043 +0200
+++ code/default/rc_calib.hex	1970-01-01 01:00:00.000000000 +0100
@@ -1,26 +0,0 @@
-:020000020000FC
-:0200000009C035
-:10001400002401E0102E0FEF0DBF02E00EBFDE9AA8
-:10002400DD9AD59A1DD000E00FBB00E00EBB009115
-:1000340074000DBB04E00CBB06E00CBB0000E199AE
-:10004400FECF18E000E229B326FFFDCF3BB33027F3
-:1000540029B326FDFDCF3BBB1A95A9F70000FFCFBE
-:10006400662781E0000050E4650F6093740000008F
-:10007400000034D0403081F15695552331F0052FDE
-:10008400413009F40195600FF0CF413011F051E097
-:1000940001C05FEF650F60937400000000001ED084
-:1000A4004030D1F0650F609374000000000016D05A
-:1000B400403091F05195550F550F650F60937400C2
-:1000C400000000000BD0403039F0882319F08A95E5
-:1000D40060E8C9CFD59AC3CF462F0895332401E0F1
-:1000E400402E06E202BE11E0CE9BFECFCE99FECF9B
-:1000F40013BF28B720FF02C0310C48BECE9BFECFF1
-:1001040028B720FF02C0310C48BECE99FECF28B7D5
-:1001140020FF02C0310C48BECE9BFECF28B720FF83
-:1001240002C0310C48BECE99FECF0A9581F728B79C
-:1001340020FF02C0310C48BECE9BFECF28B720FF63
-:1001440002C0310C48BECE99FECF03BE28B720FFB3
-:1001540004C00894301C217028BF22B610EC26E29B
-:10016400211632063CF410E026E21215230524F48D
-:0C01740040E0089541E008954FEF089529
-:00000001FF
diff -Naur new/default/rc_calib.lss code/default/rc_calib.lss
--- new/default/rc_calib.lss	2017-04-01 15:24:20.205248195 +0200
+++ code/default/rc_calib.lss	1970-01-01 01:00:00.000000000 +0100
@@ -1,2076 +0,0 @@
-
-AVRASM ver. 2.2.6  Z:\src\avr-calibrate\work\new\RC_Calibration.asm Sat Apr 01 15:24:19 2017
-
-[builtin](2): Including file 'C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc\tn841def.inc'
-Z:\src\avr-calibrate\work\new\RC_Calibration.asm(37): Including file 'Z:\src\avr-calibrate\work\new\Device specific\t841.asm'
-Z:\src\avr-calibrate\work\new\Device specific\t841.asm(16): Including file 'C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc\tn841def.inc'
-Z:\src\avr-calibrate\work\new\Device specific\t841.asm(17): Including file 'Z:\src\avr-calibrate\work\new\Common\memoryMap.inc'
-Z:\src\avr-calibrate\work\new\Device specific\t841.asm(18): Including file 'Z:\src\avr-calibrate\work\new\Device specific\t441_family_pinout.inc'
-Z:\src\avr-calibrate\work\new\RC_Calibration.asm(100): Including file 'Z:\src\avr-calibrate\work\new\Interface specific\isp_AVRDRAGON_interface.inc'
-Z:\src\avr-calibrate\work\new\RC_Calibration.asm(121): Including file 'Z:\src\avr-calibrate\work\new\common\macros.inc'
-Z:\src\avr-calibrate\work\new\RC_Calibration.asm(122): Including file 'Z:\src\avr-calibrate\work\new\common\main.asm'
-[builtin](2): Including file 'C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc\tn841def.inc'
-Z:\src\avr-calibrate\work\new\RC_Calibration.asm(37): Including file 'Z:\src\avr-calibrate\work\new\Device specific\t841.asm'
-Z:\src\avr-calibrate\work\new\Device specific\t841.asm(16): Including file 'C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc\tn841def.inc'
-Z:\src\avr-calibrate\work\new\Device specific\t841.asm(17): Including file 'Z:\src\avr-calibrate\work\new\Common\memoryMap.inc'
-Z:\src\avr-calibrate\work\new\Device specific\t841.asm(18): Including file 'Z:\src\avr-calibrate\work\new\Device specific\t441_family_pinout.inc'
-Z:\src\avr-calibrate\work\new\RC_Calibration.asm(100): Including file 'Z:\src\avr-calibrate\work\new\Interface specific\isp_AVRDRAGON_interface.inc'
-Z:\src\avr-calibrate\work\new\RC_Calibration.asm(121): Including file 'Z:\src\avr-calibrate\work\new\common\macros.inc'
-Z:\src\avr-calibrate\work\new\RC_Calibration.asm(122): Including file 'Z:\src\avr-calibrate\work\new\common\main.asm'
-                                 
-                                 ;*****************************************************************
-                                 
-                                 
-                                 ;*************************************************************************
-                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
-                                 ;*
-                                 ;* Number            : AVR000
-                                 ;* File Name         : tn841def.inc
-                                 ;* Title             : Register/Bit Definitions for the ATtiny841
-                                 ;* Created           : 2016-09-29 14:07
-                                 ;* Version           : 1.00
-                                 ;* Support e-mail    : avr@atmel.com
-                                 ;* Target MCU        : ATtiny841
-                                 ;*
-                                 ;* DESCRIPTION
-                                 ;* When including this file in the assembly program file, all I/O register
-                                 ;* names and I/O register bit names appearing in the data book can be used.
-                                 ;* In addition, the six registers forming the three data pointers X, Y and
-                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal
-                                 ;* SRAM is also defined
-                                 ;*
-                                 ;*************************************************************************
-                                 
-                                 #ifndef _TN841DEF_INC_
-                                 #define _TN841DEF_INC_
-                                 
-                                 
-                                 #pragma partinc 0
-                                 
-                                 ; ***** SPECIFY DEVICE ***************************************************
-                                 .device	ATtiny841
-                                 #pragma AVRPART ADMIN PART_NAME ATtiny841
-                                 .equ	SIGNATURE_000	= 0x1E
-                                 .equ	SIGNATURE_001	= 0x93
-                                 .equ	SIGNATURE_002	= 0x15
-                                 
-                                 #pragma AVRPART CORE CORE_VERSION V2
-                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
-                                 
-                                 
-                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
-                                 ; NOTE:
-                                 ; Definitions marked "MEMORY MAPPED" are extended I/O ports
-                                 ; and cannot be used with IN/OUT instructions
-                                 .equ	TCCR2A	= 0xCA ; MEMORY MAPPED
-                                 .equ	TCCR2B	= 0xC9 ; MEMORY MAPPED
-                                 .equ	TCCR2C	= 0xC8 ; MEMORY MAPPED
-                                 .equ	TCNT2H	= 0xC7 ; MEMORY MAPPED
-                                 .equ	TCNT2L	= 0xC6 ; MEMORY MAPPED
-                                 .equ	OCR2AH	= 0xC5 ; MEMORY MAPPED
-                                 .equ	OCR2AL	= 0xC4 ; MEMORY MAPPED
-                                 .equ	OCR2BH	= 0xC3 ; MEMORY MAPPED
-                                 .equ	OCR2BL	= 0xC2 ; MEMORY MAPPED
-                                 .equ	ICR2H	= 0xC1 ; MEMORY MAPPED
-                                 .equ	ICR2L	= 0xC0 ; MEMORY MAPPED
-                                 .equ	SPCR	= 0xB2 ; MEMORY MAPPED
-                                 .equ	SPSR	= 0xB1 ; MEMORY MAPPED
-                                 .equ	SPDR	= 0xB0 ; MEMORY MAPPED
-                                 .equ	TWSCRA	= 0xA5 ; MEMORY MAPPED
-                                 .equ	TWSCRB	= 0xA4 ; MEMORY MAPPED
-                                 .equ	TWSSRA	= 0xA3 ; MEMORY MAPPED
-                                 .equ	TWSA	= 0xA2 ; MEMORY MAPPED
-                                 .equ	TWSAM	= 0xA1 ; MEMORY MAPPED
-                                 .equ	TWSD	= 0xA0 ; MEMORY MAPPED
-                                 .equ	UCSR1A	= 0x96 ; MEMORY MAPPED
-                                 .equ	UCSR1B	= 0x95 ; MEMORY MAPPED
-                                 .equ	UCSR1C	= 0x94 ; MEMORY MAPPED
-                                 .equ	UCSR1D	= 0x93 ; MEMORY MAPPED
-                                 .equ	UBRR1H	= 0x92 ; MEMORY MAPPED
-                                 .equ	UBRR1L	= 0x91 ; MEMORY MAPPED
-                                 .equ	UDR1	= 0x90 ; MEMORY MAPPED
-                                 .equ	UCSR0A	= 0x86 ; MEMORY MAPPED
-                                 .equ	UCSR0B	= 0x85 ; MEMORY MAPPED
-                                 .equ	UCSR0C	= 0x84 ; MEMORY MAPPED
-                                 .equ	UCSR0D	= 0x83 ; MEMORY MAPPED
-                                 .equ	UBRR0H	= 0x82 ; MEMORY MAPPED
-                                 .equ	UBRR0L	= 0x81 ; MEMORY MAPPED
-                                 .equ	UDR0	= 0x80 ; MEMORY MAPPED
-                                 .equ	OSCCAL1	= 0x77 ; MEMORY MAPPED
-                                 .equ	OSCTCAL0B	= 0x76 ; MEMORY MAPPED
-                                 .equ	OSCTCAL0A	= 0x75 ; MEMORY MAPPED
-                                 .equ	OSCCAL0	= 0x74 ; MEMORY MAPPED
-                                 .equ	CLKPR	= 0x73 ; MEMORY MAPPED
-                                 .equ	CLKCR	= 0x72 ; MEMORY MAPPED
-                                 .equ	CCP	= 0x71 ; MEMORY MAPPED
-                                 .equ	PRR	= 0x70 ; MEMORY MAPPED
-                                 .equ	PHDE	= 0x6A ; MEMORY MAPPED
-                                 .equ	TOCPMSA1	= 0x68 ; MEMORY MAPPED
-                                 .equ	TOCPMSA0	= 0x67 ; MEMORY MAPPED
-                                 .equ	TOCPMCOE	= 0x66 ; MEMORY MAPPED
-                                 .equ	REMAP	= 0x65 ; MEMORY MAPPED
-                                 .equ	PORTCR	= 0x64 ; MEMORY MAPPED
-                                 .equ	PUEA	= 0x63 ; MEMORY MAPPED
-                                 .equ	PUEB	= 0x62 ; MEMORY MAPPED
-                                 .equ	DIDR1	= 0x61 ; MEMORY MAPPED
-                                 .equ	DIDR0	= 0x60 ; MEMORY MAPPED
-                                 .equ	SREG	= 0x3F ; 
-                                 .equ	SPH	= 0x3E ; 
-                                 .equ	SPL	= 0x3D ; 
-                                 .equ	OCR0B	= 0x3C ; 
-                                 .equ	GIMSK	= 0x3B ; 
-                                 .equ	GIFR	= 0x3A ; 
-                                 .equ	TIMSK0	= 0x39 ; 
-                                 .equ	TIFR0	= 0x38 ; 
-                                 .equ	SPMCSR	= 0x37 ; 
-                                 .equ	OCR0A	= 0x36 ; 
-                                 .equ	MCUCR	= 0x35 ; 
-                                 .equ	MCUSR	= 0x34 ; 
-                                 .equ	TCCR0B	= 0x33 ; 
-                                 .equ	TCNT0	= 0x32 ; 
-                                 .equ	TCCR0A	= 0x30 ; 
-                                 .equ	TCCR1A	= 0x2F ; 
-                                 .equ	TCCR1B	= 0x2E ; 
-                                 .equ	TCNT1H	= 0x2D ; 
-                                 .equ	TCNT1L	= 0x2C ; 
-                                 .equ	OCR1AH	= 0x2B ; 
-                                 .equ	OCR1AL	= 0x2A ; 
-                                 .equ	OCR1BH	= 0x29 ; 
-                                 .equ	OCR1BL	= 0x28 ; 
-                                 .equ	ICR1H	= 0x25 ; 
-                                 .equ	ICR1L	= 0x24 ; 
-                                 .equ	GTCCR	= 0x23 ; 
-                                 .equ	TCCR1C	= 0x22 ; 
-                                 .equ	WDTCSR	= 0x21 ; 
-                                 .equ	PCMSK1	= 0x20 ; 
-                                 .equ	EEARH	= 0x1F ; 
-                                 .equ	EEARL	= 0x1E ; 
-                                 .equ	EEDR	= 0x1D ; 
-                                 .equ	EECR	= 0x1C ; 
-                                 .equ	PORTA	= 0x1B ; 
-                                 .equ	DDRA	= 0x1A ; 
-                                 .equ	PINA	= 0x19 ; 
-                                 .equ	PORTB	= 0x18 ; 
-                                 .equ	DDRB	= 0x17 ; 
-                                 .equ	PINB	= 0x16 ; 
-                                 .equ	GPIOR2	= 0x15 ; 
-                                 .equ	GPIOR1	= 0x14 ; 
-                                 .equ	GPIOR0	= 0x13 ; 
-                                 .equ	PCMSK0	= 0x12 ; 
-                                 .equ	TIMSK2	= 0x11 ; 
-                                 .equ	TIFR2	= 0x10 ; 
-                                 .equ	TIMSK1	= 0x0F ; 
-                                 .equ	TIFR1	= 0x0E ; 
-                                 .equ	ACSR1B	= 0x0D ; 
-                                 .equ	ACSR1A	= 0x0C ; 
-                                 .equ	ACSR0B	= 0x0B ; 
-                                 .equ	ACSR0A	= 0x0A ; 
-                                 .equ	ADMUXA	= 0x09 ; 
-                                 .equ	ADMUXB	= 0x08 ; 
-                                 .equ	ADCH	= 0x07 ; 
-                                 .equ	ADCL	= 0x06 ; 
-                                 .equ	ADCSRA	= 0x05 ; 
-                                 .equ	ADCSRB	= 0x04 ; 
-                                 
-                                 
-                                 ; ***** BIT DEFINITIONS **************************************************
-                                 
-                                 ; ***** PORTB *****************
-                                 ; PORTCR - Port Control Register
-                                 .equ	BBMB	= 1 ; Break-Before-Make Mode Enable
-                                 
-                                 ; PUEB - Pull-up Enable Control Register
-                                 .equ	PUEB0	= 0 ; Pull-up Enable Control Register Bit 0
-                                 .equ	PUEB1	= 1 ; Pull-up Enable Control Register Bit 1
-                                 .equ	PUEB2	= 2 ; Pull-up Enable Control Register Bit 2
-                                 .equ	PUEB3	= 3 ; Pull-up Enable Control Register Bit 3
-                                 
-                                 ; DDRB - Data Direction Register, Port B
-                                 .equ	DDRB0	= 0 ; Data Direction Register, Port B Bit 0
-                                 .equ	DDRB1	= 1 ; Data Direction Register, Port B Bit 1
-                                 .equ	DDRB2	= 2 ; Data Direction Register, Port B Bit 2
-                                 .equ	DDRB3	= 3 ; Data Direction Register, Port B Bit 3
-                                 
-                                 ; PINB - Port B Data register
-                                 .equ	PINB0	= 0 ; Port B Data register Bit 0
-                                 .equ	PINB1	= 1 ; Port B Data register Bit 1
-                                 .equ	PINB2	= 2 ; Port B Data register Bit 2
-                                 .equ	PINB3	= 3 ; Port B Data register Bit 3
-                                 
-                                 ; PORTB - Input Pins, Port B
-                                 .equ	PORTB0	= 0 ; Input Pins, Port B Bit 0
-                                 .equ	PORTB1	= 1 ; Input Pins, Port B Bit 1
-                                 .equ	PORTB2	= 2 ; Input Pins, Port B Bit 2
-                                 .equ	PORTB3	= 3 ; Input Pins, Port B Bit 3
-                                 
-                                 
-                                 ; ***** PORTA *****************
-                                 ; PORTCR - Port Control Register
-                                 .equ	BBMA	= 0 ; Break-Before-Make Mode Enable
-                                 
-                                 ; PUEA - Pull-up Enable Control Register
-                                 .equ	PUEA0	= 0 ; Pull-up Enable Control Register Bit 0
-                                 .equ	PUEA1	= 1 ; Pull-up Enable Control Register Bit 1
-                                 .equ	PUEA2	= 2 ; Pull-up Enable Control Register Bit 2
-                                 .equ	PUEA3	= 3 ; Pull-up Enable Control Register Bit 3
-                                 .equ	PUEA4	= 4 ; Pull-up Enable Control Register Bit 4
-                                 .equ	PUEA5	= 5 ; Pull-up Enable Control Register Bit 5
-                                 .equ	PUEA6	= 6 ; Pull-up Enable Control Register Bit 6
-                                 .equ	PUEA7	= 7 ; Pull-up Enable Control Register Bit 7
-                                 
-                                 ; PORTA - Port A Data Register
-                                 .equ	PORTA0	= 0 ; Port A Data Register Bit 0
-                                 .equ	PORTA1	= 1 ; Port A Data Register Bit 1
-                                 .equ	PORTA2	= 2 ; Port A Data Register Bit 2
-                                 .equ	PORTA3	= 3 ; Port A Data Register Bit 3
-                                 .equ	PORTA4	= 4 ; Port A Data Register Bit 4
-                                 .equ	PORTA5	= 5 ; Port A Data Register Bit 5
-                                 .equ	PORTA6	= 6 ; Port A Data Register Bit 6
-                                 .equ	PORTA7	= 7 ; Port A Data Register Bit 7
-                                 
-                                 ; DDRA - Data Direction Register, Port A
-                                 .equ	DDRA0	= 0 ; Data Direction Register, Port A Bit 0
-                                 .equ	DDRA1	= 1 ; Data Direction Register, Port A Bit 1
-                                 .equ	DDRA2	= 2 ; Data Direction Register, Port A Bit 2
-                                 .equ	DDRA3	= 3 ; Data Direction Register, Port A Bit 3
-                                 .equ	DDRA4	= 4 ; Data Direction Register, Port A Bit 4
-                                 .equ	DDRA5	= 5 ; Data Direction Register, Port A Bit 5
-                                 .equ	DDRA6	= 6 ; Data Direction Register, Port A Bit 6
-                                 .equ	DDRA7	= 7 ; Data Direction Register, Port A Bit 7
-                                 
-                                 ; PINA - Port A Input Pins
-                                 .equ	PINA0	= 0 ; Port A Input Pins Bit 0
-                                 .equ	PINA1	= 1 ; Port A Input Pins Bit 1
-                                 .equ	PINA2	= 2 ; Port A Input Pins Bit 2
-                                 .equ	PINA3	= 3 ; Port A Input Pins Bit 3
-                                 .equ	PINA4	= 4 ; Port A Input Pins Bit 4
-                                 .equ	PINA5	= 5 ; Port A Input Pins Bit 5
-                                 .equ	PINA6	= 6 ; Port A Input Pins Bit 6
-                                 .equ	PINA7	= 7 ; Port A Input Pins Bit 7
-                                 
-                                 ; PHDE - Port High Drive Enable Register
-                                 .equ	PHDEA0	= 0 ; PortA High Drive Enable
-                                 .equ	PHDEA1	= 1 ; PortA High Drive Enable
-                                 
-                                 
-                                 ; ***** USART1 *****************
-                                 ; UDR1 - USART I/O Data Register
-                                 .equ	UDR10	= 0 ; USART I/O Data Register Bit 0
-                                 .equ	UDR11	= 1 ; USART I/O Data Register Bit 1
-                                 .equ	UDR12	= 2 ; USART I/O Data Register Bit 2
-                                 .equ	UDR13	= 3 ; USART I/O Data Register Bit 3
-                                 .equ	UDR14	= 4 ; USART I/O Data Register Bit 4
-                                 .equ	UDR15	= 5 ; USART I/O Data Register Bit 5
-                                 .equ	UDR16	= 6 ; USART I/O Data Register Bit 6
-                                 .equ	UDR17	= 7 ; USART I/O Data Register Bit 7
-                                 
-                                 ; UCSR1A - USART Control and Status Register A
-                                 .equ	MPCM1	= 0 ; Multi-processor Communication Mode
-                                 .equ	U2X1	= 1 ; Double the USART transmission speed
-                                 .equ	UPE1	= 2 ; Parity Error
-                                 .equ	DOR1	= 3 ; Data overRun
-                                 .equ	FE1	= 4 ; Framing Error
-                                 .equ	UDRE1	= 5 ; USART Data Register Empty
-                                 .equ	TXC1	= 6 ; USART Transmitt Complete
-                                 .equ	RXC1	= 7 ; USART Receive Complete
-                                 
-                                 ; UCSR1B - USART Control and Status Register B
-                                 .equ	TXB81	= 0 ; Transmit Data Bit 8
-                                 .equ	RXB81	= 1 ; Receive Data Bit 8
-                                 .equ	UCSZ12	= 2 ; Character Size
-                                 .equ	TXEN1	= 3 ; Transmitter Enable
-                                 .equ	RXEN1	= 4 ; Receiver Enable
-                                 .equ	UDRIE1	= 5 ; USART Data register Empty Interrupt Enable
-                                 .equ	TXCIE1	= 6 ; TX Complete Interrupt Enable
-                                 .equ	RXCIE1	= 7 ; RX Complete Interrupt Enable
-                                 
-                                 ; UCSR1C - USART Control and Status Register C
-                                 .equ	UCPOL1	= 0 ; Clock Polarity
-                                 .equ	UCSZ10	= 1 ; Character Size
-                                 .equ	UCSZ11	= 2 ; Character Size
-                                 .equ	USBS1	= 3 ; Stop Bit Select
-                                 .equ	UPM10	= 4 ; Parity Mode Bits
-                                 .equ	UPM11	= 5 ; Parity Mode Bits
-                                 .equ	UMSEL10	= 6 ; USART Mode Select
-                                 .equ	UMSEL11	= 7 ; USART Mode Select
-                                 
-                                 ; UCSR1D - USART Control and Status Register D
-                                 .equ	SFDE1	= 5 ; USART RX Start Frame Detection Enable
-                                 .equ	RXS1	= 6 ; USART RX Start Flag
-                                 .equ	RXSIE1	= 7 ; USART RX Start Interrupt Enable
-                                 
-                                 ; UBRR1 - USART Baud Rate Register Bytes
-                                 .equ	UBRR1H0	= 0 ; USART Baud Rate Register Bytes High Bit 8
-                                 .equ	UBRR1H1	= 1 ; USART Baud Rate Register Bytes High Bit 9
-                                 .equ	UBRR1H2	= 2 ; USART Baud Rate Register Bytes High Bit 10
-                                 .equ	UBRR1H3	= 3 ; USART Baud Rate Register Bytes High Bit 11
-                                 
-                                 .equ	UBRR1L0	= 0 ; USART Baud Rate Register Bytes Low Bit 0
-                                 .equ	UBRR1L1	= 1 ; USART Baud Rate Register Bytes Low Bit 1
-                                 .equ	UBRR1L2	= 2 ; USART Baud Rate Register Bytes Low Bit 2
-                                 .equ	UBRR1L3	= 3 ; USART Baud Rate Register Bytes Low Bit 3
-                                 .equ	UBRR1L4	= 4 ; USART Baud Rate Register Bytes Low Bit 4
-                                 .equ	UBRR1L5	= 5 ; USART Baud Rate Register Bytes Low Bit 5
-                                 .equ	UBRR1L6	= 6 ; USART Baud Rate Register Bytes Low Bit 6
-                                 .equ	UBRR1L7	= 7 ; USART Baud Rate Register Bytes Low Bit 7
-                                 
-                                 
-                                 ; ***** USART0 *****************
-                                 ; UDR0 - USART I/O Data Register
-                                 .equ	UDR00	= 0 ; USART I/O Data Register Bit 0
-                                 .equ	UDR01	= 1 ; USART I/O Data Register Bit 1
-                                 .equ	UDR02	= 2 ; USART I/O Data Register Bit 2
-                                 .equ	UDR03	= 3 ; USART I/O Data Register Bit 3
-                                 .equ	UDR04	= 4 ; USART I/O Data Register Bit 4
-                                 .equ	UDR05	= 5 ; USART I/O Data Register Bit 5
-                                 .equ	UDR06	= 6 ; USART I/O Data Register Bit 6
-                                 .equ	UDR07	= 7 ; USART I/O Data Register Bit 7
-                                 
-                                 ; UCSR0A - USART Control and Status Register A
-                                 .equ	MPCM0	= 0 ; Multi-processor Communication Mode
-                                 .equ	U2X0	= 1 ; Double the USART transmission speed
-                                 .equ	UPE0	= 2 ; Parity Error
-                                 .equ	DOR0	= 3 ; Data overRun
-                                 .equ	FE0	= 4 ; Framing Error
-                                 .equ	UDRE0	= 5 ; USART Data Register Empty
-                                 .equ	TXC0	= 6 ; USART Transmitt Complete
-                                 .equ	RXC0	= 7 ; USART Receive Complete
-                                 
-                                 ; UCSR0B - USART Control and Status Register B
-                                 .equ	TXB80	= 0 ; Transmit Data Bit 8
-                                 .equ	RXB80	= 1 ; Receive Data Bit 8
-                                 .equ	UCSZ02	= 2 ; Character Size
-                                 .equ	TXEN0	= 3 ; Transmitter Enable
-                                 .equ	RXEN0	= 4 ; Receiver Enable
-                                 .equ	UDRIE0	= 5 ; USART Data register Empty Interrupt Enable
-                                 .equ	TXCIE0	= 6 ; TX Complete Interrupt Enable
-                                 .equ	RXCIE0	= 7 ; RX Complete Interrupt Enable
-                                 
-                                 ; UCSR0C - USART Control and Status Register C
-                                 .equ	UCPOL0	= 0 ; Clock Polarity
-                                 .equ	UCSZ00	= 1 ; Character Size
-                                 .equ	UCSZ01	= 2 ; Character Size
-                                 .equ	USBS0	= 3 ; Stop Bit Select
-                                 .equ	UPM00	= 4 ; Parity Mode Bits
-                                 .equ	UPM01	= 5 ; Parity Mode Bits
-                                 .equ	UMSEL00	= 6 ; USART Mode Select
-                                 .equ	UMSEL01	= 7 ; USART Mode Select
-                                 
-                                 ; UCSR0D - USART Control and Status Register D
-                                 .equ	SFDE0	= 5 ; USART RX Start Frame Detection Enable
-                                 .equ	RXS0	= 6 ; USART RX Start Flag
-                                 .equ	RXSIE0	= 7 ; USART RX Start Interrupt Enable
-                                 
-                                 ; UBRR0 - USART Baud Rate Register Bytes
-                                 .equ	UBRR0H0	= 0 ; USART Baud Rate Register Bytes High Bit 8
-                                 .equ	UBRR0H1	= 1 ; USART Baud Rate Register Bytes High Bit 9
-                                 .equ	UBRR0H2	= 2 ; USART Baud Rate Register Bytes High Bit 10
-                                 .equ	UBRR0H3	= 3 ; USART Baud Rate Register Bytes High Bit 11
-                                 
-                                 .equ	UBRR0L0	= 0 ; USART Baud Rate Register Bytes Low Bit 0
-                                 .equ	UBRR0L1	= 1 ; USART Baud Rate Register Bytes Low Bit 1
-                                 .equ	UBRR0L2	= 2 ; USART Baud Rate Register Bytes Low Bit 2
-                                 .equ	UBRR0L3	= 3 ; USART Baud Rate Register Bytes Low Bit 3
-                                 .equ	UBRR0L4	= 4 ; USART Baud Rate Register Bytes Low Bit 4
-                                 .equ	UBRR0L5	= 5 ; USART Baud Rate Register Bytes Low Bit 5
-                                 .equ	UBRR0L6	= 6 ; USART Baud Rate Register Bytes Low Bit 6
-                                 .equ	UBRR0L7	= 7 ; USART Baud Rate Register Bytes Low Bit 7
-                                 
-                                 ; REMAP - Remap Port Pins
-                                 .equ	U0MAP	= 0 ; USART0 Pin Mapping
-                                 
-                                 
-                                 ; ***** WDT *****************
-                                 ; WDTCSR - Watchdog Timer Control and Status Register
-                                 .equ	WDE	= 3 ; Watch Dog Enable
-                                 .equ	WDP0	= 0 ; Watchdog Timer Prescaler Bits
-                                 .equ	WDP1	= 1 ; Watchdog Timer Prescaler Bits
-                                 .equ	WDP2	= 2 ; Watchdog Timer Prescaler Bits
-                                 .equ	WDP3	= 5 ; Watchdog Timer Prescaler Bits
-                                 .equ	WDIE	= 6 ; Watchdog Timer Interrupt Enable
-                                 .equ	WDIF	= 7 ; Watchdog Timer Interrupt Flag
-                                 
-                                 
-                                 ; ***** TWI *****************
-                                 ; TWSCRA - TWI Slave Control Register A
-                                 .equ	TWSME	= 0 ; TWI Smart Mode Enable
-                                 .equ	TWPME	= 1 ; TWI Promiscuous Mode Enable
-                                 .equ	TWSIE	= 2 ; TWI Stop Interrupt Enable
-                                 .equ	TWEN	= 3 ; Two-Wire Interface Enable
-                                 .equ	TWASIE	= 4 ; TWI Address/Stop Interrupt Enable
-                                 .equ	TWDIE	= 5 ; TWI Data Interrupt Enable
-                                 .equ	TWSHE	= 7 ; TWI SDA Hold Time Enable
-                                 
-                                 ; TWSCRB - TWI Slave Control Register B
-                                 .equ	TWCMD0	= 0 ; 
-                                 .equ	TWCMD1	= 1 ; 
-                                 .equ	TWAA	= 2 ; TWI Acknowledge Action
-                                 .equ	TWHNM	= 3 ; TWI High Noise Mode
-                                 
-                                 ; TWSSRA - TWI Slave Status Register A
-                                 .equ	TWAS	= 0 ; TWI Address or Stop
-                                 .equ	TWDIR	= 1 ; TWI Read/Write Direction
-                                 .equ	TWBE	= 2 ; TWI Bus Error
-                                 .equ	TWC	= 3 ; TWI Collision
-                                 .equ	TWRA	= 4 ; TWI Receive Acknowledge
-                                 .equ	TWCH	= 5 ; TWI Clock Hold
-                                 .equ	TWASIF	= 6 ; TWI Address/Stop Interrupt Flag
-                                 .equ	TWDIF	= 7 ; TWI Data Interrupt Flag.
-                                 
-                                 ; TWSA - TWI Slave Address Register
-                                 .equ	TWSA0	= 0 ; TWI Slave Address Register Bit 0
-                                 .equ	TWSA1	= 1 ; TWI Slave Address Register Bit 1
-                                 .equ	TWSA2	= 2 ; TWI Slave Address Register Bit 2
-                                 .equ	TWSA3	= 3 ; TWI Slave Address Register Bit 3
-                                 .equ	TWSA4	= 4 ; TWI Slave Address Register Bit 4
-                                 .equ	TWSA5	= 5 ; TWI Slave Address Register Bit 5
-                                 .equ	TWSA6	= 6 ; TWI Slave Address Register Bit 6
-                                 .equ	TWSA7	= 7 ; TWI Slave Address Register Bit 7
-                                 
-                                 ; TWSD - TWI Slave Data Register
-                                 .equ	TWSD0	= 0 ; TWI slave data bit
-                                 .equ	TWSD1	= 1 ; TWI slave data bit
-                                 .equ	TWSD2	= 2 ; TWI slave data bit
-                                 .equ	TWSD3	= 3 ; TWI slave data bit
-                                 .equ	TWSD4	= 4 ; TWI slave data bit
-                                 .equ	TWSD5	= 5 ; TWI slave data bit
-                                 .equ	TWSD6	= 6 ; TWI slave data bit
-                                 .equ	TWSD7	= 7 ; TWI slave data bit
-                                 
-                                 ; TWSAM - TWI Slave Address Mask Register
-                                 .equ	TWAE	= 0 ; TWI Address Enable
-                                 .equ	TWSAM1	= 1 ; TWI Address Mask Bits
-                                 .equ	TWSAM2	= 2 ; TWI Address Mask Bits
-                                 .equ	TWSAM3	= 3 ; TWI Address Mask Bits
-                                 .equ	TWSAM4	= 4 ; TWI Address Mask Bits
-                                 .equ	TWSAM5	= 5 ; TWI Address Mask Bits
-                                 .equ	TWSAM6	= 6 ; TWI Address Mask Bits
-                                 .equ	TWSAM7	= 7 ; TWI Address Mask Bits
-                                 
-                                 
-                                 ; ***** ADC *****************
-                                 ; ADMUXA - The ADC multiplexer Selection Register A
-                                 .equ	MUX0	= 0 ; Analog Channel and Gain Selection Bits
-                                 .equ	MUX1	= 1 ; Analog Channel and Gain Selection Bits
-                                 .equ	MUX2	= 2 ; Analog Channel and Gain Selection Bits
-                                 .equ	MUX3	= 3 ; Analog Channel and Gain Selection Bits
-                                 .equ	MUX4	= 4 ; Analog Channel and Gain Selection Bits
-                                 .equ	MUX5	= 5 ; Analog Channel and Gain Selection Bits
-                                 
-                                 ; ADMUXB - The ADC multiplexer Selection Register B
-                                 .equ	GSEL0	= 0 ; Gain Selection Bits
-                                 .equ	GSEL1	= 1 ; Gain Selection Bits
-                                 .equ	REFS0	= 5 ; Reference Selection Bits
-                                 .equ	REFS1	= 6 ; Reference Selection Bits
-                                 .equ	REFS2	= 7 ; Reference Selection Bits
-                                 
-                                 ; ADCSRA - The ADC Control and Status register
-                                 .equ	ADPS0	= 0 ; ADC Prescaler Select Bits
-                                 .equ	ADPS1	= 1 ; ADC Prescaler Select Bits
-                                 .equ	ADPS2	= 2 ; ADC Prescaler Select Bits
-                                 .equ	ADIE	= 3 ; ADC Interrupt Enable
-                                 .equ	ADIF	= 4 ; ADC Interrupt Flag
-                                 .equ	ADATE	= 5 ; ADC Auto Trigger Enable
-                                 .equ	ADSC	= 6 ; ADC Start Conversion
-                                 .equ	ADEN	= 7 ; ADC Enable
-                                 
-                                 ; ADC - ADC Data Register  Bytes
-                                 .equ	ADCH0	= 0 ; ADC Data Register  Bytes High Bit 8
-                                 .equ	ADCH1	= 1 ; ADC Data Register  Bytes High Bit 9
-                                 .equ	ADCH2	= 2 ; ADC Data Register  Bytes High Bit 10
-                                 .equ	ADCH3	= 3 ; ADC Data Register  Bytes High Bit 11
-                                 .equ	ADCH4	= 4 ; ADC Data Register  Bytes High Bit 12
-                                 .equ	ADCH5	= 5 ; ADC Data Register  Bytes High Bit 13
-                                 .equ	ADCH6	= 6 ; ADC Data Register  Bytes High Bit 14
-                                 .equ	ADCH7	= 7 ; ADC Data Register  Bytes High Bit 15
-                                 
-                                 .equ	ADCL0	= 0 ; ADC Data Register  Bytes Low Bit 0
-                                 .equ	ADCL1	= 1 ; ADC Data Register  Bytes Low Bit 1
-                                 .equ	ADCL2	= 2 ; ADC Data Register  Bytes Low Bit 2
-                                 .equ	ADCL3	= 3 ; ADC Data Register  Bytes Low Bit 3
-                                 .equ	ADCL4	= 4 ; ADC Data Register  Bytes Low Bit 4
-                                 .equ	ADCL5	= 5 ; ADC Data Register  Bytes Low Bit 5
-                                 .equ	ADCL6	= 6 ; ADC Data Register  Bytes Low Bit 6
-                                 .equ	ADCL7	= 7 ; ADC Data Register  Bytes Low Bit 7
-                                 
-                                 ; ADCSRB - ADC Control and Status Register B
-                                 .equ	ADTS0	= 0 ; ADC Auto Trigger Sources
-                                 .equ	ADTS1	= 1 ; ADC Auto Trigger Sources
-                                 .equ	ADTS2	= 2 ; ADC Auto Trigger Sources
-                                 .equ	ADLAR	= 3 ; 
-                                 
-                                 ; DIDR1 - Digital Input Disable Register 1
-                                 .equ	ADC11D	= 0 ; ADC11 Digital input Disable
-                                 .equ	ADC10D	= 1 ; ADC10 Digital input Disable
-                                 .equ	ADC8D	= 2 ; ADC8 Digital input Disable
-                                 .equ	ADC9D	= 3 ; ADC9 Digital Input Disable
-                                 
-                                 ; DIDR0 - Digital Input Disable Register 0
-                                 .equ	ADC0D	= 0 ; ADC0/AREF Digital input Disable
-                                 .equ	ADC1D	= 1 ; ADC1/AIN00 Digital input Disable
-                                 .equ	ADC2D	= 2 ; ADC2/AIN01 Digital input Disable
-                                 .equ	ADC3D	= 3 ; ADC3/AIN10 Digital Input Disable
-                                 .equ	ADC4D	= 4 ; ADC4/AIN11 Digital input Disable
-                                 .equ	ADC5D	= 5 ; ADC5 Digital input Disable
-                                 .equ	ADC6D	= 6 ; ADC6 Digital input Disable
-                                 .equ	ADC7D	= 7 ; ADC7 Digital input Disable
-                                 
-                                 
-                                 ; ***** AC *****************
-                                 ; ACSR0B - Analog Comparator 0 Control And Status Register B
-                                 .equ	ACPMUX0	= 0 ; Analog Comparator 0 Positive Input Multiplexer Bits 1:0
-                                 .equ	ACPMUX1	= 1 ; Analog Comparator 0 Positive Input Multiplexer Bits 1:0
-                                 .equ	ACNMUX0	= 2 ; Analog Comparator 0 Negative Input Multiplexer
-                                 .equ	ACNMUX1	= 3 ; Analog Comparator 0 Negative Input Multiplexer
-                                 .equ	ACOE0	= 4 ; Analog Comparator 0 Output Pin Enable
-                                 .equ	HLEV0	= 6 ; Analog Comparator 0 Hysteresis Level
-                                 .equ	HSEL0	= 7 ; Analog Comparator 0 Hysteresis Select
-                                 
-                                 ; ACSR0A - Analog Comparator 0 Control And Status Register A
-                                 .equ	ACIS00	= 0 ; Analog Comparator 0 Interrupt Mode Select bits
-                                 .equ	ACIS01	= 1 ; Analog Comparator 0 Interrupt Mode Select bits
-                                 .equ	ACIC0	= 2 ; Analog Comparator 0 Input Capture Enable
-                                 .equ	ACIE0	= 3 ; Analog Comparator 0 Interrupt Enable
-                                 .equ	ACI0	= 4 ; Analog Comparator 0 Interrupt Flag
-                                 .equ	ACO0	= 5 ; Analog Comparator 0 Output
-                                 .equ	ACPMUX2	= 6 ; Analog Comparator 0 Positive Input Multiplexer Bit 2
-                                 .equ	ACD0	= 7 ; Analog Comparator 0 Disable
-                                 
-                                 ; ACSR1B - Analog Comparator 1 Control And Status Register B
-                                 .equ	ACME1	= 2 ; Analog Comparator 1 Multiplexer Enable
-                                 .equ	ACOE1	= 4 ; Analog Comparator 1 Output Pin Enable
-                                 .equ	HLEV1	= 6 ; Analog Comparator 1 Hysteresis Level
-                                 .equ	HSEL1	= 7 ; Analog Comparator 1 Hysteresis Select
-                                 
-                                 ; ACSR1A - Analog Comparator 1 Control And Status Register A
-                                 .equ	ACIS10	= 0 ; Analog Comparator 1 Interrupt Mode Select bits
-                                 .equ	ACIS11	= 1 ; Analog Comparator 1 Interrupt Mode Select bits
-                                 .equ	ACIC1	= 2 ; Analog Comparator 1 Input Capture Enable
-                                 .equ	ACIE1	= 3 ; Analog Comparator 1 Interrupt Enable
-                                 .equ	ACI1	= 4 ; Analog Comparator 1 Interrupt Flag
-                                 .equ	ACO1	= 5 ; Analog Comparator 1 Output
-                                 .equ	ACBG1	= 6 ; Analog Comparator 1 Bandgap Select
-                                 .equ	ACD1	= 7 ; Analog Comparator 1 Disable
-                                 
-                                 
-                                 ; ***** EEPROM *****************
-                                 ; EEAR - EEPROM Address Register  Bytes
-                                 .equ	EEARH0	= 0 ; EEPROM Address Register  Bytes High Bit 8
-                                 
-                                 .equ	EEARL0	= 0 ; EEPROM Address Register  Bytes Low Bit 0
-                                 .equ	EEARL1	= 1 ; EEPROM Address Register  Bytes Low Bit 1
-                                 .equ	EEARL2	= 2 ; EEPROM Address Register  Bytes Low Bit 2
-                                 .equ	EEARL3	= 3 ; EEPROM Address Register  Bytes Low Bit 3
-                                 .equ	EEARL4	= 4 ; EEPROM Address Register  Bytes Low Bit 4
-                                 .equ	EEARL5	= 5 ; EEPROM Address Register  Bytes Low Bit 5
-                                 .equ	EEARL6	= 6 ; EEPROM Address Register  Bytes Low Bit 6
-                                 .equ	EEARL7	= 7 ; EEPROM Address Register  Bytes Low Bit 7
-                                 
-                                 ; EEDR - EEPROM Data Register
-                                 .equ	EEDR0	= 0 ; EEPROM Data Register Bit 0
-                                 .equ	EEDR1	= 1 ; EEPROM Data Register Bit 1
-                                 .equ	EEDR2	= 2 ; EEPROM Data Register Bit 2
-                                 .equ	EEDR3	= 3 ; EEPROM Data Register Bit 3
-                                 .equ	EEDR4	= 4 ; EEPROM Data Register Bit 4
-                                 .equ	EEDR5	= 5 ; EEPROM Data Register Bit 5
-                                 .equ	EEDR6	= 6 ; EEPROM Data Register Bit 6
-                                 .equ	EEDR7	= 7 ; EEPROM Data Register Bit 7
-                                 
-                                 ; EECR - EEPROM Control Register
-                                 .equ	EERE	= 0 ; EEPROM Read Enable
-                                 .equ	EEPE	= 1 ; EEPROM Write Enable
-                                 .equ	EEMPE	= 2 ; EEPROM Master Write Enable
-                                 .equ	EERIE	= 3 ; EEPROM Ready Interrupt Enable
-                                 .equ	EEPM0	= 4 ; EEPROM Programming Mode Bits
-                                 .equ	EEPM1	= 5 ; EEPROM Programming Mode Bits
-                                 
-                                 
-                                 ; ***** TC1 *****************
-                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
-                                 .equ	TOIE1	= 0 ; Timer/Counter1 Overflow Interrupt Enable
-                                 .equ	OCIE1A	= 1 ; Timer/Counter1 Output Compare A Match Interrupt Enable
-                                 .equ	OCIE1B	= 2 ; Timer/Counter1 Output Compare B Match Interrupt Enable
-                                 .equ	ICIE1	= 5 ; Timer/Counter1 Input Capture Interrupt Enable
-                                 
-                                 ; TIFR1 - Timer/Counter Interrupt Flag register
-                                 .equ	TOV1	= 0 ; Timer/Counter1 Overflow Flag
-                                 .equ	OCF1A	= 1 ; Timer/Counter1 Output Compare A Match Flag
-                                 .equ	OCF1B	= 2 ; Timer/Counter1 Output Compare B Match Flag
-                                 .equ	ICF1	= 5 ; Timer/Counter1 Input Capture Flag
-                                 
-                                 ; TCCR1A - Timer/Counter1 Control Register A
-                                 .equ	WGM10	= 0 ; Pulse Width Modulator Select Bits
-                                 .equ	WGM11	= 1 ; Pulse Width Modulator Select Bits
-                                 .equ	COM1B0	= 4 ; Compare Output Mode 1B, bits
-                                 .equ	COM1B1	= 5 ; Compare Output Mode 1B, bits
-                                 .equ	COM1A0	= 6 ; Compare Output Mode 1A, bits
-                                 .equ	COM1A1	= 7 ; Compare Output Mode 1A, bits
-                                 
-                                 ; TCCR1B - Timer/Counter1 Control Register B
-                                 .equ	CS10	= 0 ; Clock Select bits
-                                 .equ	CS11	= 1 ; Clock Select bits
-                                 .equ	CS12	= 2 ; Clock Select bits
-                                 .equ	WGM12	= 3 ; Waveform Generation Mode Bits
-                                 .equ	WGM13	= 4 ; Waveform Generation Mode Bits
-                                 .equ	ICES1	= 6 ; Input Capture 1 Edge Select
-                                 .equ	ICNC1	= 7 ; Input Capture 1 Noise Canceler
-                                 
-                                 ; TCCR1C - Timer/Counter1 Control Register C
-                                 .equ	FOC1B	= 6 ; Force Output Compare for Channel B
-                                 .equ	FOC1A	= 7 ; Force Output Compare for Channel A
-                                 
-                                 ; TCNT1 - Timer/Counter1  Bytes
-                                 .equ	TCNT1H0	= 0 ; Timer/Counter1  Bytes High Bit 8
-                                 .equ	TCNT1H1	= 1 ; Timer/Counter1  Bytes High Bit 9
-                                 .equ	TCNT1H2	= 2 ; Timer/Counter1  Bytes High Bit 10
-                                 .equ	TCNT1H3	= 3 ; Timer/Counter1  Bytes High Bit 11
-                                 .equ	TCNT1H4	= 4 ; Timer/Counter1  Bytes High Bit 12
-                                 .equ	TCNT1H5	= 5 ; Timer/Counter1  Bytes High Bit 13
-                                 .equ	TCNT1H6	= 6 ; Timer/Counter1  Bytes High Bit 14
-                                 .equ	TCNT1H7	= 7 ; Timer/Counter1  Bytes High Bit 15
-                                 
-                                 .equ	TCNT1L0	= 0 ; Timer/Counter1  Bytes Low Bit 0
-                                 .equ	TCNT1L1	= 1 ; Timer/Counter1  Bytes Low Bit 1
-                                 .equ	TCNT1L2	= 2 ; Timer/Counter1  Bytes Low Bit 2
-                                 .equ	TCNT1L3	= 3 ; Timer/Counter1  Bytes Low Bit 3
-                                 .equ	TCNT1L4	= 4 ; Timer/Counter1  Bytes Low Bit 4
-                                 .equ	TCNT1L5	= 5 ; Timer/Counter1  Bytes Low Bit 5
-                                 .equ	TCNT1L6	= 6 ; Timer/Counter1  Bytes Low Bit 6
-                                 .equ	TCNT1L7	= 7 ; Timer/Counter1  Bytes Low Bit 7
-                                 
-                                 ; OCR1A - Timer/Counter1 Output Compare Register A  Bytes
-                                 .equ	OCR1AH0	= 0 ; Timer/Counter1 Output Compare Register A  Bytes High Bit 8
-                                 .equ	OCR1AH1	= 1 ; Timer/Counter1 Output Compare Register A  Bytes High Bit 9
-                                 .equ	OCR1AH2	= 2 ; Timer/Counter1 Output Compare Register A  Bytes High Bit 10
-                                 .equ	OCR1AH3	= 3 ; Timer/Counter1 Output Compare Register A  Bytes High Bit 11
-                                 .equ	OCR1AH4	= 4 ; Timer/Counter1 Output Compare Register A  Bytes High Bit 12
-                                 .equ	OCR1AH5	= 5 ; Timer/Counter1 Output Compare Register A  Bytes High Bit 13
-                                 .equ	OCR1AH6	= 6 ; Timer/Counter1 Output Compare Register A  Bytes High Bit 14
-                                 .equ	OCR1AH7	= 7 ; Timer/Counter1 Output Compare Register A  Bytes High Bit 15
-                                 
-                                 .equ	OCR1AL0	= 0 ; Timer/Counter1 Output Compare Register A  Bytes Low Bit 0
-                                 .equ	OCR1AL1	= 1 ; Timer/Counter1 Output Compare Register A  Bytes Low Bit 1
-                                 .equ	OCR1AL2	= 2 ; Timer/Counter1 Output Compare Register A  Bytes Low Bit 2
-                                 .equ	OCR1AL3	= 3 ; Timer/Counter1 Output Compare Register A  Bytes Low Bit 3
-                                 .equ	OCR1AL4	= 4 ; Timer/Counter1 Output Compare Register A  Bytes Low Bit 4
-                                 .equ	OCR1AL5	= 5 ; Timer/Counter1 Output Compare Register A  Bytes Low Bit 5
-                                 .equ	OCR1AL6	= 6 ; Timer/Counter1 Output Compare Register A  Bytes Low Bit 6
-                                 .equ	OCR1AL7	= 7 ; Timer/Counter1 Output Compare Register A  Bytes Low Bit 7
-                                 
-                                 ; OCR1B - Timer/Counter1 Output Compare Register B  Bytes
-                                 .equ	OCR1BH0	= 0 ; Timer/Counter1 Output Compare Register B  Bytes High Bit 8
-                                 .equ	OCR1BH1	= 1 ; Timer/Counter1 Output Compare Register B  Bytes High Bit 9
-                                 .equ	OCR1BH2	= 2 ; Timer/Counter1 Output Compare Register B  Bytes High Bit 10
-                                 .equ	OCR1BH3	= 3 ; Timer/Counter1 Output Compare Register B  Bytes High Bit 11
-                                 .equ	OCR1BH4	= 4 ; Timer/Counter1 Output Compare Register B  Bytes High Bit 12
-                                 .equ	OCR1BH5	= 5 ; Timer/Counter1 Output Compare Register B  Bytes High Bit 13
-                                 .equ	OCR1BH6	= 6 ; Timer/Counter1 Output Compare Register B  Bytes High Bit 14
-                                 .equ	OCR1BH7	= 7 ; Timer/Counter1 Output Compare Register B  Bytes High Bit 15
-                                 
-                                 .equ	OCR1BL0	= 0 ; Timer/Counter1 Output Compare Register B  Bytes Low Bit 0
-                                 .equ	OCR1BL1	= 1 ; Timer/Counter1 Output Compare Register B  Bytes Low Bit 1
-                                 .equ	OCR1BL2	= 2 ; Timer/Counter1 Output Compare Register B  Bytes Low Bit 2
-                                 .equ	OCR1BL3	= 3 ; Timer/Counter1 Output Compare Register B  Bytes Low Bit 3
-                                 .equ	OCR1BL4	= 4 ; Timer/Counter1 Output Compare Register B  Bytes Low Bit 4
-                                 .equ	OCR1BL5	= 5 ; Timer/Counter1 Output Compare Register B  Bytes Low Bit 5
-                                 .equ	OCR1BL6	= 6 ; Timer/Counter1 Output Compare Register B  Bytes Low Bit 6
-                                 .equ	OCR1BL7	= 7 ; Timer/Counter1 Output Compare Register B  Bytes Low Bit 7
-                                 
-                                 ; ICR1 - Timer/Counter1 Input Capture Register  Bytes
-                                 .equ	ICR1H0	= 0 ; Timer/Counter1 Input Capture Register  Bytes High Bit 8
-                                 .equ	ICR1H1	= 1 ; Timer/Counter1 Input Capture Register  Bytes High Bit 9
-                                 .equ	ICR1H2	= 2 ; Timer/Counter1 Input Capture Register  Bytes High Bit 10
-                                 .equ	ICR1H3	= 3 ; Timer/Counter1 Input Capture Register  Bytes High Bit 11
-                                 .equ	ICR1H4	= 4 ; Timer/Counter1 Input Capture Register  Bytes High Bit 12
-                                 .equ	ICR1H5	= 5 ; Timer/Counter1 Input Capture Register  Bytes High Bit 13
-                                 .equ	ICR1H6	= 6 ; Timer/Counter1 Input Capture Register  Bytes High Bit 14
-                                 .equ	ICR1H7	= 7 ; Timer/Counter1 Input Capture Register  Bytes High Bit 15
-                                 
-                                 .equ	ICR1L0	= 0 ; Timer/Counter1 Input Capture Register  Bytes Low Bit 0
-                                 .equ	ICR1L1	= 1 ; Timer/Counter1 Input Capture Register  Bytes Low Bit 1
-                                 .equ	ICR1L2	= 2 ; Timer/Counter1 Input Capture Register  Bytes Low Bit 2
-                                 .equ	ICR1L3	= 3 ; Timer/Counter1 Input Capture Register  Bytes Low Bit 3
-                                 .equ	ICR1L4	= 4 ; Timer/Counter1 Input Capture Register  Bytes Low Bit 4
-                                 .equ	ICR1L5	= 5 ; Timer/Counter1 Input Capture Register  Bytes Low Bit 5
-                                 .equ	ICR1L6	= 6 ; Timer/Counter1 Input Capture Register  Bytes Low Bit 6
-                                 .equ	ICR1L7	= 7 ; Timer/Counter1 Input Capture Register  Bytes Low Bit 7
-                                 
-                                 ; GTCCR - General Timer/Counter Control Register
-                                 .equ	PSR	= 0 ; Prescaler Reset Timer/CounterN
-                                 .equ	TSM	= 7 ; Timer/Counter Synchronization Mode
-                                 
-                                 
-                                 ; ***** TC2 *****************
-                                 ; TIMSK2 - Timer/Counter2 Interrupt Mask Register
-                                 .equ	TOIE2	= 0 ; Timer/Counter2 Overflow Interrupt Enable
-                                 .equ	OCIE2A	= 1 ; Timer/Counter2 Output Compare A Match Interrupt Enable
-                                 .equ	OCIE2B	= 2 ; Timer/Counter2 Output Compare B Match Interrupt Enable
-                                 .equ	ICIE2	= 5 ; Timer/Counter2 Input Capture Interrupt Enable
-                                 
-                                 ; TIFR2 - Timer/Counter Interrupt Flag register
-                                 .equ	TOV2	= 0 ; Timer/Counter2 Overflow Flag
-                                 .equ	OCF2A	= 1 ; Timer/Counter2 Output Compare A Match Flag
-                                 .equ	OCF2B	= 2 ; Timer/Counter2 Output Compare B Match Flag
-                                 .equ	ICF2	= 5 ; Timer/Counter2 Input Capture Flag
-                                 
-                                 ; TCCR2A - Timer/Counter2 Control Register A
-                                 .equ	WGM20	= 0 ; Pulse Width Modulator Select Bits
-                                 .equ	WGM21	= 1 ; Pulse Width Modulator Select Bits
-                                 .equ	COM2B0	= 4 ; Compare Output Mode 2B, bits
-                                 .equ	COM2B1	= 5 ; Compare Output Mode 2B, bits
-                                 .equ	COM2A0	= 6 ; Compare Output Mode 2A, bits
-                                 .equ	COM2A1	= 7 ; Compare Output Mode 2A, bits
-                                 
-                                 ; TCCR2B - Timer/Counter2 Control Register B
-                                 .equ	CS20	= 0 ; Clock Select bits
-                                 .equ	CS21	= 1 ; Clock Select bits
-                                 .equ	CS22	= 2 ; Clock Select bits
-                                 .equ	WGM22	= 3 ; Waveform Generation Mode Bits
-                                 .equ	WGM23	= 4 ; Waveform Generation Mode Bits
-                                 .equ	ICES2	= 6 ; Input Capture 2 Edge Select
-                                 .equ	ICNC2	= 7 ; Input Capture 2 Noise Canceler
-                                 
-                                 ; TCCR2C - Timer/Counter2 Control Register C
-                                 .equ	FOC2B	= 6 ; Force Output Compare for Channel B
-                                 .equ	FOC2A	= 7 ; Force Output Compare for Channel A
-                                 
-                                 ; TCNT2 - Timer/Counter2  Bytes
-                                 .equ	TCNT2H0	= 0 ; Timer/Counter2  Bytes High Bit 8
-                                 .equ	TCNT2H1	= 1 ; Timer/Counter2  Bytes High Bit 9
-                                 .equ	TCNT2H2	= 2 ; Timer/Counter2  Bytes High Bit 10
-                                 .equ	TCNT2H3	= 3 ; Timer/Counter2  Bytes High Bit 11
-                                 .equ	TCNT2H4	= 4 ; Timer/Counter2  Bytes High Bit 12
-                                 .equ	TCNT2H5	= 5 ; Timer/Counter2  Bytes High Bit 13
-                                 .equ	TCNT2H6	= 6 ; Timer/Counter2  Bytes High Bit 14
-                                 .equ	TCNT2H7	= 7 ; Timer/Counter2  Bytes High Bit 15
-                                 
-                                 .equ	TCNT2L0	= 0 ; Timer/Counter2  Bytes Low Bit 0
-                                 .equ	TCNT2L1	= 1 ; Timer/Counter2  Bytes Low Bit 1
-                                 .equ	TCNT2L2	= 2 ; Timer/Counter2  Bytes Low Bit 2
-                                 .equ	TCNT2L3	= 3 ; Timer/Counter2  Bytes Low Bit 3
-                                 .equ	TCNT2L4	= 4 ; Timer/Counter2  Bytes Low Bit 4
-                                 .equ	TCNT2L5	= 5 ; Timer/Counter2  Bytes Low Bit 5
-                                 .equ	TCNT2L6	= 6 ; Timer/Counter2  Bytes Low Bit 6
-                                 .equ	TCNT2L7	= 7 ; Timer/Counter2  Bytes Low Bit 7
-                                 
-                                 ; OCR2A - Timer/Counter2 Output Compare Register A  Bytes
-                                 .equ	OCR2AH0	= 0 ; Timer/Counter2 Output Compare Register A  Bytes High Bit 8
-                                 .equ	OCR2AH1	= 1 ; Timer/Counter2 Output Compare Register A  Bytes High Bit 9
-                                 .equ	OCR2AH2	= 2 ; Timer/Counter2 Output Compare Register A  Bytes High Bit 10
-                                 .equ	OCR2AH3	= 3 ; Timer/Counter2 Output Compare Register A  Bytes High Bit 11
-                                 .equ	OCR2AH4	= 4 ; Timer/Counter2 Output Compare Register A  Bytes High Bit 12
-                                 .equ	OCR2AH5	= 5 ; Timer/Counter2 Output Compare Register A  Bytes High Bit 13
-                                 .equ	OCR2AH6	= 6 ; Timer/Counter2 Output Compare Register A  Bytes High Bit 14
-                                 .equ	OCR2AH7	= 7 ; Timer/Counter2 Output Compare Register A  Bytes High Bit 15
-                                 
-                                 .equ	OCR2AL0	= 0 ; Timer/Counter2 Output Compare Register A  Bytes Low Bit 0
-                                 .equ	OCR2AL1	= 1 ; Timer/Counter2 Output Compare Register A  Bytes Low Bit 1
-                                 .equ	OCR2AL2	= 2 ; Timer/Counter2 Output Compare Register A  Bytes Low Bit 2
-                                 .equ	OCR2AL3	= 3 ; Timer/Counter2 Output Compare Register A  Bytes Low Bit 3
-                                 .equ	OCR2AL4	= 4 ; Timer/Counter2 Output Compare Register A  Bytes Low Bit 4
-                                 .equ	OCR2AL5	= 5 ; Timer/Counter2 Output Compare Register A  Bytes Low Bit 5
-                                 .equ	OCR2AL6	= 6 ; Timer/Counter2 Output Compare Register A  Bytes Low Bit 6
-                                 .equ	OCR2AL7	= 7 ; Timer/Counter2 Output Compare Register A  Bytes Low Bit 7
-                                 
-                                 ; OCR2B - Timer/Counter2 Output Compare Register B  Bytes
-                                 .equ	OCR2BH0	= 0 ; Timer/Counter2 Output Compare Register B  Bytes High Bit 8
-                                 .equ	OCR2BH1	= 1 ; Timer/Counter2 Output Compare Register B  Bytes High Bit 9
-                                 .equ	OCR2BH2	= 2 ; Timer/Counter2 Output Compare Register B  Bytes High Bit 10
-                                 .equ	OCR2BH3	= 3 ; Timer/Counter2 Output Compare Register B  Bytes High Bit 11
-                                 .equ	OCR2BH4	= 4 ; Timer/Counter2 Output Compare Register B  Bytes High Bit 12
-                                 .equ	OCR2BH5	= 5 ; Timer/Counter2 Output Compare Register B  Bytes High Bit 13
-                                 .equ	OCR2BH6	= 6 ; Timer/Counter2 Output Compare Register B  Bytes High Bit 14
-                                 .equ	OCR2BH7	= 7 ; Timer/Counter2 Output Compare Register B  Bytes High Bit 15
-                                 
-                                 .equ	OCR2BL0	= 0 ; Timer/Counter2 Output Compare Register B  Bytes Low Bit 0
-                                 .equ	OCR2BL1	= 1 ; Timer/Counter2 Output Compare Register B  Bytes Low Bit 1
-                                 .equ	OCR2BL2	= 2 ; Timer/Counter2 Output Compare Register B  Bytes Low Bit 2
-                                 .equ	OCR2BL3	= 3 ; Timer/Counter2 Output Compare Register B  Bytes Low Bit 3
-                                 .equ	OCR2BL4	= 4 ; Timer/Counter2 Output Compare Register B  Bytes Low Bit 4
-                                 .equ	OCR2BL5	= 5 ; Timer/Counter2 Output Compare Register B  Bytes Low Bit 5
-                                 .equ	OCR2BL6	= 6 ; Timer/Counter2 Output Compare Register B  Bytes Low Bit 6
-                                 .equ	OCR2BL7	= 7 ; Timer/Counter2 Output Compare Register B  Bytes Low Bit 7
-                                 
-                                 ; ICR2 - Timer/Counter2 Input Capture Register  Bytes
-                                 .equ	ICR2H0	= 0 ; Timer/Counter2 Input Capture Register  Bytes High Bit 8
-                                 .equ	ICR2H1	= 1 ; Timer/Counter2 Input Capture Register  Bytes High Bit 9
-                                 .equ	ICR2H2	= 2 ; Timer/Counter2 Input Capture Register  Bytes High Bit 10
-                                 .equ	ICR2H3	= 3 ; Timer/Counter2 Input Capture Register  Bytes High Bit 11
-                                 .equ	ICR2H4	= 4 ; Timer/Counter2 Input Capture Register  Bytes High Bit 12
-                                 .equ	ICR2H5	= 5 ; Timer/Counter2 Input Capture Register  Bytes High Bit 13
-                                 .equ	ICR2H6	= 6 ; Timer/Counter2 Input Capture Register  Bytes High Bit 14
-                                 .equ	ICR2H7	= 7 ; Timer/Counter2 Input Capture Register  Bytes High Bit 15
-                                 
-                                 .equ	ICR2L0	= 0 ; Timer/Counter2 Input Capture Register  Bytes Low Bit 0
-                                 .equ	ICR2L1	= 1 ; Timer/Counter2 Input Capture Register  Bytes Low Bit 1
-                                 .equ	ICR2L2	= 2 ; Timer/Counter2 Input Capture Register  Bytes Low Bit 2
-                                 .equ	ICR2L3	= 3 ; Timer/Counter2 Input Capture Register  Bytes Low Bit 3
-                                 .equ	ICR2L4	= 4 ; Timer/Counter2 Input Capture Register  Bytes Low Bit 4
-                                 .equ	ICR2L5	= 5 ; Timer/Counter2 Input Capture Register  Bytes Low Bit 5
-                                 .equ	ICR2L6	= 6 ; Timer/Counter2 Input Capture Register  Bytes Low Bit 6
-                                 .equ	ICR2L7	= 7 ; Timer/Counter2 Input Capture Register  Bytes Low Bit 7
-                                 
-                                 ; GTCCR - General Timer/Counter Control Register
-                                 
-                                 
-                                 ; ***** TC0 *****************
-                                 ; TIMSK0 - Timer/Counter Interrupt Mask Register
-                                 .equ	TOIE0	= 0 ; Timer/Counter0 Overflow Interrupt Enable
-                                 .equ	OCIE0A	= 1 ; Timer/Counter0 Output Compare Match A Interrupt Enable
-                                 .equ	OCIE0B	= 2 ; Timer/Counter0 Output Compare Match B Interrupt Enable
-                                 
-                                 ; TIFR0 - Timer/Counter0 Interrupt Flag Register
-                                 .equ	TOV0	= 0 ; Timer/Counter0 Overflow Flag
-                                 .equ	OCF0A	= 1 ; Timer/Counter0 Output Compare Flag A
-                                 .equ	OCF0B	= 2 ; Timer/Counter0 Output Compare Flag B
-                                 
-                                 ; TCCR0A - Timer/Counter  Control Register A
-                                 .equ	WGM00	= 0 ; Waveform Generation Mode bits
-                                 .equ	WGM01	= 1 ; Waveform Generation Mode bits
-                                 .equ	COM0B0	= 4 ; Compare Match Output B Mode bits
-                                 .equ	COM0B1	= 5 ; Compare Match Output B Mode bits
-                                 .equ	COM0A0	= 6 ; Compare Match Output A Mode bits
-                                 .equ	COM0A1	= 7 ; Compare Match Output A Mode bits
-                                 
-                                 ; TCCR0B - Timer/Counter Control Register B
-                                 .equ	CS00	= 0 ; Clock Select bits
-                                 .equ	CS01	= 1 ; Clock Select bits
-                                 .equ	CS02	= 2 ; Clock Select bits
-                                 .equ	WGM02	= 3 ; Waveform Generation Mode bit 2
-                                 .equ	FOC0B	= 6 ; Force Output Compare B
-                                 .equ	FOC0A	= 7 ; Force Output Compare A
-                                 
-                                 ; TCNT0 - Timer/Counter0
-                                 .equ	TCNT00	= 0 ; Timer/Counter0 Bit 0
-                                 .equ	TCNT01	= 1 ; Timer/Counter0 Bit 1
-                                 .equ	TCNT02	= 2 ; Timer/Counter0 Bit 2
-                                 .equ	TCNT03	= 3 ; Timer/Counter0 Bit 3
-                                 .equ	TCNT04	= 4 ; Timer/Counter0 Bit 4
-                                 .equ	TCNT05	= 5 ; Timer/Counter0 Bit 5
-                                 .equ	TCNT06	= 6 ; Timer/Counter0 Bit 6
-                                 .equ	TCNT07	= 7 ; Timer/Counter0 Bit 7
-                                 
-                                 ; OCR0A - Timer/Counter0 Output Compare Register A
-                                 .equ	OCR0A0	= 0 ; Timer/Counter0 Output Compare Register A Bit 0
-                                 .equ	OCR0A1	= 1 ; Timer/Counter0 Output Compare Register A Bit 1
-                                 .equ	OCR0A2	= 2 ; Timer/Counter0 Output Compare Register A Bit 2
-                                 .equ	OCR0A3	= 3 ; Timer/Counter0 Output Compare Register A Bit 3
-                                 .equ	OCR0A4	= 4 ; Timer/Counter0 Output Compare Register A Bit 4
-                                 .equ	OCR0A5	= 5 ; Timer/Counter0 Output Compare Register A Bit 5
-                                 .equ	OCR0A6	= 6 ; Timer/Counter0 Output Compare Register A Bit 6
-                                 .equ	OCR0A7	= 7 ; Timer/Counter0 Output Compare Register A Bit 7
-                                 
-                                 ; OCR0B - Timer/Counter0 Output Compare Register B
-                                 .equ	OCR0B0	= 0 ; Timer/Counter0 Output Compare Register B Bit 0
-                                 .equ	OCR0B1	= 1 ; Timer/Counter0 Output Compare Register B Bit 1
-                                 .equ	OCR0B2	= 2 ; Timer/Counter0 Output Compare Register B Bit 2
-                                 .equ	OCR0B3	= 3 ; Timer/Counter0 Output Compare Register B Bit 3
-                                 .equ	OCR0B4	= 4 ; Timer/Counter0 Output Compare Register B Bit 4
-                                 .equ	OCR0B5	= 5 ; Timer/Counter0 Output Compare Register B Bit 5
-                                 .equ	OCR0B6	= 6 ; Timer/Counter0 Output Compare Register B Bit 6
-                                 .equ	OCR0B7	= 7 ; Timer/Counter0 Output Compare Register B Bit 7
-                                 
-                                 ; GTCCR - General Timer/Counter Control Register
-                                 
-                                 
-                                 ; ***** EXINT *****************
-                                 ; MCUCR - MCU Control Register
-                                 .equ	ISC00	= 0 ; Interrupt Sense Control 0 Bit 0
-                                 .equ	ISC01	= 1 ; Interrupt Sense Control 0 Bit 1
-                                 
-                                 ; GIMSK - General Interrupt Mask Register
-                                 .equ	PCIE0	= 4 ; Pin Change Interrupt Enables
-                                 .equ	PCIE1	= 5 ; Pin Change Interrupt Enables
-                                 .equ	INT0	= 6 ; External Interrupt Request 0 Enable
-                                 
-                                 ; GIFR - General Interrupt Flag register
-                                 .equ	PCIF0	= 4 ; Pin Change Interrupt Flags
-                                 .equ	PCIF1	= 5 ; Pin Change Interrupt Flags
-                                 .equ	INTF0	= 6 ; External Interrupt Flag 0
-                                 
-                                 ; PCMSK1 - Pin Change Enable Mask 1
-                                 .equ	PCINT8	= 0 ; Pin Change Enable Mask 1 Bit 0
-                                 .equ	PCINT9	= 1 ; Pin Change Enable Mask 1 Bit 1
-                                 .equ	PCINT10	= 2 ; Pin Change Enable Mask 1 Bit 2
-                                 .equ	PCINT11	= 3 ; Pin Change Enable Mask 1 Bit 3
-                                 
-                                 ; PCMSK0 - Pin Change Enable Mask 0
-                                 .equ	PCINT0	= 0 ; Pin Change Enable Mask 0 Bit 0
-                                 .equ	PCINT1	= 1 ; Pin Change Enable Mask 0 Bit 1
-                                 .equ	PCINT2	= 2 ; Pin Change Enable Mask 0 Bit 2
-                                 .equ	PCINT3	= 3 ; Pin Change Enable Mask 0 Bit 3
-                                 .equ	PCINT4	= 4 ; Pin Change Enable Mask 0 Bit 4
-                                 .equ	PCINT5	= 5 ; Pin Change Enable Mask 0 Bit 5
-                                 .equ	PCINT6	= 6 ; Pin Change Enable Mask 0 Bit 6
-                                 .equ	PCINT7	= 7 ; Pin Change Enable Mask 0 Bit 7
-                                 
-                                 
-                                 ; ***** CPU *****************
-                                 ; PRR - Power Reduction Register
-                                 .equ	PRADC	= 0 ; Power Reduction ADC
-                                 .equ	PRTIM0	= 1 ; Power Reduction Timer/Counter0
-                                 .equ	PRTIM1	= 2 ; Power Reduction Timer/Counter1
-                                 .equ	PRTIM2	= 3 ; Power Reduction Timer/Counter2
-                                 .equ	PRSPI	= 4 ; Power Reduction SPI
-                                 .equ	PRUSART0	= 5 ; Power Reduction USART0
-                                 .equ	PRUSART1	= 6 ; Power Reduction USART1
-                                 .equ	PRTWI	= 7 ; Power Reduction TWI
-                                 
-                                 ; CCP - Configuration Change Protection
-                                 .equ	CCP0	= 0 ; Configuration Change Protection Bit 0
-                                 .equ	CCP1	= 1 ; Configuration Change Protection Bit 1
-                                 .equ	CCP2	= 2 ; Configuration Change Protection Bit 2
-                                 .equ	CCP3	= 3 ; Configuration Change Protection Bit 3
-                                 .equ	CCP4	= 4 ; Configuration Change Protection Bit 4
-                                 .equ	CCP5	= 5 ; Configuration Change Protection Bit 5
-                                 .equ	CCP6	= 6 ; Configuration Change Protection Bit 6
-                                 .equ	CCP7	= 7 ; Configuration Change Protection Bit 7
-                                 
-                                 ; CLKPR - Clock Prescale Register
-                                 .equ	CLKPS0	= 0 ; Clock Prescaler Select Bits
-                                 .equ	CLKPS1	= 1 ; Clock Prescaler Select Bits
-                                 .equ	CLKPS2	= 2 ; Clock Prescaler Select Bits
-                                 .equ	CLKPS3	= 3 ; Clock Prescaler Select Bits
-                                 
-                                 ; CLKCR - Clock Control Register
-                                 .equ	CKSEL0	= 0 ; Clock Select Bits
-                                 .equ	CKSEL1	= 1 ; Clock Select Bits
-                                 .equ	CKSEL2	= 2 ; Clock Select Bits
-                                 .equ	CKSEL3	= 3 ; Clock Select Bits
-                                 .equ	SUT	= 4 ; Start-up Time
-                                 .equ	CKOUTC	= 5 ; Clock Output (Copy). Active low.
-                                 .equ	CSTR	= 6 ; Clock Switch Trigger
-                                 .equ	OSCRDY	= 7 ; Oscillator Ready
-                                 
-                                 ; SREG - Status Register
-                                 .equ	SREG_C	= 0 ; Carry Flag
-                                 .equ	SREG_Z	= 1 ; Zero Flag
-                                 .equ	SREG_N	= 2 ; Negative Flag
-                                 .equ	SREG_V	= 3 ; Two's Complement Overflow Flag
-                                 .equ	SREG_S	= 4 ; Sign Bit
-                                 .equ	SREG_H	= 5 ; Half Carry Flag
-                                 .equ	SREG_T	= 6 ; Bit Copy Storage
-                                 .equ	SREG_I	= 7 ; Global Interrupt Enable
-                                 
-                                 ; SP - Stack Pointer 
-                                 .equ	SPH0	= 0 ; Stack Pointer  High Bit 8
-                                 .equ	SPH1	= 1 ; Stack Pointer  High Bit 9
-                                 .equ	SPH2	= 2 ; Stack Pointer  High Bit 10
-                                 
-                                 .equ	SPL0	= 0 ; Stack Pointer  Low Bit 0
-                                 .equ	SPL1	= 1 ; Stack Pointer  Low Bit 1
-                                 .equ	SPL2	= 2 ; Stack Pointer  Low Bit 2
-                                 .equ	SPL3	= 3 ; Stack Pointer  Low Bit 3
-                                 .equ	SPL4	= 4 ; Stack Pointer  Low Bit 4
-                                 .equ	SPL5	= 5 ; Stack Pointer  Low Bit 5
-                                 .equ	SPL6	= 6 ; Stack Pointer  Low Bit 6
-                                 .equ	SPL7	= 7 ; Stack Pointer  Low Bit 7
-                                 
-                                 ; MCUCR - MCU Control Register
-                                 .equ	SM0	= 3 ; Sleep Mode Select Bits
-                                 .equ	SM1	= 4 ; Sleep Mode Select Bits
-                                 .equ	SE	= 5 ; Sleep Enable
-                                 
-                                 ; MCUSR - MCU Status Register
-                                 .equ	PORF	= 0 ; Power-on reset flag
-                                 .equ	EXTRF	= 1 ; External Reset Flag
-                                 .equ	BORF	= 2 ; Brown-out Reset Flag
-                                 .equ	WDRF	= 3 ; Watchdog Reset Flag
-                                 
-                                 ; GPIOR2 - General Purpose I/O Register 2
-                                 .equ	GPIOR20	= 0 ; General Purpose I/O Register 2 Bit 0
-                                 .equ	GPIOR21	= 1 ; General Purpose I/O Register 2 Bit 1
-                                 .equ	GPIOR22	= 2 ; General Purpose I/O Register 2 Bit 2
-                                 .equ	GPIOR23	= 3 ; General Purpose I/O Register 2 Bit 3
-                                 .equ	GPIOR24	= 4 ; General Purpose I/O Register 2 Bit 4
-                                 .equ	GPIOR25	= 5 ; General Purpose I/O Register 2 Bit 5
-                                 .equ	GPIOR26	= 6 ; General Purpose I/O Register 2 Bit 6
-                                 .equ	GPIOR27	= 7 ; General Purpose I/O Register 2 Bit 7
-                                 
-                                 ; GPIOR1 - General Purpose I/O Register 1
-                                 .equ	GPIOR10	= 0 ; General Purpose I/O Register 1 Bit 0
-                                 .equ	GPIOR11	= 1 ; General Purpose I/O Register 1 Bit 1
-                                 .equ	GPIOR12	= 2 ; General Purpose I/O Register 1 Bit 2
-                                 .equ	GPIOR13	= 3 ; General Purpose I/O Register 1 Bit 3
-                                 .equ	GPIOR14	= 4 ; General Purpose I/O Register 1 Bit 4
-                                 .equ	GPIOR15	= 5 ; General Purpose I/O Register 1 Bit 5
-                                 .equ	GPIOR16	= 6 ; General Purpose I/O Register 1 Bit 6
-                                 .equ	GPIOR17	= 7 ; General Purpose I/O Register 1 Bit 7
-                                 
-                                 ; GPIOR0 - General Purpose I/O Register 0
-                                 .equ	GPIOR00	= 0 ; General Purpose I/O Register 0 Bit 0
-                                 .equ	GPIOR01	= 1 ; General Purpose I/O Register 0 Bit 1
-                                 .equ	GPIOR02	= 2 ; General Purpose I/O Register 0 Bit 2
-                                 .equ	GPIOR03	= 3 ; General Purpose I/O Register 0 Bit 3
-                                 .equ	GPIOR04	= 4 ; General Purpose I/O Register 0 Bit 4
-                                 .equ	GPIOR05	= 5 ; General Purpose I/O Register 0 Bit 5
-                                 .equ	GPIOR06	= 6 ; General Purpose I/O Register 0 Bit 6
-                                 .equ	GPIOR07	= 7 ; General Purpose I/O Register 0 Bit 7
-                                 
-                                 ; SPMCSR - Store Program Memory Control and Status Register
-                                 .equ	SPMEN	= 0 ; Store program Memory Enable
-                                 .equ	PGERS	= 1 ; Page Erase
-                                 .equ	PGWRT	= 2 ; Page Write
-                                 .equ	RFLB	= 3 ; Read Fuse and Lock Bits
-                                 .equ	CTPB	= 4 ; Clear Temporary Page Buffer
-                                 .equ	RSIG	= 5 ; Read Device Signature Imprint Table
-                                 
-                                 ; OSCCAL0 - Oscillator Calibration Register 8MHz
-                                 .equ	OSCCAL00	= 0 ; Oscillator Calibration Register 8MHz Bit 0
-                                 .equ	OSCCAL01	= 1 ; Oscillator Calibration Register 8MHz Bit 1
-                                 .equ	OSCCAL02	= 2 ; Oscillator Calibration Register 8MHz Bit 2
-                                 .equ	OSCCAL03	= 3 ; Oscillator Calibration Register 8MHz Bit 3
-                                 .equ	OSCCAL04	= 4 ; Oscillator Calibration Register 8MHz Bit 4
-                                 .equ	OSCCAL05	= 5 ; Oscillator Calibration Register 8MHz Bit 5
-                                 .equ	OSCCAL06	= 6 ; Oscillator Calibration Register 8MHz Bit 6
-                                 .equ	OSCCAL07	= 7 ; Oscillator Calibration Register 8MHz Bit 7
-                                 
-                                 ; OSCCAL1 - Oscillator Calibration Register 32kHz
-                                 .equ	OSCCAL10	= 0 ; Oscillator Calibration Register 32kHz Bit 0
-                                 .equ	OSCCAL11	= 1 ; Oscillator Calibration Register 32kHz Bit 1
-                                 
-                                 ; OSCTCAL0A - Oscillator Temperature Calibration Register A
-                                 .equ	OSCTCAL0A0	= 0 ; Oscillator Temperature Calibration Register A Bit 0
-                                 .equ	OSCTCAL0A1	= 1 ; Oscillator Temperature Calibration Register A Bit 1
-                                 .equ	OSCTCAL0A2	= 2 ; Oscillator Temperature Calibration Register A Bit 2
-                                 .equ	OSCTCAL0A3	= 3 ; Oscillator Temperature Calibration Register A Bit 3
-                                 .equ	OSCTCAL0A4	= 4 ; Oscillator Temperature Calibration Register A Bit 4
-                                 .equ	OSCTCAL0A5	= 5 ; Oscillator Temperature Calibration Register A Bit 5
-                                 .equ	OSCTCAL0A6	= 6 ; Oscillator Temperature Calibration Register A Bit 6
-                                 .equ	OSCTCAL0A7	= 7 ; Oscillator Temperature Calibration Register A Bit 7
-                                 
-                                 ; OSCTCAL0B - Oscillator Temperature Calibration Register B
-                                 .equ	OSCTCAL0B0	= 0 ; Oscillator Temperature Calibration Register B Bit 0
-                                 .equ	OSCTCAL0B1	= 1 ; Oscillator Temperature Calibration Register B Bit 1
-                                 .equ	OSCTCAL0B2	= 2 ; Oscillator Temperature Calibration Register B Bit 2
-                                 .equ	OSCTCAL0B3	= 3 ; Oscillator Temperature Calibration Register B Bit 3
-                                 .equ	OSCTCAL0B4	= 4 ; Oscillator Temperature Calibration Register B Bit 4
-                                 .equ	OSCTCAL0B5	= 5 ; Oscillator Temperature Calibration Register B Bit 5
-                                 .equ	OSCTCAL0B6	= 6 ; Oscillator Temperature Calibration Register B Bit 6
-                                 .equ	OSCTCAL0B7	= 7 ; Oscillator Temperature Calibration Register B Bit 7
-                                 
-                                 
-                                 ; ***** TOCPM *****************
-                                 ; TOCPMSA1 - Timer Output Compare Pin Mux Selection 1
-                                 .equ	TOCC4S0	= 0 ; Timer Output Compare Channel 4 Selection Bits
-                                 .equ	TOCC4S1	= 1 ; Timer Output Compare Channel 4 Selection Bits
-                                 .equ	TOCC5S0	= 2 ; Timer Output Compare Channel 5 Selection Bits
-                                 .equ	TOCC5S1	= 3 ; Timer Output Compare Channel 5 Selection Bits
-                                 .equ	TOCC6S0	= 4 ; Timer Output Compare Channel 6 Selection Bits
-                                 .equ	TOCC6S1	= 5 ; Timer Output Compare Channel 6 Selection Bits
-                                 .equ	TOCC7S0	= 6 ; Timer Output Compare Channel 7 Selection Bits
-                                 .equ	TOCC7S1	= 7 ; Timer Output Compare Channel 7 Selection Bits
-                                 
-                                 ; TOCPMSA0 - Timer Output Compare Pin Mux Selection 0
-                                 .equ	TOCC0S0	= 0 ; Timer Output Compare Channel 0 Selection Bits
-                                 .equ	TOCC0S1	= 1 ; Timer Output Compare Channel 0 Selection Bits
-                                 .equ	TOCC1S0	= 2 ; Timer Output Compare Channel 1 Selection Bits
-                                 .equ	TOCC1S1	= 3 ; Timer Output Compare Channel 1 Selection Bits
-                                 .equ	TOCC2S0	= 4 ; Timer Output Compare Channel 2 Selection Bits
-                                 .equ	TOCC2S1	= 5 ; Timer Output Compare Channel 2 Selection Bits
-                                 .equ	TOCC3S0	= 6 ; Timer Output Compare Channel 3 Selection Bits
-                                 .equ	TOCC3S1	= 7 ; Timer Output Compare Channel 3 Selection Bits
-                                 
-                                 ; TOCPMCOE - Timer Output Compare Pin Mux Channel Output Enable
-                                 .equ	TOCC0OE	= 0 ; Timer Output Compare Channel 0 Output Enable
-                                 .equ	TOCC1OE	= 1 ; Timer Output Compare Channel 1 Output Enable
-                                 .equ	TOCC2OE	= 2 ; Timer Output Compare Channel 2 Output Enable
-                                 .equ	TOCC3OE	= 3 ; Timer Output Compare Channel 3 Output Enable
-                                 .equ	TOCC4OE	= 4 ; Timer Output Compare Channel 4 Output Enable
-                                 .equ	TOCC5OE	= 5 ; Timer Output Compare Channel 5 Output Enable
-                                 .equ	TOCC6OE	= 6 ; Timer Output Compare Channel 6 Output Enable
-                                 .equ	TOCC7OE	= 7 ; Timer Output Compare Channel 7 Output Enable
-                                 
-                                 
-                                 ; ***** SPI *****************
-                                 ; SPCR - SPI Control Register
-                                 .equ	SPR0	= 0 ; SPI Clock Rate Selects
-                                 .equ	SPR1	= 1 ; SPI Clock Rate Selects
-                                 .equ	CPHA	= 2 ; Clock Phase
-                                 .equ	CPOL	= 3 ; Clock polarity
-                                 .equ	MSTR	= 4 ; Master/Slave Select
-                                 .equ	DORD	= 5 ; Data Order
-                                 .equ	SPE	= 6 ; SPI Enable
-                                 .equ	SPIE	= 7 ; SPI Interrupt Enable
-                                 
-                                 ; SPSR - SPI Status Register
-                                 .equ	SPI2X	= 0 ; Double SPI Speed Bit
-                                 .equ	WCOL	= 6 ; Write Collision Flag
-                                 .equ	SPIF	= 7 ; SPI Interrupt Flag
-                                 
-                                 ; SPDR - SPI Data Register
-                                 .equ	SPDR0	= 0 ; SPI Data Register Bit 0
-                                 .equ	SPDR1	= 1 ; SPI Data Register Bit 1
-                                 .equ	SPDR2	= 2 ; SPI Data Register Bit 2
-                                 .equ	SPDR3	= 3 ; SPI Data Register Bit 3
-                                 .equ	SPDR4	= 4 ; SPI Data Register Bit 4
-                                 .equ	SPDR5	= 5 ; SPI Data Register Bit 5
-                                 .equ	SPDR6	= 6 ; SPI Data Register Bit 6
-                                 .equ	SPDR7	= 7 ; SPI Data Register Bit 7
-                                 
-                                 ; REMAP - Remap Port Pins
-                                 .equ	SPIMAP	= 1 ; SPI Pin Mapping
-                                 
-                                 
-                                 ; ***** FUSE *****************
-                                 ; EXTENDED - 
-                                 .equ	SELFPRGEN	= 0 ; Self Programming enable
-                                 .equ	BODACT0	= 1 ; BOD mode of operation when the device is active or idle
-                                 .equ	BODACT1	= 2 ; BOD mode of operation when the device is active or idle
-                                 .equ	BODPD0	= 3 ; BOD mode of operation when the device is in sleep mode
-                                 .equ	BODPD1	= 4 ; BOD mode of operation when the device is in sleep mode
-                                 .equ	ULPOSCSEL0	= 5 ; Frequency selection for internal ULP oscillator. The selection only affects system clock, watchdog and reset timeout always use 32 kHz clock.
-                                 .equ	ULPOSCSEL1	= 6 ; Frequency selection for internal ULP oscillator. The selection only affects system clock, watchdog and reset timeout always use 32 kHz clock.
-                                 .equ	ULPOSCSEL2	= 7 ; Frequency selection for internal ULP oscillator. The selection only affects system clock, watchdog and reset timeout always use 32 kHz clock.
-                                 
-                                 ; HIGH - 
-                                 .equ	BODLEVEL0	= 0 ; Brown-out Detector trigger level
-                                 .equ	BODLEVEL1	= 1 ; Brown-out Detector trigger level
-                                 .equ	BODLEVEL2	= 2 ; Brown-out Detector trigger level
-                                 .equ	EESAVE	= 3 ; Preserve EEPROM through the Chip Erase cycle
-                                 .equ	WDTON	= 4 ; Watch-dog Timer always on
-                                 .equ	SPIEN	= 5 ; Serial program downloading (SPI) enabled
-                                 .equ	DWEN	= 6 ; Debug Wire enable
-                                 .equ	RSTDISBL	= 7 ; Reset Disabled (Enable PC2 as i/o pin)
-                                 
-                                 ; LOW - 
-                                 .equ	SUT_CKSEL0	= 0 ; Select Clock Source
-                                 .equ	SUT_CKSEL1	= 1 ; Select Clock Source
-                                 .equ	SUT_CKSEL2	= 2 ; Select Clock Source
-                                 .equ	SUT_CKSEL3	= 3 ; Select Clock Source
-                                 .equ	SUT_CKSEL4	= 4 ; Select Clock Source
-                                 .equ	CKOUT	= 6 ; Clock output on PORTC2
-                                 .equ	CKDIV8	= 7 ; Divide clock by 8 internally
-                                 
-                                 
-                                 ; ***** LOCKBIT *****************
-                                 ; LOCKBIT - 
-                                 .equ	LB1	= 0 ; Memory Lock
-                                 .equ	LB2	= 1 ; Memory Lock
-                                 
-                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
-                                 .def	XH	= r27
-                                 .def	XL	= r26
-                                 .def	YH	= r29
-                                 .def	YL	= r28
-                                 .def	ZH	= r31
-                                 .def	ZL	= r30
-                                 
-                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
-                                 .equ	FLASHSTART	= 0x0000 ; Note: Word address
-                                 .equ	FLASHEND	= 0x0FFF ; Note: Word address
-                                 .equ	FLASHPAGESIZE	= 0x0010 ;
-                                 
-                                 .equ	IOEND	= 0x00FF
-                                 
-                                 .equ	SRAM_START	= 0x0100
-                                 .equ	SRAM_SIZE	= 512
-                                 .equ	RAMEND	= 0x02FF
-                                 
-                                 .equ	E2END	= 0x01FF
-                                 .equ	EEPROMEND	= 0x01FF
-                                 .equ	EEADRBITS	= 9
-                                 
-                                 .equ	XRAMEND	= 0x0000
-                                 
-                                 #pragma AVRPART MEMORY PROG_FLASH 8192
-                                 #pragma AVRPART MEMORY INT_SRAM SIZE 512
-                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
-                                 
-                                 #pragma AVRPART MEMORY EEPROM 512
-                                 
-                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
-                                  ; No bootloader declariations; ***** INTERRUPT VECTORS ************************************************
-                                 .equ	INT0addr	 = 0x0001 ; External Interrupt Request 0
-                                 .equ	PCINT0addr	 = 0x0002 ; Pin Change Interrupt Request 0
-                                 .equ	PCINT1addr	 = 0x0003 ; Pin Change Interrupt Request 1
-                                 .equ	WDTaddr	 = 0x0004 ; Watchdog Time-out Interrupt
-                                 .equ	TIMER1_CAPTaddr	 = 0x0005 ; Timer/Counter1 Capture Event
-                                 .equ	TIMER1_COMPAaddr	 = 0x0006 ; Timer/Counter1 Compare Match A
-                                 .equ	TIMER1_COMPBaddr	 = 0x0007 ; Timer/Counter1 Compare Match B
-                                 .equ	TIMER1_OVFaddr	 = 0x0008 ; Timer/Counter1 Overflow
-                                 .equ	TIMER0_COMPAaddr	 = 0x0009 ; TimerCounter0 Compare Match A
-                                 .equ	TIMER0_COMPBaddr	 = 0x000A ; TimerCounter0 Compare Match B
-                                 .equ	TIMER0_OVFaddr	 = 0x000B ; Timer/Couner0 Overflow
-                                 .equ	ANA_COMP0addr	 = 0x000C ; Analog Comparator 0
-                                 .equ	ADCaddr	 = 0x000D ; ADC Conversion Complete
-                                 .equ	EE_RDYaddr	 = 0x000E ; EEPROM Ready
-                                 .equ	ANA_COMP1addr	 = 0x000F ; Analog Comparator 1
-                                 .equ	TIMER2_CAPTaddr	 = 0x0010 ; Timer/Counter2 Capture Event
-                                 .equ	TIMER2_COMPAaddr	 = 0x0011 ; Timer/Counter2 Compare Match A
-                                 .equ	TIMER2_COMPBaddr	 = 0x0012 ; Timer/Counter2 Compare Match B
-                                 .equ	TIMER2_OVFaddr	 = 0x0013 ; Timer/Counter2 Overflow
-                                 .equ	SPIaddr	 = 0x0014 ; Serial Peripheral Interface
-                                 .equ	USART0_STARTaddr	 = 0x0015 ; USART0, Start
-                                 .equ	USART0_RXaddr	 = 0x0016 ; USART0, Rx Complete
-                                 .equ	USART0_UDREaddr	 = 0x0017 ; USART0 Data Register Empty
-                                 .equ	USART0_TXaddr	 = 0x0018 ; USART0, Tx Complete
-                                 .equ	USART1_STARTaddr	 = 0x0019 ; USART1, Start
-                                 .equ	USART1_RXaddr	 = 0x001A ; USART1, Rx Complete
-                                 .equ	USART1_UDREaddr	 = 0x001B ; USART1 Data Register Empty
-                                 .equ	USART1_TXaddr	 = 0x001C ; USART1, Tx Complete
-                                 .equ	TWI_SLAVEaddr	 = 0x001D ; Two-wire Serial Interface
-                                 
-                                 .equ	INT_VECTORS_SIZE	= 30 ; size in words
-                                 
-                                 #endif /* _TN841DEF_INC_ */
-                                 
-                                 ; ***** END OF FILE ******************************************************
-                                 
-                                 
-                                 
-                                 
-                                 ;*
-                                 ;* - Description:  Code is capable of calibrating the RC 
-                                 ;*                 oscillator of an AVR with tunable oscillator 
-                                 ;*                 and ISP or JTAG interface.
-                                 ;*
-                                 ;*
-                                 ;* - File:         RC_Calibration.asm
-                                 ;* - AppNote:      AVR053 - Production calibration of the
-                                 ;*                          RC oscillator
-                                 ;*
-                                 ;* - Author:       Atmel Corporation: http://www.atmel.com
-                                 ;*                 Support email: avr@atmel.com
-                                 ;*
-                                 ;* $Name$
-                                 ;* $Revision: 61 $
-                                 ;* $RCSfile$
-                                 ;* $Date: 2006-03-23 11:14:13 +0100 (to, 23 mar 2006) $
-                                 ;*****************************************************************
-                                 
-                                 
-                                 ;*****************************************************************
-                                 ;* Include the matching device and assemble the project
-                                 ;*****************************************************************
-                                 ;* Tiny AVR ******************************************************
-                                 ;.include "Device specific\t12.asm"
-                                 ;.include "Device specific\t13.asm"
-                                 ;.include "Device specific\t15.asm"
-                                 ;.include "Device specific\t2313.asm"
-                                 ;.include "Device specific\t25.asm"
-                                 ;.include "Device specific\t45.asm"
-                                 ;.include "Device specific\t85.asm"
-                                 ;.include "Device specific\t24.asm"
-                                 ;.include "Device specific\t44.asm"
-                                 ;.include "Device specific\t441.asm"
-                                 ;.include "Device specific\t84.asm"
-                                 .include "Device specific\t841.asm"
-                                 
-                                 ;* - Description:  Device definition file for RC Calibration
-                                 ;* - File:         t841.asm
-                                 ;* - AppNote:      AVR053 - Production calibration of the
-                                 ;*                          RC oscillator
-                                 ;*
-                                 ;* - Author:       Atmel Corporation: http://www.atmel.com
-                                 ;*                 Support email: avr@atmel.com
-                                 ;*
-                                 ;* $Name$
-                                 ;* $Revision$
-                                 ;* $RCSfile$
-                                 ;* $Date$
-                                 ;*****************************************************************
-                                 
-                                 .include "tn841def.inc"
-                                 
-                                 
-                                 ;*************************************************************************
-                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
-                                 ;*
-                                 ;* Number            : AVR000
-                                 ;* File Name         : tn841def.inc
-                                 ;* Title             : Register/Bit Definitions for the ATtiny841
-                                 ;* Created           : 2016-09-29 14:07
-                                 ;* Version           : 1.00
-                                 ;* Support e-mail    : avr@atmel.com
-                                 ;* Target MCU        : ATtiny841
-                                 ;*
-                                 ;* DESCRIPTION
-                                 ;* When including this file in the assembly program file, all I/O register
-                                 ;* names and I/O register bit names appearing in the data book can be used.
-                                 ;* In addition, the six registers forming the three data pointers X, Y and
-                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal
-                                 ;* SRAM is also defined
-                                 ;*
-                                 ;*************************************************************************
-                                 
-                                 #ifndef _TN841DEF_INC_
-                                 #endif /* _TN841DEF_INC_ */
-                                 
-                                 ; ***** END OF FILE ******************************************************
-                                 
-                                 
-                                 
-                                 .include "Common\memoryMap.inc"
-                                 
-                                 ;*
-                                 ;* - Description:  Code is part of the RC_Calibration.asm source
-                                 ;*
-                                 ;* - File:         memoryMap.inc
-                                 ;* - AppNote:      AVR053 - Production calibration of the
-                                 ;*                          RC oscillator
-                                 ;*
-                                 ;* - Author:       Atmel Corporation: http://www.atmel.com
-                                 ;*                 Support email: avr@atmel.com
-                                 ;*
-                                 ;* $Name$
-                                 ;* $Revision: 3901 $
-                                 ;* $RCSfile$
-                                 ;* $Date: 2008-04-30 14:31:21 +0200 (on, 30 apr 2008) $
-                                 ;*****************************************************************
-                                 
-                                 .equ	ADDR_START		= 0x0000
-                                 .equ	ADDR_MAIN		= 0x000A
-                                 
-                                 .equ	EEPROM_ADDRESS	= 0x00
-                                 .include "Device specific\t441_family_pinout.inc"
-                                 
-                                 ;* - Description:  Device definition file for RC Calibration
-                                 ;* - File:         t441_family_pinout.inc
-                                 ;* - AppNote:      AVR053 - Production calibration of the
-                                 ;*                          RC oscillator
-                                 ;*
-                                 ;* - Author:       Atmel Corporation: http://www.atmel.com
-                                 ;*                 Support email: avr@atmel.com
-                                 ;*
-                                 ;* $Name$
-                                 ;* $Revision$
-                                 ;* $RCSfile$
-                                 ;* $Date$
-                                 ;*****************************************************************
-                                 
-                                 .equ	ISP_CAL_PORT_REG	= PORTA
-                                 .equ	ISP_CAL_DDR_REG		= DDRA
-                                 .equ	ISP_CAL_PIN_REG		= PINA
-                                 
-                                 .equ	ISP_CAL_MISO		= 5
-                                 .equ	ISP_CAL_MOSI		= 6
-                                 
-                                 .EQU OSC_VER = 5
-                                 
-                                 .equ	TCCR0	= TCCR0B
-                                 .equ	TIFR	= TIFR0
-                                 .equ    EEMWE   = EEMPE
-                                 .equ    EEWE    = EEPE
-                                 ;.include "Device specific\t26.asm"
-                                 ;.include "Device specific\t261.asm"
-                                 ;.include "Device specific\t461.asm"
-                                 ;.include "Device specific\t861.asm"
-                                 ;* Mega AVR ******************************************************
-                                 ;.include "Device specific\m48.asm"
-                                 ;.include "Device specific\m88.asm"
-                                 ;.include "Device specific\m168.asm"
-                                 ;.include "Device specific\m168p.asm"
-                                 ;.include "Device specific\m164P.asm"
-                                 ;.include "Device specific\m324P.asm"
-                                 ;.include "Device specific\m644.asm"
-                                 ;.include "Device specific\m8.asm"
-                                 ;.include "Device specific\m8515.asm"
-                                 ;.include "Device specific\m8535.asm"
-                                 ;.include "Device specific\m16.asm"
-                                 ;.include "Device specific\m162.asm"
-                                 ;.include "Device specific\m165.asm"
-                                 ;.include "Device specific\m165P.asm"
-                                 ;.include "Device specific\m32.asm"
-                                 ;.include "Device specific\m325.asm"
-                                 ;.include "Device specific\m3250.asm"
-                                 ;.include "Device specific\m328p.asm"
-                                 ;.include "Device specific\m328pb.asm"
-                                 ;.include "Device specific\m645.asm"
-                                 ;.include "Device specific\m6450.asm"
-                                 ;.include "Device specific\m64.asm"
-                                 ;.include "Device specific\m128.asm"
-                                 ;.include "Device specific\m640.asm"
-                                 ;.include "Device specific\m1280.asm"
-                                 ;.include "Device specific\m1281.asm"
-                                 ;.include "Device specific\m2560.asm"
-                                 ;.include "Device specific\m2561.asm"
-                                 ;* LCD AVR *******************************************************
-                                 ;.include "Device specific\m169.asm"  ; Note that m169(rev.A-E) &
-                                 ;.include "Device specific\m169P.asm" ; m169P have different osc
-                                 ;.include "Device specific\m329.asm"
-                                 ;.include "Device specific\m3290.asm"
-                                 ;.include "Device specific\m649.asm"
-                                 ;.include "Device specific\m6490.asm"
-                                 ;* CAN AVR *******************************************************
-                                 ;.include "Device specific\can128.asm"
-                                 ;.include "Device specific\can64.asm"
-                                 ;.include "Device specific\can32.asm"
-                                 ;* LIGHTNING AVR *************************************************
-                                 ;.include "Device specific\pwm3.asm"
-                                 ;.include "Device specific\pwm2.asm"
-                                 ;* BATTERY AVRs **************************************************
-                                 ;.include "Device specific\m406.asm"  ; JTAG only. 1 MHz osc.
-                                 ;* MATURE AVRs ***************************************************
-                                 ;.include "Device specific\m163.asm"
-                                 ;.include "Device specific\m323.asm"
-                                 ;*****************************************************************
-                                 
-                                 
-                                 ;*****************************************************************
-                                 ;* Include the file for the interface the the calibration should 
-                                 ;* be performed on
-                                 ;*****************************************************************
-                                 ;.include "Interface specific\isp_STK500_interface.inc"
-                                 ;.include "Interface specific\isp_AVRISP_interface.inc"
-                                 ;.include "Interface specific\isp_AVRISP_mkII_interface.inc"
-                                 .include "Interface specific\isp_AVRDRAGON_interface.inc"
-                                 
-                                 ;*
-                                 ;* - Description:  AVR Dragon Interface definition file for 
-                                 ;*                 RC Calibration
-                                 ;*
-                                 ;* - File:         isp_AVRDRAGON_interface.inc
-                                 ;* - AppNote:      AVR053 - Production calibration of the
-                                 ;*                          RC oscillator
-                                 ;*
-                                 ;* - Author:       Atmel Corporation: http://www.atmel.com
-                                 ;*                 Support email: avr@atmel.com
-                                 ;*
-                                 ;* $Name$
-                                 ;* $Revision: 3901 $
-                                 ;* $RCSfile$
-                                 ;* $Date: 2008-04-30 14:31:21 +0200 (on, 30 apr 2008) $
-                                 ;*****************************************************************
-                                 
-                                 
-                                 ;*****************************************************************
-                                 ;*	Specify Calibration clock frequency
-                                 ;*****************************************************************
-                                 .EQU	CALIB_CLOCK_FREQ	= 32572	;Calibration Clock frequency in Hz
-                                 
-                                 ;*****************************************************************
-                                 ;*	Pin and port definitions
-                                 ;*****************************************************************
-                                 .EQU	MISO 		= ISP_CAL_MISO
-                                 .EQU	MOSI		= ISP_CAL_MOSI
-                                 
-                                 .EQU	CAL_PORT	= ISP_CAL_PORT_REG
-                                 .EQU	CAL_DDR		= ISP_CAL_DDR_REG
-                                 .EQU	CAL_PIN		= ISP_CAL_PIN_REG
-                                 
-                                 ;*****************************************************************
-                                 ;*	Macro used to disable and enable JTAG functions as these 
-                                 ;*	override IO functions. Macro contains nop if not using JTAG.
-                                 ;*****************************************************************
-                                 .MACRO	OPEN_INTERFACE_ACCESS
-                                 	nop
-                                 .ENDMACRO
-                                 
-                                 .MACRO	CLOSE_INTERFACE_ACCESS
-                                 	nop
-                                 .ENDMACRO
-                                 
-                                 .MACRO	INTERFACE_BUGFIX
-                                 	nop
-                                 .ENDMACRO
-                                 ;.include "Interface specific\jtag_interface.inc"
-                                 ;.include "Interface specific\jtag_mkII_interface.inc"
-                                 ;.include "Interface specific\jtag_mkII_isp_interface.inc"
-                                 
-                                 
-                                 ;*****************************************************************
-                                 ;*	Select Target frequency below
-                                 ;*****************************************************************
-                                 .equ	TARGET_FREQ	= 8000000 ;Desired frequency in Hz 
-                                                               ;(1000000 = 1MHz)
-                                 
-                                 ;*****************************************************************
-                                 ;*	Specify the desired accuracy (1% recommended)
-                                 ;*****************************************************************
-                                 .equ	ACCURACY	= 10		;In 1/10 percent (10 is 1%)
-                                 
-                                 
-                                 ;*****************************************************************
-                                 ;* Included main code...
-                                 ;*****************************************************************
-                                 .include "common\macros.inc"
-                                 
-                                 ;*
-                                 ;* - Description:  Source file from application note AVR001. 
-                                 ;*                 Defines a number of macros that makes it easier
-                                 ;*                 to access IO registers (and SRAM locations). 
-                                 ;*
-                                 ;* - File:         macros.inc
-                                 ;* - AppNote:      AVR053 - Production calibration of the
-                                 ;*                          RC oscillator
-                                 ;*
-                                 ;* - Author:       Atmel Corporation: http://www.atmel.com
-                                 ;*                 Support email: avr@atmel.com
-                                 ;*
-                                 ;* $Name$
-                                 ;* $Revision: 56 $
-                                 ;* $RCSfile$
-                                 ;* $Date: 2006-02-16 17:44:45 +0100 (to, 16 feb 2006) $
-                                 ;*****************************************************************
-                                 
-                                 
-                                 ;*********************************************************
-                                 ;*	BIT access anywhere in IO or data space
-                                 ;*	SETB - SET Bit in IO of data space
-                                 ;*	CLRB - CLeaR Bit in IO of data space
-                                 ;*********************************************************
-                                 
-                                 .MACRO SETB 		;Arguments: Address, Bit, Register
-                                 	.if @1>7
-                                 		.error "Only values 0-7 allowed for Bit parameter"
-                                 	.endif
-                                 	.if	@0>0x3F
-                                 		lds	@2, @0
-                                 		sbr	@2, (1<<@1)
-                                 		sts	@0, @2
-                                 	.else
-                                 		.if @0>0x1F
-                                 			in	@2, @0
-                                 			sbr	@2, (1<<@1)
-                                 			out	@0, @2
-                                 		.else
-                                 			sbi	@0, @1
-                                 		.endif
-                                 	.endif
-                                 .ENDMACRO
-                                 
-                                 .MACRO CLRB 		;Arguments: Address, Bit, Register
-                                 	.if @1>7
-                                 		.error "Only values 0-7 allowed for Bit parameter"
-                                 	.endif
-                                 	.if	@0>0x3F
-                                 		lds	@2, @0
-                                 		cbr	@2, (1<<@1)
-                                 		sts	@0, @2
-                                 	.else
-                                 		.if @0>0x1F
-                                 			in	@2, @0
-                                 			cbr	@2, (1<<@1)
-                                 			out	@0, @2
-                                 		.else
-                                 			cbi	@0, @1
-                                 		.endif
-                                 	.endif
-                                 .ENDMACRO
-                                 
-                                 ;*********************************************************
-                                 ;*	Bit test anywhere in IO or data space
-                                 ;*  SKBS : SKip if Bit Set
-                                 ;*  SKBC : SKip if Bit Cleared
-                                 ;*********************************************************
-                                 .MACRO SKBS  		;Arguments: Address, Bit, Register
-                                 	.if @1>7
-                                 		.error "Only values 0-7 allowed for Bit parameter"
-                                 	.endif
-                                 	.if	@0>0x3F
-                                 		lds		@2, @0
-                                 		sbrs	@2, @1
-                                 	.else
-                                 		.if @0>0x1F
-                                 			in		@2, @0
-                                 			sbrs	@2, @1
-                                 		.else
-                                 			sbis	@0, @1
-                                 		.endif
-                                 	.endif
-                                 .ENDMACRO
-                                 
-                                 .MACRO SKBC  		;Arguments: Address, Bit, Register
-                                 	.if @1>7
-                                 		.error "Only values 0-7 allowed for Bit parameter"
-                                 	.endif
-                                 	.if	@0>0x3F
-                                 		lds		@2, @0
-                                 		sbrc	@2, @1
-                                 	.else
-                                 		.if @0>0x1F
-                                 			in		@2, @0
-                                 			sbrc	@2, @1
-                                 		.else
-                                 			sbic	@0, @1
-                                 		.endif
-                                 	.endif
-                                 .ENDMACRO
-                                 
-                                 ;*********************************************************
-                                 ;*	Byte access anywhere in IO or data space
-                                 ;* 	STORE - Store register in IO or data space
-                                 ;* 	LOAD  - Load register from IO or data space
-                                 ;*********************************************************
-                                 
-                                 .MACRO STORE 		;Arguments: Address, Register
-                                 	.if	@0>0x3F
-                                 		sts	@0, @1
-                                 	.else
-                                 		out	@0, @1
-                                 	.endif
-                                 .ENDMACRO
-                                 
-                                 .MACRO LOAD 		;Arguments: Register, Address
-                                 	.if	@1>0x3F
-                                 		lds	@0, @1
-                                 	.else
-                                 		in	@0, @1
-                                 	.endif
-                                 .ENDMACRO
-                                 .include "common\main.asm"
-                                 
-                                 ;*
-                                 ;* - Description:  Code is part of the RC_Calibration.asm source
-                                 ;*
-                                 ;* - File:         main.asm
-                                 ;* - AppNote:      AVR053 - Production calibration of the
-                                 ;*                          RC oscillator
-                                 ;*
-                                 ;* - Author:       Atmel Corporation: http://www.atmel.com
-                                 ;*                 Support email: avr@atmel.com
-                                 ;*
-                                 ;* $Name$
-                                 ;* $Revision: 3901 $
-                                 ;* $RCSfile$
-                                 ;* $Date: 2008-04-30 14:31:21 +0200 (on, 30 apr 2008) $
-                                 ;*****************************************************************
-                                 
-                                 
-                                 
-                                 
-                                 ;*****************************************************************
-                                 ;* Definitions
-                                 ;*****************************************************************
-                                 ;Register assignments
-                                 .def	Zero		= r0
-                                 .def	One			= r1
-                                 .def	DetectCountL	= r2
-                                 .def	DetectCountH	= r3
-                                 .def	OVF_flag_clr	= r4
-                                 .def	temp		= r16
-                                 .def	temp1		= r17
-                                 .def	temp2		= r18
-                                 .def	temp3		= r19
-                                 .def	funcDataPass	= r20
-                                 .def	oscStepSize		= r21
-                                 .def	oscTrialValue	= r22
-                                 .def	default_OSCCAL = r23
-                                 .def	calibPassesLeft		= r24
-                                 
-                                 ;Definition of port and pins
-                                 .equ	PRGR_HANDSHAKE_PIN	= MISO
-                                 .equ	REF_FREQ_PIN		= MOSI
-                                 .equ	ISP_PIN_REG		    = CAL_PIN
-                                 .equ	ISP_PORT_REG		= CAL_PORT
-                                 .equ	ISP_DDR_REG			= CAL_DDR
-                                 
-                                 ;Definition of calibration constants
-                                 .equ	CCYCLES		= 40		;Number of C-cycles used as calibration period (a decrease is not recommended, increase with care)
-                                 .equ	TIMING_ERROR	= 2		;Edge detection can be up to 2 CPU cycles delayed
-                                 .equ	BEST_FIT	= ((((TARGET_FREQ*CCYCLES)*2) /CALIB_CLOCK_FREQ )+1)/2	;Number of CPU cycles in CCYCLES calibration cycles (rounded - worst case rounding error is 0.045%)
-                                 .equ	LIMIT		= (BEST_FIT*ACCURACY)/1000							;Max allowed CPU cycles off best fit. Truncated to not introduce additional error
-                                 .equ 	HIGH_LIMIT	=  BEST_FIT + LIMIT - TIMING_ERROR	;CPU cycles count limit, corrected for worstcase timing error
-                                 .equ 	LOW_LIMIT	=  BEST_FIT - LIMIT + TIMING_ERROR	;CPU cycles count limit, corrected for worstcase timing error
-                                 
-                                 .equ	FREQ_WITHIN_LIM = 0x00	;Value = 0
-                                 .equ	TOO_FAST		= 0x01	;Value = 1
-                                 .equ	TOO_SLOW		= 0xFF	;Value =-1
-                                 
-                                 ; Constant depending on Oscillator version
-                                 .ifndef OSC_VER
-                                 .endif
-                                 .ifdef OSC_VER
-                                 	.if OSC_VER == 4
-                                 	.elif OSC_VER == 5
-                                 		.equ	INITIAL_STEP_SIZE	= 0X40	;OSCCAL tuning range is 7 bit * 2
-                                 		.equ	NUM_CALIB_PASSES	= 2		;Number of calibration passes.
-                                 	.else
-                                 	.endif
-                                 .endif
-                                 
-                                 .ifndef OSCCAL
-                                   .ifdef OSCCAL0
-                                     .equ OSCCAL = OSCCAL0
-                                   .else
-                                   .endif
-                                 .endif
-                                 
-                                 ;*****************************************************************
-                                 ;* Vector table
-                                 ;*****************************************************************
-                                 .CSEG
-                                 .org ADDR_START
-000000 c009                      	rjmp	Reset
-                                 
-                                 ;*****************************************************************
-                                 ;* Main code
-                                 ;*****************************************************************
-                                 .CSEG 
-                                 .org ADDR_MAIN
-                                 
-                                 Reset:
-00000a 2400                      	clr		Zero
-00000b e001                      	ldi		temp, 0x01
-00000c 2e10                      	mov		One, temp
-                                 
-                                 Init_Stack:
-                                 ;If the device uses SRAM stack, init it, otherwise don't
-                                 .ifdef	SP
-                                 .endif
-                                 .ifdef SPL
-00000d ef0f                      	ldi		temp, low (RAMEND)
-00000e bf0d                      	out		SPL, temp
-                                 	.ifdef SPH
-00000f e002                      		ldi		temp, high(RAMEND)
-000010 bf0e                      		out		SPH, temp
-                                 	.endif
-                                 .endif
-                                 
-                                 Init_interface:
-                                 ;In case the JTAG pins are used the JTAG interface must be disabled first
-                                 .ifdef JTAG_CALIB
-                                 .endif	
-                                 
-                                 Init_IO:
-000011 9ade                      	SETB	ISP_PORT_REG, REF_FREQ_PIN, temp		;Enable pull-up
-000012 9add                      	SETB	ISP_PORT_REG, PRGR_HANDSHAKE_PIN, temp	;Enable pull-up / output high
-000013 9ad5                      	SETB	ISP_DDR_REG,  PRGR_HANDSHAKE_PIN, temp	;Configure handshake IO direction
-                                 
-                                 
-                                 CalibrationBegin:
-000014 d01d                      	rcall	newCalibrateRc
-                                 
-000015 e000                      	ldi		temp, high(EEPROM_ADDRESS)
-000016 bb0f                      	out		EEARH, temp
-000017 e000                      	ldi		temp, low (EEPROM_ADDRESS)
-000018 bb0e                      	out		EEARL, temp
-                                 	
-000019 9100 0074                 	LOAD	temp, OSCCAL
-00001b bb0d                      	out		EEDR, temp
-                                 
-00001c e004                      	ldi		temp, 1<<EEMWE
-00001d bb0c                      	out		EECR, temp
-00001e e006                      	ldi		temp, (1<<EEMWE) | (1<<EEWE)
-00001f bb0c                      	out		EECR, temp
-000020 0000                      	nop
-                                 
-                                 WaitForEepromReady:
-000021 99e1                      	sbic	EECR,EEWE
-000022 cffe                      	rjmp	WaitForEepromReady
-                                 
-                                 ;------------------------------------------
-                                 ; "Calibration-OK" Handshaking
-                                 ;------------------------------------------
-                                 
-                                 .equ	HANDSHAKE_CYCLES	= 8
-                                 
-                                 
-                                 CalibSuccessful:
-000023 e018                      	ldi		temp1, HANDSHAKE_CYCLES	;Number of togglings in OK-handshake
-                                 
-                                 ;	SETB	ISP_PORT_REG, PRGR_HANDSHAKE_PIN, temp		;Configure handshake port
-                                 ;	SETB	ISP_DDR_REG, PRGR_HANDSHAKE_PIN, temp		;Configure handshake IO direction
-                                 
-000024 e200                      	ldi		temp, (1<<PRGR_HANDSHAKE_PIN)				;Init for later use to toggle pin
-                                 
-                                 CCS_WaitForPinHigh:
-000025 b329                      	in		temp2, ISP_PIN_REG
-000026 ff26                      	sbrs	temp2, REF_FREQ_PIN
-000027 cffd                      	rjmp	CCS_WaitForPinHigh
-                                 
-000028 b33b                      	LOAD	temp3, ISP_PORT_REG
-000029 2730                       	eor		temp3, temp
-                                 CCS_WaitForPinLow:
-00002a b329                      	in		temp2, ISP_PIN_REG
-00002b fd26                      	sbrc	temp2, REF_FREQ_PIN
-00002c cffd                      	rjmp	CCS_WaitForPinLow							;Synchronize to C-clock
-00002d bb3b                       	STORE	ISP_PORT_REG, temp3
-                                  
-                                 Handshake_loop:
-00002e 951a                      	dec	temp1
-00002f f7a9                      	brne	CCS_WaitForPinHigh
-000030 0000                      	nop
-                                 
-                                 StopHere:
-                                 ;In case the JTAG pins are used the JTAG interface must be reenabled again
-                                 .ifdef JTAG_CALIB
-                                 .endif	
-                                 
-                                 ;To test the frequency of the device enable the test code below
-                                 ; 	SBI_GEN 	ISP_DDR_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" high
-                                 ;	SBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	SBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 ;	CBI_GEN 	ISP_PORT_REG,PRGR_HANDSHAKE_PIN, temp	;Drive "MISO" low
-                                 EOP:
-000031 cfff                      	rjmp 	EOP             ;Finally, wait here until ISP programmer reprograms the device
-                                  
-                                 ;*****************************************************************
-                                 ;* Calibration function:
-                                 ;*
-                                 ;* Make a binary search to find the best OSCCAL value. If the result
-                                 ;* of the binary search is not within the frequency limits the 4 
-                                 ;* nearest OSCCAL values are tested to find match.
-                                 ;*
-                                 ;*****************************************************************
-                                 newCalibrateRc:
-000032 2766                      	clr	oscTrialValue
-000033 e081                      	ldi calibPassesLeft, NUM_CALIB_PASSES - 1
-                                 
-                                 	; Temporary fix of JTAGICEmkII clock generation bug
-000034 0000                      	INTERFACE_BUGFIX
-                                 
-                                 BinSearch:
-000035 e450                      	ldi		oscStepSize, INITIAL_STEP_SIZE	; MSB of OSCCAL tuning range set (128 or 64 depending on osc version)
-000036 0f65                      	add		oscTrialValue, oscStepSize
-                                 BinSearchLoop:
-000037 9360 0074                 	STORE	OSCCAL, oscTrialValue	;Device specific macro used due to device differences
-000039 0000                      	nop
-00003a 0000                      	nop
-00003b d034                      	rcall	DetermineClockSpeed
-00003c 3040                      	cpi		funcDataPass, FREQ_WITHIN_LIM		;If freq OK
-00003d f181                      	breq	FreqHit								; then end binary search
-00003e 9556                      	lsr		oscStepSize							; ELSE continue search
-00003f 2355                      	tst		oscStepSize
-                                 
-000040 f031                      	breq	TryNeighbourghhoodValues				;If oscStepSize is 0 (and no hit is made), try neighbourgh values
-000041 2f05                      	mov		temp,oscStepSize
-000042 3041                      	cpi		funcDataPass, TOO_FAST
-000043 f409                      	brne	AddStep
-                                 NegateNextStep:
-000044 9501                      	neg		temp		
-                                 AddStep:
-000045 0f60                      	add		oscTrialValue, temp
-000046 cff0                      	rjmp	BinSearchLoop
-                                 
-                                 TryNeighbourghhoodValues:
-                                 ;test the nearest 3 OSCCAL values to find match (don't test the one just tested)
-                                 ; One-step-away neighbor
-000047 3041                      	cpi		funcDataPass, TOO_FAST
-000048 f011                      	breq	DownstairsNeighbor
-000049 e051                      	ldi		oscStepSize, 1
-00004a c001                      	rjmp	AddOscStep
-                                 DownstairsNeighbor:
-00004b ef5f                      	ldi		oscStepSize, -1
-                                 AddOscStep:
-00004c 0f65                      	add		oscTrialValue, oscStepSize
-00004d 9360 0074                 	STORE	OSCCAL, oscTrialValue	;Device specific macro used due to device differences
-00004f 0000                      	nop
-000050 0000                      	nop
-000051 d01e                      	rcall	DetermineClockSpeed
-000052 3040                      	cpi		funcDataPass, FREQ_WITHIN_LIM		;If freq OK
-000053 f0d1                      	breq	FreqHit								; then end binary search
-                                 ;Closest two-step-away neighbor (in same direction as previous step)
-000054 0f65                      	add		oscTrialValue, oscStepSize
-000055 9360 0074                 	STORE	OSCCAL, oscTrialValue	;Device specific macro used due to device differences
-000057 0000                      	nop
-000058 0000                      	nop
-000059 d016                      	rcall	DetermineClockSpeed
-00005a 3040                      	cpi		funcDataPass, FREQ_WITHIN_LIM		;If freq OK
-00005b f091                      	breq	FreqHit								; then end binary search
-                                 ;Other two-step-away neighbor (4 steps in the opposire direction)
-00005c 9551                      	neg		oscStepSize		;Negate the step (and thereby the direction)
-00005d 0f55                      	lsl		oscStepSize		;"Multiply" by 2
-00005e 0f55                      	lsl		oscStepSize		;"Multiply" by 2 - in total 4
-00005f 0f65                      	add		oscTrialValue, oscStepSize
-000060 9360 0074                 	STORE	OSCCAL, oscTrialValue	;Device specific macro used due to device differences
-000062 0000                      	nop
-000063 0000                      	nop
-000064 d00b                      	rcall	DetermineClockSpeed
-000065 3040                      	cpi		funcDataPass, FREQ_WITHIN_LIM		;If freq OK
-000066 f039                      	breq	FreqHit								; then end binary search												
-                                 												
-                                 CalibPassCompleted:							;One calibration pass is complete, check if one more pass in upper half of OSCCAL should be performed
-000067 2388                      	tst 	calibPassesLeft
-000068 f019                      	breq	CalibrationFailure				;If all calibration passes are complete, and no OSCCAL value is found, the calibration failed
-000069 958a                      	dec		calibPassesLeft
-00006a e860                      	ldi		oscTrialValue, 0x80
-00006b cfc9                      	rjmp 	BinSearch
-                                 
-                                 CalibrationFailure:
-00006c 9ad5                      	SETB	ISP_DDR_REG,PRGR_HANDSHAKE_PIN, temp		;Drive the MISO line low to signal failure
-00006d cfc3                      	rjmp	StopHere							;jmp to the end of the calibration code
-                                 		
-                                 FreqHit:
-00006e 2f46                      	mov		funcDataPass, oscTrialValue			;Pass on the final OSCCAL value
-00006f 9508                      	ret
-                                 
-                                 ;*****************************************************************
-                                 ;* TestClock function:
-                                 ;*
-                                 ;* Uses TimerCounter0 and OVF to time 40 calibration clock cycles.
-                                 ;* Returns the result (TOO_FAST, TOO_SLOW) in funcDataPass
-                                 ;*****************************************************************
-                                 DetermineClockSpeed:
-                                 
-                                 Prepare_Detection:
-000070 2433                      	clr		detectCountH
-000071 e001                      	ldi		temp, (1<<TOV0)
-000072 2e40                      	mov		OVF_flag_clr, temp
-000073 e206                      	ldi 	temp, (CCYCLES - 2)
-000074 be02                      	out		TCNT0, Zero
-000075 e011                      	ldi		temp1, (0<<CS02) | (0<<CS01) | (1<<CS00)	;Warning - this depend on sys clock
-                                 	;	out		TCCR0, temp
-                                 
-                                 WaitForPinHigh:
-000076 9bce                      	SKBS	ISP_PIN_REG, REF_FREQ_PIN, temp3
-000077 cffe                      	rjmp	WaitForPinHigh		; Will not get here before REF_FREQ_PIN starts toggling
-                                 
-                                 WaitForPinLow:
-000078 99ce                      	SKBC	ISP_PIN_REG, REF_FREQ_PIN, temp3
-000079 cffe                      	rjmp	WaitForPinLow		; Will not get here before REF_FREQ_PIN starts toggling
-00007a bf13                      	out		TCCR0,temp1
-                                 
-                                 ; ---- cycle CC01 ----
-                                 DetectHighCC01:
-00007b b728                      	in		temp2, TIFR
-00007c ff20                      	sbrs	temp2, TOV0
-00007d c002                      	rjmp	DetectHighLoopCC01
-00007e 0c31                      	add		detectCountH, One
-00007f be48                      	out		TIFR, OVF_flag_clr
-                                 DetectHighLoopCC01:
-000080 9bce                      	SKBS	ISP_PIN_REG, REF_FREQ_PIN, temp3
-000081 cffe                      	rjmp	DetectHighLoopCC01
-                                 
-                                 DetectLowCC01:
-000082 b728                      	in		temp2, TIFR
-000083 ff20                      	sbrs	temp2, TOV0
-000084 c002                      	rjmp	DetectLowLoopCC01
-000085 0c31                      	add		detectCountH, One
-000086 be48                      	out		TIFR, OVF_flag_clr
-                                 DetectLowLoopCC01:
-000087 99ce                      	SKBC	ISP_PIN_REG, REF_FREQ_PIN, temp3
-000088 cffe                      	rjmp	DetectLowLoopCC01
-                                 
-                                 ; ---- cycle CC02 to CC39 implemented as loop----
-                                 DetectHighCCxx:
-000089 b728                      	in		temp2, TIFR
-00008a ff20                      	sbrs	temp2, TOV0
-00008b c002                      	rjmp	DetectHighLoopCCxx
-00008c 0c31                      	add		detectCountH, One
-00008d be48                      	out		TIFR, OVF_flag_clr
-                                 DetectHighLoopCCxx:
-00008e 9bce                      	SKBS	ISP_PIN_REG, REF_FREQ_PIN, temp3
-00008f cffe                      	rjmp	DetectHighLoopCCxx
-                                 
-                                 DetectLowCCxx:
-000090 b728                      	in		temp2, TIFR
-000091 ff20                      	sbrs	temp2, TOV0
-000092 c002                      	rjmp	DetectLowLoopCCxx
-000093 0c31                      	add		detectCountH, One
-000094 be48                      	out		TIFR, OVF_flag_clr
-                                 DetectLowLoopCCxx:
-000095 99ce                      	SKBC	ISP_PIN_REG, REF_FREQ_PIN, temp3
-000096 cffe                      	rjmp	DetectLowLoopCCxx
-                                 
-000097 950a                      	dec		temp
-000098 f781                      	brne	DetectHighCCxx
-                                 
-                                 ; ---- cycle CC40 ----
-                                 DetectHighCC40:
-000099 b728                      	in		temp2, TIFR
-00009a ff20                      	sbrs	temp2, TOV0
-00009b c002                      	rjmp	DetectHighLoopCC40
-00009c 0c31                      	add		detectCountH, One
-00009d be48                      	out		TIFR, OVF_flag_clr
-                                 DetectHighLoopCC40:
-00009e 9bce                      	SKBS	ISP_PIN_REG, REF_FREQ_PIN, temp3
-00009f cffe                      	rjmp	DetectHighLoopCC40
-                                 
-                                 DetectLowCC40:
-0000a0 b728                      	in		temp2, TIFR
-0000a1 ff20                      	sbrs	temp2, TOV0
-0000a2 c002                      	rjmp	DetectLowLoopCC40
-0000a3 0c31                      	add		detectCountH, One
-0000a4 be48                      	out		TIFR, OVF_flag_clr
-                                 DetectLowLoopCC40:
-0000a5 99ce                      	SKBC	ISP_PIN_REG, REF_FREQ_PIN, temp3
-0000a6 cffe                      	rjmp	DetectLowLoopCC40
-                                 
-                                 Detect_End:
-0000a7 be03                      	out		TCCR0, Zero		;Stop timer
-                                 CountLastOVF:
-0000a8 b728                      	in		temp2, TIFR
-0000a9 ff20                      	sbrs	temp2, TOV0
-0000aa c004                      	rjmp	MergeTimerHighAndLow
-0000ab 9408                      	sec
-0000ac 1c30                      	adc		detectCountH, Zero
-0000ad 7021                      	andi	temp2, (1<<TOV0)
-0000ae bf28                      	out		TIFR, temp2	
-                                 MergeTimerHighAndLow:
-0000af b622                      	in		detectCountL, TCNT0
-                                 
-                                 CompareToLimits:
-0000b0 ec10                      	ldi		temp1, low(HIGH_LIMIT)
-0000b1 e226                      	ldi		temp2, high(HIGH_LIMIT)
-0000b2 1621                      	cp		detectCountL, temp1
-0000b3 0632                      	cpc		detectCountH, temp2
-0000b4 f43c                      	brge   	TooFast				;branch if detect >= HIGH_LIMIT (system clock too fast, since count is too high)
-                                 
-0000b5 e010                      	ldi		temp1, low(LOW_LIMIT)
-0000b6 e226                      	ldi		temp2, high(LOW_LIMIT)
-0000b7 1512                      	cp		temp1,detectCountL
-0000b8 0523                      	cpc		temp2, detectCountH
-0000b9 f424                      	brge   	TooSlow				;branch if detect <= LOW_LIMIT (system clock too slow, since count is too low)
-                                 RightInTheEye:
-0000ba e040                      	ldi		funcDataPass, FREQ_WITHIN_LIM
-0000bb 9508                      	ret
-                                 TooFast:
-0000bc e041                      	ldi		funcDataPass, TOO_FAST
-0000bd 9508                      	ret
-                                 TooSlow:
-0000be ef4f                      	ldi		funcDataPass, TOO_SLOW	;TOO_SLOW is a value and not a bitmask -> funcDataPass = 0x00
-0000bf 9508                      	ret
-
-
-RESOURCE USE INFORMATION
-------------------------
-
-Notice:
-The register and instruction counts are symbol table hit counts,
-and hence implicitly used resources are not counted, eg, the
-'lpm' instruction without operands implicitly uses r0 and z,
-none of which are counted.
-
-x,y,z are separate entities in the symbol table and are
-counted separately from r26..r31 here.
-
-.dseg memory usage only counts static data declared with .byte
-
-"ATtiny841" register use summary:
-x  :   0 y  :   0 z  :   0 r0 :   4 r1 :   7 r2 :   3 r3 :  10 r4 :   7 
-r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
-r13:   0 r14:   0 r15:   0 r16:  25 r17:   8 r18:  24 r19:   3 r20:  10 
-r21:  13 r22:  12 r23:   0 r24:   3 r25:   0 r26:   0 r27:   0 r28:   0 
-r29:   0 r30:   0 r31:   0 
-Registers used: 13 out of 35 (37.1%)
-
-"ATtiny841" instruction use summary:
-.lds  :   0 .sts  :   0 adc   :   1 add   :  11 adiw  :   0 and   :   0 
-andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
-brcc  :   0 brcs  :   0 break :   0 breq  :   7 brge  :   2 brhc  :   0 
-brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
-brne  :   3 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
-brvs  :   0 bset  :   0 bst   :   0 cbi   :   0 cbr   :   0 clc   :   0 
-clh   :   0 cli   :   0 cln   :   0 clr   :   3 cls   :   0 clt   :   0 
-clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   2 cpi   :   6 
-cpse  :   0 dec   :   3 eor   :   1 icall :   0 ijmp  :   0 in    :  11 
-inc   :   0 ld    :   0 ldd   :   0 ldi   :  24 lds   :   1 lpm   :   0 
-lsl   :   2 lsr   :   1 mov   :   4 movw  :   0 neg   :   2 nop   :  11 
-or    :   0 ori   :   0 out   :  18 pop   :   0 push  :   0 rcall :   5 
-ret   :   4 reti  :   0 rjmp  :  24 rol   :   0 ror   :   0 sbc   :   0 
-sbci  :   0 sbi   :   4 sbic  :   5 sbis  :   4 sbiw  :   0 sbr   :   0 
-sbrc  :   1 sbrs  :   8 sec   :   1 seh   :   0 sei   :   0 sen   :   0 
-ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
-spm   :   0 st    :   0 std   :   0 sts   :   4 sub   :   0 subi  :   0 
-swap  :   0 tst   :   2 wdr   :   0 
-Instructions used: 32 out of 105 (30.5%)
-
-"ATtiny841" memory use summary [bytes]:
-Segment   Begin    End      Code   Data   Used    Size   Use%
----------------------------------------------------------------
-[.cseg] 0x000000 0x000180    366      0    366    8192   4.5%
-[.dseg] 0x000100 0x000100      0      0      0     512   0.0%
-[.eseg] 0x000000 0x000000      0      0      0     512   0.0%
-
-Assembly complete, 0 errors, 0 warnings
diff -Naur new/default/rc_calib.map code/default/rc_calib.map
--- new/default/rc_calib.map	2017-04-01 15:24:20.229250739 +0200
+++ code/default/rc_calib.map	1970-01-01 01:00:00.000000000 +0100
@@ -1,977 +0,0 @@
-
-AVRASM ver. 2.2.6  Z:\src\avr-calibrate\work\new\RC_Calibration.asm Sat Apr 01 15:24:19 2017
-
-
-EQU  SIGNATURE_000 0000001e
-EQU  SIGNATURE_001 00000093
-EQU  SIGNATURE_002 00000015
-EQU  TCCR2A       000000ca
-EQU  TCCR2B       000000c9
-EQU  TCCR2C       000000c8
-EQU  TCNT2H       000000c7
-EQU  TCNT2L       000000c6
-EQU  OCR2AH       000000c5
-EQU  OCR2AL       000000c4
-EQU  OCR2BH       000000c3
-EQU  OCR2BL       000000c2
-EQU  ICR2H        000000c1
-EQU  ICR2L        000000c0
-EQU  SPCR         000000b2
-EQU  SPSR         000000b1
-EQU  SPDR         000000b0
-EQU  TWSCRA       000000a5
-EQU  TWSCRB       000000a4
-EQU  TWSSRA       000000a3
-EQU  TWSA         000000a2
-EQU  TWSAM        000000a1
-EQU  TWSD         000000a0
-EQU  UCSR1A       00000096
-EQU  UCSR1B       00000095
-EQU  UCSR1C       00000094
-EQU  UCSR1D       00000093
-EQU  UBRR1H       00000092
-EQU  UBRR1L       00000091
-EQU  UDR1         00000090
-EQU  UCSR0A       00000086
-EQU  UCSR0B       00000085
-EQU  UCSR0C       00000084
-EQU  UCSR0D       00000083
-EQU  UBRR0H       00000082
-EQU  UBRR0L       00000081
-EQU  UDR0         00000080
-EQU  OSCCAL1      00000077
-EQU  OSCTCAL0B    00000076
-EQU  OSCTCAL0A    00000075
-EQU  OSCCAL0      00000074
-EQU  CLKPR        00000073
-EQU  CLKCR        00000072
-EQU  CCP          00000071
-EQU  PRR          00000070
-EQU  PHDE         0000006a
-EQU  TOCPMSA1     00000068
-EQU  TOCPMSA0     00000067
-EQU  TOCPMCOE     00000066
-EQU  REMAP        00000065
-EQU  PORTCR       00000064
-EQU  PUEA         00000063
-EQU  PUEB         00000062
-EQU  DIDR1        00000061
-EQU  DIDR0        00000060
-EQU  SREG         0000003f
-EQU  SPH          0000003e
-EQU  SPL          0000003d
-EQU  OCR0B        0000003c
-EQU  GIMSK        0000003b
-EQU  GIFR         0000003a
-EQU  TIMSK0       00000039
-EQU  TIFR0        00000038
-EQU  SPMCSR       00000037
-EQU  OCR0A        00000036
-EQU  MCUCR        00000035
-EQU  MCUSR        00000034
-EQU  TCCR0B       00000033
-EQU  TCNT0        00000032
-EQU  TCCR0A       00000030
-EQU  TCCR1A       0000002f
-EQU  TCCR1B       0000002e
-EQU  TCNT1H       0000002d
-EQU  TCNT1L       0000002c
-EQU  OCR1AH       0000002b
-EQU  OCR1AL       0000002a
-EQU  OCR1BH       00000029
-EQU  OCR1BL       00000028
-EQU  ICR1H        00000025
-EQU  ICR1L        00000024
-EQU  GTCCR        00000023
-EQU  TCCR1C       00000022
-EQU  WDTCSR       00000021
-EQU  PCMSK1       00000020
-EQU  EEARH        0000001f
-EQU  EEARL        0000001e
-EQU  EEDR         0000001d
-EQU  EECR         0000001c
-EQU  PORTA        0000001b
-EQU  DDRA         0000001a
-EQU  PINA         00000019
-EQU  PORTB        00000018
-EQU  DDRB         00000017
-EQU  PINB         00000016
-EQU  GPIOR2       00000015
-EQU  GPIOR1       00000014
-EQU  GPIOR0       00000013
-EQU  PCMSK0       00000012
-EQU  TIMSK2       00000011
-EQU  TIFR2        00000010
-EQU  TIMSK1       0000000f
-EQU  TIFR1        0000000e
-EQU  ACSR1B       0000000d
-EQU  ACSR1A       0000000c
-EQU  ACSR0B       0000000b
-EQU  ACSR0A       0000000a
-EQU  ADMUXA       00000009
-EQU  ADMUXB       00000008
-EQU  ADCH         00000007
-EQU  ADCL         00000006
-EQU  ADCSRA       00000005
-EQU  ADCSRB       00000004
-EQU  BBMB         00000001
-EQU  PUEB0        00000000
-EQU  PUEB1        00000001
-EQU  PUEB2        00000002
-EQU  PUEB3        00000003
-EQU  DDRB0        00000000
-EQU  DDRB1        00000001
-EQU  DDRB2        00000002
-EQU  DDRB3        00000003
-EQU  PINB0        00000000
-EQU  PINB1        00000001
-EQU  PINB2        00000002
-EQU  PINB3        00000003
-EQU  PORTB0       00000000
-EQU  PORTB1       00000001
-EQU  PORTB2       00000002
-EQU  PORTB3       00000003
-EQU  BBMA         00000000
-EQU  PUEA0        00000000
-EQU  PUEA1        00000001
-EQU  PUEA2        00000002
-EQU  PUEA3        00000003
-EQU  PUEA4        00000004
-EQU  PUEA5        00000005
-EQU  PUEA6        00000006
-EQU  PUEA7        00000007
-EQU  PORTA0       00000000
-EQU  PORTA1       00000001
-EQU  PORTA2       00000002
-EQU  PORTA3       00000003
-EQU  PORTA4       00000004
-EQU  PORTA5       00000005
-EQU  PORTA6       00000006
-EQU  PORTA7       00000007
-EQU  DDRA0        00000000
-EQU  DDRA1        00000001
-EQU  DDRA2        00000002
-EQU  DDRA3        00000003
-EQU  DDRA4        00000004
-EQU  DDRA5        00000005
-EQU  DDRA6        00000006
-EQU  DDRA7        00000007
-EQU  PINA0        00000000
-EQU  PINA1        00000001
-EQU  PINA2        00000002
-EQU  PINA3        00000003
-EQU  PINA4        00000004
-EQU  PINA5        00000005
-EQU  PINA6        00000006
-EQU  PINA7        00000007
-EQU  PHDEA0       00000000
-EQU  PHDEA1       00000001
-EQU  UDR10        00000000
-EQU  UDR11        00000001
-EQU  UDR12        00000002
-EQU  UDR13        00000003
-EQU  UDR14        00000004
-EQU  UDR15        00000005
-EQU  UDR16        00000006
-EQU  UDR17        00000007
-EQU  MPCM1        00000000
-EQU  U2X1         00000001
-EQU  UPE1         00000002
-EQU  DOR1         00000003
-EQU  FE1          00000004
-EQU  UDRE1        00000005
-EQU  TXC1         00000006
-EQU  RXC1         00000007
-EQU  TXB81        00000000
-EQU  RXB81        00000001
-EQU  UCSZ12       00000002
-EQU  TXEN1        00000003
-EQU  RXEN1        00000004
-EQU  UDRIE1       00000005
-EQU  TXCIE1       00000006
-EQU  RXCIE1       00000007
-EQU  UCPOL1       00000000
-EQU  UCSZ10       00000001
-EQU  UCSZ11       00000002
-EQU  USBS1        00000003
-EQU  UPM10        00000004
-EQU  UPM11        00000005
-EQU  UMSEL10      00000006
-EQU  UMSEL11      00000007
-EQU  SFDE1        00000005
-EQU  RXS1         00000006
-EQU  RXSIE1       00000007
-EQU  UBRR1H0      00000000
-EQU  UBRR1H1      00000001
-EQU  UBRR1H2      00000002
-EQU  UBRR1H3      00000003
-EQU  UBRR1L0      00000000
-EQU  UBRR1L1      00000001
-EQU  UBRR1L2      00000002
-EQU  UBRR1L3      00000003
-EQU  UBRR1L4      00000004
-EQU  UBRR1L5      00000005
-EQU  UBRR1L6      00000006
-EQU  UBRR1L7      00000007
-EQU  UDR00        00000000
-EQU  UDR01        00000001
-EQU  UDR02        00000002
-EQU  UDR03        00000003
-EQU  UDR04        00000004
-EQU  UDR05        00000005
-EQU  UDR06        00000006
-EQU  UDR07        00000007
-EQU  MPCM0        00000000
-EQU  U2X0         00000001
-EQU  UPE0         00000002
-EQU  DOR0         00000003
-EQU  FE0          00000004
-EQU  UDRE0        00000005
-EQU  TXC0         00000006
-EQU  RXC0         00000007
-EQU  TXB80        00000000
-EQU  RXB80        00000001
-EQU  UCSZ02       00000002
-EQU  TXEN0        00000003
-EQU  RXEN0        00000004
-EQU  UDRIE0       00000005
-EQU  TXCIE0       00000006
-EQU  RXCIE0       00000007
-EQU  UCPOL0       00000000
-EQU  UCSZ00       00000001
-EQU  UCSZ01       00000002
-EQU  USBS0        00000003
-EQU  UPM00        00000004
-EQU  UPM01        00000005
-EQU  UMSEL00      00000006
-EQU  UMSEL01      00000007
-EQU  SFDE0        00000005
-EQU  RXS0         00000006
-EQU  RXSIE0       00000007
-EQU  UBRR0H0      00000000
-EQU  UBRR0H1      00000001
-EQU  UBRR0H2      00000002
-EQU  UBRR0H3      00000003
-EQU  UBRR0L0      00000000
-EQU  UBRR0L1      00000001
-EQU  UBRR0L2      00000002
-EQU  UBRR0L3      00000003
-EQU  UBRR0L4      00000004
-EQU  UBRR0L5      00000005
-EQU  UBRR0L6      00000006
-EQU  UBRR0L7      00000007
-EQU  U0MAP        00000000
-EQU  WDE          00000003
-EQU  WDP0         00000000
-EQU  WDP1         00000001
-EQU  WDP2         00000002
-EQU  WDP3         00000005
-EQU  WDIE         00000006
-EQU  WDIF         00000007
-EQU  TWSME        00000000
-EQU  TWPME        00000001
-EQU  TWSIE        00000002
-EQU  TWEN         00000003
-EQU  TWASIE       00000004
-EQU  TWDIE        00000005
-EQU  TWSHE        00000007
-EQU  TWCMD0       00000000
-EQU  TWCMD1       00000001
-EQU  TWAA         00000002
-EQU  TWHNM        00000003
-EQU  TWAS         00000000
-EQU  TWDIR        00000001
-EQU  TWBE         00000002
-EQU  TWC          00000003
-EQU  TWRA         00000004
-EQU  TWCH         00000005
-EQU  TWASIF       00000006
-EQU  TWDIF        00000007
-EQU  TWSA0        00000000
-EQU  TWSA1        00000001
-EQU  TWSA2        00000002
-EQU  TWSA3        00000003
-EQU  TWSA4        00000004
-EQU  TWSA5        00000005
-EQU  TWSA6        00000006
-EQU  TWSA7        00000007
-EQU  TWSD0        00000000
-EQU  TWSD1        00000001
-EQU  TWSD2        00000002
-EQU  TWSD3        00000003
-EQU  TWSD4        00000004
-EQU  TWSD5        00000005
-EQU  TWSD6        00000006
-EQU  TWSD7        00000007
-EQU  TWAE         00000000
-EQU  TWSAM1       00000001
-EQU  TWSAM2       00000002
-EQU  TWSAM3       00000003
-EQU  TWSAM4       00000004
-EQU  TWSAM5       00000005
-EQU  TWSAM6       00000006
-EQU  TWSAM7       00000007
-EQU  MUX0         00000000
-EQU  MUX1         00000001
-EQU  MUX2         00000002
-EQU  MUX3         00000003
-EQU  MUX4         00000004
-EQU  MUX5         00000005
-EQU  GSEL0        00000000
-EQU  GSEL1        00000001
-EQU  REFS0        00000005
-EQU  REFS1        00000006
-EQU  REFS2        00000007
-EQU  ADPS0        00000000
-EQU  ADPS1        00000001
-EQU  ADPS2        00000002
-EQU  ADIE         00000003
-EQU  ADIF         00000004
-EQU  ADATE        00000005
-EQU  ADSC         00000006
-EQU  ADEN         00000007
-EQU  ADCH0        00000000
-EQU  ADCH1        00000001
-EQU  ADCH2        00000002
-EQU  ADCH3        00000003
-EQU  ADCH4        00000004
-EQU  ADCH5        00000005
-EQU  ADCH6        00000006
-EQU  ADCH7        00000007
-EQU  ADCL0        00000000
-EQU  ADCL1        00000001
-EQU  ADCL2        00000002
-EQU  ADCL3        00000003
-EQU  ADCL4        00000004
-EQU  ADCL5        00000005
-EQU  ADCL6        00000006
-EQU  ADCL7        00000007
-EQU  ADTS0        00000000
-EQU  ADTS1        00000001
-EQU  ADTS2        00000002
-EQU  ADLAR        00000003
-EQU  ADC11D       00000000
-EQU  ADC10D       00000001
-EQU  ADC8D        00000002
-EQU  ADC9D        00000003
-EQU  ADC0D        00000000
-EQU  ADC1D        00000001
-EQU  ADC2D        00000002
-EQU  ADC3D        00000003
-EQU  ADC4D        00000004
-EQU  ADC5D        00000005
-EQU  ADC6D        00000006
-EQU  ADC7D        00000007
-EQU  ACPMUX0      00000000
-EQU  ACPMUX1      00000001
-EQU  ACNMUX0      00000002
-EQU  ACNMUX1      00000003
-EQU  ACOE0        00000004
-EQU  HLEV0        00000006
-EQU  HSEL0        00000007
-EQU  ACIS00       00000000
-EQU  ACIS01       00000001
-EQU  ACIC0        00000002
-EQU  ACIE0        00000003
-EQU  ACI0         00000004
-EQU  ACO0         00000005
-EQU  ACPMUX2      00000006
-EQU  ACD0         00000007
-EQU  ACME1        00000002
-EQU  ACOE1        00000004
-EQU  HLEV1        00000006
-EQU  HSEL1        00000007
-EQU  ACIS10       00000000
-EQU  ACIS11       00000001
-EQU  ACIC1        00000002
-EQU  ACIE1        00000003
-EQU  ACI1         00000004
-EQU  ACO1         00000005
-EQU  ACBG1        00000006
-EQU  ACD1         00000007
-EQU  EEARH0       00000000
-EQU  EEARL0       00000000
-EQU  EEARL1       00000001
-EQU  EEARL2       00000002
-EQU  EEARL3       00000003
-EQU  EEARL4       00000004
-EQU  EEARL5       00000005
-EQU  EEARL6       00000006
-EQU  EEARL7       00000007
-EQU  EEDR0        00000000
-EQU  EEDR1        00000001
-EQU  EEDR2        00000002
-EQU  EEDR3        00000003
-EQU  EEDR4        00000004
-EQU  EEDR5        00000005
-EQU  EEDR6        00000006
-EQU  EEDR7        00000007
-EQU  EERE         00000000
-EQU  EEPE         00000001
-EQU  EEMPE        00000002
-EQU  EERIE        00000003
-EQU  EEPM0        00000004
-EQU  EEPM1        00000005
-EQU  TOIE1        00000000
-EQU  OCIE1A       00000001
-EQU  OCIE1B       00000002
-EQU  ICIE1        00000005
-EQU  TOV1         00000000
-EQU  OCF1A        00000001
-EQU  OCF1B        00000002
-EQU  ICF1         00000005
-EQU  WGM10        00000000
-EQU  WGM11        00000001
-EQU  COM1B0       00000004
-EQU  COM1B1       00000005
-EQU  COM1A0       00000006
-EQU  COM1A1       00000007
-EQU  CS10         00000000
-EQU  CS11         00000001
-EQU  CS12         00000002
-EQU  WGM12        00000003
-EQU  WGM13        00000004
-EQU  ICES1        00000006
-EQU  ICNC1        00000007
-EQU  FOC1B        00000006
-EQU  FOC1A        00000007
-EQU  TCNT1H0      00000000
-EQU  TCNT1H1      00000001
-EQU  TCNT1H2      00000002
-EQU  TCNT1H3      00000003
-EQU  TCNT1H4      00000004
-EQU  TCNT1H5      00000005
-EQU  TCNT1H6      00000006
-EQU  TCNT1H7      00000007
-EQU  TCNT1L0      00000000
-EQU  TCNT1L1      00000001
-EQU  TCNT1L2      00000002
-EQU  TCNT1L3      00000003
-EQU  TCNT1L4      00000004
-EQU  TCNT1L5      00000005
-EQU  TCNT1L6      00000006
-EQU  TCNT1L7      00000007
-EQU  OCR1AH0      00000000
-EQU  OCR1AH1      00000001
-EQU  OCR1AH2      00000002
-EQU  OCR1AH3      00000003
-EQU  OCR1AH4      00000004
-EQU  OCR1AH5      00000005
-EQU  OCR1AH6      00000006
-EQU  OCR1AH7      00000007
-EQU  OCR1AL0      00000000
-EQU  OCR1AL1      00000001
-EQU  OCR1AL2      00000002
-EQU  OCR1AL3      00000003
-EQU  OCR1AL4      00000004
-EQU  OCR1AL5      00000005
-EQU  OCR1AL6      00000006
-EQU  OCR1AL7      00000007
-EQU  OCR1BH0      00000000
-EQU  OCR1BH1      00000001
-EQU  OCR1BH2      00000002
-EQU  OCR1BH3      00000003
-EQU  OCR1BH4      00000004
-EQU  OCR1BH5      00000005
-EQU  OCR1BH6      00000006
-EQU  OCR1BH7      00000007
-EQU  OCR1BL0      00000000
-EQU  OCR1BL1      00000001
-EQU  OCR1BL2      00000002
-EQU  OCR1BL3      00000003
-EQU  OCR1BL4      00000004
-EQU  OCR1BL5      00000005
-EQU  OCR1BL6      00000006
-EQU  OCR1BL7      00000007
-EQU  ICR1H0       00000000
-EQU  ICR1H1       00000001
-EQU  ICR1H2       00000002
-EQU  ICR1H3       00000003
-EQU  ICR1H4       00000004
-EQU  ICR1H5       00000005
-EQU  ICR1H6       00000006
-EQU  ICR1H7       00000007
-EQU  ICR1L0       00000000
-EQU  ICR1L1       00000001
-EQU  ICR1L2       00000002
-EQU  ICR1L3       00000003
-EQU  ICR1L4       00000004
-EQU  ICR1L5       00000005
-EQU  ICR1L6       00000006
-EQU  ICR1L7       00000007
-EQU  PSR          00000000
-EQU  TSM          00000007
-EQU  TOIE2        00000000
-EQU  OCIE2A       00000001
-EQU  OCIE2B       00000002
-EQU  ICIE2        00000005
-EQU  TOV2         00000000
-EQU  OCF2A        00000001
-EQU  OCF2B        00000002
-EQU  ICF2         00000005
-EQU  WGM20        00000000
-EQU  WGM21        00000001
-EQU  COM2B0       00000004
-EQU  COM2B1       00000005
-EQU  COM2A0       00000006
-EQU  COM2A1       00000007
-EQU  CS20         00000000
-EQU  CS21         00000001
-EQU  CS22         00000002
-EQU  WGM22        00000003
-EQU  WGM23        00000004
-EQU  ICES2        00000006
-EQU  ICNC2        00000007
-EQU  FOC2B        00000006
-EQU  FOC2A        00000007
-EQU  TCNT2H0      00000000
-EQU  TCNT2H1      00000001
-EQU  TCNT2H2      00000002
-EQU  TCNT2H3      00000003
-EQU  TCNT2H4      00000004
-EQU  TCNT2H5      00000005
-EQU  TCNT2H6      00000006
-EQU  TCNT2H7      00000007
-EQU  TCNT2L0      00000000
-EQU  TCNT2L1      00000001
-EQU  TCNT2L2      00000002
-EQU  TCNT2L3      00000003
-EQU  TCNT2L4      00000004
-EQU  TCNT2L5      00000005
-EQU  TCNT2L6      00000006
-EQU  TCNT2L7      00000007
-EQU  OCR2AH0      00000000
-EQU  OCR2AH1      00000001
-EQU  OCR2AH2      00000002
-EQU  OCR2AH3      00000003
-EQU  OCR2AH4      00000004
-EQU  OCR2AH5      00000005
-EQU  OCR2AH6      00000006
-EQU  OCR2AH7      00000007
-EQU  OCR2AL0      00000000
-EQU  OCR2AL1      00000001
-EQU  OCR2AL2      00000002
-EQU  OCR2AL3      00000003
-EQU  OCR2AL4      00000004
-EQU  OCR2AL5      00000005
-EQU  OCR2AL6      00000006
-EQU  OCR2AL7      00000007
-EQU  OCR2BH0      00000000
-EQU  OCR2BH1      00000001
-EQU  OCR2BH2      00000002
-EQU  OCR2BH3      00000003
-EQU  OCR2BH4      00000004
-EQU  OCR2BH5      00000005
-EQU  OCR2BH6      00000006
-EQU  OCR2BH7      00000007
-EQU  OCR2BL0      00000000
-EQU  OCR2BL1      00000001
-EQU  OCR2BL2      00000002
-EQU  OCR2BL3      00000003
-EQU  OCR2BL4      00000004
-EQU  OCR2BL5      00000005
-EQU  OCR2BL6      00000006
-EQU  OCR2BL7      00000007
-EQU  ICR2H0       00000000
-EQU  ICR2H1       00000001
-EQU  ICR2H2       00000002
-EQU  ICR2H3       00000003
-EQU  ICR2H4       00000004
-EQU  ICR2H5       00000005
-EQU  ICR2H6       00000006
-EQU  ICR2H7       00000007
-EQU  ICR2L0       00000000
-EQU  ICR2L1       00000001
-EQU  ICR2L2       00000002
-EQU  ICR2L3       00000003
-EQU  ICR2L4       00000004
-EQU  ICR2L5       00000005
-EQU  ICR2L6       00000006
-EQU  ICR2L7       00000007
-EQU  TOIE0        00000000
-EQU  OCIE0A       00000001
-EQU  OCIE0B       00000002
-EQU  TOV0         00000000
-EQU  OCF0A        00000001
-EQU  OCF0B        00000002
-EQU  WGM00        00000000
-EQU  WGM01        00000001
-EQU  COM0B0       00000004
-EQU  COM0B1       00000005
-EQU  COM0A0       00000006
-EQU  COM0A1       00000007
-EQU  CS00         00000000
-EQU  CS01         00000001
-EQU  CS02         00000002
-EQU  WGM02        00000003
-EQU  FOC0B        00000006
-EQU  FOC0A        00000007
-EQU  TCNT00       00000000
-EQU  TCNT01       00000001
-EQU  TCNT02       00000002
-EQU  TCNT03       00000003
-EQU  TCNT04       00000004
-EQU  TCNT05       00000005
-EQU  TCNT06       00000006
-EQU  TCNT07       00000007
-EQU  OCR0A0       00000000
-EQU  OCR0A1       00000001
-EQU  OCR0A2       00000002
-EQU  OCR0A3       00000003
-EQU  OCR0A4       00000004
-EQU  OCR0A5       00000005
-EQU  OCR0A6       00000006
-EQU  OCR0A7       00000007
-EQU  OCR0B0       00000000
-EQU  OCR0B1       00000001
-EQU  OCR0B2       00000002
-EQU  OCR0B3       00000003
-EQU  OCR0B4       00000004
-EQU  OCR0B5       00000005
-EQU  OCR0B6       00000006
-EQU  OCR0B7       00000007
-EQU  ISC00        00000000
-EQU  ISC01        00000001
-EQU  PCIE0        00000004
-EQU  PCIE1        00000005
-EQU  INT0         00000006
-EQU  PCIF0        00000004
-EQU  PCIF1        00000005
-EQU  INTF0        00000006
-EQU  PCINT8       00000000
-EQU  PCINT9       00000001
-EQU  PCINT10      00000002
-EQU  PCINT11      00000003
-EQU  PCINT0       00000000
-EQU  PCINT1       00000001
-EQU  PCINT2       00000002
-EQU  PCINT3       00000003
-EQU  PCINT4       00000004
-EQU  PCINT5       00000005
-EQU  PCINT6       00000006
-EQU  PCINT7       00000007
-EQU  PRADC        00000000
-EQU  PRTIM0       00000001
-EQU  PRTIM1       00000002
-EQU  PRTIM2       00000003
-EQU  PRSPI        00000004
-EQU  PRUSART0     00000005
-EQU  PRUSART1     00000006
-EQU  PRTWI        00000007
-EQU  CCP0         00000000
-EQU  CCP1         00000001
-EQU  CCP2         00000002
-EQU  CCP3         00000003
-EQU  CCP4         00000004
-EQU  CCP5         00000005
-EQU  CCP6         00000006
-EQU  CCP7         00000007
-EQU  CLKPS0       00000000
-EQU  CLKPS1       00000001
-EQU  CLKPS2       00000002
-EQU  CLKPS3       00000003
-EQU  CKSEL0       00000000
-EQU  CKSEL1       00000001
-EQU  CKSEL2       00000002
-EQU  CKSEL3       00000003
-EQU  SUT          00000004
-EQU  CKOUTC       00000005
-EQU  CSTR         00000006
-EQU  OSCRDY       00000007
-EQU  SREG_C       00000000
-EQU  SREG_Z       00000001
-EQU  SREG_N       00000002
-EQU  SREG_V       00000003
-EQU  SREG_S       00000004
-EQU  SREG_H       00000005
-EQU  SREG_T       00000006
-EQU  SREG_I       00000007
-EQU  SPH0         00000000
-EQU  SPH1         00000001
-EQU  SPH2         00000002
-EQU  SPL0         00000000
-EQU  SPL1         00000001
-EQU  SPL2         00000002
-EQU  SPL3         00000003
-EQU  SPL4         00000004
-EQU  SPL5         00000005
-EQU  SPL6         00000006
-EQU  SPL7         00000007
-EQU  SM0          00000003
-EQU  SM1          00000004
-EQU  SE           00000005
-EQU  PORF         00000000
-EQU  EXTRF        00000001
-EQU  BORF         00000002
-EQU  WDRF         00000003
-EQU  GPIOR20      00000000
-EQU  GPIOR21      00000001
-EQU  GPIOR22      00000002
-EQU  GPIOR23      00000003
-EQU  GPIOR24      00000004
-EQU  GPIOR25      00000005
-EQU  GPIOR26      00000006
-EQU  GPIOR27      00000007
-EQU  GPIOR10      00000000
-EQU  GPIOR11      00000001
-EQU  GPIOR12      00000002
-EQU  GPIOR13      00000003
-EQU  GPIOR14      00000004
-EQU  GPIOR15      00000005
-EQU  GPIOR16      00000006
-EQU  GPIOR17      00000007
-EQU  GPIOR00      00000000
-EQU  GPIOR01      00000001
-EQU  GPIOR02      00000002
-EQU  GPIOR03      00000003
-EQU  GPIOR04      00000004
-EQU  GPIOR05      00000005
-EQU  GPIOR06      00000006
-EQU  GPIOR07      00000007
-EQU  SPMEN        00000000
-EQU  PGERS        00000001
-EQU  PGWRT        00000002
-EQU  RFLB         00000003
-EQU  CTPB         00000004
-EQU  RSIG         00000005
-EQU  OSCCAL00     00000000
-EQU  OSCCAL01     00000001
-EQU  OSCCAL02     00000002
-EQU  OSCCAL03     00000003
-EQU  OSCCAL04     00000004
-EQU  OSCCAL05     00000005
-EQU  OSCCAL06     00000006
-EQU  OSCCAL07     00000007
-EQU  OSCCAL10     00000000
-EQU  OSCCAL11     00000001
-EQU  OSCTCAL0A0   00000000
-EQU  OSCTCAL0A1   00000001
-EQU  OSCTCAL0A2   00000002
-EQU  OSCTCAL0A3   00000003
-EQU  OSCTCAL0A4   00000004
-EQU  OSCTCAL0A5   00000005
-EQU  OSCTCAL0A6   00000006
-EQU  OSCTCAL0A7   00000007
-EQU  OSCTCAL0B0   00000000
-EQU  OSCTCAL0B1   00000001
-EQU  OSCTCAL0B2   00000002
-EQU  OSCTCAL0B3   00000003
-EQU  OSCTCAL0B4   00000004
-EQU  OSCTCAL0B5   00000005
-EQU  OSCTCAL0B6   00000006
-EQU  OSCTCAL0B7   00000007
-EQU  TOCC4S0      00000000
-EQU  TOCC4S1      00000001
-EQU  TOCC5S0      00000002
-EQU  TOCC5S1      00000003
-EQU  TOCC6S0      00000004
-EQU  TOCC6S1      00000005
-EQU  TOCC7S0      00000006
-EQU  TOCC7S1      00000007
-EQU  TOCC0S0      00000000
-EQU  TOCC0S1      00000001
-EQU  TOCC1S0      00000002
-EQU  TOCC1S1      00000003
-EQU  TOCC2S0      00000004
-EQU  TOCC2S1      00000005
-EQU  TOCC3S0      00000006
-EQU  TOCC3S1      00000007
-EQU  TOCC0OE      00000000
-EQU  TOCC1OE      00000001
-EQU  TOCC2OE      00000002
-EQU  TOCC3OE      00000003
-EQU  TOCC4OE      00000004
-EQU  TOCC5OE      00000005
-EQU  TOCC6OE      00000006
-EQU  TOCC7OE      00000007
-EQU  SPR0         00000000
-EQU  SPR1         00000001
-EQU  CPHA         00000002
-EQU  CPOL         00000003
-EQU  MSTR         00000004
-EQU  DORD         00000005
-EQU  SPE          00000006
-EQU  SPIE         00000007
-EQU  SPI2X        00000000
-EQU  WCOL         00000006
-EQU  SPIF         00000007
-EQU  SPDR0        00000000
-EQU  SPDR1        00000001
-EQU  SPDR2        00000002
-EQU  SPDR3        00000003
-EQU  SPDR4        00000004
-EQU  SPDR5        00000005
-EQU  SPDR6        00000006
-EQU  SPDR7        00000007
-EQU  SPIMAP       00000001
-EQU  SELFPRGEN    00000000
-EQU  BODACT0      00000001
-EQU  BODACT1      00000002
-EQU  BODPD0       00000003
-EQU  BODPD1       00000004
-EQU  ULPOSCSEL0   00000005
-EQU  ULPOSCSEL1   00000006
-EQU  ULPOSCSEL2   00000007
-EQU  BODLEVEL0    00000000
-EQU  BODLEVEL1    00000001
-EQU  BODLEVEL2    00000002
-EQU  EESAVE       00000003
-EQU  WDTON        00000004
-EQU  SPIEN        00000005
-EQU  DWEN         00000006
-EQU  RSTDISBL     00000007
-EQU  SUT_CKSEL0   00000000
-EQU  SUT_CKSEL1   00000001
-EQU  SUT_CKSEL2   00000002
-EQU  SUT_CKSEL3   00000003
-EQU  SUT_CKSEL4   00000004
-EQU  CKOUT        00000006
-EQU  CKDIV8       00000007
-EQU  LB1          00000000
-EQU  LB2          00000001
-DEF  XH           r27
-DEF  XL           r26
-DEF  YH           r29
-DEF  YL           r28
-DEF  ZH           r31
-DEF  ZL           r30
-EQU  FLASHSTART   00000000
-EQU  FLASHEND     00000fff
-EQU  FLASHPAGESIZE 00000010
-EQU  IOEND        000000ff
-EQU  SRAM_START   00000100
-EQU  SRAM_SIZE    00000200
-EQU  RAMEND       000002ff
-EQU  E2END        000001ff
-EQU  EEPROMEND    000001ff
-EQU  EEADRBITS    00000009
-EQU  XRAMEND      00000000
-EQU  INT0addr     00000001
-EQU  PCINT0addr   00000002
-EQU  PCINT1addr   00000003
-EQU  WDTaddr      00000004
-EQU  TIMER1_CAPTaddr 00000005
-EQU  TIMER1_COMPAaddr 00000006
-EQU  TIMER1_COMPBaddr 00000007
-EQU  TIMER1_OVFaddr 00000008
-EQU  TIMER0_COMPAaddr 00000009
-EQU  TIMER0_COMPBaddr 0000000a
-EQU  TIMER0_OVFaddr 0000000b
-EQU  ANA_COMP0addr 0000000c
-EQU  ADCaddr      0000000d
-EQU  EE_RDYaddr   0000000e
-EQU  ANA_COMP1addr 0000000f
-EQU  TIMER2_CAPTaddr 00000010
-EQU  TIMER2_COMPAaddr 00000011
-EQU  TIMER2_COMPBaddr 00000012
-EQU  TIMER2_OVFaddr 00000013
-EQU  SPIaddr      00000014
-EQU  USART0_STARTaddr 00000015
-EQU  USART0_RXaddr 00000016
-EQU  USART0_UDREaddr 00000017
-EQU  USART0_TXaddr 00000018
-EQU  USART1_STARTaddr 00000019
-EQU  USART1_RXaddr 0000001a
-EQU  USART1_UDREaddr 0000001b
-EQU  USART1_TXaddr 0000001c
-EQU  TWI_SLAVEaddr 0000001d
-EQU  INT_VECTORS_SIZE 0000001e
-EQU  ADDR_START   00000000
-EQU  ADDR_MAIN    0000000a
-EQU  EEPROM_ADDRESS 00000000
-EQU  ISP_CAL_PORT_REG 0000001b
-EQU  ISP_CAL_DDR_REG 0000001a
-EQU  ISP_CAL_PIN_REG 00000019
-EQU  ISP_CAL_MISO 00000005
-EQU  ISP_CAL_MOSI 00000006
-EQU  OSC_VER      00000005
-EQU  TCCR0        00000033
-EQU  TIFR         00000038
-EQU  EEMWE        00000002
-EQU  EEWE         00000001
-EQU  CALIB_CLOCK_FREQ 00007f3c
-EQU  MISO         00000005
-EQU  MOSI         00000006
-EQU  CAL_PORT     0000001b
-EQU  CAL_DDR      0000001a
-EQU  CAL_PIN      00000019
-EQU  TARGET_FREQ  007a1200
-EQU  ACCURACY     0000000a
-DEF  Zero         r0
-DEF  One          r1
-DEF  DetectCountL r2
-DEF  DetectCountH r3
-DEF  OVF_flag_clr r4
-DEF  temp         r16
-DEF  temp1        r17
-DEF  temp2        r18
-DEF  temp3        r19
-DEF  funcDataPass r20
-DEF  oscStepSize  r21
-DEF  oscTrialValue r22
-DEF  default_OSCCAL r23
-DEF  calibPassesLeft r24
-EQU  PRGR_HANDSHAKE_PIN 00000005
-EQU  REF_FREQ_PIN 00000006
-EQU  ISP_PIN_REG  00000019
-EQU  ISP_PORT_REG 0000001b
-EQU  ISP_DDR_REG  0000001a
-EQU  CCYCLES      00000028
-EQU  TIMING_ERROR 00000002
-EQU  BEST_FIT     00002660
-EQU  LIMIT        00000062
-EQU  HIGH_LIMIT   000026c0
-EQU  LOW_LIMIT    00002600
-EQU  FREQ_WITHIN_LIM 00000000
-EQU  TOO_FAST     00000001
-EQU  TOO_SLOW     000000ff
-EQU  INITIAL_STEP_SIZE 00000040
-EQU  NUM_CALIB_PASSES 00000002
-EQU  OSCCAL       00000074
-CSEG Reset        0000000a
-CSEG Init_Stack   0000000d
-CSEG Init_interface 00000011
-CSEG Init_IO      00000011
-CSEG CalibrationBegin 00000014
-CSEG newCalibrateRc 00000032
-CSEG WaitForEepromReady 00000021
-EQU  HANDSHAKE_CYCLES 00000008
-CSEG CalibSuccessful 00000023
-CSEG CCS_WaitForPinHigh 00000025
-CSEG CCS_WaitForPinLow 0000002a
-CSEG Handshake_loop 0000002e
-CSEG StopHere     00000031
-CSEG EOP          00000031
-CSEG BinSearch    00000035
-CSEG BinSearchLoop 00000037
-CSEG DetermineClockSpeed 00000070
-CSEG FreqHit      0000006e
-CSEG TryNeighbourghhoodValues 00000047
-CSEG AddStep      00000045
-CSEG NegateNextStep 00000044
-CSEG DownstairsNeighbor 0000004b
-CSEG AddOscStep   0000004c
-CSEG CalibPassCompleted 00000067
-CSEG CalibrationFailure 0000006c
-CSEG Prepare_Detection 00000070
-CSEG WaitForPinHigh 00000076
-CSEG WaitForPinLow 00000078
-CSEG DetectHighCC01 0000007b
-CSEG DetectHighLoopCC01 00000080
-CSEG DetectLowCC01 00000082
-CSEG DetectLowLoopCC01 00000087
-CSEG DetectHighCCxx 00000089
-CSEG DetectHighLoopCCxx 0000008e
-CSEG DetectLowCCxx 00000090
-CSEG DetectLowLoopCCxx 00000095
-CSEG DetectHighCC40 00000099
-CSEG DetectHighLoopCC40 0000009e
-CSEG DetectLowCC40 000000a0
-CSEG DetectLowLoopCC40 000000a5
-CSEG Detect_End   000000a7
-CSEG CountLastOVF 000000a8
-CSEG MergeTimerHighAndLow 000000af
-CSEG CompareToLimits 000000b0
-CSEG TooFast      000000bc
-CSEG TooSlow      000000be
-CSEG RightInTheEye 000000ba
diff -Naur new/default/rc_calib.obj code/default/rc_calib.obj
--- new/default/rc_calib.obj	2017-04-01 15:24:20.221249891 +0200
+++ code/default/rc_calib.obj	1970-01-01 01:00:00.000000000 +0100
@@ -1,5 +0,0 @@
-     	AVR Object File    	 Y   
-$  b    c   . d    l    m    o    p    }   ~                                t                              !    "    #    $     %)    &&    '    (;   )'0    *)    +&    ,    -;   .    /    0      1    2'f    3    4     5P    6e    7`   8 t   9      :      ;4    <0@    =    >V    ?#U    @1    A/    B0A    C	    D    E`    F    G0A    H    IQ    J    K_    Le   M`  N t  O     P     Q   R0@   S   Te	   U`
-  V t
-  W     X     Y   Z0@   [   \Q   ]U   ^U   _e   ``  a t  b     c     d   e0@   f9   g#   h   i   j`    k!   l$  m%   n/F(   o)   p$34   q5   r.@6   s7   t8   u9   v=  w>   xA  yB   zC   {(G   | H   }I   ~1J   HK   M  N   (Q    R   S   1T   HU   W  X   (\    ]   ^   1_   H`   b  c   (f    g   h   1i   Hj   l  m   
-o   p   (t    u   v   1w   Hx   z  {   (~          1   H           (             0   p!   (   "      &   !   2   <      &      #   $   @      A      O    Z:\src\avr-calibrate\work\new\RC_Calibration.asm C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc\tn841def.inc Z:\src\avr-calibrate\work\new\Device specific\t841.asm Z:\src\avr-calibrate\work\new\Common\memoryMap.inc Z:\src\avr-calibrate\work\new\Device specific\t441_family_pinout.inc Z:\src\avr-calibrate\work\new\Interface specific\isp_AVRDRAGON_interface.inc Z:\src\avr-calibrate\work\new\common\macros.inc Z:\src\avr-calibrate\work\new\common\main.asm  
\ Pas de fin de ligne  la fin du fichier
diff -Naur new/default/rc_calib.tmp code/default/rc_calib.tmp
--- new/default/rc_calib.tmp	2017-04-01 15:24:20.233251164 +0200
+++ code/default/rc_calib.tmp	1970-01-01 01:00:00.000000000 +0100
@@ -1,78 +0,0 @@
-<ASSEMBLER_INFO>
- <VERSION>2.2.6</VERSION>
- <DEVICE>"ATtiny841"</DEVICE>
- <WORKING_DIR>Z:\src\avr-calibrate\work\new\default</WORKING_DIR>
- <INCLUDE_PATH>
-  <DIR>C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc</DIR>
-  <DIR>C:\Info\Atmel\Studio\7.0\toolchain\avr8\avrassembler\Include</DIR>
-  <DIR></DIR>
- </INCLUDE_PATH>
- <SOURCE_FILE>Z:\src\avr-calibrate\work\new\RC_Calibration.asm</SOURCE_FILE>
- <INCLUDED_FILES>
-  <FILE>C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc\tn841def.inc</FILE>
-  <FILE>Z:\src\avr-calibrate\work\new\Device specific\t841.asm</FILE>
-  <FILE>Z:\src\avr-calibrate\work\new\Common\memoryMap.inc</FILE>
-  <FILE>Z:\src\avr-calibrate\work\new\Device specific\t441_family_pinout.inc</FILE>
-  <FILE>Z:\src\avr-calibrate\work\new\Interface specific\isp_AVRDRAGON_interface.inc</FILE>
-  <FILE>Z:\src\avr-calibrate\work\new\common\macros.inc</FILE>
-  <FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE>
- </INCLUDED_FILES>
- <OBJECT_FILES>
-  <FILE>Z:\src\avr-calibrate\work\new\default\rc_calib.obj</FILE>
- </OBJECT_FILES>
- <HEX_FILES>
-  <FILE>rc_calib.hex</FILE>
- </HEX_FILES>
- <OUTPUT_FILES>
-  <FILE>rc_calib.map</FILE>
-  <FILE>rc_calib.lss</FILE>
- </OUTPUT_FILES>
- <LABELS>
-  <Reset><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>97</LINE></Reset>
-  <Init_Stack><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>102</LINE></Init_Stack>
-  <Init_interface><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>116</LINE></Init_interface>
-  <Init_IO><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>124</LINE></Init_IO>
-  <CalibrationBegin><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>130</LINE></CalibrationBegin>
-  <newCalibrateRc><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>217</LINE></newCalibrateRc>
-  <WaitForEepromReady><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>147</LINE></WaitForEepromReady>
-  <CalibSuccessful><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>158</LINE></CalibSuccessful>
-  <CCS_WaitForPinHigh><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>166</LINE></CCS_WaitForPinHigh>
-  <CCS_WaitForPinLow><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>173</LINE></CCS_WaitForPinLow>
-  <Handshake_loop><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>179</LINE></Handshake_loop>
-  <StopHere><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>184</LINE></StopHere>
-  <EOP><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>206</LINE></EOP>
-  <BinSearch><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>224</LINE></BinSearch>
-  <BinSearchLoop><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>227</LINE></BinSearchLoop>
-  <DetermineClockSpeed><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>305</LINE></DetermineClockSpeed>
-  <FreqHit><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>295</LINE></FreqHit>
-  <TryNeighbourghhoodValues><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>247</LINE></TryNeighbourghhoodValues>
-  <AddStep><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>243</LINE></AddStep>
-  <NegateNextStep><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>241</LINE></NegateNextStep>
-  <DownstairsNeighbor><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>254</LINE></DownstairsNeighbor>
-  <AddOscStep><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>256</LINE></AddOscStep>
-  <CalibPassCompleted><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>284</LINE></CalibPassCompleted>
-  <CalibrationFailure><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>291</LINE></CalibrationFailure>
-  <Prepare_Detection><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>307</LINE></Prepare_Detection>
-  <WaitForPinHigh><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>316</LINE></WaitForPinHigh>
-  <WaitForPinLow><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>320</LINE></WaitForPinLow>
-  <DetectHighCC01><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>326</LINE></DetectHighCC01>
-  <DetectHighLoopCC01><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>332</LINE></DetectHighLoopCC01>
-  <DetectLowCC01><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>336</LINE></DetectLowCC01>
-  <DetectLowLoopCC01><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>342</LINE></DetectLowLoopCC01>
-  <DetectHighCCxx><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>347</LINE></DetectHighCCxx>
-  <DetectHighLoopCCxx><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>353</LINE></DetectHighLoopCCxx>
-  <DetectLowCCxx><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>357</LINE></DetectLowCCxx>
-  <DetectLowLoopCCxx><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>363</LINE></DetectLowLoopCCxx>
-  <DetectHighCC40><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>371</LINE></DetectHighCC40>
-  <DetectHighLoopCC40><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>377</LINE></DetectHighLoopCC40>
-  <DetectLowCC40><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>381</LINE></DetectLowCC40>
-  <DetectLowLoopCC40><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>387</LINE></DetectLowLoopCC40>
-  <Detect_End><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>391</LINE></Detect_End>
-  <CountLastOVF><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>393</LINE></CountLastOVF>
-  <MergeTimerHighAndLow><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>401</LINE></MergeTimerHighAndLow>
-  <CompareToLimits><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>404</LINE></CompareToLimits>
-  <TooFast><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>419</LINE></TooFast>
-  <TooSlow><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>422</LINE></TooSlow>
-  <RightInTheEye><FILE>Z:\src\avr-calibrate\work\new\common\main.asm</FILE><LINE>416</LINE></RightInTheEye>
- </LABELS>
-</ASSEMBLER_INFO>
diff -Naur "new/Device specific/m168p.asm" "code/Device specific/m168p.asm"
--- "new/Device specific/m168p.asm"	2017-04-01 14:48:16.363579000 +0200
+++ "code/Device specific/m168p.asm"	1970-01-01 01:00:00.000000000 +0100
@@ -1,27 +0,0 @@
-;*****************************************************************
-;* - Description:  Device definition file for RC Calibration
-;* - File:         m168p.asm
-;* - AppNote:      AVR053 - Production calibration of the
-;*                          RC oscillator
-;*
-;* - Author:       Atmel Corporation: http://www.atmel.com
-;*                 Support email: avr@atmel.com
-;*
-;* $Name$
-;* $Revision$
-;* $RCSfile$
-;* $Date$
-;*****************************************************************
-
-.include "m168Pdef.inc"
-.include "Common\memoryMap.inc"
-
-.EQU OSC_VER = 5
-
-.include "Device specific\m8_family_pinout.inc"
-
-.equ	TCCR0	= TCCR0B
-.equ	TIFR	= TIFR0
-
-.equ	EEMWE	= EEMPE
-.equ	EEWE	= EEPE
diff -Naur "new/Device specific/m328p.asm" "code/Device specific/m328p.asm"
--- "new/Device specific/m328p.asm"	2017-04-01 14:48:16.379579000 +0200
+++ "code/Device specific/m328p.asm"	1970-01-01 01:00:00.000000000 +0100
@@ -1,27 +0,0 @@
-;*****************************************************************
-;* - Description:  Device definition file for RC Calibration
-;* - File:         m328p.asm
-;* - AppNote:      AVR053 - Production calibration of the
-;*                          RC oscillator
-;*
-;* - Author:       Atmel Corporation: http://www.atmel.com
-;*                 Support email: avr@atmel.com
-;*
-;* $Name$
-;* $Revision$
-;* $RCSfile$
-;* $Date$
-;*****************************************************************
-
-.include "m328Pdef.inc"
-.include "Common\memoryMap.inc"
-
-.EQU OSC_VER = 5
-
-.include "Device specific\m8_family_pinout.inc"
-
-.equ	TCCR0	= TCCR0B
-.equ	TIFR	= TIFR0
-
-.equ	EEMWE	= EEMPE
-.equ	EEWE	= EEPE
diff -Naur "new/Device specific/m328pb.asm" "code/Device specific/m328pb.asm"
--- "new/Device specific/m328pb.asm"	2017-04-01 14:48:16.399580000 +0200
+++ "code/Device specific/m328pb.asm"	1970-01-01 01:00:00.000000000 +0100
@@ -1,27 +0,0 @@
-;*****************************************************************
-;* - Description:  Device definition file for RC Calibration
-;* - File:         m328p.asm
-;* - AppNote:      AVR053 - Production calibration of the
-;*                          RC oscillator
-;*
-;* - Author:       Atmel Corporation: http://www.atmel.com
-;*                 Support email: avr@atmel.com
-;*
-;* $Name$
-;* $Revision$
-;* $RCSfile$
-;* $Date$
-;*****************************************************************
-
-.include "m328PBdef.inc"
-.include "Common\memoryMap.inc"
-
-.EQU OSC_VER = 5
-
-.include "Device specific\m8_family_pinout.inc"
-
-.equ	TCCR0	= TCCR0B
-.equ	TIFR	= TIFR0
-
-.equ	EEMWE	= EEMPE
-.equ	EEWE	= EEPE
diff -Naur "new/Device specific/t441.asm" "code/Device specific/t441.asm"
--- "new/Device specific/t441.asm"	2017-04-01 14:48:16.415580000 +0200
+++ "code/Device specific/t441.asm"	1970-01-01 01:00:00.000000000 +0100
@@ -1,25 +0,0 @@
-;*****************************************************************
-;* - Description:  Device definition file for RC Calibration
-;* - File:         t841.asm
-;* - AppNote:      AVR053 - Production calibration of the
-;*                          RC oscillator
-;*
-;* - Author:       Atmel Corporation: http://www.atmel.com
-;*                 Support email: avr@atmel.com
-;*
-;* $Name$
-;* $Revision$
-;* $RCSfile$
-;* $Date$
-;*****************************************************************
-
-.include "tn441def.inc"
-.include "Common\memoryMap.inc"
-.include "Device specific\t441_family_pinout.inc"
-
-.EQU OSC_VER = 5
-
-.equ	TCCR0	= TCCR0B
-.equ	TIFR	= TIFR0
-.equ    EEMWE   = EEMPE
-.equ    EEWE    = EEPE
diff -Naur "new/Device specific/t441_family_pinout.inc" "code/Device specific/t441_family_pinout.inc"
--- "new/Device specific/t441_family_pinout.inc"	2017-04-01 14:48:16.431580000 +0200
+++ "code/Device specific/t441_family_pinout.inc"	1970-01-01 01:00:00.000000000 +0100
@@ -1,21 +0,0 @@
-;*****************************************************************
-;* - Description:  Device definition file for RC Calibration
-;* - File:         t441_family_pinout.inc
-;* - AppNote:      AVR053 - Production calibration of the
-;*                          RC oscillator
-;*
-;* - Author:       Atmel Corporation: http://www.atmel.com
-;*                 Support email: avr@atmel.com
-;*
-;* $Name$
-;* $Revision$
-;* $RCSfile$
-;* $Date$
-;*****************************************************************
-
-.equ	ISP_CAL_PORT_REG	= PORTA
-.equ	ISP_CAL_DDR_REG		= DDRA
-.equ	ISP_CAL_PIN_REG		= PINA
-
-.equ	ISP_CAL_MISO		= 5
-.equ	ISP_CAL_MOSI		= 6
diff -Naur "new/Device specific/t841.asm" "code/Device specific/t841.asm"
--- "new/Device specific/t841.asm"	2017-04-01 14:48:16.447581000 +0200
+++ "code/Device specific/t841.asm"	1970-01-01 01:00:00.000000000 +0100
@@ -1,25 +0,0 @@
-;*****************************************************************
-;* - Description:  Device definition file for RC Calibration
-;* - File:         t841.asm
-;* - AppNote:      AVR053 - Production calibration of the
-;*                          RC oscillator
-;*
-;* - Author:       Atmel Corporation: http://www.atmel.com
-;*                 Support email: avr@atmel.com
-;*
-;* $Name$
-;* $Revision$
-;* $RCSfile$
-;* $Date$
-;*****************************************************************
-
-.include "tn841def.inc"
-.include "Common\memoryMap.inc"
-.include "Device specific\t441_family_pinout.inc"
-
-.EQU OSC_VER = 5
-
-.equ	TCCR0	= TCCR0B
-.equ	TIFR	= TIFR0
-.equ    EEMWE   = EEMPE
-.equ    EEWE    = EEPE
diff -Naur "new/Interface specific/isp_AVRDRAGON_interface.inc" "code/Interface specific/isp_AVRDRAGON_interface.inc"
--- "new/Interface specific/isp_AVRDRAGON_interface.inc"	2015-06-06 22:06:07.000000000 +0200
+++ "code/Interface specific/isp_AVRDRAGON_interface.inc"	1970-01-01 01:00:00.000000000 +0100
@@ -1,49 +0,0 @@
-;*****************************************************************
-;*
-;* - Description:  AVR Dragon Interface definition file for 
-;*                 RC Calibration
-;*
-;* - File:         isp_AVRDRAGON_interface.inc
-;* - AppNote:      AVR053 - Production calibration of the
-;*                          RC oscillator
-;*
-;* - Author:       Atmel Corporation: http://www.atmel.com
-;*                 Support email: avr@atmel.com
-;*
-;* $Name$
-;* $Revision: 3901 $
-;* $RCSfile$
-;* $Date: 2008-04-30 14:31:21 +0200 (on, 30 apr 2008) $
-;*****************************************************************
-
-
-;*****************************************************************
-;*	Specify Calibration clock frequency
-;*****************************************************************
-.EQU	CALIB_CLOCK_FREQ	= 32572	;Calibration Clock frequency in Hz
-
-;*****************************************************************
-;*	Pin and port definitions
-;*****************************************************************
-.EQU	MISO 		= ISP_CAL_MISO
-.EQU	MOSI		= ISP_CAL_MOSI
-
-.EQU	CAL_PORT	= ISP_CAL_PORT_REG
-.EQU	CAL_DDR		= ISP_CAL_DDR_REG
-.EQU	CAL_PIN		= ISP_CAL_PIN_REG
-
-;*****************************************************************
-;*	Macro used to disable and enable JTAG functions as these 
-;*	override IO functions. Macro contains nop if not using JTAG.
-;*****************************************************************
-.MACRO	OPEN_INTERFACE_ACCESS
-	nop
-.ENDMACRO
-
-.MACRO	CLOSE_INTERFACE_ACCESS
-	nop
-.ENDMACRO
-
-.MACRO	INTERFACE_BUGFIX
-	nop
-.ENDMACRO
diff -Naur new/rc_calib.aps code/rc_calib.aps
--- new/rc_calib.aps	2015-06-06 22:10:20.000000000 +0200
+++ code/rc_calib.aps	2008-05-07 13:55:52.000000000 +0200
@@ -1 +1 @@
-<AVRStudio><MANAGEMENT><ProjectName>rc_calib</ProjectName><Created>25-Jan-2006 17:28:05</Created><LastEdit>06-Jun-2015 22:10:20</LastEdit><ICON>208</ICON><ProjectType>0</ProjectType><Created>25-Jan-2006 17:28:05</Created><Version>4</Version><Build>4, 12, 0, 462</Build><ProjectTypeName>Atmel AVR Assembler</ProjectTypeName></MANAGEMENT><CODE_CREATION><ObjectFile>rc_calib.obj</ObjectFile><EntryFile>C:\Users\Pascal\src\avr053-dragon\RC_Calibration.asm</EntryFile><SaveFolder>C:\Users\Pascal\src\avr053-dragon\</SaveFolder></CODE_CREATION><DEBUG_TARGET><CURRENT_TARGET>JTAGICE mkII</CURRENT_TARGET><CURRENT_PART>ATmega2561</CURRENT_PART><BREAKPOINTS></BREAKPOINTS><IO_EXPAND><Item>51</Item><Item>383</Item><HIDE>false</HIDE></IO_EXPAND><REGISTERNAMES><Register>R00</Register><Register>R01</Register><Register>R02</Register><Register>R03</Register><Register>R04</Register><Register>R05</Register><Register>R06</Register><Register>R07</Register><Register>R08</Register><Register>R09</Register><Register>R10</Register><Register>R11</Register><Register>R12</Register><Register>R13</Register><Register>R14</Register><Register>R15</Register><Register>R16</Register><Register>R17</Register><Register>R18</Register><Register>R19</Register><Register>R20</Register><Register>R21</Register><Register>R22</Register><Register>R23</Register><Register>R24</Register><Register>R25</Register><Register>R26</Register><Register>R27</Register><Register>R28</Register><Register>R29</Register><Register>R30</Register><Register>R31</Register></REGISTERNAMES><COM>Auto</COM><COMType>0</COMType><WATCHNUM>0</WATCHNUM><WATCHNAMES><Pane0></Pane0><Pane1></Pane1><Pane2></Pane2><Pane3></Pane3></WATCHNAMES><BreakOnTrcaeFull>0</BreakOnTrcaeFull></DEBUG_TARGET><Debugger><modules><module></module></modules><Triggers></Triggers></Debugger><AvrAssembler><Folder>C:\Users\Pascal\src\avr053-dragon\</Folder><RelPath>RC_Calibration.asm</RelPath><EntryFile>C:\Users\Pascal\src\avr053-dragon\RC_Calibration.asm</EntryFile><IncludePath>C:\Program Files\Atmel\AVR Tools\AvrAssembler\Appnotes</IncludePath><V2IncludePath></V2IncludePath><V2Parameters></V2Parameters><FileType>I</FileType><ObjectName>rc_calib</ObjectName><Wrap>0</Wrap><ErrorAsWarning>0</ErrorAsWarning><MapFile>1</MapFile><ListFile>0</ListFile><Version1>0</Version1><PreCompile></PreCompile><PostCompile></PostCompile><SourceFiles>,</SourceFiles></AvrAssembler><ProjectIncludeDirs><Dirs><Dir>C:\Program Files (x86)\Atmel\AVR Tools\AvrAssembler2\Appnotes</Dir></Dirs></ProjectIncludeDirs><ProjectFiles><Files><Name>C:\Users\Pascal\src\avr053-dragon\RC_Calibration.asm</Name><Name>C:\Users\Pascal\src\avr053-dragon\Device specific\m168p.asm</Name><Name>C:\Program Files (x86)\Atmel\AVR Tools\AvrAssembler2\Appnotes\m168Pdef.inc</Name><Name>C:\Users\Pascal\src\avr053-dragon\Common\memoryMap.inc</Name><Name>C:\Users\Pascal\src\avr053-dragon\Device specific\m8_family_pinout.inc</Name><Name>C:\Users\Pascal\src\avr053-dragon\Interface specific\isp_AVRDRAGON_interface.inc</Name><Name>C:\Users\Pascal\src\avr053-dragon\common\macros.inc</Name><Name>C:\Users\Pascal\src\avr053-dragon\common\main.asm</Name><Name>C:\Users\Pascal\src\avr053-dragon\Device specific\m328p.asm</Name><Name>C:\Program Files (x86)\Atmel\AVR Tools\AvrAssembler2\Appnotes\m328Pdef.inc</Name></Files></ProjectFiles><IOView><usergroups/><sort sorted="0" column="0" ordername="1" orderaddress="1" ordergroup="1"/></IOView><Files><File00000><FileId>00000</FileId><FileName>RC_Calibration.asm</FileName><Status>1</Status></File00000><File00001><FileId>00001</FileId><FileName>Common\main.asm</FileName><Status>1</Status></File00001></Files><Events><Bookmarks></Bookmarks></Events><Trace><Filters></Filters></Trace></AVRStudio>
+<AVRStudio><MANAGEMENT><ProjectName>rc_calib</ProjectName><Created>25-Jan-2006 17:28:05</Created><LastEdit>23-Mar-2006 11:10:48</LastEdit><ICON>208</ICON><ProjectType>0</ProjectType><Created>25-Jan-2006 17:28:05</Created><Version>4</Version><Build>4, 12, 0, 462</Build><ProjectTypeName>Atmel AVR Assembler</ProjectTypeName></MANAGEMENT><CODE_CREATION><ObjectFile>rc_calib.obj</ObjectFile><EntryFile>C:\Documents and Settings\Rolf K. Snilsberg\My Documents\CVS_AVR8\avr053_production_calibration_of_the_internal_RC_oscillator\code\RC_Calibration.asm</EntryFile><SaveFolder>C:\Documents and Settings\Rolf K. Snilsberg\My Documents\CVS_AVR8\avr053_production_calibration_of_the_internal_RC_oscillator\code\</SaveFolder></CODE_CREATION><DEBUG_TARGET><CURRENT_TARGET>JTAGICE mkII</CURRENT_TARGET><CURRENT_PART>ATmega2561</CURRENT_PART><BREAKPOINTS></BREAKPOINTS><IO_EXPAND><Item>51</Item><Item>383</Item><HIDE>false</HIDE></IO_EXPAND><REGISTERNAMES><Register>R00</Register><Register>R01</Register><Register>R02</Register><Register>R03</Register><Register>R04</Register><Register>R05</Register><Register>R06</Register><Register>R07</Register><Register>R08</Register><Register>R09</Register><Register>R10</Register><Register>R11</Register><Register>R12</Register><Register>R13</Register><Register>R14</Register><Register>R15</Register><Register>R16</Register><Register>R17</Register><Register>R18</Register><Register>R19</Register><Register>R20</Register><Register>R21</Register><Register>R22</Register><Register>R23</Register><Register>R24</Register><Register>R25</Register><Register>R26</Register><Register>R27</Register><Register>R28</Register><Register>R29</Register><Register>R30</Register><Register>R31</Register></REGISTERNAMES><COM>Auto</COM><COMType>0</COMType><WATCHNUM>0</WATCHNUM><WATCHNAMES><Pane0></Pane0><Pane1></Pane1><Pane2></Pane2><Pane3></Pane3></WATCHNAMES><BreakOnTrcaeFull>0</BreakOnTrcaeFull></DEBUG_TARGET><Debugger><modules><module></module></modules><Triggers></Triggers></Debugger><AvrAssembler><Folder>C:\Documents and Settings\Rolf K. Snilsberg\My Documents\CVS_AVR8\avr053_production_calibration_of_the_internal_RC_oscillator\code\</Folder><RelPath>RC_Calibration.asm</RelPath><EntryFile>C:\Documents and Settings\Rolf K. Snilsberg\My Documents\CVS_AVR8\avr053_production_calibration_of_the_internal_RC_oscillator\code\RC_Calibration.asm</EntryFile><IncludePath>C:\Program Files\Atmel\AVR Tools\AvrAssembler\Appnotes</IncludePath><V2IncludePath></V2IncludePath><V2Parameters></V2Parameters><FileType>I</FileType><ObjectName>rc_calib</ObjectName><Wrap>0</Wrap><ErrorAsWarning>0</ErrorAsWarning><MapFile>1</MapFile><ListFile>0</ListFile><Version1>0</Version1><PreCompile></PreCompile><PostCompile></PostCompile><SourceFiles>,</SourceFiles></AvrAssembler><ProjectIncludeDirs><Dirs><Dir>C:\Program Files\Atmel\AVR Tools\AvrAssembler2\Appnotes</Dir></Dirs></ProjectIncludeDirs><ProjectFiles><Files><Name>\RC_Calibration.asm</Name></Files></ProjectFiles><Files><File00000><FileId>00000</FileId><FileName>RC_Calibration.asm</FileName><Status>257</Status></File00000><File00001><FileId>00001</FileId><FileName>Common\main.asm</FileName><Status>1</Status></File00001></Files><Workspace><File00000><Position>428 92 1122 605</Position><LineCol>14 0</LineCol><State>Maximized</State></File00000><File00001><Position>422 88 1116 601</Position><LineCol>11 0</LineCol></File00001></Workspace><Events><Bookmarks></Bookmarks></Events><Trace><Filters></Filters></Trace></AVRStudio>
diff -Naur new/rc_calib.asmproj code/rc_calib.asmproj
--- new/rc_calib.asmproj	2017-04-01 15:24:14.740663040 +0200
+++ code/rc_calib.asmproj	1970-01-01 01:00:00.000000000 +0100
@@ -1,77 +0,0 @@
-<?xml version="1.0" encoding="utf-8"?>
-<Project DefaultTargets="Build" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
-  <PropertyGroup>
-    <SchemaVersion>2.0</SchemaVersion>
-    <ProjectVersion>7.0</ProjectVersion>
-    <ToolchainName>com.Atmel.AVRAssembler</ToolchainName>
-    <ProjectGuid>fe3cb10d-1fff-4d64-977f-8258321057ac</ProjectGuid>
-    <avrdeviceseries>none</avrdeviceseries>
-    <avrdevice>ATtiny841</avrdevice>
-    <OutputFileName>rc_calib</OutputFileName>
-    <OutputFileExtension>.obj</OutputFileExtension>
-    <OutputDirectory>$(MSBuildProjectDirectory)\$(Configuration)</OutputDirectory>
-    <Language>ASSEMBLY</Language>
-    <AvrProjectType>Importer</AvrProjectType>
-    <ToolchainFlavour>Native</ToolchainFlavour>
-    <avrtool>
-    </avrtool>
-    <KeepTimersRunning>true</KeepTimersRunning>
-    <OverrideVtor>false</OverrideVtor>
-    <CacheFlash>true</CacheFlash>
-    <ProgFlashFromRam>true</ProgFlashFromRam>
-    <RamSnippetAddress>0x20000000</RamSnippetAddress>
-    <UncachedRange />
-    <preserveEEPROM>true</preserveEEPROM>
-    <OverrideVtorValue>exception_table</OverrideVtorValue>
-    <BootSegment>2</BootSegment>
-    <eraseonlaunchrule>0</eraseonlaunchrule>
-    <AsfFrameworkConfig>
-      <framework-data xmlns="">
-        <options />
-        <configurations />
-        <files />
-        <documentation help="" />
-        <offline-documentation help="" />
-        <dependencies>
-          <content-extension eid="atmel.asf" uuidref="Atmel.ASF" version="3.32.0" />
-        </dependencies>
-      </framework-data>
-    </AsfFrameworkConfig>
-    <EntryFile>$(MSBuildProjectDirectory)\RC_Calibration.asm</EntryFile>
-    <avrtoolserialnumber>00A20004202A</avrtoolserialnumber>
-    <avrdeviceexpectedsignature>0x1E9516</avrdeviceexpectedsignature>
-    <com_atmel_avrdbg_tool_avrdragon>
-      <ToolOptions>
-        <InterfaceProperties>
-          <IspClock>125000</IspClock>
-        </InterfaceProperties>
-        <InterfaceName>ISP</InterfaceName>
-      </ToolOptions>
-      <ToolType>com.atmel.avrdbg.tool.avrdragon</ToolType>
-      <ToolNumber>00A20004202A</ToolNumber>
-      <ToolName>AVR Dragon</ToolName>
-    </com_atmel_avrdbg_tool_avrdragon>
-    <avrtoolinterface>ISP</avrtoolinterface>
-    <avrtoolinterfaceclock>125000</avrtoolinterfaceclock>
-  </PropertyGroup>
-  <PropertyGroup Condition=" '$(Configuration)' == 'default' ">
-    <OutputPath>bin\default\</OutputPath>
-    <ToolchainSettings>
-      <AvrAssembler>
-  <avrasm.assembler.general.AdditionalIncludeDirectories>
-    <ListValues>
-      <Value>%24(PackRepoDir)\atmel\ATtiny_DFP\1.1.102\avrasm\inc</Value>
-    </ListValues>
-  </avrasm.assembler.general.AdditionalIncludeDirectories>
-  <avrasm.assembler.general.IncludeFile>tn841def.inc</avrasm.assembler.general.IncludeFile>
-</AvrAssembler>
-    </ToolchainSettings>
-    <OutputType>Executable</OutputType>
-  </PropertyGroup>
-  <Import Project="$(AVRSTUDIO_EXE_PATH)\\Vs\\Assembler.targets" />
-  <ItemGroup>
-    <Compile Include="RC_Calibration.asm">
-      <SubType>compile</SubType>
-    </Compile>
-  </ItemGroup>
-</Project>
\ Pas de fin de ligne  la fin du fichier
diff -Naur new/rc_calib.atsln code/rc_calib.atsln
--- new/rc_calib.atsln	2017-03-31 21:23:08.000000000 +0200
+++ code/rc_calib.atsln	1970-01-01 01:00:00.000000000 +0100
@@ -1,19 +0,0 @@
-
-Microsoft Visual Studio Solution File, Format Version 12.00
-# Atmel Studio Solution File, Format Version 11.00
-VisualStudioVersion = 14.0.23107.0
-MinimumVisualStudioVersion = 10.0.40219.1
-Project("{18226A42-8477-4023-8AD2-40C49DA407C9}") = "rc_calib", "rc_calib.asmproj", "{FE3CB10D-1FFF-4D64-977F-8258321057AC}"
-EndProject
-Global
-	GlobalSection(SolutionConfigurationPlatforms) = preSolution
-		default|AVR = default|AVR
-	EndGlobalSection
-	GlobalSection(ProjectConfigurationPlatforms) = postSolution
-		{FE3CB10D-1FFF-4D64-977F-8258321057AC}.default|AVR.ActiveCfg = default|AVR
-		{FE3CB10D-1FFF-4D64-977F-8258321057AC}.default|AVR.Build.0 = default|AVR
-	EndGlobalSection
-	GlobalSection(SolutionProperties) = preSolution
-		HideSolutionNode = FALSE
-	EndGlobalSection
-EndGlobal
diff -Naur new/rc_calib.componentinfo.xml code/rc_calib.componentinfo.xml
--- new/rc_calib.componentinfo.xml	2017-04-01 15:24:14.724661309 +0200
+++ code/rc_calib.componentinfo.xml	1970-01-01 01:00:00.000000000 +0100
@@ -1,64 +0,0 @@
-<?xml version="1.0" encoding="utf-8"?>
-<Store xmlns:i="http://www.w3.org/2001/XMLSchema-instance" xmlns="AtmelPackComponentManagement">
-	<ProjectComponents>
-		<ProjectComponent z:Id="i1" xmlns:z="http://schemas.microsoft.com/2003/10/Serialization/">
-			<CApiVersion></CApiVersion>
-			<CBundle></CBundle>
-			<CClass>Device</CClass>
-			<CGroup>Startup</CGroup>
-			<CSub></CSub>
-			<CVariant></CVariant>
-			<CVendor>Atmel</CVendor>
-			<CVersion>1.1.0</CVersion>
-			<DefaultRepoPath>C:/Info\Atmel\Studio\7.0\Packs</DefaultRepoPath>
-			<DependentComponents xmlns:d4p1="http://schemas.microsoft.com/2003/10/Serialization/Arrays" />
-			<Description></Description>
-			<Files xmlns:d4p1="http://schemas.microsoft.com/2003/10/Serialization/Arrays">
-				<d4p1:anyType i:type="FileInfo">
-					<AbsolutePath>C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc</AbsolutePath>
-					<Attribute></Attribute>
-					<Category>include</Category>
-					<Condition>AVRASM</Condition>
-					<FileContentHash i:nil="true" />
-					<FileVersion></FileVersion>
-					<Name>avrasm/inc</Name>
-					<SelectString></SelectString>
-					<SourcePath></SourcePath>
-				</d4p1:anyType>
-				<d4p1:anyType i:type="FileInfo">
-					<AbsolutePath>C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\inc\tn841def.inc</AbsolutePath>
-					<Attribute></Attribute>
-					<Category>header</Category>
-					<Condition>AVRASM</Condition>
-					<FileContentHash>sfwO3PaSb/Q7lRdlEMw3hA==</FileContentHash>
-					<FileVersion></FileVersion>
-					<Name>avrasm/inc/tn841def.inc</Name>
-					<SelectString></SelectString>
-					<SourcePath></SourcePath>
-				</d4p1:anyType>
-				<d4p1:anyType i:type="FileInfo">
-					<AbsolutePath>C:/Info\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.1.102\avrasm\templates\main.asm</AbsolutePath>
-					<Attribute>template</Attribute>
-					<Category>source</Category>
-					<Condition>AVRASM</Condition>
-					<FileContentHash>W3H1rXiEttYmKsTnShna6Q==</FileContentHash>
-					<FileVersion></FileVersion>
-					<Name>avrasm/templates/main.asm</Name>
-					<SelectString>Main file (.asm)</SelectString>
-					<SourcePath></SourcePath>
-				</d4p1:anyType>
-			</Files>
-			<PackName>ATtiny_DFP</PackName>
-			<PackPath>C:/Info/Atmel/Studio/7.0/Packs/atmel/ATtiny_DFP/1.1.102/Atmel.ATtiny_DFP.pdsc</PackPath>
-			<PackVersion>1.1.102</PackVersion>
-			<PresentInProject>true</PresentInProject>
-			<ReferenceConditionId>ATtiny841</ReferenceConditionId>
-			<RteComponents xmlns:d4p1="http://schemas.microsoft.com/2003/10/Serialization/Arrays">
-				<d4p1:string></d4p1:string>
-			</RteComponents>
-			<Status>Resolved</Status>
-			<VersionMode>Fixed</VersionMode>
-			<IsComponentInAtProject>true</IsComponentInAtProject>
-		</ProjectComponent>
-	</ProjectComponents>
-</Store>
\ Pas de fin de ligne  la fin du fichier
diff -Naur new/RC_Calibration.asm code/RC_Calibration.asm
--- new/RC_Calibration.asm	2017-04-01 15:23:48.553708355 +0200
+++ code/RC_Calibration.asm	2008-05-07 13:54:08.000000000 +0200
@@ -32,9 +32,7 @@
 ;.include "Device specific\t85.asm"
 ;.include "Device specific\t24.asm"
 ;.include "Device specific\t44.asm"
-;.include "Device specific\t441.asm"
 ;.include "Device specific\t84.asm"
-.include "Device specific\t841.asm"
 ;.include "Device specific\t26.asm"
 ;.include "Device specific\t261.asm"
 ;.include "Device specific\t461.asm"
@@ -43,22 +41,19 @@
 ;.include "Device specific\m48.asm"
 ;.include "Device specific\m88.asm"
 ;.include "Device specific\m168.asm"
-;.include "Device specific\m168p.asm"
 ;.include "Device specific\m164P.asm"
 ;.include "Device specific\m324P.asm"
 ;.include "Device specific\m644.asm"
 ;.include "Device specific\m8.asm"
 ;.include "Device specific\m8515.asm"
 ;.include "Device specific\m8535.asm"
-;.include "Device specific\m16.asm"
+.include "Device specific\m16.asm"
 ;.include "Device specific\m162.asm"
 ;.include "Device specific\m165.asm"
 ;.include "Device specific\m165P.asm"
 ;.include "Device specific\m32.asm"
 ;.include "Device specific\m325.asm"
 ;.include "Device specific\m3250.asm"
-;.include "Device specific\m328p.asm"
-;.include "Device specific\m328pb.asm"
 ;.include "Device specific\m645.asm"
 ;.include "Device specific\m6450.asm"
 ;.include "Device specific\m64.asm"
@@ -94,10 +89,9 @@
 ;* Include the file for the interface the the calibration should 
 ;* be performed on
 ;*****************************************************************
-;.include "Interface specific\isp_STK500_interface.inc"
+.include "Interface specific\isp_STK500_interface.inc"
 ;.include "Interface specific\isp_AVRISP_interface.inc"
 ;.include "Interface specific\isp_AVRISP_mkII_interface.inc"
-.include "Interface specific\isp_AVRDRAGON_interface.inc"
 ;.include "Interface specific\jtag_interface.inc"
 ;.include "Interface specific\jtag_mkII_interface.inc"
 ;.include "Interface specific\jtag_mkII_isp_interface.inc"
diff -Naur new/.vs/rc_calib/v14/.atsuo code/.vs/rc_calib/v14/.atsuo
--- new/.vs/rc_calib/v14/.atsuo	2017-04-01 15:51:25.931000000 +0200
+++ code/.vs/rc_calib/v14/.atsuo	1970-01-01 01:00:00.000000000 +0100
@@ -1,14 +0,0 @@
-                >  	                                      R o o t   E n t r y                                                                              K"         P r o j I n f o E x                                                                                  V          P r o j e c t D e s i g n e r                                                                               U          X m l P a c k a g e O p t i o n s                               $                                           S   J                                !   "   #   $   %   &   '   (   )   R o o t   E n t r y                                                                              ;3         P r o j I n f o E x                                                                                  Y          P r o j e c t D e s i g n e r                                                                               U          X m l P a c k a g e O p t i o n s                               $                                           S   J                                   !   "   #   $   %   &   '   (   	                                                             !   "   #   %   &   '   (   )   *   +   ,   -   .   /   0   1   2   3   4   5   6   7   8   9   :   ;   <   =   >   ?   @   A   B   C   D   E   F   G   H   I   J   K   L   M   N   T   W   X   P r o j E x p l o r e r S t a t e                               $                                                    O u t l i n i n g S t a t e D i r                               $                                           R          B o o k m a r k S t a t e                                                                                   Q   (       T a s k L i s t S h o r t c u t s                               $                                      P          S o l u t i o n C o n f i g u r a t i o n                       ,                                                    O b j M g r C o n t e n t s V 8                                 "                                                   C l a s s V i e w C o n t e n t s                               $                                              U n l o a d e d P r o j e c t s                                 "                                              D e b u g g e r W i n s t o r e A p p M o n i t o r             6                                           	          D a t a B r e a k p o i n t                                                                                    W i n d o w M a n a g e r . P i n n e d F r a m e s             6                                                 O u t l i n i n g S t a t e E x 1                               $                                      V           o a d e d P r o j e c t s E x                             ?3^#X                                            U n l o a d e d P r o j e c t s D e v 1 4                       ,                                              H i d d e n S l n F o l d e r s                                 "                                              B a c k g r o u n d L o a d D a t a                             &                                              1       X
-                                                             $ B o o k m a r k s   V 0 0 1 . 0 1                                                                                                  0Z:\src\avr-calibrate\work\new\RC_Calibration.asm    <null>                                                            <dMX2W                                               `Z : \ s r c \ a v r - c a l i b r a t e \ w o r k \ n e w \ R C _ C a l i b r a t i o n . a s m 
-zQ`vr    D e b u g g e r W i n s t o r e A p p M o n i t o r             6                                           	          D a t a B r e a k p o i n t                                                                                    W i n d o w M a n a g e r . P i n n e d F r a m e s             6                                                                                                                                                                     D e b u g g e r F i n d S o u r c e                             &                                                     D e b u g g e r F i n d S y m b o l                             &                                              D e b u g g e r M e m o r y W i n d o w s                       ,                                               T       D e b u g g e r B r e a k p o i n t s W i n d o w               4                                      
-                                                                                      cAtmel.Studio.Services.Interfaces, Version=7.0.0.0, Culture=neutral, PublicKeyToken=d264112969646cc9   System.Collections.Generic.List`1[[Atmel.Studio.Services.DataBreakpointConfig, Atmel.Studio.Services.Interfaces, Version=7.0.0.0, Culture=neutral, PublicKeyToken=d264112969646cc9]]   _items_size_version  ,Atmel.Studio.Services.DataBreakpointConfig[]   	                      *Atmel.Studio.Services.DataBreakpointConfig                                                                                                                                                                                                                                                                                                                        H   C : \ I n f o \ A t m e l \ S t u d i o \ 7 . 0 \ v c 7 \ a t l m f c   B   C : \ I n f o \ A t m e l \ S t u d i o \ 7 . 0 \ v c 7 \ c r t                                                                                                       >   Z : \ s r c \ a v r - c a l i b r a t e \ w o r k \ n e w \                                                                                                                                                                                           
- <dMX2W                                         1         r c _ c a l i b  r c _ c a l i b ~         \Z : \ s r c \ a v r - c a l i b r a t e \ w o r k \ n e w \ r c _ c a l i b . a s m p r o j    r c _ c a l i b U      H0 0 0 0 0 0 0 0 - 0 0 0 0 - 0 0 0 0 - 0 0 0 0 - 0 0 0 0 0 0 0 0 0 0 0 0        H0 0 0 0 0 0 0 0 - 0 0 0 0 - 0 0 0 0 - 0 0 0 0 - 0 0 0 0   0 0 0 0 0 0 0                                                    M u l t i S t a r t u p P r o j   =      ; 4   { F E 3 C B 1 0 D - 1 F F F - 4 D 6 4 - 9 7 7 F - 8 2 5 8 3 2 1 0 5 7 A C } . d w S t a r t u p O p t   =      ;    S t a r t u p P r o j e c t   =  &   { F E 3 C B 1 0 D - 1 F F F - 4 D 6 4 - 9 7 7 F - 8 2 5 8 3 2 1 0 5 7 A C } ; =   { F E 3 C B 1 0 D - 1 F F F - 4 D 6 4 - 9 7 7 F - 8 2 5 8 3 2 1 0 5 7 A C } . d e f a u l t | A V R . f B a t c h B l d   =      ; 
-   A c t i v e C f g   =     d e f a u l t | A V R ;                                   
-      iD:0:0:{00000000-0000-0000-0000-000000000000}|<Solution>|rc_calib||{04B8AB82-A572-4FEF-95CE-5222444B6B64}|D:0:0:{FE3CB10D-1FFF-4D64-977F-8258321057AC}|rc_calib.asmproj|Z:\src\avr-calibrate\work\new\RC_Calibration.asm||{8B382828-6202-11D1-8870-0000F87579D2}D:0:0:{FE3CB10D-1FFF-4D64-977F-8258321057AC}|rc_calib.asmproj|Z:\src\avr-calibrate\work\new\rc_calib.asmproj||{B270807C-D8C6-49EB-8EBE-8E8D566637A1}|59844f5a-3f4e-3229-864e-6585473e477a         i@iD:0:0:{00000000-0000-0000-0000-000000000000}|<Solution>|rc_calib||{04B8AB82-A572-4FEF-95CE-5222444B6B64}| DD:0:0:{FE3CB10D-1FFF-4D64-977F-8258321057AC}|rc_calib.asmproj|Z:\src\avr-calibrate\work\new\RC_Calibration.asm||{8B382828-6202-11D1-8870-0000F87579D2}RC_Calibration.asm0Z:\src\avr-calibrate\work\new\RC_Calibration.asm0Z:\src\avr-calibrate\work\new\RC_Calibration.asm00000000-0000-0000-0000-000000000000.000000|iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsMAAA7DAcdvqGQAAAHxSURBVDhPlZNPSFRRFMa/3oxZQxhFEgZuhqA2bSpdZQhGZJsk2kRBVm5autEWrQtrV4FBhiVFYEWNi9wYmAuD/kHQojCCkgSznLHXmL5775zOPfe+Yd4UZD94833nvLnnnXPve6tQwcjEO/I2gdYaSimoKMLl/ut4/nggsa6MLVAqlcoXV0vEA/fGqan9NDUf7Co/KPC6IiLu4Py5bvFxkf8qsD3bgPz8V+xvbcbOHdt8tgI7gsCt/3ExWhtaCBdpeuY7tXSc4XRVB0vLv5yxSyrxcSoVoG7dWmQytaipSUsuUaCxvs47Ji5SXYxJBQHW1K4Wnz7Qm6O52RmkMhuRbdyEBxMfcGFwTG6+5MW7T14TH9N1uAVHW7PcbeQSdrarD9/Qrs5+yi8URYfHp/jYiAz/2Nh6q9q4+Nt8SHsO+T1oPzuCwdykFLMz9nbuQ9/NMQw/neKXQNL2IV5FoLTBMh+pJbDtP7p4XAL+C47s3YqeE224dOsJTLwNTsqERb/ZTLp+8xZ09NyWgFtE0yk3c/exNnDr4qv388tswZlqXr39SJEyZHjWH4uaCj+VaHHJUD5UFLKfKyi6k3smr7Rd4w7TM/n6PdZvaMD0508wxsismlXrknTnck5jEl/VlaFRGrp730f/5sXojb9/lSsH+A2YfzKacM6+kAAAAABJRU5ErkJggg==                              $       DiD:0:0:{00000000-0000-0000-0000-000000000000}|<Solution>|rc_calib||{04B8AB82-A572-4FEF-95CE-5222444B6B64}|rc_calib.Z:\src\avr-calibrate\work\new\rc_calib.asmproj.Z:\src\avr-calibrate\work\new\rc_calib.asmproj00000000-0000-0000-0000-000000000000.000000|iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsMAAA7DAcdvqGQAAAGSSURBVDhPpVLBSsNAEH1Jai1KbRFsoWgFBcWDYAUPImLxE7yKF6+KXv0N736D+A16VfHoQREpth7EtrZpmjTZcXaTWte2eOhblt1JZt68mVmMBCIyoqvC1csJiYAiK4QvXCxltrGWPtB8uzCjUyHwxcBtN22ZTGeOoBEMg2GEboNI/iWQwa3OJ0qNW5S+blFxHjQSra7Lp1MSfgDi9RtEAj557GzAtEz4nsD+6oWK1RRUnTe4gQ1BgbJlgFqswjLiitj2qihXn9V/CU3B+V2RBJdpGjFmtviMagc3k0lDYoJrC5zt3PQrkJlY5I9kT7TV7ghPfVMlKNJe3qFNDMX3yhiGgQRSMrFcg8uwjDFld/vyF30EPsstzh0jO7mCYv4I+dQ6NnOHKGT3sDy9y+W0I88QGkFAHcxMLCI1nsN8agM1t4zZZAHJeAYL6S3V3L8j1qdwX6SElVbvP2ElkYhNqYzSlq4Bn05QQ7tJPIXr/ilAmLDdKtxOCzXnHZXGIz7sV9T5XncqaPIbkD486yhgZADffQ3LrMTDvPIAAAAASUVORK5CYII=                            AAAAASUVORK5CYII=                                                                                        X
-                                                             $ B o o k m a r k s   V 0 0 1 . 0 1                                  o k m a r k s   V 0 0 1 . 0 1                                   0Z:\src\avr-calibrate\work\new\RC_Calibration.asm    <null>      :\src\avr-calibrate\work\new\RC_Calibration.asm    <n<dMX2W                                               ?3^#X                                               ?3^#X                                                                                                          !   "   #   %   &   '   (   )   *   +   ,   -   .   /   0   1   2   3   4   5   6   7   8   9   :   ;   <   =   >   ?   @   A   B   C   D   E   F   G   H   I   J   K   L   M   N   T   P r o j E x p l o r e r S t a t e                               $                                               O u t l i n i n g S t a t e D i r                               $                                           R          B o o k m a r k S t a t e                                                                                   Q   (       T a s k L i s t S h o r t c u t s                               $                                        P          V s T o o l b o x S e r v i c e                                 "                                           O          E x t e r n a l F i l e s P r o j e c t C o n t e n t s         : 
-                                               D o c u m e n t W i n d o w P o s i t i o n s                   0                                            $   
-      D o c u m e n t W i n d o w U s e r D a t a                     . 	                                               S o l u t i o n C o n f i g u r a t i o n                       ,                                                    O b j M g r C o n t e n t s V 8                                 "                                                   C l a s s V i e w C o n t e n t s                               $                                              U n l o a d e d P r o j e c t s                                 "                                              U n l o a d e d P r o j e c t s E x                             &                                                    U n l o a d e d P r o j e c t s D e v 1 4                       ,                                                H i d d e n S l n F o l d e r s                                 "                                                B a c k g r o u n d L o a d D a t a                             &                                        1       S o l u t i o n C o n t r o l O p t i o n s                     .                                               D e b u g g e r W a t c h e s                                                                                      D e b u g g e r B r e a k p o i n t s                           (                                           J       D e b u g g e r E x c e p t i o n s                             &                                                     D e b u g g e r W i n s t o r e A p p M o n i t o r             6                                           	          D a t a B r e a k p o i n t                                                                                    W i n d o w M a n a g e r . P i n n e d F r a m e s             6                                                                                                                                                                     D e b u g g e r F i n d S o u r c e                             &                                                  D e b u g g e r F i n d S y m b o l                             &                                              D e b u g g e r M e m o r y W i n d o w s                       ,                                         T       D e b u g g e r B r e a k p o i n t s W i n d o w               4                                      
-                                                                                      cAtmel.Studio.Services.Interfaces, Version=7.0.0.0, Culture=neutral, PublicKeyToken=d264112969646cc9   System.Collections.Generic.List`1[[Atmel.Studio.Services.DataBreakpointConfig, Atmel.Studio.Services.Interfaces, Version=7.0.0.0, Culture=neutral, PublicKeyToken=d264112969646cc9]]   _items_size_version  ,Atmel.Studio.Services.DataBreakpointConfig[]   	                      *Atmel.Studio.Services.DataBreakpointConfig                                                                                                                                                                                                                                                                                                                        H   C : \ I n f o \ A t m e l \ S t u d i o \ 7 . 0 \ v c 7 \ a t l m f c   B   C : \ I n f o \ A t m e l \ S t u d i o \ 7 . 0 \ v c 7 \ c r t                                                                                                       >   Z : \ s r c \ a v r - c a l i b r a t e \ w o r k \ n e w \                                                                                                                                                                                           
- <dMX2W                                         1         r c _ c a l i b  r c _ c a l i b ~         \Z : \ s r c \ a v r - c a l i b r a t e \ w o r k \ n e w \ r c _ c a l i b . a s m p r o j    r c _ c a l i b U      H0 0 0 0 0 0 0 0 - 0 0 0 0 - 0 0 0 0 - 0 0 0 0 - 0 0 0 0 0 0 0 0 0 0 0 0                                                                                                                                    M u l t i S t a r t u p P r o j   =      ; 4   { F E 3 C B 1 0 D - 1 F F F - 4 D 6 4 - 9 7 7 F - 8 2 5 8 3 2 1 0 5 7 A C } . d w S t a r t u p O p t   =      ;    S t a r t u p P r o j e c t   =  &   { F E 3 C B 1 0 D - 1 F F F - 4 D 6 4 - 9 7 7 F - 8 2 5 8 3 2 1 0 5 7 A C } ; =   { F E 3 C B 1 0 D - 1 F F F - 4 D 6 4 - 9 7 7 F - 8 2 5 8 3 2 1 0 5 7 A C } . d e f a u l t | A V R . f B a t c h B l d   =      ; 
-   A c t i v e C f g   =     d e f a u l t | A V R ;                                   
-      iD:0:0:{00000000-0000-0000-0000-000000000000}|<Solution>|rc_calib||{04B8AB82-A572-4FEF-95CE-5222444B6B64}|D:0:0:{FE3CB10D-1FFF-4D64-977F-8258321057AC}|rc_calib.asmproj|Z:\src\avr-calibrate\work\new\RC_Calibration.asm||{8B382828-6202-11D1-8870-0000F87579D2}D:0:0:{FE3CB10D-1FFF-4D64-977F-8258321057AC}|rc_calib.asmproj|Z:\src\avr-calibrate\work\new\rc_calib.asmproj||{B270807C-D8C6-49EB-8EBE-8E8D566637A1}|59844f5a-3f4e-3229-864e-6585473e477a         i@iD:0:0:{00000000-0000-0000-0000-000000000000}|<Solution>|rc_calib||{04B8AB82-A572-4FEF-95CE-5222444B6B64}| DD:0:0:{FE3CB10D-1FFF-4D64-977F-8258321057AC}|rc_calib.asmproj|Z:\src\avr-calibrate\work\new\RC_Calibration.asm||{8B382828-6202-11D1-8870-0000F87579D2}RC_Calibration.asm0Z:\src\avr-calibrate\work\new\RC_Calibration.asm0Z:\src\avr-calibrate\work\new\RC_Calibration.asm00000000-0000-0000-0000-000000000000.000000|iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsMAAA7DAcdvqGQAAAHxSURBVDhPlZNPSFRRFMa/3oxZQxhFEgZuhqA2bSpdZQhGZJsk2kRBVm5autEWrQtrV4FBhiVFYEWNi9wYmAuD/kHQojCCkgSznLHXmL5775zOPfe+Yd4UZD94833nvLnnnXPve6tQwcjEO/I2gdYaSimoKMLl/ut4/nggsa6MLVAqlcoXV0vEA/fGqan9NDUf7Co/KPC6IiLu4Py5bvFxkf8qsD3bgPz8V+xvbcbOHdt8tgI7gsCt/3ExWhtaCBdpeuY7tXSc4XRVB0vLv5yxSyrxcSoVoG7dWmQytaipSUsuUaCxvs47Ji5SXYxJBQHW1K4Wnz7Qm6O52RmkMhuRbdyEBxMfcGFwTG6+5MW7T14TH9N1uAVHW7PcbeQSdrarD9/Qrs5+yi8URYfHp/jYiAz/2Nh6q9q4+Nt8SHsO+T1oPzuCwdykFLMz9nbuQ9/NMQw/neKXQNL2IV5FoLTBMh+pJbDtP7p4XAL+C47s3YqeE224dOsJTLwNTsqERb/ZTLp+8xZ09NyWgFtE0yk3c/exNnDr4qv388tswZlqXr39SJEyZHjWH4uaCj+VaHHJUD5UFLKfKyi6k3smr7Rd4w7TM/n6PdZvaMD0508wxsismlXrknTnck5jEl/VlaFRGrp730f/5sXojb9/lSsH+A2YfzKacM6+kAAAAABJRU5ErkJggg==                              $       DiD:0:0:{00000000-0000-0000-0000-000000000000}|<Solution>|rc_calib||{04B8AB82-A572-4FEF-95CE-5222444B6B64}|rc_calib.Z:\src\avr-calibrate\work\new\rc_calib.asmproj.Z:\src\avr-calibrate\work\new\rc_calib.asmproj00000000-0000-0000-0000-000000000000.000000|iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZcwAADsMAAA7DAcdvqGQAAAGSSURBVDhPpVLBSsNAEH1Jai1KbRFsoWgFBcWDYAUPImLxE7yKF6+KXv0N736D+A16VfHoQREpth7EtrZpmjTZcXaTWte2eOhblt1JZt68mVmMBCIyoqvC1csJiYAiK4QvXCxltrGWPtB8uzCjUyHwxcBtN22ZTGeOoBEMg2GEboNI/iWQwa3OJ0qNW5S+blFxHjQSra7Lp1MSfgDi9RtEAj557GzAtEz4nsD+6oWK1RRUnTe4gQ1BgbJlgFqswjLiitj2qihXn9V/CU3B+V2RBJdpGjFmtviMagc3k0lDYoJrC5zt3PQrkJlY5I9kT7TV7ghPfVMlKNJe3qFNDMX3yhiGgQRSMrFcg8uwjDFld/vyF30EPsstzh0jO7mCYv4I+dQ6NnOHKGT3sDy9y+W0I88QGkFAHcxMLCI1nsN8agM1t4zZZAHJeAYL6S3V3L8j1qdwX6SElVbvP2ElkYhNqYzSlq4Bn05QQ7tJPIXr/ilAmLDdKtxOCzXnHZXGIz7sV9T5XncqaPIbkD486yhgZADffQ3LrMTDvPIAAAAASUVORK5CYII=                                                                                                                                       
\ Pas de fin de ligne  la fin du fichier
