
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 356.289 ; gain = 99.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/Top_Student.v:13]
	Parameter DIG_W bound to: 25 - type: integer 
	Parameter DIG_H bound to: 45 - type: integer 
	Parameter SPACING bound to: 6 - type: integer 
	Parameter LEFT_X0 bound to: 20 - type: integer 
	Parameter RIGHT_X0 bound to: 51 - type: integer 
	Parameter DIG_Y0 bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_div_625kHz' [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/clk_div_625kHz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_625kHz' (1#1) [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/clk_div_625kHz.v:23]
INFO: [Synth 8-6157] synthesizing module 'DigitRenderer' [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/DigitRenderer.v:23]
	Parameter HEIGHT bound to: 45 - type: integer 
	Parameter WIDTH bound to: 25 - type: integer 
	Parameter THICK bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/DigitRenderer.v:77]
INFO: [Synth 8-6155] done synthesizing module 'DigitRenderer' (2#1) [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/DigitRenderer.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/debounce.v:22]
	Parameter SAMPLE_COUNT bound to: 100000 - type: integer 
	Parameter DEBOUNCE_MS bound to: 200 - type: integer 
	Parameter PULSE_MS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (3#1) [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/debounce.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (4#1) [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/Top_Student.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 411.176 ; gain = 154.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 411.176 ; gain = 154.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 411.176 ; gain = 154.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[0]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[5]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[6]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/constrs_1/new/my_basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 746.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 746.195 ; gain = 489.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 746.195 ; gain = 489.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 746.195 ; gain = 489.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 746.195 ; gain = 489.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module clk_div_625kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DigitRenderer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/Top_Student.v:54]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.srcs/sources_1/new/Top_Student.v:54]
DSP Report: Generating DSP inside_circle1, operation Mode is: A*B.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: Generating DSP inside_circle1, operation Mode is: A*B.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: Generating DSP inside_circle1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: Generating DSP inside_circle1, operation Mode is: A*B.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: Generating DSP inside_circle1, operation Mode is: A*B.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: Generating DSP inside_circle1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
DSP Report: operator inside_circle1 is absorbed into DSP inside_circle1.
WARNING: [Synth 8-3332] Sequential element (div_inst/counter_reg[3]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (div_inst/counter_reg[2]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (div_inst/counter_reg[1]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (div_inst/counter_reg[0]) is unused and will be removed from module Top_Student.
WARNING: [Synth 8-3332] Sequential element (div_inst/clk_out_reg) is unused and will be removed from module Top_Student.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 746.195 ; gain = 489.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Top_Student | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top_Student | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top_Student | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top_Student | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top_Student | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Top_Student | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 784.867 ; gain = 528.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 805.145 ; gain = 548.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 808.078 ; gain = 551.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_48 is driving 83 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net inside_circle2[16] is driving 83 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 808.078 ; gain = 551.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 808.078 ; gain = 551.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 808.078 ; gain = 551.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 808.078 ; gain = 551.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 808.078 ; gain = 551.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 808.078 ; gain = 551.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   114|
|3     |DSP48E1 |     6|
|4     |LUT1    |    16|
|5     |LUT2    |   119|
|6     |LUT3    |    26|
|7     |LUT4    |    40|
|8     |LUT5    |    61|
|9     |LUT6    |   330|
|10    |FDCE    |     6|
|11    |FDPE    |     2|
|12    |FDRE    |    66|
|13    |FDSE    |    10|
|14    |IBUF    |    17|
|15    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   830|
|2     |  dbL    |debounce        |    74|
|3     |  dbR    |debounce_0      |    74|
|4     |  dr4    |DigitRenderer   |    71|
|5     |  dr6    |DigitRenderer_1 |   242|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 808.078 ; gain = 551.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 808.078 ; gain = 216.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 808.078 ; gain = 551.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 15 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 808.078 ; gain = 564.410
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/My-Work/NUS/Y2S1/EE2026/Project/Basic-Tasks/FDP/FDP.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 808.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct  1 22:09:47 2025...
