{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527684312088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527684312089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 17:15:11 2018 " "Processing started: Wed May 30 17:15:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527684312089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527684312089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sinx -c sinx " "Command: quartus_map --read_settings_files=on --write_settings_files=off sinx -c sinx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527684312089 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527684312616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sinx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sinx " "Found entity 1: sinx" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/reg16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regtrm.sv 1 1 " "Found 1 design units, including 1 entities, in source file regtrm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regTrm " "Found entity 1: regTrm" {  } { { "regTrm.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/regTrm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyer.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplyer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplyer " "Found entity 1: multiplyer" {  } { { "multiplyer.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/multiplyer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312733 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Table.sv(10) " "Verilog HDL warning at Table.sv(10): extended using \"x\" or \"z\"" {  } { { "Table.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Table.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1527684312739 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Table.sv(11) " "Verilog HDL warning at Table.sv(11): extended using \"x\" or \"z\"" {  } { { "Table.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Table.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1527684312739 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Table.sv(12) " "Verilog HDL warning at Table.sv(12): extended using \"x\" or \"z\"" {  } { { "Table.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Table.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1527684312740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table.sv 1 1 " "Found 1 design units, including 1 entities, in source file table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Table " "Found entity 1: Table" {  } { { "Table.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Table.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312740 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Mux16to1.sv(4) " "Verilog HDL warning at Mux16to1.sv(4): extended using \"x\" or \"z\"" {  } { { "Mux16to1.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Mux16to1.sv" 4 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1527684312744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16to1 " "Found entity 1: Mux16to1" {  } { { "Mux16to1.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Mux16to1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compy_trm.sv 1 1 " "Found 1 design units, including 1 entities, in source file compy_trm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compY_Trm " "Found entity 1: compY_Trm" {  } { { "compY_Trm.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/compY_Trm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regy.sv 1 1 " "Found 1 design units, including 1 entities, in source file regy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regY " "Found entity 1: regY" {  } { { "regY.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/regY.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527684312758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527684312758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sinx " "Elaborating entity \"sinx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527684312789 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ready " "Pin \"ready\" is missing source" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 504 728 904 520 "ready" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1527684312789 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk regTrm regTrm1 " "Port \"clk\" of type regTrm and instance \"regTrm1\" is missing source signal" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 208 344 520 352 "regTrm1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1527684312789 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk reg16 inst8 " "Port \"clk\" of type reg16 and instance \"inst8\" is missing source signal" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 296 -368 -192 440 "inst8" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1527684312799 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk regY inst10 " "Port \"clk\" of type regY and instance \"inst10\" is missing source signal" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 8 192 368 120 "inst10" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1527684312800 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk Controller inst " "Port \"clk\" of type Controller and instance \"inst\" is missing source signal" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { -48 952 1120 192 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1527684312800 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk reg16 Sinout_dev " "Port \"clk\" of type reg16 and instance \"Sinout_dev\" is missing source signal" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 400 336 512 544 "Sinout_dev" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1527684312800 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk " "Pin \"clk\" not connected" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { -16 464 640 0 "clk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1527684312800 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "rst " "Pin \"rst\" not connected" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 24 456 632 40 "rst" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1527684312801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 reg16:Sinout_dev " "Elaborating entity \"reg16\" for hierarchy \"reg16:Sinout_dev\"" {  } { { "sinx.bdf" "Sinout_dev" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 400 336 512 544 "Sinout_dev" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684312888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst\"" {  } { { "sinx.bdf" "inst" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { -48 952 1120 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684312892 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sign Controller.sv(35) " "Verilog HDL Always Construct warning at Controller.sv(35): variable \"Sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527684312892 "|sinx|Controller:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tabCnt Controller.sv(35) " "Verilog HDL Always Construct warning at Controller.sv(35): variable \"tabCnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1527684312892 "|sinx|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sign Controller.sv(25) " "Verilog HDL Always Construct warning at Controller.sv(25): inferring latch(es) for variable \"Sign\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527684312897 "|sinx|Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tabCnt Controller.sv(25) " "Verilog HDL Always Construct warning at Controller.sv(25): inferring latch(es) for variable \"tabCnt\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1527684312897 "|sinx|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tabCnt\[0\] Controller.sv(25) " "Inferred latch for \"tabCnt\[0\]\" at Controller.sv(25)" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527684312898 "|sinx|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tabCnt\[1\] Controller.sv(25) " "Inferred latch for \"tabCnt\[1\]\" at Controller.sv(25)" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527684312898 "|sinx|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tabCnt\[2\] Controller.sv(25) " "Inferred latch for \"tabCnt\[2\]\" at Controller.sv(25)" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527684312899 "|sinx|Controller:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sign Controller.sv(25) " "Inferred latch for \"Sign\" at Controller.sv(25)" {  } { { "Controller.sv" "" { Text "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/Controller.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527684312899 "|sinx|Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compY_Trm compY_Trm:inst9 " "Elaborating entity \"compY_Trm\" for hierarchy \"compY_Trm:inst9\"" {  } { { "sinx.bdf" "inst9" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 128 656 816 208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684313041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regTrm regTrm:regTrm1 " "Elaborating entity \"regTrm\" for hierarchy \"regTrm:regTrm1\"" {  } { { "sinx.bdf" "regTrm1" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 208 344 520 352 "regTrm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684313074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyer multiplyer:multiplyer1 " "Elaborating entity \"multiplyer\" for hierarchy \"multiplyer:multiplyer1\"" {  } { { "sinx.bdf" "multiplyer1" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 288 104 272 368 "multiplyer1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684313156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16to1 Mux16to1:Mux1 " "Elaborating entity \"Mux16to1\" for hierarchy \"Mux16to1:Mux1\"" {  } { { "sinx.bdf" "Mux1" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 224 -136 40 336 "Mux1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684313211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Table Table:table1 " "Elaborating entity \"Table\" for hierarchy \"Table:table1\"" {  } { { "sinx.bdf" "table1" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 168 -360 -192 248 "table1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684313273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regY regY:inst10 " "Elaborating entity \"regY\" for hierarchy \"regY:inst10\"" {  } { { "sinx.bdf" "inst10" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 8 192 368 120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684313327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:inst2 " "Elaborating entity \"Adder\" for hierarchy \"Adder:inst2\"" {  } { { "sinx.bdf" "inst2" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 304 656 840 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527684313426 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 504 728 904 520 "ready" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[15\] GND " "Pin \"sinout\[15\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[14\] GND " "Pin \"sinout\[14\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[13\] GND " "Pin \"sinout\[13\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[12\] GND " "Pin \"sinout\[12\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[11\] GND " "Pin \"sinout\[11\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[10\] GND " "Pin \"sinout\[10\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[9\] GND " "Pin \"sinout\[9\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[8\] GND " "Pin \"sinout\[8\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[7\] GND " "Pin \"sinout\[7\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[6\] GND " "Pin \"sinout\[6\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[5\] GND " "Pin \"sinout\[5\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[4\] GND " "Pin \"sinout\[4\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[3\] GND " "Pin \"sinout\[3\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[2\] GND " "Pin \"sinout\[2\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[1\] GND " "Pin \"sinout\[1\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sinout\[0\] GND " "Pin \"sinout\[0\]\" is stuck at GND" {  } { { "sinx.bdf" "" { Schematic "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/sinx.bdf" { { 544 752 928 560 "sinout\[15..0\]" "" } { 416 512 581 432 "sinout\[15..0\]" "" } { 320 616 685 336 "sinout\[15..0\]" "" } { 536 736 805 552 "sinout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1527684317495 "|sinx|sinout[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1527684317495 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1527684317708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/output_files/sinx.map.smsg " "Generated suppressed messages file E:/Documents/University/FourthSemester/Digital Logic Design/Quartus/CA6/output_files/sinx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1527684318074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527684318892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527684318892 ""}
