Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rca_w_regs
Version: T-2022.03-SP5
Date   : Wed May 17 14:04:36 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: b_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  b_reg[0]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)                 0.00       0.00 r
  b_reg[0]/QN (ASYNC_DFFHx1_ASAP7_75t_R)                 52.72      52.72 f
  adder/b_i[0] (rca_width4)                               0.00      52.72 f
  adder/fas[0].fa/b (fulladder_0)                         0.00      52.72 f
  adder/fas[0].fa/U6/Y (NAND2xp5_ASAP7_75t_R)            14.84      67.56 r
  adder/fas[0].fa/U2/Y (OAI21xp5_ASAP7_75t_R)            19.41      86.97 f
  adder/fas[0].fa/cout (fulladder_0)                      0.00      86.97 f
  adder/fas[1].fa/cin (fulladder_3)                       0.00      86.97 f
  adder/fas[1].fa/U5/Y (INVx1_ASAP7_75t_R)               13.73     100.70 r
  adder/fas[1].fa/U7/Y (AOI22x1_ASAP7_75t_R)             11.52     112.23 f
  adder/fas[1].fa/cout (fulladder_3)                      0.00     112.23 f
  adder/fas[2].fa/cin (fulladder_2)                       0.00     112.23 f
  adder/fas[2].fa/U2/Y (INVx2_ASAP7_75t_R)               11.94     124.17 r
  adder/fas[2].fa/U6/Y (AOI22x1_ASAP7_75t_R)             12.07     136.24 f
  adder/fas[2].fa/cout (fulladder_2)                      0.00     136.24 f
  adder/fas[3].fa/cin (fulladder_1)                       0.00     136.24 f
  adder/fas[3].fa/U6/Y (XOR2xp5_ASAP7_75t_R)             22.23     158.47 f
  adder/fas[3].fa/s (fulladder_1)                         0.00     158.47 f
  adder/sum_o[3] (rca_width4)                             0.00     158.47 f
  U31/Y (INVx1_ASAP7_75t_R)                               9.30     167.77 r
  data_out_reg[3]/D (ASYNC_DFFHx1_ASAP7_75t_R)            0.00     167.77 r
  data arrival time                                                167.77

  clock clk (rise edge)                                  50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  data_out_reg[3]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)          0.00      50.00 r
  library setup time                                    -16.66      33.34
  data required time                                                33.34
  --------------------------------------------------------------------------
  data required time                                                33.34
  data arrival time                                               -167.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -134.43


1
