INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/7seg/SevenSegModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenSegModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/7seg/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/7seg/clockDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/switch/dFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dFlipFlop
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/switch/dFlipFlop.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/switch/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab4_1/lab4_1.srcs/sources_1/new/ramLIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ramLIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/7seg/segmentDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segmentDecoder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segment' is not allowed [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/7seg/segmentDecoder.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/switch/singlePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlePulser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab4_1/lab4_1.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol push, assumed default net type wire [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab4_1/lab4_1.srcs/sources_1/new/system.v:54]
INFO: [VRFC 10-2458] undeclared symbol pop, assumed default net type wire [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab4_1/lab4_1.srcs/sources_1/new/system.v:55]
INFO: [VRFC 10-2458] undeclared symbol clear, assumed default net type wire [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab4_1/lab4_1.srcs/sources_1/new/system.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab4_1/lab4_1.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/lab4_1/lab4_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
