# Single-Cycle CPU Simulator (RISC-V RV32I)
**********
Core TO-DO
- [ ] SRLI vs SRAI, ECALL vs EBREAK
- [ ] Verify decode behavior for all instructions
- [ ] Test and implement rest of loads/stores
- [ ] Add PC update on exec functions
- [ ] S-TYPE OFFSET EXTRACTION
**********
- [ ] In the CPU class, update accessibility of all fns and vars (defaulted to public for now)
- [ ] Block write ops on reg x0
- [ ] Implement non-core instructions (fence, etc)