Version 4.0 HI-TECH Software Intermediate Code
"20002 /opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20002: extern volatile unsigned char BAUD1CON __attribute__((address(0xF9F)));
[v _BAUD1CON `Vuc ~T0 @X0 0 e@3999 ]
"19273
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19273: extern volatile unsigned char RC1STA __attribute__((address(0xF9D)));
[v _RC1STA `Vuc ~T0 @X0 0 e@3997 ]
"19558
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19558: extern volatile unsigned char TX1STA __attribute__((address(0xF9E)));
[v _TX1STA `Vuc ~T0 @X0 0 e@3998 ]
"19149
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19149: extern volatile unsigned char SP1BRGL __attribute__((address(0xF9B)));
[v _SP1BRGL `Vuc ~T0 @X0 0 e@3995 ]
"19219
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19219: extern volatile unsigned char SP1BRGH __attribute__((address(0xF9C)));
[v _SP1BRGH `Vuc ~T0 @X0 0 e@3996 ]
"4938
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4938:     struct {
[s S313 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S313 . SSP1IF BCL1IF SSP2IF BCL2IF TX1IF RC1IF TX2IF RC2IF ]
"4948
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4948:     struct {
[s S314 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S314 . . RXBNIF . TXBNIF ]
"4937
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4937: typedef union {
[u S312 `S313 1 `S314 1 ]
[n S312 . . . ]
"4955
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4955: extern volatile PIR3bits_t PIR3bits __attribute__((address(0xECD)));
[v _PIR3bits `VS312 ~T0 @X0 0 e@3789 ]
"19288
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19288:     struct {
[s S967 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S967 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"19298
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19298:     struct {
[s S968 :6 `uc 1 :1 `uc 1 ]
[n S968 . . RC8_9 ]
"19302
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19302:     struct {
[s S969 :6 `uc 1 :1 `uc 1 ]
[n S969 . . RC9 ]
"19306
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19306:     struct {
[s S970 :1 `uc 1 ]
[n S970 . RCD8 ]
"19309
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19309:     struct {
[s S971 :5 `uc 1 :1 `uc 1 ]
[n S971 . . SRENA ]
"19287
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19287: typedef union {
[u S966 `S967 1 `S968 1 `S969 1 `S970 1 `S971 1 ]
[n S966 . . . . . . ]
"19314
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19314: extern volatile RC1STAbits_t RC1STAbits __attribute__((address(0xF9D)));
[v _RC1STAbits `VS966 ~T0 @X0 0 e@3997 ]
"19034
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19034: extern volatile unsigned char RC1REG __attribute__((address(0xF99)));
[v _RC1REG `Vuc ~T0 @X0 0 e@3993 ]
"19088
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19088: extern volatile unsigned char TX1REG __attribute__((address(0xF9A)));
[v _TX1REG `Vuc ~T0 @X0 0 e@3994 ]
"54 /opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 54: __asm("RX2PPS equ 0E8Dh");
[; <" RX2PPS equ 0E8Dh ;# ">
"88
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 88: __asm("CK2PPS equ 0E8Eh");
[; <" CK2PPS equ 0E8Eh ;# ">
"93
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 93: __asm("TX2PPS equ 0E8Eh");
[; <" TX2PPS equ 0E8Eh ;# ">
"154
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 154: __asm("SSP2CLKPPS equ 0E8Fh");
[; <" SSP2CLKPPS equ 0E8Fh ;# ">
"188
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 188: __asm("SSP2DATPPS equ 0E90h");
[; <" SSP2DATPPS equ 0E90h ;# ">
"222
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 222: __asm("SSP2SSPPS equ 0E91h");
[; <" SSP2SSPPS equ 0E91h ;# ">
"256
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 256: __asm("SSP2BUF equ 0E92h");
[; <" SSP2BUF equ 0E92h ;# ">
"276
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 276: __asm("SSP2ADD equ 0E93h");
[; <" SSP2ADD equ 0E93h ;# ">
"396
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 396: __asm("SSP2MSK equ 0E94h");
[; <" SSP2MSK equ 0E94h ;# ">
"466
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 466: __asm("SSP2STAT equ 0E95h");
[; <" SSP2STAT equ 0E95h ;# ">
"920
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 920: __asm("SSP2CON1 equ 0E96h");
[; <" SSP2CON1 equ 0E96h ;# ">
"1040
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1040: __asm("SSP2CON2 equ 0E97h");
[; <" SSP2CON2 equ 0E97h ;# ">
"1227
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1227: __asm("SSP2CON3 equ 0E98h");
[; <" SSP2CON3 equ 0E98h ;# ">
"1289
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1289: __asm("RC2REG equ 0E99h");
[; <" RC2REG equ 0E99h ;# ">
"1294
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1294: __asm("RCREG2 equ 0E99h");
[; <" RCREG2 equ 0E99h ;# ">
"1327
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1327: __asm("TX2REG equ 0E9Ah");
[; <" TX2REG equ 0E9Ah ;# ">
"1332
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1332: __asm("TXREG2 equ 0E9Ah");
[; <" TXREG2 equ 0E9Ah ;# ">
"1365
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1365: __asm("SP2BRG equ 0E9Bh");
[; <" SP2BRG equ 0E9Bh ;# ">
"1372
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1372: __asm("SP2BRGL equ 0E9Bh");
[; <" SP2BRGL equ 0E9Bh ;# ">
"1377
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1377: __asm("SPBRG2 equ 0E9Bh");
[; <" SPBRG2 equ 0E9Bh ;# ">
"1410
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1410: __asm("SP2BRGH equ 0E9Ch");
[; <" SP2BRGH equ 0E9Ch ;# ">
"1415
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1415: __asm("SPBRGH2 equ 0E9Ch");
[; <" SPBRGH2 equ 0E9Ch ;# ">
"1448
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1448: __asm("RC2STA equ 0E9Dh");
[; <" RC2STA equ 0E9Dh ;# ">
"1453
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1453: __asm("RCSTA2 equ 0E9Dh");
[; <" RCSTA2 equ 0E9Dh ;# ">
"1622
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1622: __asm("TX2STA equ 0E9Eh");
[; <" TX2STA equ 0E9Eh ;# ">
"1627
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1627: __asm("TXSTA2 equ 0E9Eh");
[; <" TXSTA2 equ 0E9Eh ;# ">
"1778
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1778: __asm("BAUD2CON equ 0E9Fh");
[; <" BAUD2CON equ 0E9Fh ;# ">
"1783
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1783: __asm("BAUDCON2 equ 0E9Fh");
[; <" BAUDCON2 equ 0E9Fh ;# ">
"1787
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 1787: __asm("BAUDCTL2 equ 0E9Fh");
[; <" BAUDCTL2 equ 0E9Fh ;# ">
"2141
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2141: __asm("PPSLOCK equ 0EA0h");
[; <" PPSLOCK equ 0EA0h ;# ">
"2161
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2161: __asm("INT0PPS equ 0EA1h");
[; <" INT0PPS equ 0EA1h ;# ">
"2221
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2221: __asm("INT1PPS equ 0EA2h");
[; <" INT1PPS equ 0EA2h ;# ">
"2281
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2281: __asm("INT2PPS equ 0EA3h");
[; <" INT2PPS equ 0EA3h ;# ">
"2341
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2341: __asm("T0CKIPPS equ 0EA4h");
[; <" T0CKIPPS equ 0EA4h ;# ">
"2401
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2401: __asm("T1CKIPPS equ 0EA5h");
[; <" T1CKIPPS equ 0EA5h ;# ">
"2467
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2467: __asm("T1GPPS equ 0EA6h");
[; <" T1GPPS equ 0EA6h ;# ">
"2533
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2533: __asm("T3CKIPPS equ 0EA7h");
[; <" T3CKIPPS equ 0EA7h ;# ">
"2599
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2599: __asm("T3GPPS equ 0EA8h");
[; <" T3GPPS equ 0EA8h ;# ">
"2665
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2665: __asm("T5CKIPPS equ 0EA9h");
[; <" T5CKIPPS equ 0EA9h ;# ">
"2731
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2731: __asm("T5GPPS equ 0EAAh");
[; <" T5GPPS equ 0EAAh ;# ">
"2797
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2797: __asm("T2INPPS equ 0EABh");
[; <" T2INPPS equ 0EABh ;# ">
"2863
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2863: __asm("T4INPPS equ 0EACh");
[; <" T4INPPS equ 0EACh ;# ">
"2929
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2929: __asm("T6INPPS equ 0EADh");
[; <" T6INPPS equ 0EADh ;# ">
"2995
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 2995: __asm("ADACTPPS equ 0EAEh");
[; <" ADACTPPS equ 0EAEh ;# ">
"3061
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3061: __asm("CCP1PPS equ 0EAFh");
[; <" CCP1PPS equ 0EAFh ;# ">
"3127
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3127: __asm("CCP2PPS equ 0EB0h");
[; <" CCP2PPS equ 0EB0h ;# ">
"3193
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3193: __asm("CWG1PPS equ 0EB1h");
[; <" CWG1PPS equ 0EB1h ;# ">
"3198
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3198: __asm("CWGINPPS equ 0EB1h");
[; <" CWGINPPS equ 0EB1h ;# ">
"3403
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3403: __asm("MDCARLPPS equ 0EB2h");
[; <" MDCARLPPS equ 0EB2h ;# ">
"3469
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3469: __asm("MDCARHPPS equ 0EB3h");
[; <" MDCARHPPS equ 0EB3h ;# ">
"3535
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3535: __asm("MDSRCPPS equ 0EB4h");
[; <" MDSRCPPS equ 0EB4h ;# ">
"3601
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3601: __asm("RX1PPS equ 0EB5h");
[; <" RX1PPS equ 0EB5h ;# ">
"3606
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3606: __asm("RXPPS equ 0EB5h");
[; <" RXPPS equ 0EB5h ;# ">
"3667
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3667: __asm("CK1PPS equ 0EB6h");
[; <" CK1PPS equ 0EB6h ;# ">
"3672
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3672: __asm("TX1PPS equ 0EB6h");
[; <" TX1PPS equ 0EB6h ;# ">
"3676
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3676: __asm("CKPPS equ 0EB6h");
[; <" CKPPS equ 0EB6h ;# ">
"3680
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3680: __asm("TXPPS equ 0EB6h");
[; <" TXPPS equ 0EB6h ;# ">
"3793
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3793: __asm("SSP1CLKPPS equ 0EB7h");
[; <" SSP1CLKPPS equ 0EB7h ;# ">
"3798
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3798: __asm("SSPCLKPPS equ 0EB7h");
[; <" SSPCLKPPS equ 0EB7h ;# ">
"3859
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3859: __asm("SSP1DATPPS equ 0EB8h");
[; <" SSP1DATPPS equ 0EB8h ;# ">
"3864
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3864: __asm("SSPDATPPS equ 0EB8h");
[; <" SSPDATPPS equ 0EB8h ;# ">
"3925
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3925: __asm("SSP1SSPPS equ 0EB9h");
[; <" SSP1SSPPS equ 0EB9h ;# ">
"3930
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3930: __asm("SSPSSPPS equ 0EB9h");
[; <" SSPSSPPS equ 0EB9h ;# ">
"3991
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 3991: __asm("IPR0 equ 0EBAh");
[; <" IPR0 equ 0EBAh ;# ">
"4036
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4036: __asm("IPR1 equ 0EBBh");
[; <" IPR1 equ 0EBBh ;# ">
"4084
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4084: __asm("IPR2 equ 0EBCh");
[; <" IPR2 equ 0EBCh ;# ">
"4132
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4132: __asm("IPR3 equ 0EBDh");
[; <" IPR3 equ 0EBDh ;# ">
"4210
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4210: __asm("IPR4 equ 0EBEh");
[; <" IPR4 equ 0EBEh ;# ">
"4268
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4268: __asm("IPR5 equ 0EBFh");
[; <" IPR5 equ 0EBFh ;# ">
"4314
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4314: __asm("IPR6 equ 0EC0h");
[; <" IPR6 equ 0EC0h ;# ">
"4340
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4340: __asm("IPR7 equ 0EC1h");
[; <" IPR7 equ 0EC1h ;# ">
"4387
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4387: __asm("PIE0 equ 0EC2h");
[; <" PIE0 equ 0EC2h ;# ">
"4432
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4432: __asm("PIE1 equ 0EC3h");
[; <" PIE1 equ 0EC3h ;# ">
"4480
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4480: __asm("PIE2 equ 0EC4h");
[; <" PIE2 equ 0EC4h ;# ">
"4528
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4528: __asm("PIE3 equ 0EC5h");
[; <" PIE3 equ 0EC5h ;# ">
"4638
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4638: __asm("PIE4 equ 0EC6h");
[; <" PIE4 equ 0EC6h ;# ">
"4688
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4688: __asm("PIE5 equ 0EC7h");
[; <" PIE5 equ 0EC7h ;# ">
"4720
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4720: __asm("PIE6 equ 0EC8h");
[; <" PIE6 equ 0EC8h ;# ">
"4746
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4746: __asm("PIE7 equ 0EC9h");
[; <" PIE7 equ 0EC9h ;# ">
"4793
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4793: __asm("PIR0 equ 0ECAh");
[; <" PIR0 equ 0ECAh ;# ">
"4838
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4838: __asm("PIR1 equ 0ECBh");
[; <" PIR1 equ 0ECBh ;# ">
"4886
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4886: __asm("PIR2 equ 0ECCh");
[; <" PIR2 equ 0ECCh ;# ">
"4934
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 4934: __asm("PIR3 equ 0ECDh");
[; <" PIR3 equ 0ECDh ;# ">
"5012
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5012: __asm("PIR4 equ 0ECEh");
[; <" PIR4 equ 0ECEh ;# ">
"5062
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5062: __asm("PIR5 equ 0ECFh");
[; <" PIR5 equ 0ECFh ;# ">
"5094
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5094: __asm("PIR6 equ 0ED0h");
[; <" PIR6 equ 0ED0h ;# ">
"5120
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5120: __asm("PIR7 equ 0ED1h");
[; <" PIR7 equ 0ED1h ;# ">
"5167
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5167: __asm("WDTCON0 equ 0ED2h");
[; <" WDTCON0 equ 0ED2h ;# ">
"5242
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5242: __asm("WDTCON1 equ 0ED3h");
[; <" WDTCON1 equ 0ED3h ;# ">
"5336
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5336: __asm("WDTPSL equ 0ED4h");
[; <" WDTPSL equ 0ED4h ;# ">
"5464
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5464: __asm("WDTPSH equ 0ED5h");
[; <" WDTPSH equ 0ED5h ;# ">
"5592
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5592: __asm("WDTTMR equ 0ED6h");
[; <" WDTTMR equ 0ED6h ;# ">
"5680
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5680: __asm("CPUDOZE equ 0ED7h");
[; <" CPUDOZE equ 0ED7h ;# ">
"5745
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5745: __asm("OSCCON1 equ 0ED8h");
[; <" OSCCON1 equ 0ED8h ;# ">
"5815
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5815: __asm("OSCCON2 equ 0ED9h");
[; <" OSCCON2 equ 0ED9h ;# ">
"5885
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5885: __asm("OSCCON3 equ 0EDAh");
[; <" OSCCON3 equ 0EDAh ;# ">
"5925
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5925: __asm("OSCSTAT equ 0EDBh");
[; <" OSCSTAT equ 0EDBh ;# ">
"5930
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 5930: __asm("OSCSTAT1 equ 0EDBh");
[; <" OSCSTAT1 equ 0EDBh ;# ">
"6037
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6037: __asm("OSCEN equ 0EDCh");
[; <" OSCEN equ 0EDCh ;# ">
"6088
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6088: __asm("OSCTUNE equ 0EDDh");
[; <" OSCTUNE equ 0EDDh ;# ">
"6146
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6146: __asm("OSCFRQ equ 0EDEh");
[; <" OSCFRQ equ 0EDEh ;# ">
"6192
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6192: __asm("VREGCON equ 0EDFh");
[; <" VREGCON equ 0EDFh ;# ">
"6226
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6226: __asm("BORCON equ 0EE0h");
[; <" BORCON equ 0EE0h ;# ">
"6253
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6253: __asm("PMD0 equ 0EE1h");
[; <" PMD0 equ 0EE1h ;# ">
"6330
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6330: __asm("PMD1 equ 0EE2h");
[; <" PMD1 equ 0EE2h ;# ">
"6394
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6394: __asm("PMD2 equ 0EE3h");
[; <" PMD2 equ 0EE3h ;# ">
"6439
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6439: __asm("PMD3 equ 0EE4h");
[; <" PMD3 equ 0EE4h ;# ">
"6477
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6477: __asm("PMD4 equ 0EE5h");
[; <" PMD4 equ 0EE5h ;# ">
"6530
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6530: __asm("PMD5 equ 0EE6h");
[; <" PMD5 equ 0EE6h ;# ">
"6550
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6550: __asm("RA0PPS equ 0EE7h");
[; <" RA0PPS equ 0EE7h ;# ">
"6594
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6594: __asm("RA1PPS equ 0EE8h");
[; <" RA1PPS equ 0EE8h ;# ">
"6638
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6638: __asm("RA2PPS equ 0EE9h");
[; <" RA2PPS equ 0EE9h ;# ">
"6682
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6682: __asm("RA3PPS equ 0EEAh");
[; <" RA3PPS equ 0EEAh ;# ">
"6726
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6726: __asm("RA4PPS equ 0EEBh");
[; <" RA4PPS equ 0EEBh ;# ">
"6770
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6770: __asm("RA5PPS equ 0EECh");
[; <" RA5PPS equ 0EECh ;# ">
"6814
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6814: __asm("RA6PPS equ 0EEDh");
[; <" RA6PPS equ 0EEDh ;# ">
"6858
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6858: __asm("RA7PPS equ 0EEEh");
[; <" RA7PPS equ 0EEEh ;# ">
"6902
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6902: __asm("RB0PPS equ 0EEFh");
[; <" RB0PPS equ 0EEFh ;# ">
"6946
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6946: __asm("RB1PPS equ 0EF0h");
[; <" RB1PPS equ 0EF0h ;# ">
"6990
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 6990: __asm("RB2PPS equ 0EF1h");
[; <" RB2PPS equ 0EF1h ;# ">
"7034
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7034: __asm("RB3PPS equ 0EF2h");
[; <" RB3PPS equ 0EF2h ;# ">
"7078
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7078: __asm("RB4PPS equ 0EF3h");
[; <" RB4PPS equ 0EF3h ;# ">
"7122
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7122: __asm("RB5PPS equ 0EF4h");
[; <" RB5PPS equ 0EF4h ;# ">
"7166
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7166: __asm("RB6PPS equ 0EF5h");
[; <" RB6PPS equ 0EF5h ;# ">
"7210
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7210: __asm("RB7PPS equ 0EF6h");
[; <" RB7PPS equ 0EF6h ;# ">
"7254
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7254: __asm("RC0PPS equ 0EF7h");
[; <" RC0PPS equ 0EF7h ;# ">
"7298
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7298: __asm("RC1PPS equ 0EF8h");
[; <" RC1PPS equ 0EF8h ;# ">
"7342
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7342: __asm("RC2PPS equ 0EF9h");
[; <" RC2PPS equ 0EF9h ;# ">
"7386
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7386: __asm("RC3PPS equ 0EFAh");
[; <" RC3PPS equ 0EFAh ;# ">
"7430
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7430: __asm("RC4PPS equ 0EFBh");
[; <" RC4PPS equ 0EFBh ;# ">
"7474
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7474: __asm("RC5PPS equ 0EFCh");
[; <" RC5PPS equ 0EFCh ;# ">
"7518
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7518: __asm("RC6PPS equ 0EFDh");
[; <" RC6PPS equ 0EFDh ;# ">
"7562
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7562: __asm("RC7PPS equ 0EFEh");
[; <" RC7PPS equ 0EFEh ;# ">
"7606
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7606: __asm("RD0PPS equ 0EFFh");
[; <" RD0PPS equ 0EFFh ;# ">
"7650
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7650: __asm("RD1PPS equ 0F00h");
[; <" RD1PPS equ 0F00h ;# ">
"7694
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7694: __asm("RD2PPS equ 0F01h");
[; <" RD2PPS equ 0F01h ;# ">
"7738
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7738: __asm("RD3PPS equ 0F02h");
[; <" RD3PPS equ 0F02h ;# ">
"7782
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7782: __asm("RD4PPS equ 0F03h");
[; <" RD4PPS equ 0F03h ;# ">
"7826
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7826: __asm("RD5PPS equ 0F04h");
[; <" RD5PPS equ 0F04h ;# ">
"7870
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7870: __asm("RD6PPS equ 0F05h");
[; <" RD6PPS equ 0F05h ;# ">
"7914
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7914: __asm("RD7PPS equ 0F06h");
[; <" RD7PPS equ 0F06h ;# ">
"7958
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 7958: __asm("RE0PPS equ 0F07h");
[; <" RE0PPS equ 0F07h ;# ">
"8002
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8002: __asm("RE1PPS equ 0F08h");
[; <" RE1PPS equ 0F08h ;# ">
"8046
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8046: __asm("RE2PPS equ 0F09h");
[; <" RE2PPS equ 0F09h ;# ">
"8090
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8090: __asm("IOCAF equ 0F0Ah");
[; <" IOCAF equ 0F0Ah ;# ">
"8152
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8152: __asm("IOCAN equ 0F0Bh");
[; <" IOCAN equ 0F0Bh ;# ">
"8214
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8214: __asm("IOCAP equ 0F0Ch");
[; <" IOCAP equ 0F0Ch ;# ">
"8276
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8276: __asm("INLVLA equ 0F0Dh");
[; <" INLVLA equ 0F0Dh ;# ">
"8338
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8338: __asm("SLRCONA equ 0F0Eh");
[; <" SLRCONA equ 0F0Eh ;# ">
"8400
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8400: __asm("ODCONA equ 0F0Fh");
[; <" ODCONA equ 0F0Fh ;# ">
"8462
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8462: __asm("WPUA equ 0F10h");
[; <" WPUA equ 0F10h ;# ">
"8524
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8524: __asm("ANSELA equ 0F11h");
[; <" ANSELA equ 0F11h ;# ">
"8586
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8586: __asm("IOCBF equ 0F12h");
[; <" IOCBF equ 0F12h ;# ">
"8648
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8648: __asm("IOCBN equ 0F13h");
[; <" IOCBN equ 0F13h ;# ">
"8710
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8710: __asm("IOCBP equ 0F14h");
[; <" IOCBP equ 0F14h ;# ">
"8772
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8772: __asm("INLVLB equ 0F15h");
[; <" INLVLB equ 0F15h ;# ">
"8834
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8834: __asm("SLRCONB equ 0F16h");
[; <" SLRCONB equ 0F16h ;# ">
"8896
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8896: __asm("ODCONB equ 0F17h");
[; <" ODCONB equ 0F17h ;# ">
"8958
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 8958: __asm("WPUB equ 0F18h");
[; <" WPUB equ 0F18h ;# ">
"9020
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9020: __asm("ANSELB equ 0F19h");
[; <" ANSELB equ 0F19h ;# ">
"9082
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9082: __asm("IOCCF equ 0F1Ah");
[; <" IOCCF equ 0F1Ah ;# ">
"9144
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9144: __asm("IOCCN equ 0F1Bh");
[; <" IOCCN equ 0F1Bh ;# ">
"9206
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9206: __asm("IOCCP equ 0F1Ch");
[; <" IOCCP equ 0F1Ch ;# ">
"9268
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9268: __asm("INLVLC equ 0F1Dh");
[; <" INLVLC equ 0F1Dh ;# ">
"9330
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9330: __asm("SLRCONC equ 0F1Eh");
[; <" SLRCONC equ 0F1Eh ;# ">
"9392
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9392: __asm("ODCONC equ 0F1Fh");
[; <" ODCONC equ 0F1Fh ;# ">
"9454
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9454: __asm("WPUC equ 0F20h");
[; <" WPUC equ 0F20h ;# ">
"9516
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9516: __asm("ANSELC equ 0F21h");
[; <" ANSELC equ 0F21h ;# ">
"9578
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9578: __asm("INLVLD equ 0F22h");
[; <" INLVLD equ 0F22h ;# ">
"9640
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9640: __asm("SLRCOND equ 0F23h");
[; <" SLRCOND equ 0F23h ;# ">
"9702
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9702: __asm("ODCOND equ 0F24h");
[; <" ODCOND equ 0F24h ;# ">
"9764
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9764: __asm("WPUD equ 0F25h");
[; <" WPUD equ 0F25h ;# ">
"9826
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9826: __asm("ANSELD equ 0F26h");
[; <" ANSELD equ 0F26h ;# ">
"9888
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9888: __asm("IOCEF equ 0F27h");
[; <" IOCEF equ 0F27h ;# ">
"9909
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9909: __asm("IOCEN equ 0F28h");
[; <" IOCEN equ 0F28h ;# ">
"9930
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9930: __asm("IOCEP equ 0F29h");
[; <" IOCEP equ 0F29h ;# ">
"9951
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9951: __asm("INLVLE equ 0F2Ah");
[; <" INLVLE equ 0F2Ah ;# ">
"9989
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 9989: __asm("SLRCONE equ 0F2Bh");
[; <" SLRCONE equ 0F2Bh ;# ">
"10021
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10021: __asm("ODCONE equ 0F2Ch");
[; <" ODCONE equ 0F2Ch ;# ">
"10053
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10053: __asm("WPUE equ 0F2Dh");
[; <" WPUE equ 0F2Dh ;# ">
"10091
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10091: __asm("ANSELE equ 0F2Eh");
[; <" ANSELE equ 0F2Eh ;# ">
"10123
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10123: __asm("HLVDCON0 equ 0F2Fh");
[; <" HLVDCON0 equ 0F2Fh ;# ">
"10203
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10203: __asm("HLVDCON1 equ 0F30h");
[; <" HLVDCON1 equ 0F30h ;# ">
"10275
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10275: __asm("FVRCON equ 0F31h");
[; <" FVRCON equ 0F31h ;# ">
"10364
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10364: __asm("ZCDCON equ 0F32h");
[; <" ZCDCON equ 0F32h ;# ">
"10444
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10444: __asm("DAC1CON0 equ 0F33h");
[; <" DAC1CON0 equ 0F33h ;# ">
"10545
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10545: __asm("DAC1CON1 equ 0F34h");
[; <" DAC1CON1 equ 0F34h ;# ">
"10597
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10597: __asm("CM2CON0 equ 0F35h");
[; <" CM2CON0 equ 0F35h ;# ">
"10677
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10677: __asm("CM2CON1 equ 0F36h");
[; <" CM2CON1 equ 0F36h ;# ">
"10717
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10717: __asm("CM2NCH equ 0F37h");
[; <" CM2NCH equ 0F37h ;# ">
"10777
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10777: __asm("CM2PCH equ 0F38h");
[; <" CM2PCH equ 0F38h ;# ">
"10837
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10837: __asm("CM1CON0 equ 0F39h");
[; <" CM1CON0 equ 0F39h ;# ">
"10917
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10917: __asm("CM1CON1 equ 0F3Ah");
[; <" CM1CON1 equ 0F3Ah ;# ">
"10957
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 10957: __asm("CM1NCH equ 0F3Bh");
[; <" CM1NCH equ 0F3Bh ;# ">
"11017
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11017: __asm("CM1PCH equ 0F3Ch");
[; <" CM1PCH equ 0F3Ch ;# ">
"11077
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11077: __asm("CMOUT equ 0F3Dh");
[; <" CMOUT equ 0F3Dh ;# ">
"11103
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11103: __asm("CLKRCON equ 0F3Eh");
[; <" CLKRCON equ 0F3Eh ;# ">
"11207
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11207: __asm("CLKRCLK equ 0F3Fh");
[; <" CLKRCLK equ 0F3Fh ;# ">
"11267
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11267: __asm("CWG1CLK equ 0F40h");
[; <" CWG1CLK equ 0F40h ;# ">
"11272
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11272: __asm("CWG1CLKCON equ 0F40h");
[; <" CWG1CLKCON equ 0F40h ;# ">
"11321
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11321: __asm("CWG1ISM equ 0F41h");
[; <" CWG1ISM equ 0F41h ;# ">
"11367
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11367: __asm("CWG1DBR equ 0F42h");
[; <" CWG1DBR equ 0F42h ;# ">
"11471
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11471: __asm("CWG1DBF equ 0F43h");
[; <" CWG1DBF equ 0F43h ;# ">
"11575
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11575: __asm("CWG1CON0 equ 0F44h");
[; <" CWG1CON0 equ 0F44h ;# ">
"11676
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11676: __asm("CWG1CON1 equ 0F45h");
[; <" CWG1CON1 equ 0F45h ;# ">
"11754
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11754: __asm("CWG1AS0 equ 0F46h");
[; <" CWG1AS0 equ 0F46h ;# ">
"11874
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11874: __asm("CWG1AS1 equ 0F47h");
[; <" CWG1AS1 equ 0F47h ;# ">
"11924
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 11924: __asm("CWG1STR equ 0F48h");
[; <" CWG1STR equ 0F48h ;# ">
"12038
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12038: __asm("SCANLADR equ 0F49h");
[; <" SCANLADR equ 0F49h ;# ">
"12045
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12045: __asm("SCANLADRL equ 0F49h");
[; <" SCANLADRL equ 0F49h ;# ">
"12173
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12173: __asm("SCANLADRH equ 0F4Ah");
[; <" SCANLADRH equ 0F4Ah ;# ">
"12301
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12301: __asm("SCANLADRU equ 0F4Bh");
[; <" SCANLADRU equ 0F4Bh ;# ">
"12407
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12407: __asm("SCANHADR equ 0F4Ch");
[; <" SCANHADR equ 0F4Ch ;# ">
"12414
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12414: __asm("SCANHADRL equ 0F4Ch");
[; <" SCANHADRL equ 0F4Ch ;# ">
"12542
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12542: __asm("SCANHADRH equ 0F4Dh");
[; <" SCANHADRH equ 0F4Dh ;# ">
"12670
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12670: __asm("SCANHADRU equ 0F4Eh");
[; <" SCANHADRU equ 0F4Eh ;# ">
"12774
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12774: __asm("SCANCON0 equ 0F4Fh");
[; <" SCANCON0 equ 0F4Fh ;# ">
"12901
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12901: __asm("SCANTRIG equ 0F50h");
[; <" SCANTRIG equ 0F50h ;# ">
"12981
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 12981: __asm("MDCON0 equ 0F51h");
[; <" MDCON0 equ 0F51h ;# ">
"13049
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13049: __asm("MDCON1 equ 0F52h");
[; <" MDCON1 equ 0F52h ;# ">
"13115
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13115: __asm("MDSRC equ 0F53h");
[; <" MDSRC equ 0F53h ;# ">
"13195
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13195: __asm("MDCARL equ 0F54h");
[; <" MDCARL equ 0F54h ;# ">
"13263
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13263: __asm("MDCARH equ 0F55h");
[; <" MDCARH equ 0F55h ;# ">
"13331
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13331: __asm("ADACT equ 0F56h");
[; <" ADACT equ 0F56h ;# ">
"13383
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13383: __asm("ADCLK equ 0F57h");
[; <" ADCLK equ 0F57h ;# ">
"13441
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13441: __asm("ADREF equ 0F58h");
[; <" ADREF equ 0F58h ;# ">
"13482
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13482: __asm("ADCON1 equ 0F59h");
[; <" ADCON1 equ 0F59h ;# ">
"13521
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13521: __asm("ADCON2 equ 0F5Ah");
[; <" ADCON2 equ 0F5Ah ;# ">
"13598
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13598: __asm("ADCON3 equ 0F5Bh");
[; <" ADCON3 equ 0F5Bh ;# ">
"13669
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13669: __asm("ADACQ equ 0F5Ch");
[; <" ADACQ equ 0F5Ch ;# ">
"13739
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13739: __asm("ADCAP equ 0F5Dh");
[; <" ADCAP equ 0F5Dh ;# ">
"13791
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13791: __asm("ADPRE equ 0F5Eh");
[; <" ADPRE equ 0F5Eh ;# ">
"13861
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13861: __asm("ADPCH equ 0F5Fh");
[; <" ADPCH equ 0F5Fh ;# ">
"13919
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 13919: __asm("ADCON0 equ 0F60h");
[; <" ADCON0 equ 0F60h ;# ">
"14014
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14014: __asm("ADPREV equ 0F61h");
[; <" ADPREV equ 0F61h ;# ">
"14021
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14021: __asm("ADPREVL equ 0F61h");
[; <" ADPREVL equ 0F61h ;# ">
"14091
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14091: __asm("ADPREVH equ 0F62h");
[; <" ADPREVH equ 0F62h ;# ">
"14161
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14161: __asm("ADRES equ 0F63h");
[; <" ADRES equ 0F63h ;# ">
"14168
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14168: __asm("ADRESL equ 0F63h");
[; <" ADRESL equ 0F63h ;# ">
"14238
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14238: __asm("ADRESH equ 0F64h");
[; <" ADRESH equ 0F64h ;# ">
"14300
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14300: __asm("ADSTAT equ 0F65h");
[; <" ADSTAT equ 0F65h ;# ">
"14365
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14365: __asm("ADRPT equ 0F66h");
[; <" ADRPT equ 0F66h ;# ">
"14435
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14435: __asm("ADCNT equ 0F67h");
[; <" ADCNT equ 0F67h ;# ">
"14505
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14505: __asm("ADSTPT equ 0F68h");
[; <" ADSTPT equ 0F68h ;# ">
"14512
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14512: __asm("ADSTPTL equ 0F68h");
[; <" ADSTPTL equ 0F68h ;# ">
"14582
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14582: __asm("ADSTPTH equ 0F69h");
[; <" ADSTPTH equ 0F69h ;# ">
"14652
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14652: __asm("ADLTH equ 0F6Ah");
[; <" ADLTH equ 0F6Ah ;# ">
"14659
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14659: __asm("ADLTHL equ 0F6Ah");
[; <" ADLTHL equ 0F6Ah ;# ">
"14729
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14729: __asm("ADLTHH equ 0F6Bh");
[; <" ADLTHH equ 0F6Bh ;# ">
"14799
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14799: __asm("ADUTH equ 0F6Ch");
[; <" ADUTH equ 0F6Ch ;# ">
"14806
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14806: __asm("ADUTHL equ 0F6Ch");
[; <" ADUTHL equ 0F6Ch ;# ">
"14876
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14876: __asm("ADUTHH equ 0F6Dh");
[; <" ADUTHH equ 0F6Dh ;# ">
"14946
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14946: __asm("ADERR equ 0F6Eh");
[; <" ADERR equ 0F6Eh ;# ">
"14953
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 14953: __asm("ADERRL equ 0F6Eh");
[; <" ADERRL equ 0F6Eh ;# ">
"15023
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15023: __asm("ADERRH equ 0F6Fh");
[; <" ADERRH equ 0F6Fh ;# ">
"15093
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15093: __asm("ADACC equ 0F70h");
[; <" ADACC equ 0F70h ;# ">
"15100
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15100: __asm("ADACCL equ 0F70h");
[; <" ADACCL equ 0F70h ;# ">
"15170
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15170: __asm("ADACCH equ 0F71h");
[; <" ADACCH equ 0F71h ;# ">
"15240
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15240: __asm("ADFLTR equ 0F72h");
[; <" ADFLTR equ 0F72h ;# ">
"15247
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15247: __asm("ADFLTRL equ 0F72h");
[; <" ADFLTRL equ 0F72h ;# ">
"15317
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15317: __asm("ADFLTRH equ 0F73h");
[; <" ADFLTRH equ 0F73h ;# ">
"15387
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15387: __asm("CRCDATA equ 0F74h");
[; <" CRCDATA equ 0F74h ;# ">
"15394
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15394: __asm("CRCDATL equ 0F74h");
[; <" CRCDATL equ 0F74h ;# ">
"15456
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15456: __asm("CRCDATH equ 0F75h");
[; <" CRCDATH equ 0F75h ;# ">
"15518
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15518: __asm("CRCACC equ 0F76h");
[; <" CRCACC equ 0F76h ;# ">
"15525
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15525: __asm("CRCACCL equ 0F76h");
[; <" CRCACCL equ 0F76h ;# ">
"15587
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15587: __asm("CRCACCH equ 0F77h");
[; <" CRCACCH equ 0F77h ;# ">
"15649
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15649: __asm("CRCSHFT equ 0F78h");
[; <" CRCSHFT equ 0F78h ;# ">
"15656
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15656: __asm("CRCSHIFTL equ 0F78h");
[; <" CRCSHIFTL equ 0F78h ;# ">
"15718
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15718: __asm("CRCSHIFTH equ 0F79h");
[; <" CRCSHIFTH equ 0F79h ;# ">
"15780
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15780: __asm("CRCXOR equ 0F7Ah");
[; <" CRCXOR equ 0F7Ah ;# ">
"15787
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15787: __asm("CRCXORL equ 0F7Ah");
[; <" CRCXORL equ 0F7Ah ;# ">
"15844
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15844: __asm("CRCXORH equ 0F7Bh");
[; <" CRCXORH equ 0F7Bh ;# ">
"15906
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15906: __asm("CRCCON0 equ 0F7Ch");
[; <" CRCCON0 equ 0F7Ch ;# ">
"15966
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 15966: __asm("CRCCON1 equ 0F7Dh");
[; <" CRCCON1 equ 0F7Dh ;# ">
"16042
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16042: __asm("NVMADR equ 0F7Eh");
[; <" NVMADR equ 0F7Eh ;# ">
"16049
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16049: __asm("NVMADRL equ 0F7Eh");
[; <" NVMADRL equ 0F7Eh ;# ">
"16177
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16177: __asm("NVMADRH equ 0F7Fh");
[; <" NVMADRH equ 0F7Fh ;# ">
"16233
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16233: __asm("NVMDAT equ 0F80h");
[; <" NVMDAT equ 0F80h ;# ">
"16303
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16303: __asm("NVMCON1 equ 0F81h");
[; <" NVMCON1 equ 0F81h ;# ">
"16369
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16369: __asm("NVMCON2 equ 0F82h");
[; <" NVMCON2 equ 0F82h ;# ">
"16389
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16389: __asm("LATA equ 0F83h");
[; <" LATA equ 0F83h ;# ">
"16501
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16501: __asm("LATB equ 0F84h");
[; <" LATB equ 0F84h ;# ">
"16613
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16613: __asm("LATC equ 0F85h");
[; <" LATC equ 0F85h ;# ">
"16725
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16725: __asm("LATD equ 0F86h");
[; <" LATD equ 0F86h ;# ">
"16837
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16837: __asm("LATE equ 0F87h");
[; <" LATE equ 0F87h ;# ">
"16934
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16934: __asm("TRISA equ 0F88h");
[; <" TRISA equ 0F88h ;# ">
"16939
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 16939: __asm("DDRA equ 0F88h");
[; <" DDRA equ 0F88h ;# ">
"17056
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17056: __asm("TRISB equ 0F89h");
[; <" TRISB equ 0F89h ;# ">
"17061
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17061: __asm("DDRB equ 0F89h");
[; <" DDRB equ 0F89h ;# ">
"17178
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17178: __asm("TRISC equ 0F8Ah");
[; <" TRISC equ 0F8Ah ;# ">
"17183
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17183: __asm("DDRC equ 0F8Ah");
[; <" DDRC equ 0F8Ah ;# ">
"17300
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17300: __asm("TRISD equ 0F8Bh");
[; <" TRISD equ 0F8Bh ;# ">
"17305
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17305: __asm("DDRD equ 0F8Bh");
[; <" DDRD equ 0F8Bh ;# ">
"17422
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17422: __asm("TRISE equ 0F8Ch");
[; <" TRISE equ 0F8Ch ;# ">
"17427
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17427: __asm("DDRE equ 0F8Ch");
[; <" DDRE equ 0F8Ch ;# ">
"17484
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17484: __asm("PORTA equ 0F8Dh");
[; <" PORTA equ 0F8Dh ;# ">
"17568
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17568: __asm("PORTB equ 0F8Eh");
[; <" PORTB equ 0F8Eh ;# ">
"17639
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17639: __asm("PORTC equ 0F8Fh");
[; <" PORTC equ 0F8Fh ;# ">
"17725
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17725: __asm("PORTD equ 0F90h");
[; <" PORTD equ 0F90h ;# ">
"17796
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 17796: __asm("PORTE equ 0F91h");
[; <" PORTE equ 0F91h ;# ">
"18003
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18003: __asm("SSP1BUF equ 0F92h");
[; <" SSP1BUF equ 0F92h ;# ">
"18023
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18023: __asm("SSP1ADD equ 0F93h");
[; <" SSP1ADD equ 0F93h ;# ">
"18143
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18143: __asm("SSP1MSK equ 0F94h");
[; <" SSP1MSK equ 0F94h ;# ">
"18213
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18213: __asm("SSP1STAT equ 0F95h");
[; <" SSP1STAT equ 0F95h ;# ">
"18667
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18667: __asm("SSP1CON1 equ 0F96h");
[; <" SSP1CON1 equ 0F96h ;# ">
"18787
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18787: __asm("SSP1CON2 equ 0F97h");
[; <" SSP1CON2 equ 0F97h ;# ">
"18974
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 18974: __asm("SSP1CON3 equ 0F98h");
[; <" SSP1CON3 equ 0F98h ;# ">
"19036
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19036: __asm("RC1REG equ 0F99h");
[; <" RC1REG equ 0F99h ;# ">
"19041
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19041: __asm("RCREG equ 0F99h");
[; <" RCREG equ 0F99h ;# ">
"19045
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19045: __asm("RCREG1 equ 0F99h");
[; <" RCREG1 equ 0F99h ;# ">
"19090
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19090: __asm("TX1REG equ 0F9Ah");
[; <" TX1REG equ 0F9Ah ;# ">
"19095
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19095: __asm("TXREG1 equ 0F9Ah");
[; <" TXREG1 equ 0F9Ah ;# ">
"19099
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19099: __asm("TXREG equ 0F9Ah");
[; <" TXREG equ 0F9Ah ;# ">
"19144
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19144: __asm("SP1BRG equ 0F9Bh");
[; <" SP1BRG equ 0F9Bh ;# ">
"19151
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19151: __asm("SP1BRGL equ 0F9Bh");
[; <" SP1BRGL equ 0F9Bh ;# ">
"19156
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19156: __asm("SPBRG equ 0F9Bh");
[; <" SPBRG equ 0F9Bh ;# ">
"19160
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19160: __asm("SPBRG1 equ 0F9Bh");
[; <" SPBRG1 equ 0F9Bh ;# ">
"19164
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19164: __asm("SPBRGL equ 0F9Bh");
[; <" SPBRGL equ 0F9Bh ;# ">
"19221
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19221: __asm("SP1BRGH equ 0F9Ch");
[; <" SP1BRGH equ 0F9Ch ;# ">
"19226
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19226: __asm("SPBRGH equ 0F9Ch");
[; <" SPBRGH equ 0F9Ch ;# ">
"19230
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19230: __asm("SPBRGH1 equ 0F9Ch");
[; <" SPBRGH1 equ 0F9Ch ;# ">
"19275
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19275: __asm("RC1STA equ 0F9Dh");
[; <" RC1STA equ 0F9Dh ;# ">
"19280
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19280: __asm("RCSTA1 equ 0F9Dh");
[; <" RCSTA1 equ 0F9Dh ;# ">
"19284
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19284: __asm("RCSTA equ 0F9Dh");
[; <" RCSTA equ 0F9Dh ;# ">
"19560
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19560: __asm("TX1STA equ 0F9Eh");
[; <" TX1STA equ 0F9Eh ;# ">
"19565
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19565: __asm("TXSTA1 equ 0F9Eh");
[; <" TXSTA1 equ 0F9Eh ;# ">
"19569
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 19569: __asm("TXSTA equ 0F9Eh");
[; <" TXSTA equ 0F9Eh ;# ">
"20004
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20004: __asm("BAUD1CON equ 0F9Fh");
[; <" BAUD1CON equ 0F9Fh ;# ">
"20009
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20009: __asm("BAUDCON1 equ 0F9Fh");
[; <" BAUDCON1 equ 0F9Fh ;# ">
"20013
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20013: __asm("BAUDCTL1 equ 0F9Fh");
[; <" BAUDCTL1 equ 0F9Fh ;# ">
"20017
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20017: __asm("BAUDCON equ 0F9Fh");
[; <" BAUDCON equ 0F9Fh ;# ">
"20021
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20021: __asm("BAUDCTL equ 0F9Fh");
[; <" BAUDCTL equ 0F9Fh ;# ">
"20785
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20785: __asm("PWM4DC equ 0FA0h");
[; <" PWM4DC equ 0FA0h ;# ">
"20792
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20792: __asm("PWM4DCL equ 0FA0h");
[; <" PWM4DCL equ 0FA0h ;# ">
"20858
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 20858: __asm("PWM4DCH equ 0FA1h");
[; <" PWM4DCH equ 0FA1h ;# ">
"21028
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21028: __asm("PWM4CON equ 0FA2h");
[; <" PWM4CON equ 0FA2h ;# ">
"21084
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21084: __asm("PWM3DC equ 0FA3h");
[; <" PWM3DC equ 0FA3h ;# ">
"21091
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21091: __asm("PWM3DCL equ 0FA3h");
[; <" PWM3DCL equ 0FA3h ;# ">
"21157
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21157: __asm("PWM3DCH equ 0FA4h");
[; <" PWM3DCH equ 0FA4h ;# ">
"21327
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21327: __asm("PWM3CON equ 0FA5h");
[; <" PWM3CON equ 0FA5h ;# ">
"21383
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21383: __asm("CCPR2 equ 0FA6h");
[; <" CCPR2 equ 0FA6h ;# ">
"21390
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21390: __asm("CCPR2L equ 0FA6h");
[; <" CCPR2L equ 0FA6h ;# ">
"21410
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21410: __asm("CCPR2H equ 0FA7h");
[; <" CCPR2H equ 0FA7h ;# ">
"21430
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21430: __asm("CCP2CON equ 0FA8h");
[; <" CCP2CON equ 0FA8h ;# ">
"21557
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21557: __asm("CCP2CAP equ 0FA9h");
[; <" CCP2CAP equ 0FA9h ;# ">
"21613
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21613: __asm("CCPR1 equ 0FAAh");
[; <" CCPR1 equ 0FAAh ;# ">
"21620
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21620: __asm("CCPR1L equ 0FAAh");
[; <" CCPR1L equ 0FAAh ;# ">
"21640
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21640: __asm("CCPR1H equ 0FABh");
[; <" CCPR1H equ 0FABh ;# ">
"21660
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21660: __asm("CCP1CON equ 0FACh");
[; <" CCP1CON equ 0FACh ;# ">
"21787
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21787: __asm("CCP1CAP equ 0FADh");
[; <" CCP1CAP equ 0FADh ;# ">
"21843
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21843: __asm("CCPTMRS equ 0FAEh");
[; <" CCPTMRS equ 0FAEh ;# ">
"21931
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21931: __asm("T6TMR equ 0FAFh");
[; <" T6TMR equ 0FAFh ;# ">
"21936
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21936: __asm("TMR6 equ 0FAFh");
[; <" TMR6 equ 0FAFh ;# ">
"21969
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21969: __asm("T6PR equ 0FB0h");
[; <" T6PR equ 0FB0h ;# ">
"21974
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 21974: __asm("PR6 equ 0FB0h");
[; <" PR6 equ 0FB0h ;# ">
"22007
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22007: __asm("T6CON equ 0FB1h");
[; <" T6CON equ 0FB1h ;# ">
"22153
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22153: __asm("T6HLT equ 0FB2h");
[; <" T6HLT equ 0FB2h ;# ">
"22281
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22281: __asm("T6CLKCON equ 0FB3h");
[; <" T6CLKCON equ 0FB3h ;# ">
"22286
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22286: __asm("T6CLK equ 0FB3h");
[; <" T6CLK equ 0FB3h ;# ">
"22439
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22439: __asm("T6RST equ 0FB4h");
[; <" T6RST equ 0FB4h ;# ">
"22519
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22519: __asm("T4TMR equ 0FB5h");
[; <" T4TMR equ 0FB5h ;# ">
"22524
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22524: __asm("TMR4 equ 0FB5h");
[; <" TMR4 equ 0FB5h ;# ">
"22557
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22557: __asm("T4PR equ 0FB6h");
[; <" T4PR equ 0FB6h ;# ">
"22562
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22562: __asm("PR4 equ 0FB6h");
[; <" PR4 equ 0FB6h ;# ">
"22595
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22595: __asm("T4CON equ 0FB7h");
[; <" T4CON equ 0FB7h ;# ">
"22741
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22741: __asm("T4HLT equ 0FB8h");
[; <" T4HLT equ 0FB8h ;# ">
"22869
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22869: __asm("T4CLKCON equ 0FB9h");
[; <" T4CLKCON equ 0FB9h ;# ">
"22874
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 22874: __asm("T4CLK equ 0FB9h");
[; <" T4CLK equ 0FB9h ;# ">
"23027
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23027: __asm("T4RST equ 0FBAh");
[; <" T4RST equ 0FBAh ;# ">
"23107
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23107: __asm("T2TMR equ 0FBBh");
[; <" T2TMR equ 0FBBh ;# ">
"23112
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23112: __asm("TMR2 equ 0FBBh");
[; <" TMR2 equ 0FBBh ;# ">
"23145
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23145: __asm("T2PR equ 0FBCh");
[; <" T2PR equ 0FBCh ;# ">
"23150
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23150: __asm("PR2 equ 0FBCh");
[; <" PR2 equ 0FBCh ;# ">
"23183
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23183: __asm("T2CON equ 0FBDh");
[; <" T2CON equ 0FBDh ;# ">
"23329
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23329: __asm("T2HLT equ 0FBEh");
[; <" T2HLT equ 0FBEh ;# ">
"23457
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23457: __asm("T2CLKCON equ 0FBFh");
[; <" T2CLKCON equ 0FBFh ;# ">
"23462
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23462: __asm("T2CLK equ 0FBFh");
[; <" T2CLK equ 0FBFh ;# ">
"23615
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23615: __asm("T2RST equ 0FC0h");
[; <" T2RST equ 0FC0h ;# ">
"23695
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23695: __asm("TMR5 equ 0FC1h");
[; <" TMR5 equ 0FC1h ;# ">
"23702
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23702: __asm("TMR5L equ 0FC1h");
[; <" TMR5L equ 0FC1h ;# ">
"23872
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23872: __asm("TMR5H equ 0FC2h");
[; <" TMR5H equ 0FC2h ;# ">
"23992
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 23992: __asm("T5CON equ 0FC3h");
[; <" T5CON equ 0FC3h ;# ">
"24106
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24106: __asm("T5GCON equ 0FC4h");
[; <" T5GCON equ 0FC4h ;# ">
"24111
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24111: __asm("PR5 equ 0FC4h");
[; <" PR5 equ 0FC4h ;# ">
"24338
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24338: __asm("T5GATE equ 0FC5h");
[; <" T5GATE equ 0FC5h ;# ">
"24343
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24343: __asm("TMR5GATE equ 0FC5h");
[; <" TMR5GATE equ 0FC5h ;# ">
"24480
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24480: __asm("T5CLK equ 0FC6h");
[; <" T5CLK equ 0FC6h ;# ">
"24485
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24485: __asm("TMR5CLK equ 0FC6h");
[; <" TMR5CLK equ 0FC6h ;# ">
"24622
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24622: __asm("TMR3 equ 0FC7h");
[; <" TMR3 equ 0FC7h ;# ">
"24629
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24629: __asm("TMR3L equ 0FC7h");
[; <" TMR3L equ 0FC7h ;# ">
"24799
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24799: __asm("TMR3H equ 0FC8h");
[; <" TMR3H equ 0FC8h ;# ">
"24919
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 24919: __asm("T3CON equ 0FC9h");
[; <" T3CON equ 0FC9h ;# ">
"25033
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25033: __asm("T3GCON equ 0FCAh");
[; <" T3GCON equ 0FCAh ;# ">
"25038
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25038: __asm("PR3 equ 0FCAh");
[; <" PR3 equ 0FCAh ;# ">
"25265
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25265: __asm("T3GATE equ 0FCBh");
[; <" T3GATE equ 0FCBh ;# ">
"25270
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25270: __asm("TMR3GATE equ 0FCBh");
[; <" TMR3GATE equ 0FCBh ;# ">
"25407
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25407: __asm("T3CLK equ 0FCCh");
[; <" T3CLK equ 0FCCh ;# ">
"25412
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25412: __asm("TMR3CLK equ 0FCCh");
[; <" TMR3CLK equ 0FCCh ;# ">
"25549
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25549: __asm("TMR1 equ 0FCDh");
[; <" TMR1 equ 0FCDh ;# ">
"25556
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25556: __asm("TMR1L equ 0FCDh");
[; <" TMR1L equ 0FCDh ;# ">
"25726
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25726: __asm("TMR1H equ 0FCEh");
[; <" TMR1H equ 0FCEh ;# ">
"25846
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25846: __asm("T1CON equ 0FCFh");
[; <" T1CON equ 0FCFh ;# ">
"25960
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25960: __asm("T1GCON equ 0FD0h");
[; <" T1GCON equ 0FD0h ;# ">
"25965
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 25965: __asm("PR1 equ 0FD0h");
[; <" PR1 equ 0FD0h ;# ">
"26192
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26192: __asm("T1GATE equ 0FD1h");
[; <" T1GATE equ 0FD1h ;# ">
"26197
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26197: __asm("TMR1GATE equ 0FD1h");
[; <" TMR1GATE equ 0FD1h ;# ">
"26334
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26334: __asm("T1CLK equ 0FD2h");
[; <" T1CLK equ 0FD2h ;# ">
"26339
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26339: __asm("TMR1CLK equ 0FD2h");
[; <" TMR1CLK equ 0FD2h ;# ">
"26476
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26476: __asm("TMR0L equ 0FD3h");
[; <" TMR0L equ 0FD3h ;# ">
"26481
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26481: __asm("TMR0 equ 0FD3h");
[; <" TMR0 equ 0FD3h ;# ">
"26614
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26614: __asm("TMR0H equ 0FD4h");
[; <" TMR0H equ 0FD4h ;# ">
"26619
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26619: __asm("PR0 equ 0FD4h");
[; <" PR0 equ 0FD4h ;# ">
"26868
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26868: __asm("T0CON0 equ 0FD5h");
[; <" T0CON0 equ 0FD5h ;# ">
"26933
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 26933: __asm("T0CON1 equ 0FD6h");
[; <" T0CON1 equ 0FD6h ;# ">
"27044
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27044: __asm("PCON0 equ 0FD7h");
[; <" PCON0 equ 0FD7h ;# ">
"27197
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27197: __asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
"27313
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27313: __asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
"27320
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27320: __asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
"27340
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27340: __asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
"27347
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27347: __asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
"27367
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27367: __asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
"27387
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27387: __asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
"27407
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27407: __asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
"27427
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27427: __asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
"27447
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27447: __asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
"27454
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27454: __asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
"27461
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27461: __asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
"27481
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27481: __asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
"27488
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27488: __asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
"27508
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27508: __asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
"27528
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27528: __asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
"27548
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27548: __asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
"27568
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27568: __asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
"27588
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27588: __asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
"27626
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27626: __asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
"27633
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27633: __asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
"27653
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27653: __asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
"27660
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27660: __asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
"27680
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27680: __asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
"27700
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27700: __asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
"27720
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27720: __asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
"27740
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27740: __asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
"27760
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27760: __asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
"27841
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27841: __asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
"27848
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27848: __asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
"27868
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27868: __asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
"27888
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27888: __asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
"27910
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27910: __asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
"27917
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27917: __asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
"27937
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27937: __asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
"27957
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27957: __asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
"27988
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27988: __asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
"27995
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 27995: __asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
"28002
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28002: __asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
"28022
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28022: __asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
"28042
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28042: __asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
"28062
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28062: __asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
"28160
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28160: __asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
"28167
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28167: __asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
"28187
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28187: __asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
"28207
[; ;/opt/microchip/xc8/v2.05/pic/include/pic18f47k40.h: 28207: __asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
"53 mcc_generated_files/eusart1.c
[; ;mcc_generated_files/eusart1.c: 53: void EUSART1_Initialize(void)
[v _EUSART1_Initialize `(v ~T0 @X0 1 ef ]
"54
[; ;mcc_generated_files/eusart1.c: 54: {
{
[e :U _EUSART1_Initialize ]
[f ]
"58
[; ;mcc_generated_files/eusart1.c: 58:     BAUD1CON = 0x08;
[e = _BAUD1CON -> -> 8 `i `uc ]
"61
[; ;mcc_generated_files/eusart1.c: 61:     RC1STA = 0xD0;
[e = _RC1STA -> -> 208 `i `uc ]
"64
[; ;mcc_generated_files/eusart1.c: 64:     TX1STA = 0xEC;
[e = _TX1STA -> -> 236 `i `uc ]
"67
[; ;mcc_generated_files/eusart1.c: 67:     SP1BRGL = 0x38;
[e = _SP1BRGL -> -> 56 `i `uc ]
"70
[; ;mcc_generated_files/eusart1.c: 70:     SP1BRGH = 0x01;
[e = _SP1BRGH -> -> 1 `i `uc ]
"73
[; ;mcc_generated_files/eusart1.c: 73: }
[e :UE 1490 ]
}
"75
[; ;mcc_generated_files/eusart1.c: 75: uint8_t EUSART1_Read(void)
[v _EUSART1_Read `(uc ~T0 @X0 1 ef ]
"76
[; ;mcc_generated_files/eusart1.c: 76: {
{
[e :U _EUSART1_Read ]
[f ]
"77
[; ;mcc_generated_files/eusart1.c: 77:     while(!PIR3bits.RC1IF)
[e $U 1492  ]
[e :U 1493 ]
"78
[; ;mcc_generated_files/eusart1.c: 78:     {
{
"79
[; ;mcc_generated_files/eusart1.c: 79:     }
}
[e :U 1492 ]
"77
[; ;mcc_generated_files/eusart1.c: 77:     while(!PIR3bits.RC1IF)
[e $ ! != -> . . _PIR3bits 0 5 `i -> 0 `i 1493  ]
[e :U 1494 ]
"82
[; ;mcc_generated_files/eusart1.c: 82:     if(1 == RC1STAbits.OERR)
[e $ ! == -> 1 `i -> . . _RC1STAbits 0 1 `i 1495  ]
"83
[; ;mcc_generated_files/eusart1.c: 83:     {
{
"86
[; ;mcc_generated_files/eusart1.c: 86:         RC1STAbits.CREN = 0;
[e = . . _RC1STAbits 0 4 -> -> 0 `i `uc ]
"87
[; ;mcc_generated_files/eusart1.c: 87:         RC1STAbits.CREN = 1;
[e = . . _RC1STAbits 0 4 -> -> 1 `i `uc ]
"88
[; ;mcc_generated_files/eusart1.c: 88:     }
}
[e :U 1495 ]
"90
[; ;mcc_generated_files/eusart1.c: 90:     return RC1REG;
[e ) _RC1REG ]
[e $UE 1491  ]
"91
[; ;mcc_generated_files/eusart1.c: 91: }
[e :UE 1491 ]
}
"93
[; ;mcc_generated_files/eusart1.c: 93: void EUSART1_Write(uint8_t txData)
[v _EUSART1_Write `(v ~T0 @X0 1 ef1`uc ]
"94
[; ;mcc_generated_files/eusart1.c: 94: {
{
[e :U _EUSART1_Write ]
"93
[; ;mcc_generated_files/eusart1.c: 93: void EUSART1_Write(uint8_t txData)
[v _txData `uc ~T0 @X0 1 r1 ]
"94
[; ;mcc_generated_files/eusart1.c: 94: {
[f ]
"95
[; ;mcc_generated_files/eusart1.c: 95:     while(0 == PIR3bits.TX1IF)
[e $U 1497  ]
[e :U 1498 ]
"96
[; ;mcc_generated_files/eusart1.c: 96:     {
{
"97
[; ;mcc_generated_files/eusart1.c: 97:     }
}
[e :U 1497 ]
"95
[; ;mcc_generated_files/eusart1.c: 95:     while(0 == PIR3bits.TX1IF)
[e $ == -> 0 `i -> . . _PIR3bits 0 4 `i 1498  ]
[e :U 1499 ]
"99
[; ;mcc_generated_files/eusart1.c: 99:     TX1REG = txData;
[e = _TX1REG _txData ]
"100
[; ;mcc_generated_files/eusart1.c: 100: }
[e :UE 1496 ]
}
