m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Colorado/AAC2M1P4
vMajority
!s110 1585676110
!i10b 1
!s100 2`TnncW]5<==V;@5?7o1Y2
IP:1OMQIDP882aK4hAk;fB0
VDg1SIo80bB@j0V0VzS_@n1
d/home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M3P4
w1585676105
8/home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M3P4/AAC2M3P4.v
F/home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M3P4/AAC2M3P4.v
L0 37
OV;L;10.5b;63
r1
!s85 0
31
!s108 1585676110.000000
!s107 /home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M3P4/AAC2M3P4.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/gshimabuko/Documents/Estudo/Digital_Electronics/verilog/AAC2M3P4/AAC2M3P4.v|
!i113 1
o-work work
tCvgOpt 0
n@majority
