#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 20 18:55:50 2019
# Process ID: 4068
# Log file: C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/planAhead_run_4/planAhead.log
# Journal file: C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1054 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/pa.fromNetlist.tcl}
# create_project -name CO_Lab2 -dir "C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/planAhead_run_4" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/cpu_cs.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2} }
# set_property target_constrs_file "cpu.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/cpu.ucf' to fileset 'constrs_1'
# add_files [list {cpu.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cpu_cs.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   icon_pro is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _n0037<29 : 0> on block
   instruction_memory is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file cpu_cs.edif ...
ngc2edif: Total memory usage is 4376132 kilobytes

Parsing EDIF File [./planAhead_run_4/CO_Lab2.data/cache/cpu_cs_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_4/CO_Lab2.data/cache/cpu_cs_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'cpu' is not ideal for floorplanning, since the cellview 'data_memory' defined in file 'cpu_cs.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/.Xil/PlanAhead-4068-DESKTOP-RKDGL9U/ngc2edif/cpu_cs.xncf]
Finished Parsing UCF File [C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/.Xil/PlanAhead-4068-DESKTOP-RKDGL9U/ngc2edif/cpu_cs.xncf]
Parsing UCF File [C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/cpu.ucf]
Finished Parsing UCF File [C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2/cpu.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: e573a7db
link_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 668.223 ; gain = 214.926
startgroup
set_property package_pin V10 [get_ports clk_out]
endgroup
set_property is_loc_fixed false [get_ports [list  clk_out]]
set_property iostandard LVCMOS33 [get_ports [list clk_out]]
startgroup
set_property package_pin C9 [get_ports reset]
endgroup
set_property iostandard LVCMOS33 [get_ports [list reset]]
set_property iostandard LVCMOS33 [get_ports [list res_zero]]
set_property iostandard LVCMOS33 [get_ports [list equal]]
startgroup
set_property package_pin T11 [get_ports equal]
endgroup
save_constraints
startgroup
set_property package_pin R11 [get_ports res_zero]
endgroup
set_property is_loc_fixed true [get_ports [list  clk_out]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/Ziyang Guo/Desktop/computer-composition-lab/CO_Lab2\planAhead_pid4068.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 20 18:57:17 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
