; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #5, !dbg !10
  %9 = icmp slt i32 %8, 1024, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = and i32 %10, 31, !dbg !12
  %12 = lshr i32 %10, 5, !dbg !12
  %13 = and i32 %10, 63, !dbg !12
  %14 = shl i32 %8, 6, !dbg !13
  %15 = or disjoint i32 %14, %13, !dbg !14
  %16 = sext i32 %15 to i64, !dbg !15
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !15
  %18 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %17, i1 %9, i32 0, i1 %9) #5, !dbg !16
  %19 = bitcast i32 %18 to float, !dbg !16
  %20 = select i1 %9, float %19, float 0.000000e+00, !dbg !17
  %21 = bitcast float %20 to i32, !dbg !18
  %22 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %21, i32 16, i32 31), !dbg !18
  %23 = bitcast i32 %22 to float, !dbg !18
  %24 = fadd float %20, %23, !dbg !22
  %25 = bitcast float %24 to i32, !dbg !18
  %26 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %25, i32 8, i32 31), !dbg !18
  %27 = bitcast i32 %26 to float, !dbg !18
  %28 = fadd float %24, %27, !dbg !22
  %29 = bitcast float %28 to i32, !dbg !18
  %30 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %29, i32 4, i32 31), !dbg !18
  %31 = bitcast i32 %30 to float, !dbg !18
  %32 = fadd float %28, %31, !dbg !22
  %33 = bitcast float %32 to i32, !dbg !18
  %34 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %33, i32 2, i32 31), !dbg !18
  %35 = bitcast i32 %34 to float, !dbg !18
  %36 = fadd float %32, %35, !dbg !22
  %37 = bitcast float %36 to i32, !dbg !18
  %38 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %37, i32 1, i32 31), !dbg !18
  %39 = bitcast i32 %38 to float, !dbg !18
  %40 = fadd float %36, %39, !dbg !22
  %41 = icmp eq i32 %11, 0, !dbg !18
  %42 = and i32 %12, 1, !dbg !18
  %43 = getelementptr float, ptr addrspace(3) @global_smem, i32 %42, !dbg !18
  %44 = bitcast float %40 to <1 x i32>, !dbg !18
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %43, <1 x i32> %44, i1 %41) #5, !dbg !18
  tail call void @llvm.nvvm.barrier0(), !dbg !18
  %45 = icmp slt i32 %10, 2, !dbg !18
  %46 = getelementptr float, ptr addrspace(3) @global_smem, i32 %10, !dbg !18
  %47 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %46, i1 %45) #5, !dbg !18
  %48 = bitcast i32 %47 to float, !dbg !18
  %49 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %47, i32 1, i32 31), !dbg !18
  %50 = bitcast i32 %49 to float, !dbg !18
  %51 = fadd float %48, %50, !dbg !22
  %52 = and i32 %10, 1, !dbg !18
  %53 = icmp eq i32 %52, 0, !dbg !18
  %54 = and i1 %45, %53, !dbg !18
  %55 = bitcast float %51 to <1 x i32>, !dbg !18
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %46, <1 x i32> %55, i1 %54) #5, !dbg !18
  tail call void @llvm.nvvm.barrier0(), !dbg !18
  %56 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !18
  %57 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %56, float 6.400000e+01) #5, !dbg !24
  %58 = fsub float %19, %57, !dbg !25
  %59 = fmul float %58, %58, !dbg !26
  %60 = select i1 %9, float %59, float 0.000000e+00, !dbg !27
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %61 = bitcast float %60 to i32, !dbg !28
  %62 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %61, i32 16, i32 31), !dbg !28
  %63 = bitcast i32 %62 to float, !dbg !28
  %64 = fadd float %60, %63, !dbg !30
  %65 = bitcast float %64 to i32, !dbg !28
  %66 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %65, i32 8, i32 31), !dbg !28
  %67 = bitcast i32 %66 to float, !dbg !28
  %68 = fadd float %64, %67, !dbg !30
  %69 = bitcast float %68 to i32, !dbg !28
  %70 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %69, i32 4, i32 31), !dbg !28
  %71 = bitcast i32 %70 to float, !dbg !28
  %72 = fadd float %68, %71, !dbg !30
  %73 = bitcast float %72 to i32, !dbg !28
  %74 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %73, i32 2, i32 31), !dbg !28
  %75 = bitcast i32 %74 to float, !dbg !28
  %76 = fadd float %72, %75, !dbg !30
  %77 = bitcast float %76 to i32, !dbg !28
  %78 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %77, i32 1, i32 31), !dbg !28
  %79 = bitcast i32 %78 to float, !dbg !28
  %80 = fadd float %76, %79, !dbg !30
  %81 = bitcast float %80 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %43, <1 x i32> %81, i1 %41) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %82 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %46, i1 %45) #5, !dbg !28
  %83 = bitcast i32 %82 to float, !dbg !28
  %84 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %82, i32 1, i32 31), !dbg !28
  %85 = bitcast i32 %84 to float, !dbg !28
  %86 = fadd float %83, %85, !dbg !30
  %87 = bitcast float %86 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %46, <1 x i32> %87, i1 %54) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %88 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !28
  %89 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %88, float 6.400000e+01) #5, !dbg !31
  %90 = fadd float %89, 0x3EE4F8B580000000, !dbg !32
  %91 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !33
  %.not.i = icmp eq i32 %91, 0, !dbg !33
  br i1 %.not.i, label %94, label %92, !dbg !33

92:                                               ; preds = %7
  %93 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %90), !dbg !33
  br label %__nv_rsqrtf.exit, !dbg !33

94:                                               ; preds = %7
  %95 = tail call float @llvm.nvvm.rsqrt.approx.f(float %90), !dbg !33
  br label %__nv_rsqrtf.exit, !dbg !33

__nv_rsqrtf.exit:                                 ; preds = %92, %94
  %.0.i = phi float [ %93, %92 ], [ %95, %94 ], !dbg !33
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !33
  %.not.i1 = icmp eq i32 %96, 0, !dbg !33
  br i1 %.not.i1, label %99, label %97, !dbg !33

97:                                               ; preds = %__nv_rsqrtf.exit
  %98 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %90), !dbg !33
  br label %__nv_rsqrtf.exit3, !dbg !33

99:                                               ; preds = %__nv_rsqrtf.exit
  %100 = tail call float @llvm.nvvm.rsqrt.approx.f(float %90), !dbg !33
  br label %__nv_rsqrtf.exit3, !dbg !33

__nv_rsqrtf.exit3:                                ; preds = %97, %99
  %.0.i2 = phi float [ %98, %97 ], [ %100, %99 ], !dbg !33
  %.frozen = freeze i32 %8, !dbg !34
  %101 = sdiv i32 %.frozen, 256, !dbg !34
  %102 = mul i32 %101, 256, !dbg !35
  %.decomposed = sub i32 %.frozen, %102, !dbg !35
  %103 = fmul float %58, %.0.i2, !dbg !36
  %104 = fcmp ogt float %103, 0.000000e+00, !dbg !37
  %105 = fmul float %103, 0x3FC99999A0000000, !dbg !38
  %106 = select i1 %104, float %103, float %105, !dbg !39
  %107 = getelementptr float, ptr addrspace(1) %2, i64 %16, !dbg !40
  %108 = bitcast float %106 to i32, !dbg !41
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %108, ptr addrspace(1) %107, i1 %9) #5, !dbg !41
  %109 = shl nsw i32 %.decomposed, 6, !dbg !42
  %110 = or disjoint i32 %109, %13, !dbg !43
  %111 = shl i32 %101, 15, !dbg !44
  %112 = add i32 %110, %111, !dbg !45
  %113 = sext i32 %112 to i64, !dbg !46
  %114 = getelementptr float, ptr addrspace(1) %3, i64 %113, !dbg !46
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %108, ptr addrspace(1) %114, i1 %9) #5, !dbg !47
  %115 = sext i32 %8 to i64, !dbg !48
  %116 = getelementptr float, ptr addrspace(1) %4, i64 %115, !dbg !48
  %117 = icmp eq i32 %13, 0, !dbg !49
  %118 = bitcast float %.0.i to i32, !dbg !49
  %119 = and i1 %117, %9, !dbg !49
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %118, ptr addrspace(1) %116, i1 %119) #5, !dbg !49
  %120 = getelementptr float, ptr addrspace(1) %1, i64 %115, !dbg !50
  %121 = bitcast float %57 to i32, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %121, ptr addrspace(1) %120, i1 %119) #5, !dbg !51
  ret void, !dbg !52
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #4

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #4 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py", directory: "inductor_cache/es")
!4 = !{ptr @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10", linkageName: "triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 21, scope: !7)
!12 = !DILocation(line: 26, column: 34, scope: !7)
!13 = !DILocation(line: 33, column: 38, scope: !7)
!14 = !DILocation(line: 33, column: 35, scope: !7)
!15 = !DILocation(line: 33, column: 30, scope: !7)
!16 = !DILocation(line: 33, column: 43, scope: !7)
!17 = !DILocation(line: 37, column: 33, scope: !7)
!18 = !DILocation(line: 267, column: 36, scope: !19, inlinedAt: !21)
!19 = distinct !DILexicalBlockFile(scope: !7, file: !20, discriminator: 0)
!20 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!21 = !DILocation(line: 38, column: 24, scope: !7)
!22 = !DILocation(line: 256, column: 15, scope: !23, inlinedAt: !21)
!23 = distinct !DILexicalBlockFile(scope: !19, file: !20, discriminator: 0)
!24 = !DILocation(line: 41, column: 19, scope: !7)
!25 = !DILocation(line: 42, column: 19, scope: !7)
!26 = !DILocation(line: 43, column: 20, scope: !7)
!27 = !DILocation(line: 45, column: 35, scope: !7)
!28 = !DILocation(line: 267, column: 36, scope: !19, inlinedAt: !29)
!29 = !DILocation(line: 46, column: 26, scope: !7)
!30 = !DILocation(line: 256, column: 15, scope: !23, inlinedAt: !29)
!31 = !DILocation(line: 49, column: 20, scope: !7)
!32 = !DILocation(line: 51, column: 20, scope: !7)
!33 = !DILocation(line: 52, column: 28, scope: !7)
!34 = !DILocation(line: 32, column: 19, scope: !7)
!35 = !DILocation(line: 31, column: 19, scope: !7)
!36 = !DILocation(line: 53, column: 20, scope: !7)
!37 = !DILocation(line: 55, column: 20, scope: !7)
!38 = !DILocation(line: 57, column: 20, scope: !7)
!39 = !DILocation(line: 58, column: 35, scope: !7)
!40 = !DILocation(line: 59, column: 25, scope: !7)
!41 = !DILocation(line: 59, column: 45, scope: !7)
!42 = !DILocation(line: 60, column: 33, scope: !7)
!43 = !DILocation(line: 60, column: 30, scope: !7)
!44 = !DILocation(line: 60, column: 44, scope: !7)
!45 = !DILocation(line: 60, column: 38, scope: !7)
!46 = !DILocation(line: 60, column: 25, scope: !7)
!47 = !DILocation(line: 60, column: 56, scope: !7)
!48 = !DILocation(line: 61, column: 25, scope: !7)
!49 = !DILocation(line: 61, column: 37, scope: !7)
!50 = !DILocation(line: 62, column: 25, scope: !7)
!51 = !DILocation(line: 62, column: 37, scope: !7)
!52 = !DILocation(line: 62, column: 4, scope: !7)
