Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date             : Fri Dec 29 21:12:40 2023
| Host             : DESKTOP-1LQGH74 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.200 |
| Dynamic (W)              | 0.078 |
| Device Static (W)        | 0.122 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 82.7  |
| Junction Temperature (C) | 27.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        7 |       --- |             --- |
| Slice Logic    |     0.005 |     1682 |       --- |             --- |
|   LUT as Logic |     0.005 |      729 |     53200 |            1.37 |
|   CARRY4       |    <0.001 |      171 |     13300 |            1.28 |
|   Register     |    <0.001 |      599 |    106400 |            0.56 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |    <0.001 |        2 |     53200 |           <0.01 |
|   Others       |     0.000 |       45 |       --- |             --- |
| Signals        |     0.005 |     1558 |       --- |             --- |
| MMCM           |     0.055 |        1 |         4 |           25.00 |
| DSPs           |     0.001 |        4 |       220 |            1.81 |
| I/O            |     0.011 |       41 |       200 |           20.50 |
| Static Power   |     0.122 |          |           |                 |
| Total          |     0.200 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.012 |      0.008 |
| Vccaux    |       1.800 |     0.050 |       0.031 |      0.019 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------------------+-----------------+
| Clock              | Domain                                         | Constraint (ns) |
+--------------------+------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | music/recoder/uclk_wiz/inst/clk_out1_clk_wiz_0 |            20.0 |
| clk_out2_clk_wiz_0 | music/recoder/uclk_wiz/inst/clk_out2_clk_wiz_0 |            88.6 |
| clk_out3_clk_wiz_0 | music/recoder/uclk_wiz/inst/clk_out3_clk_wiz_0 |            81.4 |
| clkfbout_clk_wiz_0 | music/recoder/uclk_wiz/inst/clkfbout_clk_wiz_0 |            40.0 |
+--------------------+------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| top                           |     0.078 |
|   AC_SDA_IOBUF_inst           |     0.000 |
|   Clocking                    |    <0.001 |
|   UART_crl                    |    <0.001 |
|     u_uart_rx                 |    <0.001 |
|     u_uart_tx                 |    <0.001 |
|   blinking                    |    <0.001 |
|   dClocking                   |    <0.001 |
|   display                     |    <0.001 |
|   divfreq_1Hz                 |    <0.001 |
|   dset                        |    <0.001 |
|   dtran                       |    <0.001 |
|   music                       |     0.056 |
|     recoder                   |     0.056 |
|       i2c_top_inst            |    <0.001 |
|         audio_codec_inst      |    <0.001 |
|         freq_div_inst         |    <0.001 |
|         i2c_config_inst       |    <0.001 |
|           i2c_controller_inst |    <0.001 |
|         sine_wave_inst        |    <0.001 |
|       ublk_mem_gen            |     0.000 |
|         U0                    |     0.000 |
|       uclk_wiz                |     0.055 |
|         inst                  |     0.055 |
|   set_time                    |     0.008 |
|   time_transfrom              |    <0.001 |
+-------------------------------+-----------+


