 
****************************************
Report : qor
Design : cva6
Scenario(s): mode_norm_ws0_wc_125
Version: S-2021.06-SP4
Date   : Thu Nov 14 12:00:07 2024
****************************************


  Scenario 'mode_norm_ws0_wc_125'
  Timing Path Group 'fast_vfo_clk'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:         13.35
  Critical Path Slack:           0.00
  Critical Path Clk Period:     14.25
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.48
  Total Hold Violation:       -307.20
  No. of Hold Violations:     1769.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        492
  Hierarchical Port Count:      78135
  Leaf Cell Count:              62087
  Buf/Inv Cell Count:           13626
  Buf Cell Count:                4435
  Inv Cell Count:                9191
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     54383
  Sequential Cell Count:         7704
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    94183.599903
  Noncombinational Area: 48549.760161
  Buf/Inv Area:          13796.439758
  Total Buffer Area:          5688.76
  Total Inverter Area:        8107.68
  Macro/Black Box Area:  57086.469727
  Net Area:                  0.000000
  Net XLength        :     1035842.81
  Net YLength        :     1052521.25
  -----------------------------------
  Cell Area:            199819.829791
  Design Area:          199819.829791
  Net Length        :      2088364.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         70870
  Nets With Violations:           841
  Max Trans Violations:            66
  Max Cap Violations:             784
  -----------------------------------


  Hostname: runnerr8-tss.gemalto.com

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              409.28
  -----------------------------------------
  Overall Compile Time:              442.68
  Overall Compile Wall Clock Time:    98.54

  --------------------------------------------------------------------

  Scenario: mode_norm_ws0_wc_125   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Scenario: mode_norm_ws0_wc_125  (Hold)  WNS: 0.48  TNS: 307.20  Number of Violating Paths: 1769
  Design (Hold)  WNS: 0.48  TNS: 307.20  Number of Violating Paths: 1769

  --------------------------------------------------------------------


1
