<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/dv/sv/i2c_agent/i2c_agent_cfg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="k">class</span> <span class="n">i2c_agent_cfg</span> <span class="k">extends</span> <span class="n">dv_base_agent_cfg</span><span class="p">;</span>
<a name="l-6"></a>
<a name="l-7"></a>  <span class="c1">// agent cfg knobs</span>
<a name="l-8"></a>  <span class="k">bit</span> <span class="n">en_cov</span>            <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// enable coverage</span>
<a name="l-9"></a>  <span class="k">bit</span> <span class="n">en_monitor</span>        <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span> <span class="c1">// enable monitor</span>
<a name="l-10"></a>  <span class="n">if_mode_e</span>             <span class="n">mode</span><span class="p">;</span>   <span class="c1">// host or device mode</span>
<a name="l-11"></a>
<a name="l-12"></a>  <span class="c1">// random variable and their constrains</span>
<a name="l-13"></a>  <span class="k">int</span> <span class="n">max_delay_ack</span>  <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-14"></a>  <span class="k">int</span> <span class="n">max_delay_nack</span> <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-15"></a>  <span class="k">int</span> <span class="n">max_delay_stop</span> <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-16"></a>  <span class="k">int</span> <span class="n">max_delay_data</span> <span class="o">=</span> <span class="mh">5</span><span class="p">;</span>
<a name="l-17"></a>
<a name="l-18"></a>  <span class="c1">// register values</span>
<a name="l-19"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">status</span><span class="p">;</span>           <span class="c1">// status register</span>
<a name="l-20"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">thigh</span><span class="p">;</span>            <span class="c1">// high period of the SCL in clock units</span>
<a name="l-21"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tlow</span><span class="p">;</span>             <span class="c1">// low period of the SCL in clock units</span>
<a name="l-22"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">t_r</span><span class="p">;</span>              <span class="c1">// rise time of both SDA and SCL in clock units</span>
<a name="l-23"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">t_f</span><span class="p">;</span>              <span class="c1">// fall time of both SDA and SCL in clock units</span>
<a name="l-24"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">thd_sta</span><span class="p">;</span>          <span class="c1">// hold time for (repeated) START in clock units</span>
<a name="l-25"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tsu_sta</span><span class="p">;</span>          <span class="c1">// setup time for repeated START in clock units</span>
<a name="l-26"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tsu_sto</span><span class="p">;</span>          <span class="c1">// setup time for STOP in clock units</span>
<a name="l-27"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tsu_dat</span><span class="p">;</span>          <span class="c1">// data setup time in clock units</span>
<a name="l-28"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">thd_dat</span><span class="p">;</span>          <span class="c1">// data hold time in clock units</span>
<a name="l-29"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">t_buf</span><span class="p">;</span>            <span class="c1">// bus free time between STOP and START in clock units</span>
<a name="l-30"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">30</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">timeout_val</span><span class="p">;</span>      <span class="c1">// max time target may stretch the clock</span>
<a name="l-31"></a>  <span class="k">bit</span>        <span class="n">timeout_enb</span><span class="p">;</span>      <span class="c1">// assert if target stretches clock past max</span>
<a name="l-32"></a>  <span class="k">bit</span> <span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tvd_ack</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>      <span class="c1">// minimum valid time for ack/nack (same to tvd_dat)</span>
<a name="l-33"></a>  
<a name="l-34"></a>  <span class="c1">// interface handle used by driver, monitor &amp; the sequencer, via cfg handle</span>
<a name="l-35"></a>  <span class="k">virtual</span> <span class="n">i2c_if</span>  <span class="n">vif</span><span class="p">;</span>
<a name="l-36"></a>
<a name="l-37"></a>  <span class="no">`uvm_object_utils_begin</span><span class="p">(</span><span class="n">i2c_agent_cfg</span><span class="p">)</span>
<a name="l-38"></a>    <span class="no">`uvm_field_int</span><span class="p">(</span><span class="n">en_cov</span><span class="p">,</span>           <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-39"></a>    <span class="no">`uvm_field_int</span><span class="p">(</span><span class="n">en_monitor</span><span class="p">,</span>       <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-40"></a>    <span class="no">`uvm_field_enum</span><span class="p">(</span><span class="n">if_mode_e</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">UVM_DEFAULT</span><span class="p">)</span>
<a name="l-41"></a>  <span class="no">`uvm_object_utils_end</span>
<a name="l-42"></a>
<a name="l-43"></a>  <span class="no">`uvm_object_new</span>
<a name="l-44"></a>
<a name="l-45"></a><span class="k">endclass</span> <span class="o">:</span> <span class="n">i2c_agent_cfg</span>
</pre></div>
</td></tr></table>
  </body>
</html>