<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>基于Avalon_MM接口的SDRAM读写 | VIOLET-FPGA</title><meta name="author" content="Violet"><meta name="copyright" content="Violet"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="程序设计思路一.大体思路框架    使用Avalon_MM接口后，我们只需考虑SDRAM_Control模块（SDRAM控制模块）【内含WRfifo,RDfifo】，如何满足接收和发送数据到Avalon_MM接口即可，不用考虑SDRAM内部运行的过程。   有四个状态,IDLE(空闲状态),WRITE(SDRAM写过程)，READ(SDRAM读过程)，DONE（结束）     展开查看相关代码">
<meta property="og:type" content="article">
<meta property="og:title" content="基于Avalon_MM接口的SDRAM读写">
<meta property="og:url" content="http://example.com/2023/05/23/%E5%9F%BA%E4%BA%8EAvalon_MM%E6%8E%A5%E5%8F%A3%E7%9A%84SDRAM%E8%AF%BB%E5%86%99/index.html">
<meta property="og:site_name" content="VIOLET-FPGA">
<meta property="og:description" content="程序设计思路一.大体思路框架    使用Avalon_MM接口后，我们只需考虑SDRAM_Control模块（SDRAM控制模块）【内含WRfifo,RDfifo】，如何满足接收和发送数据到Avalon_MM接口即可，不用考虑SDRAM内部运行的过程。   有四个状态,IDLE(空闲状态),WRITE(SDRAM写过程)，READ(SDRAM读过程)，DONE（结束）     展开查看相关代码">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="http://example.com/img/hs.png">
<meta property="article:published_time" content="2023-05-22T16:00:00.000Z">
<meta property="article:modified_time" content="2023-05-24T14:16:17.219Z">
<meta property="article:author" content="Violet">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="SDRAM">
<meta property="article:tag" content="Avalon_MM">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/hs.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/05/23/%E5%9F%BA%E4%BA%8EAvalon_MM%E6%8E%A5%E5%8F%A3%E7%9A%84SDRAM%E8%AF%BB%E5%86%99/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: {"limitCount":50,"languages":{"author":"Author: Violet","link":"Link: ","source":"Source: VIOLET-FPGA","info":"Copyright is owned by the author. For commercial reprints, please contact the author for authorization. For non-commercial reprints, please indicate the source."}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"Traditional Chinese Activated Manually","cht_to_chs":"Simplified Chinese Activated Manually","day_to_night":"Dark Mode Activated Manually","night_to_day":"Light Mode Activated Manually","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-left"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '基于Avalon_MM接口的SDRAM读写',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-05-24 22:16:17'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><script>window.paceOptions = {
  restartOnPushState: false
}

document.addEventListener('pjax:send', () => {
  Pace.restart()
})
</script><link rel="stylesheet" href="/css/loading-bar.css"/><script src="https://cdn.jsdelivr.net/npm/pace-js/pace.min.js"></script><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/hs.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">3</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">4</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">3</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/1.png')"><nav id="nav"><span id="blog-info"><a href="/" title="VIOLET-FPGA"><span class="site-name">VIOLET-FPGA</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> Search</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">基于Avalon_MM接口的SDRAM读写</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2023-05-22T16:00:00.000Z" title="Created 2023-05-23 00:00:00">2023-05-23</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2023-05-24T14:16:17.219Z" title="Updated 2023-05-24 22:16:17">2023-05-24</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/SDRAM/">SDRAM</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="基于Avalon_MM接口的SDRAM读写"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="程序设计思路"><a href="#程序设计思路" class="headerlink" title="程序设计思路"></a><font color= salmon size=5>程序设计思路</font ></h1><h2 id="一-大体思路框架"><a href="#一-大体思路框架" class="headerlink" title="一.大体思路框架 "></a><font color= salmon size=5>一.大体思路框架 </font ></h2><ul>
<li><font color= LightSkyBlue size=5>  使用Avalon_MM接口后，我们只需考虑SDRAM_Control模块（SDRAM控制模块）【内含WRfifo,RDfifo】，如何满足接收和发送数据到Avalon_MM接口即可，不用考虑SDRAM内部运行的过程。</font > </li>
<li><font color= red size=5> 有四个状态,IDLE(空闲状态),WRITE(SDRAM写过程)，READ(SDRAM读过程)，DONE（结束）</font ></li>
</ul>
<font color= fuchsia size=5> 
<details>
<summary>展开查看相关代码</summary>
<pre><code>

 <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="comment">//状态转移条件</span></span><br><span class="line"> <span class="keyword">assign</span> idle2read  = (state_c == IDLE) &amp;&amp; (rd_req) ;  <span class="comment">//当按键按下时，状态从IDLE跳转到READ</span></span><br><span class="line"> <span class="keyword">assign</span> idle2write = (state_c == IDLE) &amp;&amp; (rdusedw_sig &gt;= <span class="number">8&#x27;d3</span>);<span class="comment">//当WRfifo读端表示至少还有3个16bit数据后，状态从IDLE跳转到READ，开始进行读操作</span></span><br><span class="line"> <span class="keyword">assign</span> read2done  = (state_c == READ) &amp;&amp; (end_cnt_rd_num);<span class="comment">//当读出数据计数器记到结束条件（读出数据个数为3时），状态从READ跳转到DONE</span></span><br><span class="line"> <span class="keyword">assign</span> write2done = (state_c == WRITE)&amp;&amp; (end_cnt_wr_num);<span class="comment">//当写入数据计数器记到结束条件（写入数据个数为3时），状态从WRITE跳转到DONE</span></span><br><span class="line"> <span class="keyword">assign</span> done2idle  = (state_c == DONE) &amp;&amp; <span class="number">1&#x27;d1</span>;<span class="comment">//DONE状态直接跳转为IDLE</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p></code></pre></p>
</details>
</font > 




<h2 id="二-SDRAM从写入到读出的过程"><a href="#二-SDRAM从写入到读出的过程" class="headerlink" title="二.SDRAM从写入到读出的过程 "></a><font color= salmon size=5>二.SDRAM从写入到读出的过程 </font ></h2><ul>
<li><font color= LightSkyBlue size=5> 1. UART_RX接收到PC串口发送的8bit数据,传入SDRAM_Control模块里的WRfifo。</font > </li>
<li><font color= LightSkyBlue size=5> 2. WRfifo根据Avalon总线协议和WRfifo自身状态，控制WRfifo的读写使能的开启条件。</font ></li>
</ul>
<font color= fuchsia size=5> 
<details>
<summary>展开查看相关代码</summary>
<pre><code>


  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//WRfifo</span></span><br><span class="line"><span class="keyword">assign</span> wrreq_sig = (din_vld) &amp;&amp; (!wrfull_sig) ;  </span><br><span class="line"><span class="comment">//WRfifo里的写使能开启条件为：从UART_RX输入到SDRAM_Control模块的8bit数据有效(din_vld)，且WR_fifo写非空的状态下(!wrfull_sig)，进行WRfifo的写操作。</span></span><br><span class="line"><span class="keyword">assign</span> rdreq_sig = (!rdempty_sig) &amp;&amp; (!avm_waitrequest) &amp;&amp; (state_c == WRITE);</span><br><span class="line"><span class="comment">//WRfifo里的读使能开启条件为：当WRfifo读非空的状态下（rdreq_sig），且上升沿对等待请求（avm_waitrequest）为低的状态下【因为只有在avm_waitrequest为低电平时数据才能传入Avalon_MM串口(当avm_waitrequest为高电平时SDRAM还没有准备好接受或者发送数据)，进而传入SDRAM】， 且在读状态下，进行WRfifo数据的数据读出。</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>


<p></code></pre></p>
</details>
</font >





<ul>
<li><font color= LightSkyBlue size=5> 3. WRfifo的读使能要在读状态下且avm_waitrequest为低，WRfifo非读空状态下才有效。当WRfifo读使能有效时,要确保WRfifo里读端的每个16bit数据与SDRAM所要写入的地址的同时输入到Avalon_MM接口模块。所以让地址（Addr）计数开启条件和写入Avalon_MM 16bit数据个数开始计数条件都在读状态下且avm_waitrequest为低时开始，当avm_waitrequest拉高时停止计数，保持地址和数据，当avm_waitrequest再一次为低电平时，继续写入16bit数据和对应地址。因为avm_waitrequest会在接受到wr_en或rd_en信号后拉高，当SDRAM能接受数据后才会拉低avm_waitrequest，拉低时的每个时钟周期就可以接受1个16bit数据与其对应的地址位。在此期间wr_en或rd_en都持续有效，等到连续数据全部输入或者传出后，跳出WRITE和READ状态，wr_en或rd_en才拉低。</font ></li>
</ul>
<font color= fuchsia size=5> 
  <details>
<summary>展开查看相关代码</summary>
<pre><code>


  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//cnt_wr_addr 写地址计数</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">23</span>:<span class="number">0</span>] cnt_wr_addr;         <span class="comment">//24位宽地址   </span></span><br><span class="line"><span class="keyword">wire</span> add_cnt_wr_addr;                                                       </span><br><span class="line"><span class="keyword">wire</span> end_cnt_wr_addr;</span><br><span class="line"><span class="keyword">assign</span> add_cnt_wr_addr = (state_c == WRITE) &amp;&amp; (!avm_waitrequest); <span class="comment">//地址计数开始条件为读状态下，且avm_waitrequest为低电平时。保证了在WRfifo读请求有效时，同时传入地址位。当在读状态下，avm_waitrequest为低电平的每个周期都写入1个地址。（为了方便我们把地址计数数据也当为地址数据（相当于在读状态下，avm_waitrequest为低电平的每个周期都输入从0开始到对应第几次的地址））</span></span><br><span class="line"><span class="keyword">assign</span> end_cnt_wr_addr = (add_cnt_wr_addr) &amp;&amp; (cnt_wr_addr == <span class="number">24&#x27;d10</span>); <span class="comment">//最多可以计数10个地址（相当于最多写入10个地址）【可以修改为大于或等于写入的数据个数的地址位，因为每个数据需要与对应的地址匹配】</span></span><br><span class="line"></span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">         cnt_wr_addr &lt;= <span class="number">24&#x27;d0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_wr_addr) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (end_cnt_wr_addr) <span class="keyword">begin</span></span><br><span class="line">            cnt_wr_addr &lt;= <span class="number">24&#x27;d0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span>  cnt_wr_addr &lt;= cnt_wr_addr +<span class="number">24&#x27;d1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p> <br> 若地址计数个数设置为大于一次连续输入数据的个数，多余的地址可以作为串口端超过一次连续输入个数的数据的地址。</p>
<p> <br> example：在PC串口助手端口一次性输入16个8bit数据，状态机从IDLE跳转到WRITE的条件为rdusedw_sig &gt;&#x3D; 8’d3<br>（相当于wrusedw_sig &gt;&#x3D; 8’d6【因为WRfifo写端为8bit数据，读端为16bit数据，写端每写入2个8bit数据，写端<br>wrusedw_sig加2，读端rdusedw_sig才加1】），写入数据次数到3的时候，状态机从WRITE跳到DONE，DONE直接跳转<br>到IDLE，因状态机从IDLE跳转到WRITE的条件为rdusedw_sig &gt;&#x3D; 8’d3，WRfifo读出了3个16bits数据，还剩5个16b<br>it数据，满足IDLE跳转到WRITE的条件，再次进入写状态，等待avm_waitrequest为低电平时，从新把地址按顺序和WR<br>fifo里后续的3个16bit数据，依次同时对应传输到Avalon_MM，这样循环，直到不满足跳转条件。</p>
<p>【特殊情况】&#123;当数据大于剩余地址时，存储会出错，这需要考虑&#125;</p>
<p></code></pre></p>
</details>
</font >


<ul>
<li><font color= LightSkyBlue size=5> 4. 当WRfifo把3位16bit数据输入到Avalon_MM接口模块后，Avlaon会根据它自身协议把数据和对应的地址在同一时钟下写入SDRAM。</font ></li>
</ul>
<font color= fuchsia size=5> 
  <details>
<summary>展开查看相关代码</summary>
<pre><code>


  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="comment">//cnt_wr_num</span></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">4</span>:<span class="number">0</span>] cnt_wr_num;</span><br><span class="line"><span class="keyword">wire</span> add_cnt_wr_num;</span><br><span class="line"><span class="keyword">wire</span> end_cnt_wr_num;</span><br><span class="line"><span class="keyword">assign</span> add_cnt_wr_num = (state_c == WRITE) &amp;&amp; (!avm_waitrequest) ;<span class="comment">//数据输入计数开启条件为在WRTIE状态下且avm_waitrequest为低时计数</span></span><br><span class="line"><span class="keyword">assign</span> end_cnt_wr_num = (add_cnt_wr_num) &amp;&amp; (cnt_wr_num == <span class="number">5&#x27;d2</span>); <span class="comment">//计到3个数据后结束计数（跳转到DONE状态）</span></span><br><span class="line"></span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">         cnt_wr_num &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_wr_num) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (end_cnt_wr_num) <span class="keyword">begin</span></span><br><span class="line">            cnt_wr_num &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span>  cnt_wr_num &lt;= cnt_wr_num +<span class="number">1&#x27;d1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p></code></pre></p>
</details>
</font >






<ul>
<li><font color= LightSkyBlue size=5> 5. 当写入数据完成后，按下按键（按键控制读状态开始），当按键按下后，状态机从IDLE状态进入READ状态，与WRITE状态类似，在READ状态下，只需在avm_waitrequest为低时传入地址（ADDR）数据即可，Avalon_MM接口在rd_en信号有效，avm_waitrequest，且接受到地址后可以让SDRAM接受到读数据信号，但SDRAM内部会做一系列操作，可能从SDRAM读出数据时，READ状态已经过了，所以RDfifo的写请求（wrreq）条件为Avalon数据有效（avm_rd_data_vld）并且RDfifo非写满(!wrfull)状态，并不需要保证在读状态。RDfifo读端的读使能条件就很简单了，是串口发送模块非忙(!nrdy) 且RDfifo非读空 (!rdempty) 时就行。     </font ></li>
</ul>
<font color= fuchsia size=5> 
  <details>
<summary>展开查看相关代码</summary>
<pre><code>


  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//rdfifo</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] q_sig_2;</span><br><span class="line">   <span class="keyword">wire</span> rdreq_sig_2;</span><br><span class="line">   <span class="keyword">wire</span> rdempty_sig_2;</span><br><span class="line">   <span class="keyword">wire</span> wrreq_sig_2;</span><br><span class="line">   <span class="keyword">wire</span> wrfull_sig_2;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]dout_r;</span><br><span class="line">   <span class="keyword">reg</span> dout_vld_r;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">      dout_r &lt;= <span class="number">0</span> ;</span><br><span class="line">      dout_vld_r &lt;= <span class="number">0</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">begin</span></span><br><span class="line">   dout_r  &lt;=  q_sig_2;</span><br><span class="line">   dout_vld_r &lt;= rdreq_sig_2;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">assign</span> dout = dout_r; </span><br><span class="line">   <span class="keyword">assign</span> dout_vld = dout_vld_r;<span class="comment">//输出数据和输出有效信号同时延迟一拍，保证传入串口发送模块的数据稳定，也保证了有效数据信号和有效数据同步</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">assign</span> rdreq_sig_2 = (!nrdy) &amp;&amp; (!rdempty_sig_2) ; </span><br><span class="line">   <span class="keyword">assign</span> wrreq_sig_2 = (avm_rd_data_vld) &amp;&amp; (!wrfull_sig_2) ; <span class="comment">//输出数据时，可能已经不是在读状态了</span></span><br></pre></td></tr></table></figure>
<p></code></pre></p>
</details>
</font >


<ul>
<li><font color= LightSkyBlue size=5> wr_en和rd_en的条件分别读写状态和读状态（因为读，写使能是低电平有效，所以取反）。虽然拉高了读写状态，但是只有在avm_waitrequest为低才有数据的传输，写状态结束后已经把数据传入了Avlaon,【特别】读状态结束后，数据不一定能传输完成，因为指令虽传入SDRAM，但SDRAM输出数据还有一段时间。上面已经说过了，这里就不再累述。</li>
</ul>
<font color= fuchsia size=5> 
  <details>
<summary>展开查看相关代码</summary>
<pre><code>


  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//wr_en,rd_en</span></span><br><span class="line">   <span class="keyword">assign</span>   avm_wr_n = !(state_c == WRITE);<span class="comment">//输出</span></span><br><span class="line">   <span class="keyword">assign</span>   avm_rd_n = !(state_c == READ);<span class="comment">//输出</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p></code></pre></p>
</details>
</font >





<ul>
<li><font color= LightSkyBlue size=5>地址（ADDR）因为只有一条线，所以需要读写共用一条地址线。</li>
</ul>
<font color= fuchsia size=5> 
<details>
<summary>展开查看相关代码</summary>
<pre><code>


  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//addr有效地址位数据</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">23</span>:<span class="number">0</span>] addr;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> avm_addr = addr;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> addr = (&#123;<span class="number">24</span>&#123;state_c == READ&#125;&#125; &amp; cnt_rd_addr) | (&#123;<span class="number">24</span>&#123;state_c == WRITE&#125;&#125; &amp; cnt_wr_addr) ;<span class="comment">//有效地址位</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p></code></pre></p>
</details>
</font >


<h1 id="程序代码"><a href="#程序代码" class="headerlink" title="程序代码"></a><font color= salmon size=5>程序代码</font ></h1><h2 id="Avalon-MM控制模块代码"><a href="#Avalon-MM控制模块代码" class="headerlink" title="Avalon_MM控制模块代码 "></a><font color= salmon size=5>Avalon_MM控制模块代码 </font ></h2><code>


  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sdram_ctrl (</span><br><span class="line">    <span class="keyword">input</span> sys_clk_in,</span><br><span class="line">    <span class="keyword">input</span> sys_clk_out,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//pll</span></span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//uart_rx</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>]din,</span><br><span class="line">    <span class="keyword">input</span> din_vld,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//uart_tx</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]dout,</span><br><span class="line">    <span class="keyword">output</span> dout_vld,</span><br><span class="line">    <span class="keyword">input</span> nrdy,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//key_debounce</span></span><br><span class="line">    <span class="keyword">input</span> rd_req,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//sdram_interface</span></span><br><span class="line">    <span class="comment">//output [1:0]avm_byteenable,</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">23</span>:<span class="number">0</span>]avm_addr,</span><br><span class="line">    <span class="keyword">output</span> avm_wr_n,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>]avm_wr_data,</span><br><span class="line">    <span class="keyword">output</span> avm_rd_n,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>]avm_rd_data,</span><br><span class="line">    <span class="keyword">input</span>  avm_rd_data_vld,</span><br><span class="line">    <span class="keyword">input</span> avm_waitrequest</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]state_c;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]state_n;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">localparam</span> IDLE  = <span class="number">4&#x27;b0001</span>,</span><br><span class="line">               READ  = <span class="number">4&#x27;b0010</span>,</span><br><span class="line">               WRITE = <span class="number">4&#x27;b0100</span>,</span><br><span class="line">               DONE  = <span class="number">4&#x27;b1000</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> idle2read;</span><br><span class="line">    <span class="keyword">wire</span> idle2write;</span><br><span class="line">    <span class="keyword">wire</span> read2done;</span><br><span class="line">    <span class="keyword">wire</span> write2done;</span><br><span class="line">    <span class="keyword">wire</span> done2idle;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//cnt_wr_addr</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">23</span>:<span class="number">0</span>] cnt_wr_addr;</span><br><span class="line"><span class="keyword">wire</span> add_cnt_wr_addr;</span><br><span class="line"><span class="keyword">wire</span> end_cnt_wr_addr;</span><br><span class="line"><span class="keyword">assign</span> add_cnt_wr_addr = (state_c == WRITE) &amp;&amp; (!avm_waitrequest);</span><br><span class="line"><span class="keyword">assign</span> end_cnt_wr_addr = (add_cnt_wr_addr) &amp;&amp; (cnt_wr_addr == <span class="number">24&#x27;d10</span>);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">         cnt_wr_addr &lt;= <span class="number">24&#x27;d0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_wr_addr) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (end_cnt_wr_addr) <span class="keyword">begin</span></span><br><span class="line">            cnt_wr_addr &lt;= <span class="number">24&#x27;d0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span>  cnt_wr_addr &lt;= cnt_wr_addr +<span class="number">24&#x27;d1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//cnt_rd_addr</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">23</span>:<span class="number">0</span>] cnt_rd_addr;</span><br><span class="line"><span class="keyword">wire</span> add_cnt_rd_addr;</span><br><span class="line"><span class="keyword">wire</span> end_cnt_rd_addr;</span><br><span class="line"><span class="keyword">assign</span> add_cnt_rd_addr = (state_c == READ) &amp;&amp; (!avm_waitrequest);</span><br><span class="line"><span class="keyword">assign</span> end_cnt_rd_addr = (add_cnt_rd_addr) &amp;&amp; (cnt_rd_addr == <span class="number">24&#x27;d10</span>);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">         cnt_rd_addr &lt;= <span class="number">24&#x27;d0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_rd_addr) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (end_cnt_rd_addr) <span class="keyword">begin</span></span><br><span class="line">            cnt_rd_addr &lt;= <span class="number">24&#x27;d0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span>  cnt_rd_addr &lt;= cnt_rd_addr +<span class="number">24&#x27;d1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//addr有效地址位数据</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">23</span>:<span class="number">0</span>] addr;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> avm_addr = addr;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> addr = (&#123;<span class="number">24</span>&#123;state_c == READ&#125;&#125; &amp; cnt_rd_addr) | (&#123;<span class="number">24</span>&#123;state_c == WRITE&#125;&#125; &amp; cnt_wr_addr) ;<span class="comment">//有效地址位</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//cnt_wr_num</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">4</span>:<span class="number">0</span>] cnt_wr_num;</span><br><span class="line"><span class="keyword">wire</span> add_cnt_wr_num;</span><br><span class="line"><span class="keyword">wire</span> end_cnt_wr_num;</span><br><span class="line"><span class="keyword">assign</span> add_cnt_wr_num = (state_c == WRITE) &amp;&amp; (!avm_waitrequest) ;</span><br><span class="line"><span class="keyword">assign</span> end_cnt_wr_num = (add_cnt_wr_num) &amp;&amp; (cnt_wr_num == <span class="number">5&#x27;d2</span>);</span><br><span class="line"></span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">         cnt_wr_num &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_wr_num) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (end_cnt_wr_num) <span class="keyword">begin</span></span><br><span class="line">            cnt_wr_num &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span>  cnt_wr_num &lt;= cnt_wr_num +<span class="number">1&#x27;d1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//cnt_rd_num</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">4</span>:<span class="number">0</span>] cnt_rd_num;</span><br><span class="line"><span class="keyword">wire</span> add_cnt_rd_num;</span><br><span class="line"><span class="keyword">wire</span> end_cnt_rd_num;</span><br><span class="line"><span class="keyword">assign</span> add_cnt_rd_num = (state_c == READ) &amp;&amp; (!avm_waitrequest);</span><br><span class="line"><span class="keyword">assign</span> end_cnt_rd_num = (add_cnt_rd_num) &amp;&amp; (cnt_rd_num == <span class="number">5&#x27;d2</span>);</span><br><span class="line"></span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">         cnt_rd_num &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_rd_num) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (end_cnt_rd_num) <span class="keyword">begin</span></span><br><span class="line">            cnt_rd_num &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span>  cnt_rd_num &lt;= cnt_rd_num +<span class="number">1&#x27;d1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//fifo连线</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">wire</span> wrfull_sig;</span><br><span class="line">   <span class="keyword">wire</span> wrreq_sig;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] wrusedw_sig;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">6</span>:<span class="number">0</span>] rdusedw_sig;</span><br><span class="line">   </span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//状态转移条件</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">assign</span> idle2read  = (state_c == IDLE) &amp;&amp; (rd_req) ;</span><br><span class="line">   <span class="keyword">assign</span> idle2write = (state_c == IDLE) &amp;&amp; (rdusedw_sig &gt;= <span class="number">8&#x27;d3</span>);</span><br><span class="line">   <span class="keyword">assign</span> read2done  = (state_c == READ) &amp;&amp; (end_cnt_rd_num);</span><br><span class="line">   <span class="keyword">assign</span> write2done = (state_c == WRITE)&amp;&amp; (end_cnt_wr_num);</span><br><span class="line">   <span class="keyword">assign</span> done2idle  = (state_c == DONE) &amp;&amp; <span class="number">1&#x27;d1</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//时序描述状态转移      </span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">      <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            state_c &lt;= IDLE           ;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span> state_c &lt;= state_n      ;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//组合逻辑描述状态转移</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">      <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">case</span> (state_c)</span><br><span class="line">          IDLE       :</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (idle2read) <span class="keyword">begin</span></span><br><span class="line">               state_n = READ;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (idle2write) <span class="keyword">begin</span></span><br><span class="line">               state_n = WRITE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> state_n = state_c;</span><br><span class="line">          <span class="keyword">end</span> </span><br><span class="line">          </span><br><span class="line">          READ       :</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (read2done) <span class="keyword">begin</span></span><br><span class="line">               state_n = DONE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> state_n = state_c;</span><br><span class="line">          <span class="keyword">end</span>   </span><br><span class="line">          </span><br><span class="line">          WRITE      :</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (write2done) <span class="keyword">begin</span></span><br><span class="line">               state_n = DONE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> state_n = state_c;</span><br><span class="line">          <span class="keyword">end</span> </span><br><span class="line">          </span><br><span class="line">          DONE       :</span><br><span class="line">          <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (done2idle) <span class="keyword">begin</span></span><br><span class="line">               state_n = IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> state_n = state_c;</span><br><span class="line">          <span class="keyword">end</span>   </span><br><span class="line">          </span><br><span class="line">            <span class="keyword">default</span>: state_n =IDLE;</span><br><span class="line">         <span class="keyword">endcase</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//输出端口赋值   </span></span><br><span class="line"></span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>]avm_wr_data_w;</span><br><span class="line"></span><br><span class="line">   <span class="keyword">assign</span>   avm_wr_n = !(state_c == WRITE);<span class="comment">//输出</span></span><br><span class="line">   <span class="keyword">assign</span>   avm_rd_n = !(state_c == READ);<span class="comment">//输出</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//rdfifo</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] q_sig_2;</span><br><span class="line">   <span class="keyword">wire</span> rdreq_sig_2;</span><br><span class="line">   <span class="keyword">wire</span> rdempty_sig_2;</span><br><span class="line">   <span class="keyword">wire</span> wrreq_sig_2;</span><br><span class="line">   <span class="keyword">wire</span> wrfull_sig_2;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]dout_r;</span><br><span class="line">   <span class="keyword">reg</span> dout_vld_r;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">      dout_r &lt;= <span class="number">0</span> ;</span><br><span class="line">      dout_vld_r &lt;= <span class="number">0</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">begin</span></span><br><span class="line">   dout_r  &lt;=  q_sig_2;</span><br><span class="line">   dout_vld_r &lt;= rdreq_sig_2;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">   <span class="keyword">assign</span> dout = dout_r;</span><br><span class="line">   <span class="keyword">assign</span> dout_vld = dout_vld_r;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">   <span class="keyword">assign</span> rdreq_sig_2 = (!nrdy) &amp;&amp; (!rdempty_sig_2) ;</span><br><span class="line">   <span class="keyword">assign</span> wrreq_sig_2 = (avm_rd_data_vld) &amp;&amp; (!wrfull_sig_2) ; <span class="comment">//输出数据时，可能已经不是在读状态了</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="comment">//wrfifo</span></span><br><span class="line"></span><br><span class="line">   <span class="keyword">wire</span> rdreq_sig;</span><br><span class="line">   <span class="keyword">wire</span> rdempty_sig;</span><br><span class="line">   <span class="keyword">assign</span> wrreq_sig = (din_vld) &amp;&amp; (!wrfull_sig) ;</span><br><span class="line">   <span class="keyword">assign</span> rdreq_sig = (!rdempty_sig) &amp;&amp; (!avm_waitrequest) &amp;&amp; (state_c == WRITE);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">assign</span> avm_wr_data = avm_wr_data_w;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">fifo_1	fifo_1_inst (</span><br><span class="line">	<span class="variable">.aclr</span> ( !rst_n ),</span><br><span class="line">	<span class="variable">.data</span> ( din ),</span><br><span class="line">	<span class="variable">.rdclk</span> ( clk ),</span><br><span class="line">	<span class="variable">.rdreq</span> ( rdreq_sig ),</span><br><span class="line">	<span class="variable">.wrclk</span> ( sys_clk_in ),</span><br><span class="line">	<span class="variable">.wrreq</span> ( wrreq_sig ),</span><br><span class="line">	<span class="variable">.q</span> ( avm_wr_data_w ),</span><br><span class="line">	<span class="variable">.rdempty</span> ( rdempty_sig ),</span><br><span class="line">	<span class="variable">.rdfull</span> ( rdfull_sig ),</span><br><span class="line">	<span class="variable">.rdusedw</span> ( rdusedw_sig ),</span><br><span class="line">	<span class="variable">.wrempty</span> ( wrempty_sig ),</span><br><span class="line">	<span class="variable">.wrfull</span> ( wrfull_sig ),</span><br><span class="line">	<span class="variable">.wrusedw</span> ( wrusedw_sig )</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">6</span>:<span class="number">0</span>]  rdusedw_sig_2;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>]  wrusedw_sig_2;</span><br><span class="line">fifo_2	fifo_2_inst (</span><br><span class="line">	<span class="variable">.aclr</span> ( !rst_n ),</span><br><span class="line">	<span class="variable">.data</span> ( avm_rd_data ),</span><br><span class="line">	<span class="variable">.rdclk</span> ( sys_clk_out ),</span><br><span class="line">	<span class="variable">.rdreq</span> ( rdreq_sig_2 ),</span><br><span class="line">	<span class="variable">.wrclk</span> ( clk ),</span><br><span class="line">	<span class="variable">.wrreq</span> ( wrreq_sig_2 ),</span><br><span class="line">	<span class="variable">.q</span> ( q_sig_2 ),</span><br><span class="line">	<span class="variable">.rdempty</span> ( rdempty_sig_2 ),</span><br><span class="line">	<span class="variable">.rdfull</span> ( rdfull_sig_2 ),</span><br><span class="line">	<span class="variable">.rdusedw</span> ( rdusedw_sig_2 ),</span><br><span class="line">	<span class="variable">.wrempty</span> ( wrempty_sig_2 ),</span><br><span class="line">	<span class="variable">.wrfull</span> ( wrfull_sig_2 ),</span><br><span class="line">	<span class="variable">.wrusedw</span> ( wrusedw_sig_2 )</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
</code>













<h2 id="SDRAM-TOP模块代码"><a href="#SDRAM-TOP模块代码" class="headerlink" title="SDRAM_TOP模块代码 "></a><font color= salmon size=5>SDRAM_TOP模块代码 </font ></h2><code>


  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sdram_top (</span><br><span class="line">    <span class="keyword">input</span> sys_clk           ,</span><br><span class="line">    <span class="keyword">input</span> rst_n             ,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//uart_rx</span></span><br><span class="line">    <span class="keyword">input</span> uart_txd          ,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//uart_tx</span></span><br><span class="line">    <span class="keyword">output</span> uart_rxd         ,</span><br><span class="line"></span><br><span class="line">    <span class="comment">//key_debounce</span></span><br><span class="line">    <span class="keyword">input</span> key_in            ,   </span><br><span class="line"></span><br><span class="line">    <span class="comment">//pll to sdram</span></span><br><span class="line">    <span class="keyword">output</span> sdram_ctrl_clk   ,</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//sdram_interface</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">12</span>:<span class="number">0</span>]mem_addr   ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]mem_ba      ,</span><br><span class="line">    <span class="keyword">output</span> mem_cas_n        ,</span><br><span class="line">    <span class="keyword">output</span> mem_cs_n         ,</span><br><span class="line">    <span class="keyword">output</span> mem_cke          ,</span><br><span class="line">    <span class="keyword">output</span> mem_ras_n        ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]mem_dqm     ,</span><br><span class="line">    <span class="keyword">output</span> mem_we_n         ,</span><br><span class="line">    <span class="keyword">inout</span>  [<span class="number">15</span>:<span class="number">0</span>]mem_dq</span><br><span class="line">    </span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">   <span class="comment">// wire [15:0]mem_dq_in;</span></span><br><span class="line">   <span class="comment">// wire [15:0]mem_dq_out;</span></span><br><span class="line">   <span class="comment">// wire mem_dq_en;</span></span><br><span class="line">   <span class="comment">// </span></span><br><span class="line">   <span class="comment">// assign mem_dq_in = mem_dq;</span></span><br><span class="line">   <span class="comment">// assign mem_dq = (mem_dq_en)?mem_dq_out:1&#x27;dz;</span></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//uart_rx  to sdram_ctrl</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]rx_dout; </span><br><span class="line">    <span class="keyword">wire</span> rx_dout_vld;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//uart_tx  to sdram_ctrl</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]tx_din;</span><br><span class="line">    <span class="keyword">wire</span> tx_din_vld;</span><br><span class="line">    <span class="keyword">wire</span> nrdy;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//key_debounce to sdram_ctrl</span></span><br><span class="line">    <span class="keyword">wire</span> key_out;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">//sdram_ctrl to sdram_interface</span></span><br><span class="line">    <span class="comment">//wire [1:0]avm_byteenable;</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">23</span>:<span class="number">0</span>]avm_addr     ;</span><br><span class="line">    <span class="keyword">wire</span> avm_wr_n           ;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>]avm_wr_data  ;</span><br><span class="line">    <span class="keyword">wire</span> avm_rd_n           ;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>]avm_rd_data  ;</span><br><span class="line">    <span class="keyword">wire</span> avm_rd_data_vld    ;</span><br><span class="line">    <span class="keyword">wire</span> avm_waitrequest    ;</span><br><span class="line"></span><br><span class="line">    <span class="comment">//pll to sdram_ctrl sdram_interface</span></span><br><span class="line">    <span class="keyword">wire</span> sdram_clk          ;</span><br><span class="line"></span><br><span class="line"><span class="comment">//////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">key_debounce u_key_debounce(</span><br><span class="line">    <span class="comment">/*input*/</span>  <span class="variable">.sys_clk</span>(sys_clk)      ,</span><br><span class="line">    <span class="comment">/*input*/</span>  <span class="variable">.rst_n</span>(rst_n)          ,</span><br><span class="line">    <span class="comment">/*input*/</span>  <span class="variable">.key</span>(key_in)           ,</span><br><span class="line">    <span class="comment">/*output*/</span> <span class="variable">.keyflag</span>(key_out)  </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"> uart_rx u_uart_rx(</span><br><span class="line">    <span class="comment">/*input*/</span>       <span class="variable">.sys_clk</span>(sys_clk)                       ,</span><br><span class="line">    <span class="comment">/*input*/</span>       <span class="variable">.rst_n</span>(rst_n)                           ,</span><br><span class="line">    <span class="comment">/*input*/</span>       <span class="variable">.rx</span>(uart_txd)                           ,</span><br><span class="line">    <span class="comment">/*output [7:0]*/</span><span class="variable">.uart_rx_data</span>(rx_dout)                  ,</span><br><span class="line">    <span class="comment">/*output*/</span>      <span class="variable">.uart_rx_lvd</span>(rx_dout_vld)</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"> uart_tx u_uart_tx(</span><br><span class="line">    <span class="comment">/*input*/</span>         <span class="variable">.sys_clk</span>(sys_clk)                     ,</span><br><span class="line">    <span class="comment">/*input*/</span>         <span class="variable">.rst_n</span>(rst_n)                         ,</span><br><span class="line">    <span class="comment">/*input [7:0]*/</span>   <span class="variable">.fifo_data_i</span>(tx_din)                  ,</span><br><span class="line">    <span class="comment">/*input*/</span>         <span class="variable">.tx_data_lvd_i</span>(tx_din_vld)            ,</span><br><span class="line">    <span class="comment">/*output*/</span>        <span class="variable">.busy</span>(nrdy)                           ,</span><br><span class="line">    <span class="comment">/*output*/</span>        <span class="variable">.tx_data</span>(uart_rxd)</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"> sdram_ctrl u_sdram_ctrl(</span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.sys_clk_in</span>(sys_clk),</span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.sys_clk_out</span>(sys_clk),</span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.rst_n</span>(rst_n),</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//pll</span></span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.clk</span>(sdram_clk),</span><br><span class="line"></span><br><span class="line">    <span class="comment">//uart_rx</span></span><br><span class="line">    <span class="comment">/*input [7:0]*/</span>     <span class="variable">.din</span>(rx_dout),</span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.din_vld</span>(rx_dout_vld),</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//uart_tx</span></span><br><span class="line">    <span class="comment">/*output [7:0]*/</span>    <span class="variable">.dout</span>(tx_din),</span><br><span class="line">    <span class="comment">/*output*/</span>          <span class="variable">.dout_vld</span>(tx_din_vld),</span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.nrdy</span>(nrdy),</span><br><span class="line"></span><br><span class="line">    <span class="comment">//key_debounce</span></span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.rd_req</span>(key_out),</span><br><span class="line"></span><br><span class="line">    <span class="comment">//sdram_interface</span></span><br><span class="line">    <span class="comment">//*output [1:0]*/    .avm_byteenable(avm_byteenable),</span></span><br><span class="line">    <span class="comment">/*output [23:0]*/</span>   <span class="variable">.avm_addr</span>(avm_addr),</span><br><span class="line">    <span class="comment">/*output*/</span>          <span class="variable">.avm_wr_n</span>(avm_wr_n),</span><br><span class="line">    <span class="comment">/*output [15:0]*/</span>   <span class="variable">.avm_wr_data</span>(avm_wr_data),</span><br><span class="line">    <span class="comment">/*output*/</span>          <span class="variable">.avm_rd_n</span>(avm_rd_n),</span><br><span class="line">    <span class="comment">/*input  [15:0]*/</span>   <span class="variable">.avm_rd_data</span>(avm_rd_data),</span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.avm_rd_data_vld</span>(avm_rd_data_vld),</span><br><span class="line">    <span class="comment">/*input*/</span>           <span class="variable">.avm_waitrequest</span>(avm_waitrequest)</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"><span class="comment">//Avalon_MM IP调用</span></span><br><span class="line">	sdram u0 (</span><br><span class="line">		<span class="variable">.clk_clk</span>                    (sdram_clk),            <span class="comment">//          clk.clk</span></span><br><span class="line">		<span class="variable">.reset_reset_n</span>              (rst_n),                <span class="comment">//        reset.reset_n</span></span><br><span class="line">		<span class="variable">.avalon_slave_address</span>       (avm_addr),             <span class="comment">// avalon_slave.address</span></span><br><span class="line">		<span class="variable">.avalon_slave_byteenable_n</span>  (<span class="number">2&#x27;b00</span>),                <span class="comment">//             .byteenable_n</span></span><br><span class="line">		<span class="variable">.avalon_slave_chipselect</span>    (<span class="number">1&#x27;b1</span>),                 <span class="comment">//             .chipselect</span></span><br><span class="line">		<span class="variable">.avalon_slave_writedata</span>     (avm_wr_data),          <span class="comment">//             .writedata</span></span><br><span class="line">		<span class="variable">.avalon_slave_read_n</span>        (avm_rd_n),             <span class="comment">//             .read_n</span></span><br><span class="line">		<span class="variable">.avalon_slave_write_n</span>       (avm_wr_n),             <span class="comment">//             .write_n</span></span><br><span class="line">		<span class="variable">.avalon_slave_readdata</span>      (avm_rd_data),          <span class="comment">//             .readdata</span></span><br><span class="line">		<span class="variable">.avalon_slave_readdatavalid</span> (avm_rd_data_vld),      <span class="comment">//             .readdatavalid</span></span><br><span class="line">		<span class="variable">.avalon_slave_waitrequest</span>   (avm_waitrequest),      <span class="comment">//             .waitrequest</span></span><br><span class="line">		<span class="variable">.sdram_mem_addr</span>             (mem_addr),             <span class="comment">//    sdram_mem.addr</span></span><br><span class="line">		<span class="variable">.sdram_mem_ba</span>               (mem_ba),               <span class="comment">//             .ba</span></span><br><span class="line">		<span class="variable">.sdram_mem_cas_n</span>            (mem_cas_n),            <span class="comment">//             .cas_n</span></span><br><span class="line">		<span class="variable">.sdram_mem_cke</span>              (mem_cke),              <span class="comment">//             .cke</span></span><br><span class="line">		<span class="variable">.sdram_mem_cs_n</span>             (mem_cs_n),             <span class="comment">//             .cs_n</span></span><br><span class="line">		<span class="variable">.sdram_mem_dq</span>               (mem_dq ),              <span class="comment">//             .dq</span></span><br><span class="line">		<span class="variable">.sdram_mem_dqm</span>              (mem_dqm),              <span class="comment">//             .dqm</span></span><br><span class="line">		<span class="variable">.sdram_mem_ras_n</span>            (mem_ras_n),            <span class="comment">//             .ras_n</span></span><br><span class="line">		<span class="variable">.sdram_mem_we_n</span>             (mem_we_n)              <span class="comment">//             .we_n</span></span><br><span class="line">	);         <span class="comment">//相当于下面的sdram_interface模块</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//sdram_interface u_sdram_interface(</span></span><br><span class="line"><span class="comment">//   /*input*/           .rst_n(rst_n),</span></span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="comment">//   //pll</span></span><br><span class="line"><span class="comment">//   /*input*/           .clk(sdram_ctrl_clk),</span></span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="comment">//   //sdram_ctrl</span></span><br><span class="line"><span class="comment">//   /*input [1:0]*/     .avs_byteenable(avm_byteenable),</span></span><br><span class="line"><span class="comment">//   /*input [23:0]*/    .avs_addr(avm_addr),</span></span><br><span class="line"><span class="comment">//   /*input*/           .avs_wr_n(avm_wr_n),</span></span><br><span class="line"><span class="comment">//   /*input [15:0]*/    .avs_wr_data(avm_wr_data),</span></span><br><span class="line"><span class="comment">//   /*input*/           .avs_rd_n(avm_rd_n),</span></span><br><span class="line"><span class="comment">//   /*output [15:0]*/   .avs_rd_data(avm_rd_data),</span></span><br><span class="line"><span class="comment">//   /*output*/          .avs_rd_data_vld(avm_rd_data_vld),</span></span><br><span class="line"><span class="comment">//   /*output*/          .avs_waitrequest(avm_waitrequest),</span></span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="comment">//   //sdram</span></span><br><span class="line"><span class="comment">//   /*output [12:0]*/   .mem_addr(mem_addr),</span></span><br><span class="line"><span class="comment">//   /*output [1:0]*/    .mem_ba(mem_ba),</span></span><br><span class="line"><span class="comment">//   /*output*/          .mem_cas_n(mem_cas_n),</span></span><br><span class="line"><span class="comment">//   /*output*/          .mem_cke(mem_cke),</span></span><br><span class="line"><span class="comment">//   /*output*/          .mem_cs_n(mem_cs_n),</span></span><br><span class="line"><span class="comment">//   /*output*/          .mem_ras_n(mem_ras_n),</span></span><br><span class="line"><span class="comment">//   /*output [15:0]*/   .mem_dq_out(mem_dq_out),</span></span><br><span class="line"><span class="comment">//   /*output*/          .mem_dq_en(mem_dq_en),</span></span><br><span class="line"><span class="comment">//   /*input [15:0]*/    .mem_dq_in(mem_dq_in),</span></span><br><span class="line"><span class="comment">//   /*output [1:0]*/    .mem_dqm(mem_dqm),</span></span><br><span class="line"><span class="comment">//   /*output*/          .mem_we_n(mem_we_n)</span></span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="comment">//;</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">my_pll	my_pll_inst (</span><br><span class="line">	<span class="variable">.areset</span> ( !rst_n ),</span><br><span class="line">	<span class="variable">.inclk0</span> ( sys_clk ),</span><br><span class="line">	<span class="variable">.c0</span> ( sdram_clk ),</span><br><span class="line">	<span class="variable">.c1</span> ( sdram_ctrl_clk),<span class="comment">//偏移75</span></span><br><span class="line">	<span class="variable">.locked</span> ( locked_sig )</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>


   </code>








<h2 id="UART-TX模块代码"><a href="#UART-TX模块代码" class="headerlink" title="UART_TX模块代码 "></a><font color= salmon size=5>UART_TX模块代码 </font ></h2> <code>


<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uart_tx (</span><br><span class="line">    <span class="keyword">input</span> sys_clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>]fifo_data_i,</span><br><span class="line">    <span class="keyword">input</span> tx_data_lvd_i,</span><br><span class="line">    <span class="keyword">output</span> busy,</span><br><span class="line">    <span class="keyword">output</span> tx_data</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">parameter</span> TX_BAUD_MAX = <span class="number">16&#x27;d5208</span>;</span><br><span class="line">    <span class="keyword">parameter</span> TX_BIT_MAX = <span class="number">4&#x27;d9</span>     ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]tx_baud               ;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]  tx_bit               ;</span><br><span class="line">    <span class="keyword">reg</span> tx_data_flag                ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> add_tx_baud                ;</span><br><span class="line">    <span class="keyword">wire</span> end_tx_baud                ;</span><br><span class="line">    <span class="keyword">wire</span> add_tx_bit                 ;</span><br><span class="line">    <span class="keyword">wire</span> end_tx_bit                 ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> add_tx_baud = tx_data_flag                                       ;  </span><br><span class="line">    <span class="keyword">assign</span> end_tx_baud = add_tx_baud &amp;&amp; ( tx_baud == TX_BAUD_MAX - <span class="number">16&#x27;d1</span> )  ;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> add_tx_bit = end_tx_baud                                         ;</span><br><span class="line">    <span class="keyword">assign</span> end_tx_bit = add_tx_bit &amp;&amp; (tx_bit == TX_BIT_MAX)           ;</span><br><span class="line">    <span class="keyword">assign</span> busy = tx_data_flag                                              ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (add_tx_baud) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (end_tx_baud) <span class="keyword">begin</span></span><br><span class="line">            tx_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> tx_baud &lt;= tx_baud + <span class="number">16&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span>                                                       <span class="comment">//baud计数</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_bit &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (add_tx_bit) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (end_tx_bit) <span class="keyword">begin</span></span><br><span class="line">            tx_bit &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> tx_bit &lt;= tx_bit + <span class="number">4&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span>                                                       <span class="comment">//bit计数</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_data_flag &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (tx_data_lvd_i) <span class="keyword">begin</span></span><br><span class="line">        tx_data_flag &lt;= <span class="number">1&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (end_tx_bit) <span class="keyword">begin</span></span><br><span class="line">        tx_data_flag &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span>                                                       <span class="comment">//baud加数标志</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>]tx_data_r;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_data_r &lt;= <span class="number">10&#x27;h3ff</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> ( tx_data_lvd_i ) <span class="keyword">begin</span></span><br><span class="line">        tx_data_r &lt;= &#123;<span class="number">1&#x27;b1</span>,fifo_data_i,<span class="number">1&#x27;b0</span>&#125;;                       <span class="comment">//先进先出</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>                                                                 <span class="comment">//把有效的8位数据转换为标准10位数据</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> tx_data_o               ;</span><br><span class="line">    <span class="keyword">assign</span> tx_data = tx_data_o  ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_data_o &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (tx_baud == <span class="number">16&#x27;d1</span>) <span class="keyword">begin</span></span><br><span class="line">        tx_data_o &lt;= tx_data_r[tx_bit];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>

 </code>




<h2 id="UART-RX模块代码"><a href="#UART-RX模块代码" class="headerlink" title="UART_RX模块代码 "></a><font color= salmon size=5>UART_RX模块代码 </font ></h2> <code>


<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uart_rx (</span><br><span class="line">    <span class="keyword">input</span> sys_clk                               ,</span><br><span class="line">    <span class="keyword">input</span> rst_n                                 ,</span><br><span class="line">    <span class="keyword">input</span> rx                                    ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]uart_rx_data                    ,</span><br><span class="line">    <span class="keyword">output</span> uart_rx_lvd</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">parameter</span> IDLE          = <span class="number">4&#x27;b0001</span>           ,</span><br><span class="line">          START         = <span class="number">4&#x27;b0010</span>           ,</span><br><span class="line">          RD_DATA       = <span class="number">4&#x27;b0100</span>           ,</span><br><span class="line">          STOP          = <span class="number">4&#x27;b1000</span>           ;                         <span class="comment">//参数声明</span></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">wire</span> idle2start                             ;</span><br><span class="line"><span class="keyword">wire</span> start2idle                             ;</span><br><span class="line"><span class="keyword">wire</span> start2rd_data                          ;</span><br><span class="line"><span class="keyword">wire</span> rd_data2stop                           ;</span><br><span class="line"><span class="keyword">wire</span> stop2idle                              ;                        <span class="comment">//内部参数声明</span></span><br><span class="line"><span class="keyword">wire</span> nedge                                  ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]state_c                            ;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]state_n                            ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">9</span>:<span class="number">0</span>]uart_rx_data_r                      ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]rx_r                               ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]cnt_baud ;</span><br><span class="line"><span class="keyword">wire</span>  add_cnt_baud ;</span><br><span class="line"><span class="keyword">wire</span>  end_cnt_baud ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]cnt_bit ;</span><br><span class="line"><span class="keyword">wire</span>  add_cnt_bit ;</span><br><span class="line"><span class="keyword">wire</span>  end_cnt_bit ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">assign</span> nedge = (!rx_r[<span class="number">1</span>])&amp;&amp;(rx_r[<span class="number">2</span>])        ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">assign</span> idle2start       =           (state_c == IDLE)    &amp;&amp; (nedge             )                    ;</span><br><span class="line"><span class="keyword">assign</span> start2idle       =           (state_c == START)   &amp;&amp; (uart_rx_data_r[<span class="number">9</span>] ) &amp;&amp; (end_cnt_baud)  ;</span><br><span class="line"><span class="keyword">assign</span> start2rd_data    =           (state_c == START)   &amp;&amp; (~uart_rx_data_r[<span class="number">9</span>]) &amp;&amp; (end_cnt_baud)  ;</span><br><span class="line"><span class="keyword">assign</span> rd_data2stop     =           (state_c == RD_DATA) &amp;&amp; (cnt_bit == <span class="number">8</span>      ) &amp;&amp; (end_cnt_baud)  ;  </span><br><span class="line"><span class="keyword">assign</span> stop2idle        =           (state_c == STOP)    &amp;&amp; (end_cnt_bit       )                    ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        state_c &lt;= IDLE ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        state_c &lt;= state_n;</span><br><span class="line"><span class="keyword">end</span>                                                      <span class="comment">//时序逻辑</span></span><br><span class="line">   </span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (state_c)</span><br><span class="line">      IDLE   :<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (idle2start) <span class="keyword">begin</span></span><br><span class="line">             state_n =  START  ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> state_n =  IDLE   ;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">      START  :<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (start2rd_data) <span class="keyword">begin</span></span><br><span class="line">            state_n  =  RD_DATA;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (start2idle) <span class="keyword">begin</span></span><br><span class="line">            state_n  =  IDLE   ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state_n  =  START  ;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">      RD_DATA:<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rd_data2stop) <span class="keyword">begin</span></span><br><span class="line">            state_n  =  STOP   ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state_n  =  RD_DATA;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">      STOP   :<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (stop2idle) <span class="keyword">begin</span></span><br><span class="line">            state_n  =  IDLE   ; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state_n  =  STOP   ;</span><br><span class="line">      <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">default</span>: state_n  =  IDLE   ; </span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span>                                                  <span class="comment">//次态的组合逻辑</span></span><br><span class="line"></span><br><span class="line"> </span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            rx_r &lt;= <span class="number">3&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            rx_r[<span class="number">0</span>] &lt;= rx;</span><br><span class="line">            rx_r[<span class="number">1</span>] &lt;= rx_r[<span class="number">0</span>];</span><br><span class="line">            rx_r[<span class="number">2</span>] &lt;= rx_r[<span class="number">1</span>];                               <span class="comment">//打拍检测下降沿</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//  reg add_cnt_baud_flag;</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"> <span class="comment">//  always @(posedge sys_clk or negedge rst_n ) begin</span></span><br><span class="line"> <span class="comment">//      if (!rst_n) begin</span></span><br><span class="line"> <span class="comment">//          add_cnt_baud_flag &lt;= 1&#x27;d0;</span></span><br><span class="line"> <span class="comment">//      end</span></span><br><span class="line"> <span class="comment">//      else if (idle2start) begin</span></span><br><span class="line"> <span class="comment">//          add_cnt_baud_flag &lt;= 1&#x27;d1;</span></span><br><span class="line"> <span class="comment">//      end</span></span><br><span class="line"> <span class="comment">//      else if (start2idle) begin</span></span><br><span class="line"> <span class="comment">//          add_cnt_baud_flag &lt;= 1&#x27;d0;                          //当idle2start开始计数，start2idle，stop2idle计数停止</span></span><br><span class="line"> <span class="comment">//      end</span></span><br><span class="line"> <span class="comment">//      else if (stop2idle) begin</span></span><br><span class="line"> <span class="comment">//          add_cnt_baud_flag &lt;= 1&#x27;d0;</span></span><br><span class="line"> <span class="comment">//      end</span></span><br><span class="line"> <span class="comment">//  end                                                        //计数标志信号</span></span><br><span class="line">                                                                <span class="comment">//state_c !=IDLE代替了add_cnt_baud_flag</span></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> BAUD_MAX   =  <span class="number">16&#x27;d5208</span>                                        ;</span><br><span class="line">    <span class="keyword">assign</span> add_cnt_baud  =  (state_c !=IDLE)                                ;</span><br><span class="line">    <span class="keyword">assign</span> end_cnt_baud  =  add_cnt_baud &amp;&amp; (cnt_baud == BAUD_MAX - <span class="number">16&#x27;d1</span>)  ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (start2idle) <span class="keyword">begin</span></span><br><span class="line">            cnt_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_baud) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (end_cnt_baud) <span class="keyword">begin</span></span><br><span class="line">            cnt_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> cnt_baud &lt;= cnt_baud + <span class="number">16&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">                                                                <span class="comment">//baud计数</span></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> BIT_MAX  = <span class="number">4&#x27;d9</span>                               ;</span><br><span class="line">    <span class="keyword">assign</span> add_cnt_bit = end_cnt_baud                       ;</span><br><span class="line">    <span class="keyword">assign</span> end_cnt_bit = add_cnt_bit &amp;&amp; (cnt_bit == BIT_MAX);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt_bit &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (start2idle) <span class="keyword">begin</span></span><br><span class="line">            cnt_bit &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_bit) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (end_cnt_bit) <span class="keyword">begin</span></span><br><span class="line">            cnt_bit &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> cnt_bit &lt;= cnt_bit + <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span>                                                    <span class="comment">//bit计数</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> uart_rx_data = uart_rx_data_r[<span class="number">8</span>:<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////  </span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_data_r &lt;= <span class="number">10&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (start2idle) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_data_r &lt;= <span class="number">10&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (cnt_baud == BAUD_MAX&gt;&gt;<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_data_r &lt;= &#123;rx,uart_rx_data_r[<span class="number">9</span>:<span class="number">1</span>]&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">           </span><br><span class="line">    <span class="keyword">end</span>                                                       <span class="comment">//把每个baud中间的值寄存在uart_rx_data_r</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> uart_rx_lvd_r                       ;</span><br><span class="line">    <span class="keyword">assign</span> uart_rx_lvd  =  uart_rx_lvd_r    ;</span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_lvd_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (stop2idle) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_lvd_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> uart_rx_lvd_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span>                                                      <span class="comment">//有效标志拉高</span></span><br><span class="line"></span><br><span class="line">                                                             <span class="comment">//输出逻辑</span></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

 </code>






<h2 id="key-debounce模块代码"><a href="#key-debounce模块代码" class="headerlink" title="key_debounce模块代码 "></a><font color= salmon size=5>key_debounce模块代码 </font ></h2> <code>


<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> key_debounce (</span><br><span class="line">    <span class="keyword">input</span> sys_clk                                                                ,</span><br><span class="line">    <span class="keyword">input</span> rst_n                                                                  ,</span><br><span class="line">    <span class="keyword">input</span> key                                                                    ,</span><br><span class="line">    <span class="keyword">output</span> keyflag  </span><br><span class="line">);</span><br><span class="line">    <span class="keyword">parameter</span> TIME_20MS = <span class="number">20&#x27;d1_000_000</span>                                          ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">25</span>:<span class="number">0</span>] cnt_20ms                                                          ;</span><br><span class="line">    <span class="keyword">reg</span> add_flag                                                                 ;</span><br><span class="line">    <span class="keyword">reg</span> key_r0                                                                   ;</span><br><span class="line">    <span class="keyword">reg</span> key_r1                                                                   ;</span><br><span class="line">    <span class="keyword">reg</span> keyflag_r                                                                ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> add_cnt_20ms                                                            ;</span><br><span class="line">    <span class="keyword">wire</span> end_cnt_20ms                                                            ;</span><br><span class="line">    <span class="keyword">wire</span> nedge                                                                   ;</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> nedge = !key_r0 &amp;&amp; key_r1                                             ;</span><br><span class="line">    <span class="keyword">assign</span> add_cnt_20ms =  add_flag                                              ;</span><br><span class="line">    <span class="keyword">assign</span> end_cnt_20ms =  add_flag &amp;&amp; (cnt_20ms == TIME_20MS -<span class="number">20&#x27;d1</span>)            ;</span><br><span class="line">    <span class="keyword">assign</span> keyflag = keyflag_r                                                   ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">        cnt_20ms &lt;= <span class="number">20&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(nedge)<span class="keyword">begin</span></span><br><span class="line">        cnt_20ms &lt;= <span class="number">20&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(add_cnt_20ms)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(end_cnt_20ms)<span class="keyword">begin</span></span><br><span class="line">            cnt_20ms &lt;= <span class="number">20&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> cnt_20ms &lt;= cnt_20ms + <span class="number">20&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        key_r0 &lt;= <span class="number">1&#x27;d1</span>;</span><br><span class="line">        key_r1 &lt;= <span class="number">1&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        key_r0 &lt;= key;</span><br><span class="line">        key_r1 &lt;= key_r0;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        add_flag &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(nedge)<span class="keyword">begin</span></span><br><span class="line">        add_flag &lt;= <span class="number">1&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span>(end_cnt_20ms)<span class="keyword">begin</span></span><br><span class="line">        add_flag &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        keyflag_r &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (end_cnt_20ms) <span class="keyword">begin</span></span><br><span class="line">        keyflag_r &lt;= ~key;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> keyflag_r &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>

 </code></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a target="_blank" rel="noopener" href="https://violet-evergarden.top">Violet</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a target="_blank" rel="noopener" href="https://violet-evergarden.top">https://violet-evergarden.top</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">此文章版权归Violet所有，如有转载，请注明来自原作者</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/SDRAM/">SDRAM</a><a class="post-meta__tags" href="/tags/Avalon-MM/">Avalon_MM</a></div><div class="post_share"><div class="social-share" data-image="/img/hs.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2023/05/22/FPGA%E5%86%85%E9%83%A8%E7%BB%93%E6%9E%84/" title="FPGA内部结构"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">FPGA内部结构</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>Related Articles</span></div><div class="relatedPosts-list"><div><a href="/2023/05/22/FPGA%E5%86%85%E9%83%A8%E7%BB%93%E6%9E%84/" title="FPGA内部结构"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-05-22</div><div class="title">FPGA内部结构</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/hs.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Violet</div><div class="author-info__description">O ever youthful,O ever weeping</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">3</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">4</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://twitter.com/ic_icarus"><i class="fab fa-twitter"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/Starduster-Icarus" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="https://weibo.com/u/2485293852" target="_blank" title="Weibo"><i class="fa-brands fa-weibo"></i></a><a class="social-icon" href="tencent://AddContact/?fromId=45&amp;fromSubId=1&amp;subcmd=all&amp;uin=200765797&amp;website=www.oicqzone.com" target="_blank" title="QQ"><i class="fab fa-qq"></i></a><a class="social-icon" href="mailto:200765797@qq.com" target="_blank" title="Email"><i class="fas fa-envelope-open-text"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>Announcement</span></div><div class="announcement_content">FPGA Learning Content</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%A8%8B%E5%BA%8F%E8%AE%BE%E8%AE%A1%E6%80%9D%E8%B7%AF"><span class="toc-number">1.</span> <span class="toc-text">程序设计思路</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80-%E5%A4%A7%E4%BD%93%E6%80%9D%E8%B7%AF%E6%A1%86%E6%9E%B6"><span class="toc-number">1.1.</span> <span class="toc-text">一.大体思路框架 </span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C-SDRAM%E4%BB%8E%E5%86%99%E5%85%A5%E5%88%B0%E8%AF%BB%E5%87%BA%E7%9A%84%E8%BF%87%E7%A8%8B"><span class="toc-number">1.2.</span> <span class="toc-text">二.SDRAM从写入到读出的过程 </span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%A8%8B%E5%BA%8F%E4%BB%A3%E7%A0%81"><span class="toc-number">2.</span> <span class="toc-text">程序代码</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Avalon-MM%E6%8E%A7%E5%88%B6%E6%A8%A1%E5%9D%97%E4%BB%A3%E7%A0%81"><span class="toc-number">2.1.</span> <span class="toc-text">Avalon_MM控制模块代码 </span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#SDRAM-TOP%E6%A8%A1%E5%9D%97%E4%BB%A3%E7%A0%81"><span class="toc-number">2.2.</span> <span class="toc-text">SDRAM_TOP模块代码 </span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#UART-TX%E6%A8%A1%E5%9D%97%E4%BB%A3%E7%A0%81"><span class="toc-number">2.3.</span> <span class="toc-text">UART_TX模块代码 </span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#UART-RX%E6%A8%A1%E5%9D%97%E4%BB%A3%E7%A0%81"><span class="toc-number">2.4.</span> <span class="toc-text">UART_RX模块代码 </span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#key-debounce%E6%A8%A1%E5%9D%97%E4%BB%A3%E7%A0%81"><span class="toc-number">2.5.</span> <span class="toc-text">key_debounce模块代码 </span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/05/23/%E5%9F%BA%E4%BA%8EAvalon_MM%E6%8E%A5%E5%8F%A3%E7%9A%84SDRAM%E8%AF%BB%E5%86%99/" title="基于Avalon_MM接口的SDRAM读写">基于Avalon_MM接口的SDRAM读写</a><time datetime="2023-05-22T16:00:00.000Z" title="Created 2023-05-23 00:00:00">2023-05-23</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/05/22/FPGA%E5%86%85%E9%83%A8%E7%BB%93%E6%9E%84/" title="FPGA内部结构">FPGA内部结构</a><time datetime="2023-05-21T16:00:00.000Z" title="Created 2023-05-22 00:00:00">2023-05-22</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/05/20/hello-world/" title="Hello World">Hello World</a><time datetime="2023-05-20T04:15:45.543Z" title="Created 2023-05-20 12:15:45">2023-05-20</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/1.png')"><div id="footer-wrap"><div class="copyright">&copy;2023 By Violet</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">Welcome to my world</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="Switch Between Traditional Chinese And Simplified Chinese">繁</button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><div class="js-pjax"></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">Search</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  Loading the Database</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="Search for Posts" type="text"/></div></div><hr/><div class="no-result" id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>