
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006145                       # Number of seconds simulated
sim_ticks                                  6145334500                       # Number of ticks simulated
final_tick                                 6145334500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43710                       # Simulator instruction rate (inst/s)
host_op_rate                                    86459                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17460764                       # Simulator tick rate (ticks/s)
host_mem_usage                                 850364                       # Number of bytes of host memory used
host_seconds                                   351.95                       # Real time elapsed on the host
sim_insts                                    15383750                       # Number of instructions simulated
sim_ops                                      30429187                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::ruby.dir_cntrl0      1028160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1028160                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::ruby.dir_cntrl0        16065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16065                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::ruby.dir_cntrl0    167307410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167307410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::ruby.dir_cntrl0    167307410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167307410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       16065                       # Number of read requests accepted
system.mem_ctrls.avgNetLat                       0.00                       # Average network latency to DRAM controller
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16065                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1028160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1028160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6145269000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16065                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.904272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.076246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.878341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2380     52.14%     52.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1110     24.32%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          283      6.20%     82.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          140      3.07%     85.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115      2.52%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           86      1.88%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      1.16%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      0.66%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          368      8.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4565                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    439533390                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               740752140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   80325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27359.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46109.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       167.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11490                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     382525.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16529100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8762655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                56741580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             86667360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1430880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        73560210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        15479520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1382742300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1675718805                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            272.681441                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5951556278                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1694750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14330000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5749920500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     40313500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     177723222                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    161352528                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16136400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8561520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                57962520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             86052330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1691040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       105259050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        16542720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1366107540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1698264720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            276.350227                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5952070029                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1976001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16936000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5678309750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     43076000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     174200720                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    230836029                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 893666                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           893666                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             8435                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              550226                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2325                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               460                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         550226                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            426598                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          123628                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         4470                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu0.clk_domain.clock                      500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu0.workload.num_syscalls                  40                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     6145334500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         3366866                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            875614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2819797                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     893666                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            428923                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      2379222                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  17077                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles               10116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu0.fetch.PendingTrapStallCycles          770                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles         6344                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   847787                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 2513                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           3280629                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.703048                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.933895                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 2359509     71.92%     71.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    8057      0.25%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    3430      0.10%     72.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    8212      0.25%     72.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  405351     12.36%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    8067      0.25%     85.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    6180      0.19%     85.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    5886      0.18%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  475937     14.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3280629                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.265430                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.837514                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  276948                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              2296277                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    86586                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               612270                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  8538                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts               5505183                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  8538                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  310567                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1421577                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3221                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   289429                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1247287                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               5464566                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents               776773                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 12562                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                264267                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 31413                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            6427696                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             11701894                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         5778904                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            18380                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              5936167                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  491529                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                82                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            82                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  4045373                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              881126                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              20882                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1322                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             178                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   5391681                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                198                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  5392902                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             6459                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         324923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       491157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           128                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      3280629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.643862                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.470383                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             906220     27.62%     27.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             817499     24.92%     52.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             625777     19.07%     71.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             548439     16.72%     88.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             312297      9.52%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              28098      0.86%     98.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              19084      0.58%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              11370      0.35%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11845      0.36%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3280629                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   5481     24.70%     24.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     24.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     24.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   47      0.21%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     24.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 15810     71.26%     96.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  701      3.16%     99.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              103      0.46%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              45      0.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             4183      0.08%      0.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              4386034     81.33%     81.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 114      0.00%     81.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1220      0.02%     81.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               4384      0.08%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              976174     18.10%     99.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              16398      0.30%     99.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3967      0.07%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           428      0.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               5392902                       # Type of FU issued
system.cpu0.iq.rate                          1.601757                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      22187                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004114                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          14076758                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          5700533                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      5245394                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              18321                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             16324                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         6324                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               5401796                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   9110                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            2817                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        44533                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         9560                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked       111443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  8538                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 112262                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 5477                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            5391879                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             2267                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               881126                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               20882                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               112                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   591                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 4523                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            62                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1823                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         8905                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               10728                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              5372568                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               974317                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            20334                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                      989967                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  843402                       # Number of branches executed
system.cpu0.iew.exec_stores                     15650                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.595718                       # Inst execution rate
system.cpu0.iew.wb_sent                       5256574                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      5251718                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  3932601                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  5325599                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.559824                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.738434                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         324995                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             8497                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3231616                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.567933                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.672853                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1958077     60.59%     60.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       420073     13.00%     73.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         9423      0.29%     73.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       414296     12.82%     86.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         8500      0.26%     86.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         4817      0.15%     87.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1514      0.05%     87.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1348      0.04%     87.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       413568     12.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3231616                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2543874                       # Number of instructions committed
system.cpu0.commit.committedOps               5066956                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        847915                       # Number of memory references committed
system.cpu0.commit.loads                       836593                       # Number of loads committed
system.cpu0.commit.membars                         20                       # Number of memory barriers committed
system.cpu0.commit.branches                    830516                       # Number of branches committed
system.cpu0.commit.fp_insts                      3710                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  5063423                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 707                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         1358      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4214011     83.17%     83.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             95      0.00%     83.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1186      0.02%     83.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          2391      0.05%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         835733     16.49%     99.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         10922      0.22%     99.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          860      0.02%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          400      0.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          5066956                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               413568                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     8209986                       # The number of ROB reads
system.cpu0.rob.rob_writes                   10833529                       # The number of ROB writes
system.cpu0.timesIdled                            802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          86237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    2543874                       # Number of Instructions Simulated
system.cpu0.committedOps                      5066956                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.323519                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.323519                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.755561                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.755561                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 5637727                       # number of integer regfile reads
system.cpu0.int_regfile_writes                4388588                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     9413                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    5504                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2633135                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1758517                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                3098966                       # number of misc regfile reads
system.cpu1.branchPred.lookups                1814567                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1814567                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8838                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1674174                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 117653                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               474                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        1674174                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            943586                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses          730588                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         4716                       # Number of mispredicted indirect branches.
system.cpu1.clk_domain.clock                      500                       # Clock period in ticks
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu1.workload.num_syscalls              115260                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     6145334500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        12290670                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           1681321                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       5257949                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1814567                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1061239                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     10499441                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  17857                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               11509                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          545                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles         7136                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1651591                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 2707                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          12208897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.855922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.212655                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                10305561     84.41%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  181174      1.48%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   61162      0.50%     86.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  182090      1.49%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  402354      3.30%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   66319      0.54%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  121871      1.00%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  179064      1.47%     94.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  709302      5.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            12208897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.147638                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.427800                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  396478                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             10352562                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   669902                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               781027                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8928                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              10363254                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  8928                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  631636                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1389488                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       7875436                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   932808                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1370601                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              10320671                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents               713000                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 13269                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                281643                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 38104                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           11174651                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             23628271                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        11764124                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            18947                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             10657115                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  517536                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            115303                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        115304                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4792736                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1464035                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             138703                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4451                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             589                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  10128918                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             115419                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 10248599                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             6889                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         342917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       516820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           129                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     12208897                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.839437                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.617529                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8380234     68.64%     68.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1417429     11.61%     80.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             691730      5.67%     85.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             742867      6.08%     92.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             326727      2.68%     94.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             314683      2.58%     97.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             136234      1.12%     98.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70562      0.58%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             128431      1.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       12208897                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  63457     77.03%     77.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     77.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     77.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   48      0.06%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     77.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 17890     21.72%     98.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  796      0.97%     99.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              137      0.17%     99.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              48      0.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             4533      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              8473956     82.68%     82.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               58684      0.57%     83.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                 1222      0.01%     83.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               4376      0.04%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1567386     15.29%     98.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             133891      1.31%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           4122      0.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite           429      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              10248599                       # Type of FU issued
system.cpu1.iq.rate                          0.833852                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      82376                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008038                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          32776628                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         10570237                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     10090576                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              18732                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             17078                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         6303                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              10317146                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   9296                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            7382                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        47622                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        10193                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked       121692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8928                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 116107                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 5918                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           10244337                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             2214                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1464035                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              138703                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            115331                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   550                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 4987                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            67                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1924                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         9412                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               11336                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             10227643                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1565310                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            20956                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1698469                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1762116                       # Number of branches executed
system.cpu1.iew.exec_stores                    133159                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.832147                       # Inst execution rate
system.cpu1.iew.wb_sent                      10101965                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     10096879                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  6956055                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 10274154                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.821508                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.677044                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts         342974                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         115290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8877                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     12157092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.814456                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.037549                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      9502186     78.16%     78.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       937241      7.71%     85.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       183934      1.51%     87.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       643050      5.29%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        66448      0.55%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         5018      0.04%     93.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        59259      0.49%     93.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        58923      0.48%     94.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       701033      5.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     12157092                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             4966830                       # Number of instructions committed
system.cpu1.commit.committedOps               9901420                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1544923                       # Number of memory references committed
system.cpu1.commit.loads                      1416413                       # Number of loads committed
system.cpu1.commit.membars                         20                       # Number of memory barriers committed
system.cpu1.commit.branches                   1748268                       # Number of branches committed
system.cpu1.commit.fp_insts                      3710                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  9897887                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              115927                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         1358      0.01%      0.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8292897     83.75%     83.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          58665      0.59%     84.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv            1186      0.01%     84.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          2391      0.02%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1415553     14.30%     98.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        128110      1.29%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          860      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite          400      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          9901420                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               701033                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    21700440                       # The number of ROB reads
system.cpu1.rob.rob_writes                   20541308                       # The number of ROB writes
system.cpu1.timesIdled                            815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          81773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                    4966830                       # Number of Instructions Simulated
system.cpu1.committedOps                      9901420                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.474550                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.474550                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.404114                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.404114                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                11622682                       # number of integer regfile reads
system.cpu1.int_regfile_writes                8371150                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                     9269                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    5477                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  6082722                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 2739701                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                5585238                       # number of misc regfile reads
system.cpu2.branchPred.lookups                1509367                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          1509367                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             8797                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1189526                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  79726                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               493                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        1189526                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            773076                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses          416450                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         4702                       # Number of mispredicted indirect branches.
system.cpu2.clk_domain.clock                      500                       # Clock period in ticks
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu2.workload.num_syscalls               77358                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     6145334500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         9381921                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1414558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       4506571                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    1509367                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            852802                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      7853290                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  17801                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles               11457                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          644                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles         6538                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1386315                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 2700                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           9295415                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.958393                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.328990                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 7706275     82.90%     82.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  124383      1.34%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   42245      0.45%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  128333      1.38%     86.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  399125      4.29%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   50784      0.55%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   83887      0.90%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  122019      1.31%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  638364      6.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             9295415                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.160880                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.480346                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  358343                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              7715800                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   490486                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               721876                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  8900                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts               8824483                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  8900                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  555801                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1358090                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       5291881                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   732674                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1348059                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               8782006                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents               728970                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 12111                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                306459                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 54557                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            9689907                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             19867391                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         9939143                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            19994                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              9181635                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  508272                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             77393                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         77393                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  4523356                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1298052                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             107030                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            19085                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2313                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   8629058                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              77511                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  8748824                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             6396                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         336699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       505954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           123                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      9295415                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.941198                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.632131                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            5864609     63.09%     63.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1333400     14.34%     77.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             619533      6.66%     84.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             729182      7.84%     91.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             257479      2.77%     94.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             237232      2.55%     97.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             101588      1.09%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              55928      0.60%     98.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              96464      1.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        9295415                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  44432     59.68%     59.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     59.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     59.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   51      0.07%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     59.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 29023     38.98%     98.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  770      1.03%     99.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              128      0.17%     99.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              51      0.07%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             4344      0.05%      0.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              7151824     81.75%     81.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               42809      0.49%     82.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                 1225      0.01%     82.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               4512      0.05%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1437086     16.43%     98.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             102259      1.17%     99.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           4322      0.05%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite           443      0.01%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               8748824                       # Type of FU issued
system.cpu2.iq.rate                          0.932519                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      74455                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008510                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          26854552                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          9025377                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      8554824                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              19362                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             17952                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         6530                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               8809295                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   9640                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           20287                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        46711                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        10214                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked       160637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  8900                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 115564                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 5176                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            8706569                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             2160                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1298052                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              107030                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             77426                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   492                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 4307                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1951                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         9292                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               11243                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              8727679                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1435263                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            21145                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1536767                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1458208                       # Number of branches executed
system.cpu2.iew.exec_stores                    101504                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.930266                       # Inst execution rate
system.cpu2.iew.wb_sent                       8566487                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      8561354                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  6004196                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  8698072                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.912537                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.690290                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts         336747                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          77388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             8849                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      9244383                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.905401                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.139025                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7032004     76.07%     76.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       766989      8.30%     84.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       132140      1.43%     85.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       567673      6.14%     91.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        47918      0.52%     92.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         5565      0.06%     92.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        40320      0.44%     92.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        40027      0.43%     93.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       611747      6.62%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      9244383                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             4219439                       # Number of instructions committed
system.cpu2.commit.committedOps               8369870                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1348157                       # Number of memory references committed
system.cpu2.commit.loads                      1251341                       # Number of loads committed
system.cpu2.commit.membars                         20                       # Number of memory barriers committed
system.cpu2.commit.branches                   1444852                       # Number of branches committed
system.cpu2.commit.fp_insts                      3710                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  8366337                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               78025                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         1358      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         6973992     83.32%     83.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          42786      0.51%     83.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv            1186      0.01%     83.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2391      0.03%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1250481     14.94%     98.83% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         96416      1.15%     99.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          860      0.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite          400      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          8369870                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               611747                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    17339240                       # The number of ROB reads
system.cpu2.rob.rob_writes                   17464917                       # The number of ROB writes
system.cpu2.timesIdled                            798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          86506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    4219439                       # Number of Instructions Simulated
system.cpu2.committedOps                      8369870                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.223500                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.223500                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.449741                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.449741                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 9875628                       # number of integer regfile reads
system.cpu2.int_regfile_writes                7117431                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     9737                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    5718                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  4942630                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 2437501                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                4830979                       # number of misc regfile reads
system.cpu3.branchPred.lookups                1212869                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          1212869                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             8689                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              746793                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  39935                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               502                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         746793                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            607151                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses          139642                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         4410                       # Number of mispredicted indirect branches.
system.cpu3.clk_domain.clock                      500                       # Clock period in ticks
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.cpu3.workload.num_syscalls               37552                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     6145334500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         6452929                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           1160672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       3933963                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    1212869                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            647086                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      5180548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  17569                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles               10787                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          567                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles         6905                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1132357                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 2692                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           6368288                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.195807                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.564311                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 5057571     79.42%     79.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   64796      1.02%     80.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   22416      0.35%     80.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   81196      1.28%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  398817      6.26%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   43659      0.69%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   44077      0.69%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   62044      0.97%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  593712      9.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             6368288                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.187956                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.609640                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  330055                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              5024258                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   333517                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               671664                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  8784                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts               7532791                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  8784                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  511636                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1326208                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       2566632                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   555584                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1399434                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               7490967                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents               731415                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 11941                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                332390                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                137430                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            8531817                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             16702500                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         8575311                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            18772                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              8040609                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  491208                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             37594                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         37595                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  4351717                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1220938                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              92443                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            78621                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9211                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   7379448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              37706                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  7612772                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             6264                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         326213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       482044                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           124                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      6368288                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.195419                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.733459                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            3321418     52.16%     52.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1239614     19.47%     71.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             491727      7.72%     79.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             698008     10.96%     90.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             216569      3.40%     93.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             190303      2.99%     96.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              76563      1.20%     97.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              54177      0.85%     98.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              79909      1.25%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        6368288                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  24286     24.47%     24.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   45      0.05%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 74003     74.57%     99.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  734      0.74%     99.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              119      0.12%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              53      0.05%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass             4137      0.05%      0.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              5966885     78.38%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               35192      0.46%     78.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                 1210      0.02%     78.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               4376      0.06%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1509084     19.82%     98.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              87399      1.15%     99.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           4046      0.05%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite           443      0.01%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               7612772                       # Type of FU issued
system.cpu3.iq.rate                          1.179739                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      99240                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.013036                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          21680782                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          7726629                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      7271566                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              18554                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             16802                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses         6346                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               7698662                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                   9213                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           71154                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        45701                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        10729                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked       322547                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  8784                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 108437                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                 5554                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            7417154                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             2239                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1220938                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               92443                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             37621                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   506                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 4692                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2081                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         8889                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               10970                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              7592240                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1507314                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            20532                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1593922                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1164107                       # Number of branches executed
system.cpu3.iew.exec_stores                     86608                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.176557                       # Inst execution rate
system.cpu3.iew.wb_sent                       7282673                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      7277912                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  5278002                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  7413115                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.127846                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.711982                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts         326364                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          37582                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             8729                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      6318516                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.122248                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.351513                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      4496980     71.17%     71.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       602171      9.53%     80.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        91646      1.45%     82.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       502907      7.96%     90.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        29444      0.47%     90.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         7591      0.12%     90.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        20533      0.32%     91.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        20124      0.32%     91.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       547120      8.66%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      6318516                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             3653607                       # Number of instructions committed
system.cpu3.commit.committedOps               7090941                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1256951                       # Number of memory references committed
system.cpu3.commit.loads                      1175237                       # Number of loads committed
system.cpu3.commit.membars                         20                       # Number of memory barriers committed
system.cpu3.commit.branches                   1150899                       # Number of branches committed
system.cpu3.commit.fp_insts                      3710                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7087408                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               38219                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass         1358      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         5793884     81.71%     81.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          35171      0.50%     82.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv            1186      0.02%     82.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          2391      0.03%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1174377     16.56%     98.84% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         81314      1.15%     99.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead          860      0.01%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite          400      0.01%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          7090941                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               547120                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    13188688                       # The number of ROB reads
system.cpu3.rob.rob_writes                   14885022                       # The number of ROB writes
system.cpu3.timesIdled                            813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          84641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    3653607                       # Number of Instructions Simulated
system.cpu3.committedOps                      7090941                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.766180                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.766180                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.566194                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.566194                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 8820252                       # number of integer regfile reads
system.cpu3.int_regfile_writes                6095910                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                     9454                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    5533                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  3819949                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 2233215                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                4318382                       # number of misc regfile reads
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.fpga.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga.clk_domain.clock                     3333                       # Clock period in ticks
system.fpga.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.fpga.itb.walker.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.fpga.pwrStateResidencyTicks::ON     6145334500                       # Cumulative time (in ticks) in various power states
system.fpga.numCycles                         1842345                       # number of cpu cycles simulated
system.fpga.numWorkItemsStarted                     0                       # number of work items this cpu started
system.fpga.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq             1699028                       # Transaction distribution
system.piobus.trans_dist::ReadResp            1699028                       # Transaction distribution
system.piobus.trans_dist::WriteReq                 44                       # Transaction distribution
system.piobus.trans_dist::WriteResp                44                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga.control_port       799820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga.control_port       909018                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga.control_port       864694                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga.control_port       824612                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                3398144                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga.control_port      3199280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga.control_port      3636072                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga.control_port      3458776                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga.control_port      3298448                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                13592576                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy          2290999500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization              37.3                       # Layer utilization (%)
system.piobus.respLayer2.occupancy         1199730000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization             19.5                       # Layer utilization (%)
system.piobus.respLayer4.occupancy         1363527000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization             22.2                       # Layer utilization (%)
system.piobus.respLayer6.occupancy         1297041000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization             21.1                       # Layer utilization (%)
system.piobus.respLayer8.occupancy         1236918000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization             20.1                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples      8350804                      
system.ruby.outstanding_req_hist_seqr::mean     1.216188                      
system.ruby.outstanding_req_hist_seqr::gmean     1.144962                      
system.ruby.outstanding_req_hist_seqr::stdev     0.527854                      
system.ruby.outstanding_req_hist_seqr    |     6945736     83.17%     83.17% |     1371357     16.42%     99.60% |       31641      0.38%     99.98% |        1919      0.02%    100.00% |         149      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total      8350804                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples        8350804                      
system.ruby.latency_hist_seqr::mean          1.323219                      
system.ruby.latency_hist_seqr::gmean         1.010836                      
system.ruby.latency_hist_seqr::stdev         7.902088                      
system.ruby.latency_hist_seqr            |     8340458     99.88%     99.88% |        9731      0.12%     99.99% |         385      0.00%    100.00% |          21      0.00%    100.00% |          87      0.00%    100.00% |          94      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.latency_hist_seqr::total          8350804                      
system.ruby.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.hit_latency_hist_seqr::samples      8334147                      
system.ruby.hit_latency_hist_seqr::mean      1.006619                      
system.ruby.hit_latency_hist_seqr::gmean     1.000856                      
system.ruby.hit_latency_hist_seqr::stdev     0.439452                      
system.ruby.hit_latency_hist_seqr        |     8332137     99.98%     99.98% |        1614      0.02%    100.00% |         344      0.00%    100.00% |          30      0.00%    100.00% |          16      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total      8334147                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples        16657                      
system.ruby.miss_latency_hist_seqr::mean   159.730444                      
system.ruby.miss_latency_hist_seqr::gmean   144.739214                      
system.ruby.miss_latency_hist_seqr::stdev    77.883528                      
system.ruby.miss_latency_hist_seqr       |        6311     37.89%     37.89% |        9731     58.42%     96.31% |         385      2.31%     98.62% |          21      0.13%     98.75% |          87      0.52%     99.27% |          94      0.56%     99.83% |          14      0.08%     99.92% |           3      0.02%     99.93% |           0      0.00%     99.93% |          11      0.07%    100.00%
system.ruby.miss_latency_hist_seqr::total        16657                      
system.ruby.L1Cache.incomplete_times_seqr          592                      
system.ruby.Directory.incomplete_times_seqr        16061                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits       467229                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         2816                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       470045                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       846356                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1259                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       847615                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load          236                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store           53                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store          146                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load       111980                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles           763                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1106587                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses         2889                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1109476                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      1650149                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1265                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      1651414                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.store_waiting_on_load         1076                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl1.sequencer.store_waiting_on_store           54                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_store         1103                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load       120447                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles           788                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.L1Dcache.demand_hits       918528                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses         3045                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       921573                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      1384893                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1247                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      1386140                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load         4555                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.sequencer.store_waiting_on_store          105                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_store         8261                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load       148671                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles           918                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits       795728                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses         3866                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       799594                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      1130923                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1256                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      1132179                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.store_waiting_on_load        18059                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl3.sequencer.store_waiting_on_store           87                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store        37895                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load       267470                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles          1632                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits        31744                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses         1024                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses        32768                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits         1878                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        16789                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        18667                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.percent_links_utilized     0.171533                      
system.ruby.network.routers0.msg_count.Request_Control::1         4075                      
system.ruby.network.routers0.msg_count.Response_Data::4         3572                      
system.ruby.network.routers0.msg_count.ResponseL2hit_Data::4          500                      
system.ruby.network.routers0.msg_count.ResponseLocal_Data::4           10                      
system.ruby.network.routers0.msg_count.Response_Control::4            7                      
system.ruby.network.routers0.msg_count.Writeback_Data::4         2513                      
system.ruby.network.routers0.msg_count.Broadcast_Control::1        18667                      
system.ruby.network.routers0.msg_count.Persistent_Control::3         2226                      
system.ruby.network.routers0.msg_bytes.Request_Control::1        32600                      
system.ruby.network.routers0.msg_bytes.Response_Data::4       257184                      
system.ruby.network.routers0.msg_bytes.ResponseL2hit_Data::4        36000                      
system.ruby.network.routers0.msg_bytes.ResponseLocal_Data::4          720                      
system.ruby.network.routers0.msg_bytes.Response_Control::4           56                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::4       180936                      
system.ruby.network.routers0.msg_bytes.Broadcast_Control::1       149336                      
system.ruby.network.routers0.msg_bytes.Persistent_Control::3        17808                      
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.percent_links_utilized     0.175804                      
system.ruby.network.routers1.msg_count.Request_Control::1         4154                      
system.ruby.network.routers1.msg_count.Response_Data::4         3634                      
system.ruby.network.routers1.msg_count.ResponseL2hit_Data::4          517                      
system.ruby.network.routers1.msg_count.ResponseLocal_Data::4           70                      
system.ruby.network.routers1.msg_count.Response_Control::4           67                      
system.ruby.network.routers1.msg_count.Writeback_Data::4         2591                      
system.ruby.network.routers1.msg_count.Broadcast_Control::1        18667                      
system.ruby.network.routers1.msg_count.Persistent_Control::3         2234                      
system.ruby.network.routers1.msg_bytes.Request_Control::1        33232                      
system.ruby.network.routers1.msg_bytes.Response_Data::4       261648                      
system.ruby.network.routers1.msg_bytes.ResponseL2hit_Data::4        37224                      
system.ruby.network.routers1.msg_bytes.ResponseLocal_Data::4         5040                      
system.ruby.network.routers1.msg_bytes.Response_Control::4          536                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::4       186552                      
system.ruby.network.routers1.msg_bytes.Broadcast_Control::1       149336                      
system.ruby.network.routers1.msg_bytes.Persistent_Control::3        17872                      
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.percent_links_utilized     0.184937                      
system.ruby.network.routers2.msg_count.Request_Control::1         4292                      
system.ruby.network.routers2.msg_count.Response_Data::4         3829                      
system.ruby.network.routers2.msg_count.ResponseL2hit_Data::4          463                      
system.ruby.network.routers2.msg_count.ResponseLocal_Data::4          256                      
system.ruby.network.routers2.msg_count.Response_Control::4          256                      
system.ruby.network.routers2.msg_count.Writeback_Data::4         2727                      
system.ruby.network.routers2.msg_count.Broadcast_Control::1        18667                      
system.ruby.network.routers2.msg_count.Persistent_Control::3         2230                      
system.ruby.network.routers2.msg_bytes.Request_Control::1        34336                      
system.ruby.network.routers2.msg_bytes.Response_Data::4       275688                      
system.ruby.network.routers2.msg_bytes.ResponseL2hit_Data::4        33336                      
system.ruby.network.routers2.msg_bytes.ResponseLocal_Data::4        18432                      
system.ruby.network.routers2.msg_bytes.Response_Control::4         2048                      
system.ruby.network.routers2.msg_bytes.Writeback_Data::4       196344                      
system.ruby.network.routers2.msg_bytes.Broadcast_Control::1       149336                      
system.ruby.network.routers2.msg_bytes.Persistent_Control::3        17840                      
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.percent_links_utilized     0.216601                      
system.ruby.network.routers3.msg_count.Request_Control::1         5122                      
system.ruby.network.routers3.msg_count.Response_Data::4         4592                      
system.ruby.network.routers3.msg_count.ResponseL2hit_Data::4          530                      
system.ruby.network.routers3.msg_count.ResponseLocal_Data::4          256                      
system.ruby.network.routers3.msg_count.Response_Control::4          256                      
system.ruby.network.routers3.msg_count.Writeback_Data::4         3530                      
system.ruby.network.routers3.msg_count.Broadcast_Control::1        18667                      
system.ruby.network.routers3.msg_count.Persistent_Control::3         2270                      
system.ruby.network.routers3.msg_bytes.Request_Control::1        40976                      
system.ruby.network.routers3.msg_bytes.Response_Data::4       330624                      
system.ruby.network.routers3.msg_bytes.ResponseL2hit_Data::4        38160                      
system.ruby.network.routers3.msg_bytes.ResponseLocal_Data::4        18432                      
system.ruby.network.routers3.msg_bytes.Response_Control::4         2048                      
system.ruby.network.routers3.msg_bytes.Writeback_Data::4       254160                      
system.ruby.network.routers3.msg_bytes.Broadcast_Control::1       149336                      
system.ruby.network.routers3.msg_bytes.Persistent_Control::3        18160                      
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.percent_links_utilized     0.067325                      
system.ruby.network.routers4.msg_count.Request_Control::1         1024                      
system.ruby.network.routers4.msg_count.Response_Data::4          438                      
system.ruby.network.routers4.msg_count.ResponseLocal_Data::4          592                      
system.ruby.network.routers4.msg_count.Response_Control::4            6                      
system.ruby.network.routers4.msg_count.Writeback_Data::4          256                      
system.ruby.network.routers4.msg_count.Broadcast_Control::1        18667                      
system.ruby.network.routers4.msg_count.Persistent_Control::3         1828                      
system.ruby.network.routers4.msg_bytes.Request_Control::1         8192                      
system.ruby.network.routers4.msg_bytes.Response_Data::4        31536                      
system.ruby.network.routers4.msg_bytes.ResponseLocal_Data::4        42624                      
system.ruby.network.routers4.msg_bytes.Response_Control::4           48                      
system.ruby.network.routers4.msg_bytes.Writeback_Data::4        18432                      
system.ruby.network.routers4.msg_bytes.Broadcast_Control::1       149336                      
system.ruby.network.routers4.msg_bytes.Persistent_Control::3        14624                      
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.percent_links_utilized     0.331902                      
system.ruby.network.routers5.msg_count.Request_Control::2        16789                      
system.ruby.network.routers5.msg_count.Response_Data::4        16065                      
system.ruby.network.routers5.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers5.msg_bytes.Request_Control::2       134312                      
system.ruby.network.routers5.msg_bytes.Response_Data::4      1156680                      
system.ruby.network.routers5.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.percent_links_utilized     0.326445                      
system.ruby.network.routers6.msg_count.Request_Control::1        18667                      
system.ruby.network.routers6.msg_count.Request_Control::2        16789                      
system.ruby.network.routers6.msg_count.ResponseL2hit_Data::4         2010                      
system.ruby.network.routers6.msg_count.Response_Control::4          592                      
system.ruby.network.routers6.msg_count.Writeback_Data::4        11617                      
system.ruby.network.routers6.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers6.msg_bytes.Request_Control::1       149336                      
system.ruby.network.routers6.msg_bytes.Request_Control::2       134312                      
system.ruby.network.routers6.msg_bytes.ResponseL2hit_Data::4       144720                      
system.ruby.network.routers6.msg_bytes.Response_Control::4         4736                      
system.ruby.network.routers6.msg_bytes.Writeback_Data::4       836424                      
system.ruby.network.routers6.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.percent_links_utilized     0.229012                      
system.ruby.network.routers7.msg_count.Request_Control::1        18667                      
system.ruby.network.routers7.msg_count.Request_Control::2        16789                      
system.ruby.network.routers7.msg_count.Response_Data::4        16065                      
system.ruby.network.routers7.msg_count.ResponseL2hit_Data::4         2010                      
system.ruby.network.routers7.msg_count.ResponseLocal_Data::4          592                      
system.ruby.network.routers7.msg_count.Response_Control::4          592                      
system.ruby.network.routers7.msg_count.Writeback_Data::4        11617                      
system.ruby.network.routers7.msg_count.Broadcast_Control::1        74668                      
system.ruby.network.routers7.msg_count.Persistent_Control::3        10788                      
system.ruby.network.routers7.msg_bytes.Request_Control::1       149336                      
system.ruby.network.routers7.msg_bytes.Request_Control::2       134312                      
system.ruby.network.routers7.msg_bytes.Response_Data::4      1156680                      
system.ruby.network.routers7.msg_bytes.ResponseL2hit_Data::4       144720                      
system.ruby.network.routers7.msg_bytes.ResponseLocal_Data::4        42624                      
system.ruby.network.routers7.msg_bytes.Response_Control::4         4736                      
system.ruby.network.routers7.msg_bytes.Writeback_Data::4       836424                      
system.ruby.network.routers7.msg_bytes.Broadcast_Control::1       597344                      
system.ruby.network.routers7.msg_bytes.Persistent_Control::3        86304                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.msg_count.Request_Control       106368                      
system.ruby.network.msg_count.Response_Data        48195                      
system.ruby.network.msg_count.ResponseL2hit_Data         6030                      
system.ruby.network.msg_count.ResponseLocal_Data         1776                      
system.ruby.network.msg_count.Response_Control         1776                      
system.ruby.network.msg_count.Writeback_Data        34851                      
system.ruby.network.msg_count.Broadcast_Control       168003                      
system.ruby.network.msg_count.Persistent_Control        25172                      
system.ruby.network.msg_byte.Request_Control       850944                      
system.ruby.network.msg_byte.Response_Data      3470040                      
system.ruby.network.msg_byte.ResponseL2hit_Data       434160                      
system.ruby.network.msg_byte.ResponseLocal_Data       127872                      
system.ruby.network.msg_byte.Response_Control        14208                      
system.ruby.network.msg_byte.Writeback_Data      2509272                      
system.ruby.network.msg_byte.Broadcast_Control      1344024                      
system.ruby.network.msg_byte.Persistent_Control       201376                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   6145334500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.throttle0.link_utilization     0.215875                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4         3572                      
system.ruby.network.routers0.throttle0.msg_count.ResponseL2hit_Data::4          500                      
system.ruby.network.routers0.throttle0.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers0.throttle0.msg_count.Broadcast_Control::1        14592                      
system.ruby.network.routers0.throttle0.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::4       257184                      
system.ruby.network.routers0.throttle0.msg_bytes.ResponseL2hit_Data::4        36000                      
system.ruby.network.routers0.throttle0.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers0.throttle0.msg_bytes.Broadcast_Control::1       116736                      
system.ruby.network.routers0.throttle0.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers0.throttle1.link_utilization     0.127190                      
system.ruby.network.routers0.throttle1.msg_count.Request_Control::1         4075                      
system.ruby.network.routers0.throttle1.msg_count.ResponseLocal_Data::4            7                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::4            7                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::4         2513                      
system.ruby.network.routers0.throttle1.msg_count.Broadcast_Control::1         4075                      
system.ruby.network.routers0.throttle1.msg_count.Persistent_Control::3          428                      
system.ruby.network.routers0.throttle1.msg_bytes.Request_Control::1        32600                      
system.ruby.network.routers0.throttle1.msg_bytes.ResponseLocal_Data::4          504                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::4           56                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::4       180936                      
system.ruby.network.routers0.throttle1.msg_bytes.Broadcast_Control::1        32600                      
system.ruby.network.routers0.throttle1.msg_bytes.Persistent_Control::3         3424                      
system.ruby.network.routers1.throttle0.link_utilization     0.218446                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::4         3634                      
system.ruby.network.routers1.throttle0.msg_count.ResponseL2hit_Data::4          517                      
system.ruby.network.routers1.throttle0.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers1.throttle0.msg_count.Broadcast_Control::1        14513                      
system.ruby.network.routers1.throttle0.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::4       261648                      
system.ruby.network.routers1.throttle0.msg_bytes.ResponseL2hit_Data::4        37224                      
system.ruby.network.routers1.throttle0.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers1.throttle0.msg_bytes.Broadcast_Control::1       116104                      
system.ruby.network.routers1.throttle0.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers1.throttle1.link_utilization     0.133162                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::1         4154                      
system.ruby.network.routers1.throttle1.msg_count.ResponseLocal_Data::4           67                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::4           67                      
system.ruby.network.routers1.throttle1.msg_count.Writeback_Data::4         2591                      
system.ruby.network.routers1.throttle1.msg_count.Broadcast_Control::1         4154                      
system.ruby.network.routers1.throttle1.msg_count.Persistent_Control::3          436                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::1        33232                      
system.ruby.network.routers1.throttle1.msg_bytes.ResponseLocal_Data::4         4824                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::4          536                      
system.ruby.network.routers1.throttle1.msg_bytes.Writeback_Data::4       186552                      
system.ruby.network.routers1.throttle1.msg_bytes.Broadcast_Control::1        33232                      
system.ruby.network.routers1.throttle1.msg_bytes.Persistent_Control::3         3488                      
system.ruby.network.routers2.throttle0.link_utilization     0.222937                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::4         3829                      
system.ruby.network.routers2.throttle0.msg_count.ResponseL2hit_Data::4          463                      
system.ruby.network.routers2.throttle0.msg_count.Broadcast_Control::1        14375                      
system.ruby.network.routers2.throttle0.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::4       275688                      
system.ruby.network.routers2.throttle0.msg_bytes.ResponseL2hit_Data::4        33336                      
system.ruby.network.routers2.throttle0.msg_bytes.Broadcast_Control::1       115000                      
system.ruby.network.routers2.throttle0.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers2.throttle1.link_utilization     0.146937                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::1         4292                      
system.ruby.network.routers2.throttle1.msg_count.ResponseLocal_Data::4          256                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::4          256                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Data::4         2727                      
system.ruby.network.routers2.throttle1.msg_count.Broadcast_Control::1         4292                      
system.ruby.network.routers2.throttle1.msg_count.Persistent_Control::3          432                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::1        34336                      
system.ruby.network.routers2.throttle1.msg_bytes.ResponseLocal_Data::4        18432                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::4         2048                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Data::4       196344                      
system.ruby.network.routers2.throttle1.msg_bytes.Broadcast_Control::1        34336                      
system.ruby.network.routers2.throttle1.msg_bytes.Persistent_Control::3         3456                      
system.ruby.network.routers3.throttle0.link_utilization     0.249950                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::4         4592                      
system.ruby.network.routers3.throttle0.msg_count.ResponseL2hit_Data::4          530                      
system.ruby.network.routers3.throttle0.msg_count.Broadcast_Control::1        13545                      
system.ruby.network.routers3.throttle0.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::4       330624                      
system.ruby.network.routers3.throttle0.msg_bytes.ResponseL2hit_Data::4        38160                      
system.ruby.network.routers3.throttle0.msg_bytes.Broadcast_Control::1       108360                      
system.ruby.network.routers3.throttle0.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers3.throttle1.link_utilization     0.183253                      
system.ruby.network.routers3.throttle1.msg_count.Request_Control::1         5122                      
system.ruby.network.routers3.throttle1.msg_count.ResponseLocal_Data::4          256                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::4          256                      
system.ruby.network.routers3.throttle1.msg_count.Writeback_Data::4         3530                      
system.ruby.network.routers3.throttle1.msg_count.Broadcast_Control::1         5122                      
system.ruby.network.routers3.throttle1.msg_count.Persistent_Control::3          472                      
system.ruby.network.routers3.throttle1.msg_bytes.Request_Control::1        40976                      
system.ruby.network.routers3.throttle1.msg_bytes.ResponseLocal_Data::4        18432                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::4         2048                      
system.ruby.network.routers3.throttle1.msg_bytes.Writeback_Data::4       254160                      
system.ruby.network.routers3.throttle1.msg_bytes.Broadcast_Control::1        40976                      
system.ruby.network.routers3.throttle1.msg_bytes.Persistent_Control::3         3776                      
system.ruby.network.routers4.throttle0.link_utilization     0.116580                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::4          438                      
system.ruby.network.routers4.throttle0.msg_count.ResponseLocal_Data::4          586                      
system.ruby.network.routers4.throttle0.msg_count.Broadcast_Control::1        17643                      
system.ruby.network.routers4.throttle0.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::4        31536                      
system.ruby.network.routers4.throttle0.msg_bytes.ResponseLocal_Data::4        42192                      
system.ruby.network.routers4.throttle0.msg_bytes.Broadcast_Control::1       141144                      
system.ruby.network.routers4.throttle0.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers4.throttle1.link_utilization     0.018071                      
system.ruby.network.routers4.throttle1.msg_count.Request_Control::1         1024                      
system.ruby.network.routers4.throttle1.msg_count.ResponseLocal_Data::4            6                      
system.ruby.network.routers4.throttle1.msg_count.Response_Control::4            6                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Data::4          256                      
system.ruby.network.routers4.throttle1.msg_count.Broadcast_Control::1         1024                      
system.ruby.network.routers4.throttle1.msg_count.Persistent_Control::3           30                      
system.ruby.network.routers4.throttle1.msg_bytes.Request_Control::1         8192                      
system.ruby.network.routers4.throttle1.msg_bytes.ResponseLocal_Data::4          432                      
system.ruby.network.routers4.throttle1.msg_bytes.Response_Control::4           48                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Data::4        18432                      
system.ruby.network.routers4.throttle1.msg_bytes.Broadcast_Control::1         8192                      
system.ruby.network.routers4.throttle1.msg_bytes.Persistent_Control::3          240                      
system.ruby.network.routers5.throttle0.link_utilization     0.075614                      
system.ruby.network.routers5.throttle0.msg_count.Request_Control::2        16789                      
system.ruby.network.routers5.throttle0.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers5.throttle0.msg_bytes.Request_Control::2       134312                      
system.ruby.network.routers5.throttle0.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers5.throttle1.link_utilization     0.588190                      
system.ruby.network.routers5.throttle1.msg_count.Response_Data::4        16065                      
system.ruby.network.routers5.throttle1.msg_bytes.Response_Data::4      1156680                      
system.ruby.network.routers6.throttle0.link_utilization     0.510997                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::1        18667                      
system.ruby.network.routers6.throttle0.msg_count.Response_Control::4          592                      
system.ruby.network.routers6.throttle0.msg_count.Writeback_Data::4        11617                      
system.ruby.network.routers6.throttle0.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::1       149336                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Control::4         4736                      
system.ruby.network.routers6.throttle0.msg_bytes.Writeback_Data::4       836424                      
system.ruby.network.routers6.throttle0.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers6.throttle1.link_utilization     0.141892                      
system.ruby.network.routers6.throttle1.msg_count.Request_Control::2        16789                      
system.ruby.network.routers6.throttle1.msg_count.ResponseL2hit_Data::4         2010                      
system.ruby.network.routers6.throttle1.msg_bytes.Request_Control::2       134312                      
system.ruby.network.routers6.throttle1.msg_bytes.ResponseL2hit_Data::4       144720                      
system.ruby.network.routers7.throttle0.link_utilization     0.214134                      
system.ruby.network.routers7.throttle0.msg_count.Response_Data::4         3572                      
system.ruby.network.routers7.throttle0.msg_count.ResponseL2hit_Data::4          500                      
system.ruby.network.routers7.throttle0.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers7.throttle0.msg_count.Broadcast_Control::1        14592                      
system.ruby.network.routers7.throttle0.msg_count.Persistent_Control::3         1370                      
system.ruby.network.routers7.throttle0.msg_bytes.Response_Data::4       257184                      
system.ruby.network.routers7.throttle0.msg_bytes.ResponseL2hit_Data::4        36000                      
system.ruby.network.routers7.throttle0.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers7.throttle0.msg_bytes.Broadcast_Control::1       116736                      
system.ruby.network.routers7.throttle0.msg_bytes.Persistent_Control::3        10960                      
system.ruby.network.routers7.throttle1.link_utilization     0.216673                      
system.ruby.network.routers7.throttle1.msg_count.Response_Data::4         3634                      
system.ruby.network.routers7.throttle1.msg_count.ResponseL2hit_Data::4          517                      
system.ruby.network.routers7.throttle1.msg_count.ResponseLocal_Data::4            3                      
system.ruby.network.routers7.throttle1.msg_count.Broadcast_Control::1        14513                      
system.ruby.network.routers7.throttle1.msg_count.Persistent_Control::3         1362                      
system.ruby.network.routers7.throttle1.msg_bytes.Response_Data::4       261648                      
system.ruby.network.routers7.throttle1.msg_bytes.ResponseL2hit_Data::4        37224                      
system.ruby.network.routers7.throttle1.msg_bytes.ResponseLocal_Data::4          216                      
system.ruby.network.routers7.throttle1.msg_bytes.Broadcast_Control::1       116104                      
system.ruby.network.routers7.throttle1.msg_bytes.Persistent_Control::3        10896                      
system.ruby.network.routers7.throttle2.link_utilization     0.221180                      
system.ruby.network.routers7.throttle2.msg_count.Response_Data::4         3829                      
system.ruby.network.routers7.throttle2.msg_count.ResponseL2hit_Data::4          463                      
system.ruby.network.routers7.throttle2.msg_count.Broadcast_Control::1        14375                      
system.ruby.network.routers7.throttle2.msg_count.Persistent_Control::3         1366                      
system.ruby.network.routers7.throttle2.msg_bytes.Response_Data::4       275688                      
system.ruby.network.routers7.throttle2.msg_bytes.ResponseL2hit_Data::4        33336                      
system.ruby.network.routers7.throttle2.msg_bytes.Broadcast_Control::1       115000                      
system.ruby.network.routers7.throttle2.msg_bytes.Persistent_Control::3        10928                      
system.ruby.network.routers7.throttle3.link_utilization     0.248030                      
system.ruby.network.routers7.throttle3.msg_count.Response_Data::4         4592                      
system.ruby.network.routers7.throttle3.msg_count.ResponseL2hit_Data::4          530                      
system.ruby.network.routers7.throttle3.msg_count.Broadcast_Control::1        13545                      
system.ruby.network.routers7.throttle3.msg_count.Persistent_Control::3         1326                      
system.ruby.network.routers7.throttle3.msg_bytes.Response_Data::4       330624                      
system.ruby.network.routers7.throttle3.msg_bytes.ResponseL2hit_Data::4        38160                      
system.ruby.network.routers7.throttle3.msg_bytes.Broadcast_Control::1       108360                      
system.ruby.network.routers7.throttle3.msg_bytes.Persistent_Control::3        10608                      
system.ruby.network.routers7.throttle4.link_utilization     0.116458                      
system.ruby.network.routers7.throttle4.msg_count.Response_Data::4          438                      
system.ruby.network.routers7.throttle4.msg_count.ResponseLocal_Data::4          586                      
system.ruby.network.routers7.throttle4.msg_count.Broadcast_Control::1        17643                      
system.ruby.network.routers7.throttle4.msg_count.Persistent_Control::3         1768                      
system.ruby.network.routers7.throttle4.msg_bytes.Response_Data::4        31536                      
system.ruby.network.routers7.throttle4.msg_bytes.ResponseLocal_Data::4        42192                      
system.ruby.network.routers7.throttle4.msg_bytes.Broadcast_Control::1       141144                      
system.ruby.network.routers7.throttle4.msg_bytes.Persistent_Control::3        14144                      
system.ruby.network.routers7.throttle5.link_utilization     0.075614                      
system.ruby.network.routers7.throttle5.msg_count.Request_Control::2        16789                      
system.ruby.network.routers7.throttle5.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers7.throttle5.msg_bytes.Request_Control::2       134312                      
system.ruby.network.routers7.throttle5.msg_bytes.Persistent_Control::3        14384                      
system.ruby.network.routers7.throttle6.link_utilization     0.510997                      
system.ruby.network.routers7.throttle6.msg_count.Request_Control::1        18667                      
system.ruby.network.routers7.throttle6.msg_count.Response_Control::4          592                      
system.ruby.network.routers7.throttle6.msg_count.Writeback_Data::4        11617                      
system.ruby.network.routers7.throttle6.msg_count.Persistent_Control::3         1798                      
system.ruby.network.routers7.throttle6.msg_bytes.Request_Control::1       149336                      
system.ruby.network.routers7.throttle6.msg_bytes.Response_Control::4         4736                      
system.ruby.network.routers7.throttle6.msg_bytes.Writeback_Data::4       836424                      
system.ruby.network.routers7.throttle6.msg_bytes.Persistent_Control::3        14384                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples      2996896                      
system.ruby.LD.latency_hist_seqr::mean       1.465137                      
system.ruby.LD.latency_hist_seqr::gmean      1.016117                      
system.ruby.LD.latency_hist_seqr::stdev      9.328986                      
system.ruby.LD.latency_hist_seqr         |     2991411     99.82%     99.82% |        5188      0.17%     99.99% |         169      0.01%    100.00% |          16      0.00%    100.00% |          53      0.00%    100.00% |          54      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total       2996896                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.hit_latency_hist_seqr::samples      2988029                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.011910                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.001486                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.606026                      
system.ruby.LD.hit_latency_hist_seqr     |     2986786     99.96%     99.96% |         948      0.03%     99.99% |         250      0.01%    100.00% |          26      0.00%    100.00% |          13      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total      2988029                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         8867                      
system.ruby.LD.miss_latency_hist_seqr::mean   154.194993                      
system.ruby.LD.miss_latency_hist_seqr::gmean   134.759476                      
system.ruby.LD.miss_latency_hist_seqr::stdev    76.784901                      
system.ruby.LD.miss_latency_hist_seqr    |        3382     38.14%     38.14% |        5188     58.51%     96.65% |         169      1.91%     98.56% |          16      0.18%     98.74% |          53      0.60%     99.33% |          54      0.61%     99.94% |           4      0.05%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         8867                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples       334662                      
system.ruby.ST.latency_hist_seqr::mean       2.513372                      
system.ruby.ST.latency_hist_seqr::gmean      1.051967                      
system.ruby.ST.latency_hist_seqr::stdev     17.154897                      
system.ruby.ST.latency_hist_seqr         |      333146     99.55%     99.55% |        1414      0.42%     99.97% |          58      0.02%     99.99% |           1      0.00%     99.99% |          19      0.01%     99.99% |          14      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        334662                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.ST.hit_latency_hist_seqr::samples       331509                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.022554                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.003480                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.746277                      
system.ruby.ST.hit_latency_hist_seqr     |      331216     99.91%     99.91% |           0      0.00%     99.91% |          89      0.03%     99.94% |         163      0.05%     99.99% |          35      0.01%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total       331509                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         3153                      
system.ruby.ST.miss_latency_hist_seqr::mean   159.259118                      
system.ruby.ST.miss_latency_hist_seqr::gmean   150.210317                      
system.ruby.ST.miss_latency_hist_seqr::stdev    79.854228                      
system.ruby.ST.miss_latency_hist_seqr    |        1637     51.92%     51.92% |        1414     44.85%     96.76% |          58      1.84%     98.60% |           1      0.03%     98.64% |          19      0.60%     99.24% |          14      0.44%     99.68% |           5      0.16%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           5      0.16%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         3153                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples      5017348                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.157563                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.004952                      
system.ruby.IFETCH.latency_hist_seqr::stdev     5.644760                      
system.ruby.IFETCH.latency_hist_seqr     |     5014033     99.93%     99.93% |        3101      0.06%    100.00% |         157      0.00%    100.00% |           4      0.00%    100.00% |          15      0.00%    100.00% |          25      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total      5017348                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples      5012747                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.002150                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000277                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.238715                      
system.ruby.IFETCH.hit_latency_hist_seqr |     5012321     99.99%     99.99% |           0      0.00%     99.99% |           9      0.00%     99.99% |         372      0.01%    100.00% |          34      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total      5012747                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         4601                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   170.478157                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   161.658553                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    77.395638                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1286     27.95%     27.95% |        3101     67.40%     95.35% |         157      3.41%     98.76% |           4      0.09%     98.85% |          15      0.33%     99.17% |          25      0.54%     99.72% |           5      0.11%     99.83% |           3      0.07%     99.89% |           0      0.00%     99.89% |           5      0.11%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         4601                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples         1818                      
system.ruby.RMW_Read.latency_hist_seqr::mean     5.486249                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.209178                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    29.385320                      
system.ruby.RMW_Read.latency_hist_seqr   |        1788     98.35%     98.35% |          28      1.54%     99.89% |           1      0.06%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         1818                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         1782                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.742424                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.092945                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     4.771992                      
system.ruby.RMW_Read.hit_latency_hist_seqr |        1734     97.31%     97.31% |           0      0.00%     97.31% |          19      1.07%     98.37% |          14      0.79%     99.16% |           7      0.39%     99.55% |           6      0.34%     99.89% |           1      0.06%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         1782                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   190.805556                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   179.946381                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    87.355373                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           6     16.67%     16.67% |          28     77.78%     94.44% |           1      2.78%     97.22% |           0      0.00%     97.22% |           0      0.00%     97.22% |           1      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           36                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           40                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           40                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           40                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           40                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples      8332137                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.000085                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.000059                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     0.009205                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |     8331431     99.99%     99.99% |         706      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total      8332137                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size            4                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket           39                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples          592                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    17.687500                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    17.590538                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     2.099548                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         521     88.01%     88.01% |          65     10.98%     98.99% |           2      0.34%     99.32% |           2      0.34%     99.66% |           0      0.00%     99.66% |           2      0.34%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total          592                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples         2010                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    28.094030                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    27.270652                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     8.155325                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |        1614     80.30%     80.30% |         344     17.11%     97.41% |          30      1.49%     98.91% |          16      0.80%     99.70% |           6      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total         2010                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples        16065                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   164.964768                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   156.428379                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    74.285119                      
system.ruby.Directory.miss_mach_latency_hist_seqr |        5719     35.60%     35.60% |        9731     60.57%     96.17% |         385      2.40%     98.57% |          21      0.13%     98.70% |          87      0.54%     99.24% |          94      0.59%     99.83% |          14      0.09%     99.91% |           3      0.02%     99.93% |           0      0.00%     99.93% |          11      0.07%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total        16065                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total            4                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            4                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean          161                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   160.336572                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    16.832508                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total            4                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples      2986786                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.000136                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.000094                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.011644                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     2986381     99.99%     99.99% |         405      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total      2986786                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size            4                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket           39                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples          592                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    17.687500                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    17.590538                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     2.099548                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         521     88.01%     88.01% |          65     10.98%     98.99% |           2      0.34%     99.32% |           2      0.34%     99.66% |           0      0.00%     99.66% |           2      0.34%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total          592                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples         1243                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    29.303298                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    28.340758                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     9.048387                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |         948     76.27%     76.27% |         250     20.11%     96.38% |          26      2.09%     98.47% |          13      1.05%     99.52% |           6      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total         1243                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples         8275                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   163.960846                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   155.891132                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    69.919949                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |        2790     33.72%     33.72% |        5188     62.69%     96.41% |         169      2.04%     98.45% |          16      0.19%     98.65% |          53      0.64%     99.29% |          54      0.65%     99.94% |           4      0.05%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total         8275                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples       331216                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.000909                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.000630                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.030132                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      330915     99.91%     99.91% |         301      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total       331216                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples          293                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    25.491468                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    24.981892                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     5.471980                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          89     30.38%     30.38% |         163     55.63%     86.01% |          35     11.95%     97.95% |           5      1.71%     99.66% |           1      0.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total          293                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples         3153                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   159.259118                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   150.210317                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    79.854228                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |        1637     51.92%     51.92% |        1414     44.85%     96.76% |          58      1.84%     98.60% |           1      0.03%     98.64% |          19      0.60%     99.24% |          14      0.44%     99.68% |           5      0.16%     99.84% |           0      0.00%     99.84% |           0      0.00%     99.84% |           5      0.16%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total         3153                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples      5012321                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     5012321    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total      5012321                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples          426                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    26.302817                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    25.906772                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     5.516592                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           9      2.11%      2.11% |         372     87.32%     89.44% |          34      7.98%     97.42% |           7      1.64%     99.06% |           0      0.00%     99.06% |           2      0.47%     99.53% |           1      0.23%     99.77% |           1      0.23%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total          426                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4601                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   170.478157                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   161.658553                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    77.395638                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1286     27.95%     27.95% |        3101     67.40%     95.35% |         157      3.41%     98.76% |           4      0.09%     98.85% |          15      0.33%     99.17% |          25      0.54%     99.72% |           5      0.11%     99.83% |           3      0.07%     99.89% |           0      0.00%     99.89% |           5      0.11%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4601                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples         1734                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |        1734    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total         1734                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples           48                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    28.562500                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    27.099637                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev    10.390065                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          19     39.58%     39.58% |          14     29.17%     68.75% |           7     14.58%     83.33% |           6     12.50%     95.83% |           1      2.08%     97.92% |           0      0.00%     97.92% |           1      2.08%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total           48                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   190.805556                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   179.946381                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    87.355373                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           6     16.67%     16.67% |          28     77.78%     94.44% |           1      2.78%     97.22% |           0      0.00%     97.22% |           0      0.00%     97.22% |           1      2.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total           36                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total           40                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::samples           40                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.L1Cache.hit_type_mach_latency_hist_seqr::total           40                      
system.ruby.Directory_Controller.GETX            3321      0.00%      0.00%
system.ruby.Directory_Controller.GETS           13468      0.00%      0.00%
system.ruby.Directory_Controller.Lockdown          899      0.00%      0.00%
system.ruby.Directory_Controller.Unlockdown          899      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        16065      0.00%      0.00%
system.ruby.Directory_Controller.O.GETX          3189      0.00%      0.00%
system.ruby.Directory_Controller.O.GETS         12876      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETX          132      0.00%      0.00%
system.ruby.Directory_Controller.NO.GETS          592      0.00%      0.00%
system.ruby.Directory_Controller.NO.Lockdown          286      0.00%      0.00%
system.ruby.Directory_Controller.L.Unlockdown          899      0.00%      0.00%
system.ruby.Directory_Controller.L_NO_W.Memory_Data          613      0.00%      0.00%
system.ruby.Directory_Controller.NO_W.Lockdown          613      0.00%      0.00%
system.ruby.Directory_Controller.NO_W.Memory_Data        15452      0.00%      0.00%
system.ruby.L1Cache_Controller.Load      |      458356     15.29%     15.29% |      980523     32.72%     48.01% |      824310     27.51%     75.52% |      717323     23.94%     99.45% |       16384      0.55%    100.00%
system.ruby.L1Cache_Controller.Load::total      2996896                      
system.ruby.L1Cache_Controller.Ifetch    |      847615     16.89%     16.89% |     1651414     32.91%     49.81% |     1386140     27.63%     77.43% |     1132179     22.57%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      5017348                      
system.ruby.L1Cache_Controller.Store     |       11689      3.47%      3.47% |      128953     38.32%     41.79% |       97263     28.90%     70.69% |       82271     24.44%     95.13% |       16384      4.87%    100.00%
system.ruby.L1Cache_Controller.Store::total       336560                      
system.ruby.L1Cache_Controller.L1_Replacement |        2513     21.58%     21.58% |        2594     22.28%     43.86% |        2730     23.44%     67.30% |        3552     30.50%     97.80% |         256      2.20%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11645                      
system.ruby.L1Cache_Controller.Data_Shared |         419     25.10%     25.10% |         437     26.18%     51.29% |         387     23.19%     74.48% |         426     25.52%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Shared::total         1669                      
system.ruby.L1Cache_Controller.Data_All_Tokens |        3656     21.51%     21.51% |        3717     21.87%     43.38% |        3905     22.97%     66.35% |        4696     27.63%     93.98% |        1024      6.02%    100.00%
system.ruby.L1Cache_Controller.Data_All_Tokens::total        16998                      
system.ruby.L1Cache_Controller.Transient_Local_GETX |        2983     21.13%     21.13% |        2927     20.73%     41.86% |        2738     19.39%     61.25% |        1942     13.75%     75.00% |        3530     25.00%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETX::total        14120                      
system.ruby.L1Cache_Controller.Transient_Local_GETS |       11609     19.17%     19.17% |       11586     19.14%     38.31% |       11637     19.22%     57.53% |       11603     19.16%     76.69% |       14113     23.31%    100.00%
system.ruby.L1Cache_Controller.Transient_Local_GETS::total        60548                      
system.ruby.L1Cache_Controller.Persistent_GETX |         138     20.29%     20.29% |         127     18.68%     38.97% |         140     20.59%     59.56% |         105     15.44%     75.00% |         170     25.00%    100.00%
system.ruby.L1Cache_Controller.Persistent_GETX::total          680                      
system.ruby.L1Cache_Controller.Persistent_GETS |         547     18.76%     18.76% |         554     19.00%     37.76% |         543     18.62%     56.38% |         558     19.14%     75.51% |         714     24.49%    100.00%
system.ruby.L1Cache_Controller.Persistent_GETS::total         2916                      
system.ruby.L1Cache_Controller.Own_Lock_or_Unlock |        1113     20.63%     20.63% |        1117     20.71%     41.34% |        1115     20.67%     62.01% |        1135     21.04%     83.06% |         914     16.94%    100.00%
system.ruby.L1Cache_Controller.Own_Lock_or_Unlock::total         5394                      
system.ruby.L1Cache_Controller.Request_Timeout |        1347     28.09%     28.09% |        1173     24.46%     52.54% |        1365     28.46%     81.01% |         896     18.68%     99.69% |          15      0.31%    100.00%
system.ruby.L1Cache_Controller.Request_Timeout::total         4796                      
system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers |        3656     21.51%     21.51% |        3716     21.86%     43.37% |        3905     22.97%     66.35% |        4696     27.63%     93.98% |        1024      6.02%    100.00%
system.ruby.L1Cache_Controller.Use_TimeoutNoStarvers::total        16997                      
system.ruby.L1Cache_Controller.NP.Load   |        2268     22.44%     22.44% |        2285     22.61%     45.04% |        2253     22.29%     67.33% |        2278     22.54%     89.87% |        1024     10.13%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total        10108                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1259     25.04%     25.04% |        1265     25.16%     50.21% |        1247     24.81%     75.01% |        1256     24.99%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5027                      
system.ruby.L1Cache_Controller.NP.Store  |         515     15.16%     15.16% |         573     16.86%     32.02% |         762     22.42%     54.44% |        1548     45.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3398                      
system.ruby.L1Cache_Controller.NP.Transient_Local_GETX |        2983     21.13%     21.13% |        2927     20.73%     41.86% |        2738     19.39%     61.25% |        1942     13.75%     75.00% |        3530     25.00%    100.00%
system.ruby.L1Cache_Controller.NP.Transient_Local_GETX::total        14120                      
system.ruby.L1Cache_Controller.NP.Transient_Local_GETS |       11602     19.35%     19.35% |       11519     19.21%     38.56% |       11381     18.98%     57.55% |       11347     18.93%     76.47% |       14107     23.53%    100.00%
system.ruby.L1Cache_Controller.NP.Transient_Local_GETS::total        59956                      
system.ruby.L1Cache_Controller.NP.Own_Lock_or_Unlock |         685     19.05%     19.05% |         681     18.94%     37.99% |         683     18.99%     56.98% |         663     18.44%     75.42% |         884     24.58%    100.00%
system.ruby.L1Cache_Controller.NP.Own_Lock_or_Unlock::total         3596                      
system.ruby.L1Cache_Controller.I.Load    |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           0      0.00%      0.00% |           3     11.11%     11.11% |           2      7.41%     18.52% |          22     81.48%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           27                      
system.ruby.L1Cache_Controller.S.Load    |        4531      0.52%      0.52% |      235205     26.96%     27.48% |      160010     18.34%     45.82% |      472751     54.18%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total       872497                      
system.ruby.L1Cache_Controller.S.Ifetch  |      401269     19.83%     19.83% |      577168     28.52%     48.35% |      388037     19.17%     67.52% |      657259     32.48%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total      2023733                      
system.ruby.L1Cache_Controller.S.Store   |          32     24.24%     24.24% |          30     22.73%     46.97% |          30     22.73%     69.70% |          40     30.30%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          132                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         184     19.72%     19.72% |         236     25.29%     45.02% |         209     22.40%     67.42% |         304     32.58%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          933                      
system.ruby.L1Cache_Controller.M.Load    |       15116     19.24%     19.24% |       16421     20.90%     40.14% |       17077     21.73%     61.87% |       15852     20.18%     82.05% |       14105     17.95%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        78571                      
system.ruby.L1Cache_Controller.M.Ifetch  |      444661     14.89%     14.89% |     1072548     35.91%     50.80% |      996438     33.36%     84.16% |      473238     15.84%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total      2986885                      
system.ruby.L1Cache_Controller.M.Store   |          49      3.99%      3.99% |          51      4.16%      8.15% |          51      4.16%     12.31% |          52      4.24%     16.54% |        1024     83.46%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         1227                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        1826     22.13%     22.13% |        1846     22.37%     44.49% |        2013     24.39%     68.88% |        2568     31.12%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         8253                      
system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock |         182     25.00%     25.00% |         174     23.90%     48.90% |         186     25.55%     74.45% |         171     23.49%     97.94% |          15      2.06%    100.00%
system.ruby.L1Cache_Controller.M.Own_Lock_or_Unlock::total          728                      
system.ruby.L1Cache_Controller.MM.Load   |      425038     21.36%     21.36% |      715188     35.95%     57.31% |      633888     31.86%     89.17% |      215412     10.83%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      1989526                      
system.ruby.L1Cache_Controller.MM.Store  |        9030      2.91%      2.91% |      125677     40.50%     43.41% |       91874     29.61%     73.02% |       68351     22.03%     95.05% |       15360      4.95%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total       310292                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |         503     20.69%     20.69% |         509     20.94%     41.63% |         505     20.77%     62.40% |         658     27.07%     89.47% |         256     10.53%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total         2431                      
system.ruby.L1Cache_Controller.MM.Transient_Local_GETS |           7      1.18%      1.18% |          67     11.32%     12.50% |         256     43.24%     55.74% |         256     43.24%     98.99% |           6      1.01%    100.00%
system.ruby.L1Cache_Controller.MM.Transient_Local_GETS::total          592                      
system.ruby.L1Cache_Controller.MM.Own_Lock_or_Unlock |          32     18.71%     18.71% |          44     25.73%     44.44% |          30     17.54%     61.99% |          65     38.01%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Own_Lock_or_Unlock::total          171                      
system.ruby.L1Cache_Controller.M_W.Load  |       11367     24.68%     24.68% |       11393     24.74%     49.42% |       11045     23.98%     73.41% |       10992     23.87%     97.27% |        1255      2.73%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total        46052                      
system.ruby.L1Cache_Controller.M_W.Ifetch |         426     25.01%     25.01% |         433     25.43%     50.44% |         418     24.54%     74.99% |         426     25.01%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total         1703                      
system.ruby.L1Cache_Controller.M_W.Store |          10     24.39%     24.39% |          12     29.27%     53.66% |           9     21.95%     75.61% |          10     24.39%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total           41                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.M_W.Own_Lock_or_Unlock |          27     28.72%     28.72% |          25     26.60%     55.32% |          16     17.02%     72.34% |          26     27.66%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Own_Lock_or_Unlock::total           94                      
system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers |        3099     23.08%     23.08% |        3101     23.10%     46.18% |        3104     23.12%     69.30% |        3098     23.07%     92.37% |        1024      7.63%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_TimeoutNoStarvers::total        13426                      
system.ruby.L1Cache_Controller.MM_W.Load |          35     25.00%     25.00% |          30     21.43%     46.43% |          37     26.43%     72.86% |          38     27.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total          140                      
system.ruby.L1Cache_Controller.MM_W.Store |        2053      9.56%      9.56% |        2610     12.16%     21.72% |        4537     21.13%     42.85% |       12270     57.15%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total        21470                      
system.ruby.L1Cache_Controller.MM_W.Own_Lock_or_Unlock |          10     33.33%     33.33% |           7     23.33%     56.67% |           5     16.67%     73.33% |           8     26.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Own_Lock_or_Unlock::total           30                      
system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers |         557     15.60%     15.60% |         615     17.22%     32.82% |         801     22.43%     55.25% |        1598     44.75%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_TimeoutNoStarvers::total         3571                      
system.ruby.L1Cache_Controller.IM.Data_All_Tokens |         515     15.16%     15.16% |         573     16.86%     32.02% |         762     22.42%     54.44% |        1548     45.56%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_All_Tokens::total         3398                      
system.ruby.L1Cache_Controller.IM.Own_Lock_or_Unlock |          22     15.71%     15.71% |          36     25.71%     41.43% |          25     17.86%     59.29% |          57     40.71%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Own_Lock_or_Unlock::total          140                      
system.ruby.L1Cache_Controller.IM.Request_Timeout |         103     19.69%     19.69% |         159     30.40%     50.10% |         141     26.96%     77.06% |         120     22.94%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Request_Timeout::total          523                      
system.ruby.L1Cache_Controller.SM.Data_All_Tokens |          32     24.24%     24.24% |          30     22.73%     46.97% |          30     22.73%     69.70% |          40     30.30%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Data_All_Tokens::total          132                      
system.ruby.L1Cache_Controller.IS.Data_Shared |         419     25.10%     25.10% |         437     26.18%     51.29% |         387     23.19%     74.48% |         426     25.52%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Shared::total         1669                      
system.ruby.L1Cache_Controller.IS.Data_All_Tokens |        3109     23.08%     23.08% |        3114     23.12%     46.21% |        3113     23.11%     69.32% |        3108     23.08%     92.40% |        1024      7.60%    100.00%
system.ruby.L1Cache_Controller.IS.Data_All_Tokens::total        13468                      
system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock |         155     24.41%     24.41% |         150     23.62%     48.03% |         170     26.77%     74.80% |         145     22.83%     97.64% |          15      2.36%    100.00%
system.ruby.L1Cache_Controller.IS.Own_Lock_or_Unlock::total          635                      
system.ruby.L1Cache_Controller.IS.Request_Timeout |        1244     29.11%     29.11% |        1014     23.73%     52.84% |        1224     28.64%     81.49% |         776     18.16%     99.65% |          15      0.35%    100.00%
system.ruby.L1Cache_Controller.IS.Request_Timeout::total         4273                      
system.ruby.L1Cache_Controller.I_L.Persistent_GETX |         138     20.29%     20.29% |         127     18.68%     38.97% |         140     20.59%     59.56% |         105     15.44%     75.00% |         170     25.00%    100.00%
system.ruby.L1Cache_Controller.I_L.Persistent_GETX::total          680                      
system.ruby.L1Cache_Controller.I_L.Persistent_GETS |         547     18.76%     18.76% |         554     19.00%     37.76% |         543     18.62%     56.38% |         558     19.14%     75.51% |         714     24.49%    100.00%
system.ruby.L1Cache_Controller.I_L.Persistent_GETS::total         2916                      
system.ruby.L2Cache_Controller.L1_GETS          15137      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3530      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_INV             592      0.00%      0.00%
system.ruby.L2Cache_Controller.Writeback_Shared_Data            3      0.00%      0.00%
system.ruby.L2Cache_Controller.Writeback_All_Tokens        11614      0.00%      0.00%
system.ruby.L2Cache_Controller.Persistent_GETX          170      0.00%      0.00%
system.ruby.L2Cache_Controller.Persistent_GETS          729      0.00%      0.00%
system.ruby.L2Cache_Controller.Own_Lock_or_Unlock          899      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS        13468      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3189      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_INV          592      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.Writeback_All_Tokens        10530      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.Own_Lock_or_Unlock          899      0.00%      0.00%
system.ruby.L2Cache_Controller.I.Writeback_All_Tokens          154      0.00%      0.00%
system.ruby.L2Cache_Controller.O.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.O.L1_GETX          132      0.00%      0.00%
system.ruby.L2Cache_Controller.O.Writeback_Shared_Data            3      0.00%      0.00%
system.ruby.L2Cache_Controller.O.Writeback_All_Tokens          930      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         1666      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          209      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Persistent_GETX          170      0.00%      0.00%
system.ruby.L2Cache_Controller.I_L.Persistent_GETS          729      0.00%      0.00%

---------- End Simulation Statistics   ----------
