<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="60" Path="C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="14457842aff34e869c3976dba058ccb7"/>
    <Option Name="Part" Val="xc7a100tfgg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2022.1"/>
    <Option Name="SimulatorVersionModelSim" Val="2021.3"/>
    <Option Name="SimulatorVersionQuesta" Val="2021.3"/>
    <Option Name="SimulatorVersionXcelium" Val="21.09.002"/>
    <Option Name="SimulatorVersionVCS" Val="S-2021.09"/>
    <Option Name="SimulatorVersionRiviera" Val="2021.04"/>
    <Option Name="SimulatorVersionActiveHdl" Val="12.0"/>
    <Option Name="SimulatorGccVersionXsim" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionVCS" Val="9.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../QuantumFPGA"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableResourceEstimation" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_FIFO"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
    <Option Name="LocalIPRepoLeafDirName" Val="ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../../Modules/BufgMux/BufgMux_IPI.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/TimeCard/TimeCard.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_ConfMaster_0_0/TimeCard_TC_ConfMaster_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_ConfMaster_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_CoreList_0_0/TimeCard_TC_CoreList_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_CoreList_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_DummyAxiSlave_4_0/TimeCard_TC_DummyAxiSlave_4_0.xci">
          <Proxy FileSetName="TimeCard_TC_DummyAxiSlave_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_BufgMux_IPI_2_0/TimeCard_BufgMux_IPI_2_0.xci">
          <Proxy FileSetName="TimeCard_BufgMux_IPI_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_DummyAxiSlave_2_0/TimeCard_TC_DummyAxiSlave_2_0.xci">
          <Proxy FileSetName="TimeCard_TC_DummyAxiSlave_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_DummyAxiSlave_0_0/TimeCard_TC_DummyAxiSlave_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_DummyAxiSlave_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_FpgaVersion_0_0/TimeCard_TC_FpgaVersion_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_FpgaVersion_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_FrequencyCounter_1_0/TimeCard_TC_FrequencyCounter_1_0.xci">
          <Proxy FileSetName="TimeCard_TC_FrequencyCounter_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_DummyAxiSlave_1_0/TimeCard_TC_DummyAxiSlave_1_0.xci">
          <Proxy FileSetName="TimeCard_TC_DummyAxiSlave_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_DummyAxiSlave_3_0/TimeCard_TC_DummyAxiSlave_3_0.xci">
          <Proxy FileSetName="TimeCard_TC_DummyAxiSlave_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_FrequencyCounter_3_0/TimeCard_TC_FrequencyCounter_3_0.xci">
          <Proxy FileSetName="TimeCard_TC_FrequencyCounter_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_BufgMux_IPI_1_0/TimeCard_BufgMux_IPI_1_0.xci">
          <Proxy FileSetName="TimeCard_BufgMux_IPI_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_ClockDetector_0_0/TimeCard_TC_ClockDetector_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_ClockDetector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_BufgMux_IPI_0_0/TimeCard_BufgMux_IPI_0_0.xci">
          <Proxy FileSetName="TimeCard_BufgMux_IPI_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_FrequencyCounter_2_0/TimeCard_TC_FrequencyCounter_2_0.xci">
          <Proxy FileSetName="TimeCard_TC_FrequencyCounter_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_AdjustableClock_0_0/TimeCard_TC_AdjustableClock_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_AdjustableClock_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_SignalGenerator_1_0/TimeCard_TC_SignalGenerator_1_0.xci">
          <Proxy FileSetName="TimeCard_TC_SignalGenerator_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_PpsSourceSelector_1_0/TimeCard_TC_PpsSourceSelector_1_0.xci">
          <Proxy FileSetName="TimeCard_TC_PpsSourceSelector_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_SignalGenerator_4_0/TimeCard_TC_SignalGenerator_4_0.xci">
          <Proxy FileSetName="TimeCard_TC_SignalGenerator_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_SignalGenerator_2_0/TimeCard_TC_SignalGenerator_2_0.xci">
          <Proxy FileSetName="TimeCard_TC_SignalGenerator_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_MsiIrq_0_0/TimeCard_TC_MsiIrq_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_MsiIrq_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_Timestamper_1_0/TimeCard_TC_Timestamper_1_0.xci">
          <Proxy FileSetName="TimeCard_TC_Timestamper_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_PpsGenerator_0_0/TimeCard_TC_PpsGenerator_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_PpsGenerator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_FrequencyCounter_4_0/TimeCard_TC_FrequencyCounter_4_0.xci">
          <Proxy FileSetName="TimeCard_TC_FrequencyCounter_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_Timestamper_2_0/TimeCard_TC_Timestamper_2_0.xci">
          <Proxy FileSetName="TimeCard_TC_Timestamper_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_PpsSlave_0_0/TimeCard_TC_PpsSlave_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_PpsSlave_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_SignalGenerator_3_0/TimeCard_TC_SignalGenerator_3_0.xci">
          <Proxy FileSetName="TimeCard_TC_SignalGenerator_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_Timestamper_3_0/TimeCard_TC_Timestamper_3_0.xci">
          <Proxy FileSetName="TimeCard_TC_Timestamper_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_SmaSelector_0_0/TimeCard_TC_SmaSelector_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_SmaSelector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_Timestamper_4_0/TimeCard_TC_Timestamper_4_0.xci">
          <Proxy FileSetName="TimeCard_TC_Timestamper_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_Timestamper_FpgaPps_0/TimeCard_TC_Timestamper_FpgaPps_0.xci">
          <Proxy FileSetName="TimeCard_TC_Timestamper_FpgaPps_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_Timestamper_Gnss1Pps_0/TimeCard_TC_Timestamper_Gnss1Pps_0.xci">
          <Proxy FileSetName="TimeCard_TC_Timestamper_Gnss1Pps_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_TodSlave_0_0/TimeCard_TC_TodSlave_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_TodSlave_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_TC_PpsSourceSelector_0_0/TimeCard_TC_PpsSourceSelector_0_0.xci">
          <Proxy FileSetName="TimeCard_TC_PpsSourceSelector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_util_ds_buf_0_0/TimeCard_util_ds_buf_0_0.xci">
          <Proxy FileSetName="TimeCard_util_ds_buf_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_uart16550_reserved_0/TimeCard_axi_uart16550_reserved_0.xci">
          <Proxy FileSetName="TimeCard_axi_uart16550_reserved_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_pcie_0_0/TimeCard_axi_pcie_0_0.xci">
          <Proxy FileSetName="TimeCard_axi_pcie_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_quad_spi_flash_0/TimeCard_axi_quad_spi_flash_0.xci">
          <Proxy FileSetName="TimeCard_axi_quad_spi_flash_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_clk_wiz_0_0/TimeCard_clk_wiz_0_0.xci">
          <Proxy FileSetName="TimeCard_clk_wiz_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_clk_wiz_2_0/TimeCard_clk_wiz_2_0.xci">
          <Proxy FileSetName="TimeCard_clk_wiz_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_proc_sys_reset_0_0/TimeCard_proc_sys_reset_0_0.xci">
          <Proxy FileSetName="TimeCard_proc_sys_reset_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_uart16550_gnss1_0/TimeCard_axi_uart16550_gnss1_0.xci">
          <Proxy FileSetName="TimeCard_axi_uart16550_gnss1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_clk_wiz_1_0/TimeCard_clk_wiz_1_0.xci">
          <Proxy FileSetName="TimeCard_clk_wiz_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_util_ds_buf_1_0/TimeCard_util_ds_buf_1_0.xci">
          <Proxy FileSetName="TimeCard_util_ds_buf_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_xbar_3/TimeCard_xbar_3.xci">
          <Proxy FileSetName="TimeCard_xbar_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_uart16550_gnss2_0/TimeCard_axi_uart16550_gnss2_0.xci">
          <Proxy FileSetName="TimeCard_axi_uart16550_gnss2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_proc_sys_reset_2_0/TimeCard_proc_sys_reset_2_0.xci">
          <Proxy FileSetName="TimeCard_proc_sys_reset_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_xbar_1/TimeCard_xbar_1.xci">
          <Proxy FileSetName="TimeCard_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_uart16550_ext_0/TimeCard_axi_uart16550_ext_0.xci">
          <Proxy FileSetName="TimeCard_axi_uart16550_ext_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_proc_sys_reset_1_0/TimeCard_proc_sys_reset_1_0.xci">
          <Proxy FileSetName="TimeCard_proc_sys_reset_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_xbar_2/TimeCard_xbar_2.xci">
          <Proxy FileSetName="TimeCard_xbar_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_uart16550_mac_0/TimeCard_axi_uart16550_mac_0.xci">
          <Proxy FileSetName="TimeCard_axi_uart16550_mac_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_gpio_rgb_0/TimeCard_axi_gpio_rgb_0.xci">
          <Proxy FileSetName="TimeCard_axi_gpio_rgb_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_hwicap_0_0/TimeCard_axi_hwicap_0_0.xci">
          <Proxy FileSetName="TimeCard_axi_hwicap_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_gpio_gnss_mac_0/TimeCard_axi_gpio_gnss_mac_0.xci">
          <Proxy FileSetName="TimeCard_axi_gpio_gnss_mac_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_iic_eeprom_0/TimeCard_axi_iic_eeprom_0.xci">
          <Proxy FileSetName="TimeCard_axi_iic_eeprom_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_iic_rgb_0/TimeCard_axi_iic_rgb_0.xci">
          <Proxy FileSetName="TimeCard_axi_iic_rgb_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_gpio_ext_0/TimeCard_axi_gpio_ext_0.xci">
          <Proxy FileSetName="TimeCard_axi_gpio_ext_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_axi_iic_0/TimeCard_axi_iic_0.xci">
          <Proxy FileSetName="TimeCard_axi_iic_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_xbar_0/TimeCard_xbar_0.xci">
          <Proxy FileSetName="TimeCard_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_9/TimeCard_auto_cc_9.xci">
          <Proxy FileSetName="TimeCard_auto_cc_9"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_tier2_xbar_1_0/TimeCard_tier2_xbar_1_0.xci">
          <Proxy FileSetName="TimeCard_tier2_xbar_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_tier2_xbar_2_0/TimeCard_tier2_xbar_2_0.xci">
          <Proxy FileSetName="TimeCard_tier2_xbar_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_pc_0/TimeCard_auto_pc_0.xci">
          <Proxy FileSetName="TimeCard_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_4/TimeCard_auto_cc_4.xci">
          <Proxy FileSetName="TimeCard_auto_cc_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_15/TimeCard_auto_cc_15.xci">
          <Proxy FileSetName="TimeCard_auto_cc_15"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_7/TimeCard_auto_cc_7.xci">
          <Proxy FileSetName="TimeCard_auto_cc_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_12/TimeCard_auto_cc_12.xci">
          <Proxy FileSetName="TimeCard_auto_cc_12"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_14/TimeCard_auto_cc_14.xci">
          <Proxy FileSetName="TimeCard_auto_cc_14"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_13/TimeCard_auto_cc_13.xci">
          <Proxy FileSetName="TimeCard_auto_cc_13"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_ds_0/TimeCard_auto_ds_0.xci">
          <Proxy FileSetName="TimeCard_auto_ds_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_10/TimeCard_auto_cc_10.xci">
          <Proxy FileSetName="TimeCard_auto_cc_10"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_2/TimeCard_auto_cc_2.xci">
          <Proxy FileSetName="TimeCard_auto_cc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_5/TimeCard_auto_cc_5.xci">
          <Proxy FileSetName="TimeCard_auto_cc_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_rs_0/TimeCard_auto_rs_0.xci">
          <Proxy FileSetName="TimeCard_auto_rs_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_1/TimeCard_auto_cc_1.xci">
          <Proxy FileSetName="TimeCard_auto_cc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_8/TimeCard_auto_cc_8.xci">
          <Proxy FileSetName="TimeCard_auto_cc_8"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_11/TimeCard_auto_cc_11.xci">
          <Proxy FileSetName="TimeCard_auto_cc_11"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_tier2_xbar_0_0/TimeCard_tier2_xbar_0_0.xci">
          <Proxy FileSetName="TimeCard_tier2_xbar_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_3/TimeCard_auto_cc_3.xci">
          <Proxy FileSetName="TimeCard_auto_cc_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_6/TimeCard_auto_cc_6.xci">
          <Proxy FileSetName="TimeCard_auto_cc_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="TimeCard.bd" FileRelPathName="ip/TimeCard_auto_cc_0/TimeCard_auto_cc_0.xci">
          <Proxy FileSetName="TimeCard_auto_cc_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PPRDIR/../../../../Package/TimeCard_Package.vhd">
        <FileInfo>
          <Attr Name="Library" Val="TimeCardLib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/TimeCard/hdl/TimeCard_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Top/TimeCardTop.vhd">
        <FileInfo>
          <Attr Name="Library" Val="TimeCardLib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TimeCardTop"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../Constraints/PinoutConstraint.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Constraints/TimingConstraint.sdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Constraints/UpdateImageConstraint.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../Constraints/PinoutConstraint.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_golden" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_golden" RelGenDir="$PGENDIR/constrs_golden">
      <File Path="$PPRDIR/../Constraints/PinoutConstraint.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Constraints/TimingConstraint.sdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../Constraints/GoldenImageConstraint.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../Constraints/PinoutConstraint.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_ConfMaster_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_ConfMaster_0_0" RelGenDir="$PGENDIR/TimeCard_TC_ConfMaster_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_ConfMaster_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_CoreList_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_CoreList_0_0" RelGenDir="$PGENDIR/TimeCard_TC_CoreList_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_CoreList_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_DummyAxiSlave_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_DummyAxiSlave_4_0" RelGenDir="$PGENDIR/TimeCard_TC_DummyAxiSlave_4_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_DummyAxiSlave_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_BufgMux_IPI_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_BufgMux_IPI_2_0" RelGenDir="$PGENDIR/TimeCard_BufgMux_IPI_2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_BufgMux_IPI_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_DummyAxiSlave_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_DummyAxiSlave_2_0" RelGenDir="$PGENDIR/TimeCard_TC_DummyAxiSlave_2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_DummyAxiSlave_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_DummyAxiSlave_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_DummyAxiSlave_0_0" RelGenDir="$PGENDIR/TimeCard_TC_DummyAxiSlave_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_DummyAxiSlave_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_FpgaVersion_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_FpgaVersion_0_0" RelGenDir="$PGENDIR/TimeCard_TC_FpgaVersion_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_FpgaVersion_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_FrequencyCounter_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_FrequencyCounter_1_0" RelGenDir="$PGENDIR/TimeCard_TC_FrequencyCounter_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_FrequencyCounter_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_DummyAxiSlave_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_DummyAxiSlave_1_0" RelGenDir="$PGENDIR/TimeCard_TC_DummyAxiSlave_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_DummyAxiSlave_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_DummyAxiSlave_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_DummyAxiSlave_3_0" RelGenDir="$PGENDIR/TimeCard_TC_DummyAxiSlave_3_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_DummyAxiSlave_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_FrequencyCounter_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_FrequencyCounter_3_0" RelGenDir="$PGENDIR/TimeCard_TC_FrequencyCounter_3_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_FrequencyCounter_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_BufgMux_IPI_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_BufgMux_IPI_1_0" RelGenDir="$PGENDIR/TimeCard_BufgMux_IPI_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_BufgMux_IPI_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_ClockDetector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_ClockDetector_0_0" RelGenDir="$PGENDIR/TimeCard_TC_ClockDetector_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_ClockDetector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_BufgMux_IPI_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_BufgMux_IPI_0_0" RelGenDir="$PGENDIR/TimeCard_BufgMux_IPI_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_BufgMux_IPI_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_FrequencyCounter_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_FrequencyCounter_2_0" RelGenDir="$PGENDIR/TimeCard_TC_FrequencyCounter_2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_FrequencyCounter_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_AdjustableClock_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_AdjustableClock_0_0" RelGenDir="$PGENDIR/TimeCard_TC_AdjustableClock_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_AdjustableClock_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_SignalGenerator_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_SignalGenerator_1_0" RelGenDir="$PGENDIR/TimeCard_TC_SignalGenerator_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_SignalGenerator_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_PpsSourceSelector_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_PpsSourceSelector_1_0" RelGenDir="$PGENDIR/TimeCard_TC_PpsSourceSelector_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_PpsSourceSelector_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_SignalGenerator_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_SignalGenerator_4_0" RelGenDir="$PGENDIR/TimeCard_TC_SignalGenerator_4_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_SignalGenerator_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_SignalGenerator_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_SignalGenerator_2_0" RelGenDir="$PGENDIR/TimeCard_TC_SignalGenerator_2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_SignalGenerator_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_MsiIrq_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_MsiIrq_0_0" RelGenDir="$PGENDIR/TimeCard_TC_MsiIrq_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_MsiIrq_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_Timestamper_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_Timestamper_1_0" RelGenDir="$PGENDIR/TimeCard_TC_Timestamper_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_Timestamper_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_PpsGenerator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_PpsGenerator_0_0" RelGenDir="$PGENDIR/TimeCard_TC_PpsGenerator_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_PpsGenerator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_FrequencyCounter_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_FrequencyCounter_4_0" RelGenDir="$PGENDIR/TimeCard_TC_FrequencyCounter_4_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_FrequencyCounter_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_Timestamper_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_Timestamper_2_0" RelGenDir="$PGENDIR/TimeCard_TC_Timestamper_2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_Timestamper_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_PpsSlave_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_PpsSlave_0_0" RelGenDir="$PGENDIR/TimeCard_TC_PpsSlave_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_PpsSlave_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_SignalGenerator_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_SignalGenerator_3_0" RelGenDir="$PGENDIR/TimeCard_TC_SignalGenerator_3_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_SignalGenerator_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_Timestamper_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_Timestamper_3_0" RelGenDir="$PGENDIR/TimeCard_TC_Timestamper_3_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_Timestamper_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_SmaSelector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_SmaSelector_0_0" RelGenDir="$PGENDIR/TimeCard_TC_SmaSelector_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_SmaSelector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_Timestamper_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_Timestamper_4_0" RelGenDir="$PGENDIR/TimeCard_TC_Timestamper_4_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_Timestamper_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_Timestamper_FpgaPps_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_Timestamper_FpgaPps_0" RelGenDir="$PGENDIR/TimeCard_TC_Timestamper_FpgaPps_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_Timestamper_FpgaPps_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_Timestamper_Gnss1Pps_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_Timestamper_Gnss1Pps_0" RelGenDir="$PGENDIR/TimeCard_TC_Timestamper_Gnss1Pps_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_Timestamper_Gnss1Pps_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_TodSlave_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_TodSlave_0_0" RelGenDir="$PGENDIR/TimeCard_TC_TodSlave_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_TodSlave_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_TC_PpsSourceSelector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_TC_PpsSourceSelector_0_0" RelGenDir="$PGENDIR/TimeCard_TC_PpsSourceSelector_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_TC_PpsSourceSelector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_util_ds_buf_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_util_ds_buf_0_0" RelGenDir="$PGENDIR/TimeCard_util_ds_buf_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_util_ds_buf_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_uart16550_reserved_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_uart16550_reserved_0" RelGenDir="$PGENDIR/TimeCard_axi_uart16550_reserved_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_uart16550_reserved_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_pcie_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_pcie_0_0" RelGenDir="$PGENDIR/TimeCard_axi_pcie_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_pcie_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_quad_spi_flash_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_quad_spi_flash_0" RelGenDir="$PGENDIR/TimeCard_axi_quad_spi_flash_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_quad_spi_flash_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_clk_wiz_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_clk_wiz_0_0" RelGenDir="$PGENDIR/TimeCard_clk_wiz_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_clk_wiz_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_clk_wiz_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_clk_wiz_2_0" RelGenDir="$PGENDIR/TimeCard_clk_wiz_2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_clk_wiz_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_proc_sys_reset_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_proc_sys_reset_0_0" RelGenDir="$PGENDIR/TimeCard_proc_sys_reset_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_proc_sys_reset_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_uart16550_gnss1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_uart16550_gnss1_0" RelGenDir="$PGENDIR/TimeCard_axi_uart16550_gnss1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_uart16550_gnss1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_clk_wiz_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_clk_wiz_1_0" RelGenDir="$PGENDIR/TimeCard_clk_wiz_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_clk_wiz_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_util_ds_buf_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_util_ds_buf_1_0" RelGenDir="$PGENDIR/TimeCard_util_ds_buf_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_util_ds_buf_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_xbar_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_xbar_3" RelGenDir="$PGENDIR/TimeCard_xbar_3">
      <Config>
        <Option Name="TopModule" Val="TimeCard_xbar_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_uart16550_gnss2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_uart16550_gnss2_0" RelGenDir="$PGENDIR/TimeCard_axi_uart16550_gnss2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_uart16550_gnss2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_proc_sys_reset_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_proc_sys_reset_2_0" RelGenDir="$PGENDIR/TimeCard_proc_sys_reset_2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_proc_sys_reset_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_xbar_1" RelGenDir="$PGENDIR/TimeCard_xbar_1">
      <Config>
        <Option Name="TopModule" Val="TimeCard_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_uart16550_ext_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_uart16550_ext_0" RelGenDir="$PGENDIR/TimeCard_axi_uart16550_ext_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_uart16550_ext_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_proc_sys_reset_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_proc_sys_reset_1_0" RelGenDir="$PGENDIR/TimeCard_proc_sys_reset_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_proc_sys_reset_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_xbar_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_xbar_2" RelGenDir="$PGENDIR/TimeCard_xbar_2">
      <Config>
        <Option Name="TopModule" Val="TimeCard_xbar_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_uart16550_mac_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_uart16550_mac_0" RelGenDir="$PGENDIR/TimeCard_axi_uart16550_mac_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_uart16550_mac_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_gpio_rgb_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_gpio_rgb_0" RelGenDir="$PGENDIR/TimeCard_axi_gpio_rgb_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_gpio_rgb_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_hwicap_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_hwicap_0_0" RelGenDir="$PGENDIR/TimeCard_axi_hwicap_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_hwicap_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_gpio_gnss_mac_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_gpio_gnss_mac_0" RelGenDir="$PGENDIR/TimeCard_axi_gpio_gnss_mac_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_gpio_gnss_mac_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_iic_eeprom_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_iic_eeprom_0" RelGenDir="$PGENDIR/TimeCard_axi_iic_eeprom_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_iic_eeprom_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_iic_rgb_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_iic_rgb_0" RelGenDir="$PGENDIR/TimeCard_axi_iic_rgb_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_iic_rgb_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_gpio_ext_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_gpio_ext_0" RelGenDir="$PGENDIR/TimeCard_axi_gpio_ext_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_gpio_ext_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_axi_iic_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_axi_iic_0" RelGenDir="$PGENDIR/TimeCard_axi_iic_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_axi_iic_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_xbar_0" RelGenDir="$PGENDIR/TimeCard_xbar_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_9" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_9" RelGenDir="$PGENDIR/TimeCard_auto_cc_9">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_9"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_tier2_xbar_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_tier2_xbar_1_0" RelGenDir="$PGENDIR/TimeCard_tier2_xbar_1_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_tier2_xbar_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_tier2_xbar_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_tier2_xbar_2_0" RelGenDir="$PGENDIR/TimeCard_tier2_xbar_2_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_tier2_xbar_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_pc_0" RelGenDir="$PGENDIR/TimeCard_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_4" RelGenDir="$PGENDIR/TimeCard_auto_cc_4">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_15" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_15" RelGenDir="$PGENDIR/TimeCard_auto_cc_15">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_15"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_7" RelGenDir="$PGENDIR/TimeCard_auto_cc_7">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_12" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_12" RelGenDir="$PGENDIR/TimeCard_auto_cc_12">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_12"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_14" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_14" RelGenDir="$PGENDIR/TimeCard_auto_cc_14">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_14"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_13" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_13" RelGenDir="$PGENDIR/TimeCard_auto_cc_13">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_13"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_ds_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_ds_0" RelGenDir="$PGENDIR/TimeCard_auto_ds_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_ds_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_10" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_10" RelGenDir="$PGENDIR/TimeCard_auto_cc_10">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_10"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_2" RelGenDir="$PGENDIR/TimeCard_auto_cc_2">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_5" RelGenDir="$PGENDIR/TimeCard_auto_cc_5">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_rs_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_rs_0" RelGenDir="$PGENDIR/TimeCard_auto_rs_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_rs_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_1" RelGenDir="$PGENDIR/TimeCard_auto_cc_1">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_8" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_8" RelGenDir="$PGENDIR/TimeCard_auto_cc_8">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_8"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_11" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_11" RelGenDir="$PGENDIR/TimeCard_auto_cc_11">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_11"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_tier2_xbar_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_tier2_xbar_0_0" RelGenDir="$PGENDIR/TimeCard_tier2_xbar_0_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_tier2_xbar_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_3" RelGenDir="$PGENDIR/TimeCard_auto_cc_3">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_6" RelGenDir="$PGENDIR/TimeCard_auto_cc_6">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="TimeCard_auto_cc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_auto_cc_0" RelGenDir="$PGENDIR/TimeCard_auto_cc_0">
      <Config>
        <Option Name="TopModule" Val="TimeCard_auto_cc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="19">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tfgg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design">
          <Option Id="MoreOptsStr"><![CDATA[-generic GoldenImage_Gen=false]]></Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="synth_golden" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tfgg484-1" ConstrsSet="constrs_golden" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" Dir="$PRUNDIR/synth_golden" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_golden" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_golden">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design">
          <Option Id="MoreOptsStr"><![CDATA[-generic GoldenImage_Gen=true]]></Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="No Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_ConfMaster_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_ConfMaster_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_ConfMaster_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_ConfMaster_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_ConfMaster_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_ConfMaster_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_CoreList_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_CoreList_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_CoreList_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_CoreList_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_CoreList_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_CoreList_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_4_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_DummyAxiSlave_4_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_DummyAxiSlave_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_BufgMux_IPI_2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_BufgMux_IPI_2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_BufgMux_IPI_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_BufgMux_IPI_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_DummyAxiSlave_2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_DummyAxiSlave_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_DummyAxiSlave_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_DummyAxiSlave_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FpgaVersion_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_FpgaVersion_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FpgaVersion_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_FpgaVersion_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FpgaVersion_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FpgaVersion_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FrequencyCounter_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_FrequencyCounter_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FrequencyCounter_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_FrequencyCounter_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_DummyAxiSlave_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_DummyAxiSlave_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_3_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_DummyAxiSlave_3_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_DummyAxiSlave_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FrequencyCounter_3_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_FrequencyCounter_3_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FrequencyCounter_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_FrequencyCounter_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_BufgMux_IPI_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_BufgMux_IPI_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_BufgMux_IPI_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_BufgMux_IPI_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_ClockDetector_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_ClockDetector_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_ClockDetector_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_ClockDetector_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_ClockDetector_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_ClockDetector_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_BufgMux_IPI_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_BufgMux_IPI_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_BufgMux_IPI_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_BufgMux_IPI_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FrequencyCounter_2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_FrequencyCounter_2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FrequencyCounter_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_FrequencyCounter_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_AdjustableClock_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_AdjustableClock_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_AdjustableClock_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_AdjustableClock_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_AdjustableClock_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_AdjustableClock_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SignalGenerator_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_SignalGenerator_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SignalGenerator_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_SignalGenerator_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_PpsSourceSelector_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_PpsSourceSelector_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_PpsSourceSelector_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_PpsSourceSelector_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSourceSelector_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSourceSelector_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SignalGenerator_4_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_SignalGenerator_4_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SignalGenerator_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_SignalGenerator_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SignalGenerator_2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_SignalGenerator_2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SignalGenerator_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_SignalGenerator_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_MsiIrq_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_MsiIrq_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_MsiIrq_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_MsiIrq_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_MsiIrq_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_MsiIrq_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_Timestamper_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_Timestamper_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_PpsGenerator_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_PpsGenerator_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_PpsGenerator_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_PpsGenerator_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsGenerator_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsGenerator_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FrequencyCounter_4_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_FrequencyCounter_4_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FrequencyCounter_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_FrequencyCounter_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_Timestamper_2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_Timestamper_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_PpsSlave_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_PpsSlave_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_PpsSlave_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_PpsSlave_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSlave_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSlave_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SignalGenerator_3_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_SignalGenerator_3_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SignalGenerator_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_SignalGenerator_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_3_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_Timestamper_3_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_Timestamper_3_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_3_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SmaSelector_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_SmaSelector_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SmaSelector_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_SmaSelector_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SmaSelector_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SmaSelector_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_4_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_Timestamper_4_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_Timestamper_4_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_4_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_FpgaPps_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_Timestamper_FpgaPps_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_FpgaPps_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_Timestamper_FpgaPps_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_FpgaPps_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_FpgaPps_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_Timestamper_Gnss1Pps_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_Gnss1Pps_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_TodSlave_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_TodSlave_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_TodSlave_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_TodSlave_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_TodSlave_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_TodSlave_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_PpsSourceSelector_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_TC_PpsSourceSelector_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_PpsSourceSelector_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_TC_PpsSourceSelector_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSourceSelector_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSourceSelector_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_util_ds_buf_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_util_ds_buf_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_util_ds_buf_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_util_ds_buf_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_util_ds_buf_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_util_ds_buf_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_reserved_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_uart16550_reserved_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_reserved_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_uart16550_reserved_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_reserved_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_reserved_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_pcie_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_pcie_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_pcie_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_pcie_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_pcie_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_pcie_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_quad_spi_flash_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_quad_spi_flash_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_quad_spi_flash_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_quad_spi_flash_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_quad_spi_flash_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_quad_spi_flash_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_clk_wiz_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_clk_wiz_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_clk_wiz_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_clk_wiz_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_clk_wiz_2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_clk_wiz_2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_clk_wiz_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_clk_wiz_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_proc_sys_reset_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_proc_sys_reset_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_proc_sys_reset_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_proc_sys_reset_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_gnss1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_uart16550_gnss1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_gnss1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_uart16550_gnss1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_gnss1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_gnss1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_clk_wiz_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_clk_wiz_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_clk_wiz_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_clk_wiz_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_util_ds_buf_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_util_ds_buf_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_util_ds_buf_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_util_ds_buf_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_util_ds_buf_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_util_ds_buf_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_xbar_3_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_xbar_3" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_xbar_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_xbar_3_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_3_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_gnss2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_uart16550_gnss2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_gnss2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_uart16550_gnss2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_gnss2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_gnss2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_proc_sys_reset_2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_proc_sys_reset_2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_proc_sys_reset_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_proc_sys_reset_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_xbar_1" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_xbar_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_xbar_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_ext_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_uart16550_ext_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_ext_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_uart16550_ext_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_ext_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_ext_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_proc_sys_reset_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_proc_sys_reset_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_proc_sys_reset_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_proc_sys_reset_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_xbar_2_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_xbar_2" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_xbar_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_xbar_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_mac_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_uart16550_mac_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_mac_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_uart16550_mac_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_mac_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_mac_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_gpio_rgb_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_gpio_rgb_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_gpio_rgb_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_gpio_rgb_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_rgb_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_rgb_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_hwicap_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_hwicap_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_hwicap_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_hwicap_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_hwicap_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_hwicap_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_gpio_gnss_mac_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_gpio_gnss_mac_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_gpio_gnss_mac_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_gpio_gnss_mac_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_gnss_mac_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_gnss_mac_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_iic_eeprom_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_iic_eeprom_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_iic_eeprom_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_iic_eeprom_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_eeprom_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_eeprom_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_iic_rgb_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_iic_rgb_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_iic_rgb_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_iic_rgb_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_rgb_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_rgb_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_gpio_ext_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_gpio_ext_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_gpio_ext_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_gpio_ext_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_ext_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_ext_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_iic_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_axi_iic_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_iic_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_axi_iic_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_xbar_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_xbar_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_9_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_9" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_9" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_9_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_9_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_9_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_tier2_xbar_1_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_tier2_xbar_1_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_tier2_xbar_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_tier2_xbar_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_tier2_xbar_2_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_tier2_xbar_2_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_tier2_xbar_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_tier2_xbar_2_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_2_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_pc_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_pc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_pc_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_pc_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_pc_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_4_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_4" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_4_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_4_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_4_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_15_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_15" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_15" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_15_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_15_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_15_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_7_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_7" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_7_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_7_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_7_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_12_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_12" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_12" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_12_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_12_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_12_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_14_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_14" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_14" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_14_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_14_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_14_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_13_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_13" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_13" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_13_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_13_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_13_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_ds_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_ds_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_ds_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_ds_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_ds_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_ds_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_10_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_10" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_10" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_10_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_10_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_10_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_2_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_2" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_2_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_2_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_5_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_5" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_5_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_5_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_5_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_rs_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_rs_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_rs_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_rs_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_rs_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_rs_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_1_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_1" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_1_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_1_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_8_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_8" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_8" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_8_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_8_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_8_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_11_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_11" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_11" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_11_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_11_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_11_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_tier2_xbar_0_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_tier2_xbar_0_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_tier2_xbar_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_tier2_xbar_0_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_0_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_3_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_3" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_3_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_3_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_6_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_6" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_6_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_6_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_6_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_0_synth_1" Type="Ft3:Synth" SrcSet="TimeCard_auto_cc_0" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/TimeCard_auto_cc_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_golden" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="constrs_golden" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/impl_golden" SynthRun="synth_golden" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_golden" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_golden">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="No Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_ConfMaster_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_ConfMaster_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_ConfMaster_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_ConfMaster_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_ConfMaster_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_CoreList_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_CoreList_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_CoreList_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_CoreList_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_CoreList_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_DummyAxiSlave_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_BufgMux_IPI_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_BufgMux_IPI_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_BufgMux_IPI_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_DummyAxiSlave_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_DummyAxiSlave_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FpgaVersion_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FpgaVersion_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_FpgaVersion_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FpgaVersion_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FpgaVersion_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FrequencyCounter_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FrequencyCounter_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_FrequencyCounter_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_DummyAxiSlave_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_DummyAxiSlave_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_DummyAxiSlave_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_DummyAxiSlave_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_DummyAxiSlave_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FrequencyCounter_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FrequencyCounter_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_FrequencyCounter_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_BufgMux_IPI_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_BufgMux_IPI_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_BufgMux_IPI_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_ClockDetector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_ClockDetector_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_ClockDetector_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_ClockDetector_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_ClockDetector_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_BufgMux_IPI_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_BufgMux_IPI_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_BufgMux_IPI_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_BufgMux_IPI_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FrequencyCounter_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FrequencyCounter_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_FrequencyCounter_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_AdjustableClock_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_AdjustableClock_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_AdjustableClock_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_AdjustableClock_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_AdjustableClock_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SignalGenerator_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SignalGenerator_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_SignalGenerator_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_PpsSourceSelector_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_PpsSourceSelector_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_PpsSourceSelector_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSourceSelector_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSourceSelector_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SignalGenerator_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SignalGenerator_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_SignalGenerator_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SignalGenerator_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SignalGenerator_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_SignalGenerator_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_MsiIrq_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_MsiIrq_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_MsiIrq_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_MsiIrq_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_MsiIrq_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_Timestamper_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_PpsGenerator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_PpsGenerator_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_PpsGenerator_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsGenerator_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsGenerator_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_FrequencyCounter_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_FrequencyCounter_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_FrequencyCounter_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_FrequencyCounter_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_Timestamper_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_PpsSlave_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_PpsSlave_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_PpsSlave_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSlave_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSlave_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SignalGenerator_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SignalGenerator_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_SignalGenerator_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SignalGenerator_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_Timestamper_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_3_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_SmaSelector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_SmaSelector_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_SmaSelector_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SmaSelector_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_SmaSelector_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_4_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_Timestamper_4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_4_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_FpgaPps_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_FpgaPps_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_Timestamper_FpgaPps_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_FpgaPps_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_FpgaPps_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_Timestamper_Gnss1Pps_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_Timestamper_Gnss1Pps_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_Timestamper_Gnss1Pps_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_Gnss1Pps_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_Timestamper_Gnss1Pps_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_TodSlave_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_TodSlave_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_TodSlave_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_TodSlave_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_TodSlave_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_TC_PpsSourceSelector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_TC_PpsSourceSelector_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_TC_PpsSourceSelector_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSourceSelector_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_TC_PpsSourceSelector_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_util_ds_buf_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_util_ds_buf_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_util_ds_buf_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_util_ds_buf_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_util_ds_buf_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_reserved_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_reserved_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_uart16550_reserved_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_reserved_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_reserved_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_pcie_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_pcie_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_pcie_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_pcie_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_pcie_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_quad_spi_flash_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_quad_spi_flash_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_quad_spi_flash_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_quad_spi_flash_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_quad_spi_flash_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_clk_wiz_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_clk_wiz_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_clk_wiz_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_clk_wiz_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_clk_wiz_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_clk_wiz_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_proc_sys_reset_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_proc_sys_reset_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_proc_sys_reset_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_gnss1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_gnss1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_uart16550_gnss1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_gnss1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_gnss1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_clk_wiz_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_clk_wiz_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_clk_wiz_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_clk_wiz_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_util_ds_buf_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_util_ds_buf_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_util_ds_buf_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_util_ds_buf_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_util_ds_buf_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_xbar_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_xbar_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_xbar_3_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_3_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_gnss2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_gnss2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_uart16550_gnss2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_gnss2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_gnss2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_proc_sys_reset_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_proc_sys_reset_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_proc_sys_reset_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_xbar_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_xbar_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_ext_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_ext_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_uart16550_ext_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_ext_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_ext_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_proc_sys_reset_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_proc_sys_reset_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_proc_sys_reset_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_proc_sys_reset_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_xbar_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_xbar_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_xbar_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_uart16550_mac_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_uart16550_mac_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_uart16550_mac_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_mac_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_uart16550_mac_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_gpio_rgb_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_gpio_rgb_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_gpio_rgb_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_rgb_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_rgb_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_hwicap_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_hwicap_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_hwicap_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_hwicap_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_hwicap_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_gpio_gnss_mac_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_gpio_gnss_mac_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_gpio_gnss_mac_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_gnss_mac_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_gnss_mac_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_iic_eeprom_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_iic_eeprom_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_iic_eeprom_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_eeprom_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_eeprom_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_iic_rgb_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_iic_rgb_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_iic_rgb_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_rgb_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_rgb_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_gpio_ext_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_gpio_ext_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_gpio_ext_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_ext_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_gpio_ext_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_axi_iic_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_axi_iic_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_axi_iic_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_axi_iic_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_xbar_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_xbar_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_9_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_9" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_9_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_9_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_9_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_tier2_xbar_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_tier2_xbar_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_tier2_xbar_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_tier2_xbar_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_tier2_xbar_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_tier2_xbar_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_2_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_pc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_pc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_pc_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_pc_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_4_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_4_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_4_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_15_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_15" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_15_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_15_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_15_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_7_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_7_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_7_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_7_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_12_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_12" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_12_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_12_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_12_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_14_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_14" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_14_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_14_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_14_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_13_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_13" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_13_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_13_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_13_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_ds_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_ds_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_ds_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_ds_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_ds_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_10_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_10" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_10_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_10_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_10_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_2_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_5_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_5_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_5_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_5_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_rs_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_rs_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_rs_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_rs_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_rs_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_1_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_8_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_8" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_8_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_8_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_8_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_11_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_11" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_11_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_11_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_11_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_tier2_xbar_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_tier2_xbar_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_tier2_xbar_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_0_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_tier2_xbar_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_3_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_3_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_6_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_6_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_6_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_6_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="TimeCard_auto_cc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tfgg484-1" ConstrsSet="TimeCard_auto_cc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="TimeCard_auto_cc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/TimeCard_auto_cc_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="BD 41-1306"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="BD 41-927"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="2"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="BD 41-1731"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="3"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="WARNING: [BD 41-1731] Type mismatch between connected pins: /BufgMux_IPI_0/ClkOut_ClkOut(undef) and /BufgMux_IPI_2/ClkIn0_ClkIn(clk)"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="BD 41-1731"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="4"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="WARNING: [BD 41-1731] Type mismatch between connected pins: /BufgMux_IPI_1/ClkOut_ClkOut(undef) and /BufgMux_IPI_2/ClkIn1_ClkIn(clk)"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="BD 41-1731"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="5"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="WARNING: [BD 41-1731] Type mismatch between connected pins: /BufgMux_IPI_2/ClkOut_ClkOut(undef) and /clk_wiz_1/clk_in1(clk)"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="BD 41-1731"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="6"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="WARNING: [BD 41-1731] Type mismatch between connected pins: /BufgMux_IPI_2/ClkIn0_ClkIn(clk) and /BufgMux_IPI_0/ClkOut_ClkOut(undef)"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="IP_Flow 19-3153"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="7"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="WARNING: [IP_Flow 19-3153] Bus Interface &apos;ClkIn0_ClkIn&apos;: ASSOCIATED_BUSIF bus parameter is missing."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="IP_Flow 19-3153"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="8"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="WARNING: [IP_Flow 19-3153] Bus Interface &apos;ClkIn1_ClkIn&apos;: ASSOCIATED_BUSIF bus parameter is missing."/>
  </MsgRule>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
