Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec 11 04:50:09 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 cross_mod/zone_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            cross_mod/address_reading__0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.717ns  (logic 2.783ns (23.752%)  route 8.934ns (76.248%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 11.942 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=5024, estimated)     1.564    -1.026    cross_mod/clk_pixel
    SLICE_X45Y36         FDRE                                         r  cross_mod/zone_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.570 r  cross_mod/zone_y_reg[0]/Q
                         net (fo=47, estimated)       1.178     0.608    cross_mod/zone_y[0]
    SLICE_X45Y46         LUT5 (Prop_lut5_I2_O)        0.124     0.732 r  cross_mod/state[2]_i_62/O
                         net (fo=1, routed)           0.000     0.732    cross_mod/state[2]_i_62_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.156 r  cross_mod/state_reg[2]_i_47/O[1]
                         net (fo=122, estimated)      2.312     3.468    clean_horz/lookup_trigger1[1]
    SLICE_X35Y91         LUT6 (Prop_lut6_I2_O)        0.303     3.771 f  clean_horz/state[1]_i_301/O
                         net (fo=1, routed)           0.000     3.771    clean_horz/state[1]_i_301_n_0
    SLICE_X35Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     4.016 f  clean_horz/state_reg[1]_i_142/O
                         net (fo=1, routed)           0.000     4.016    clean_horz/state_reg[1]_i_142_n_0
    SLICE_X35Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     4.120 f  clean_horz/state_reg[1]_i_63/O
                         net (fo=1, estimated)        1.240     5.360    clean_horz/state_reg[1]_i_63_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.316     5.676 f  clean_horz/state[1]_i_30/O
                         net (fo=1, routed)           0.000     5.676    clean_horz/state[1]_i_30_n_0
    SLICE_X40Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     5.914 f  clean_horz/state_reg[1]_i_14/O
                         net (fo=1, routed)           0.000     5.914    clean_horz/state_reg[1]_i_14_n_0
    SLICE_X40Y77         MUXF8 (Prop_muxf8_I0_O)      0.104     6.018 f  clean_horz/state_reg[1]_i_6/O
                         net (fo=1, estimated)        2.446     8.464    clean_horz/state_reg[1]_i_6_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I2_O)        0.316     8.780 f  clean_horz/state[1]_i_2/O
                         net (fo=9, estimated)        0.831     9.611    cross_mod/lookup_trigger
    SLICE_X47Y29         LUT4 (Prop_lut4_I2_O)        0.153     9.764 r  cross_mod/x_read[8]_i_1/O
                         net (fo=10, estimated)       0.927    10.691    cross_mod/CEB2
    DSP48_X1Y13          DSP48E1                                      r  cross_mod/address_reading__0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=5024, estimated)     1.538    11.942    cross_mod/clk_pixel
    DSP48_X1Y13          DSP48E1                                      r  cross_mod/address_reading__0/CLK
                         clock pessimism              0.553    12.495    
                         clock uncertainty           -0.168    12.327    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.717    11.610    cross_mod/address_reading__0
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  0.918    




