# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../async_4bit_up.srcs/sources_1/new/T_ff.v" \
"../../../../async_4bit_up.srcs/sources_1/new/asyn_up.v" \
"../../../../async_4bit_up.srcs/sources_1/new/async_up_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
