
*** Running vivado
    with args -log fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top fpga_top -part xc7vx690tffg1761-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1655.555 ; gain = 438.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/RTL/fpga_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73785]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6157] synthesizing module 'xdma_bram_wrapper' [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/hdl/xdma_bram_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'xdma_bram' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:13]
INFO: [Synth 8-6157] synthesizing module 'xdma_bram_axi_bram_ctrl_0_2' [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/.Xil/Vivado-7660-Vulcan/realtime/xdma_bram_axi_bram_ctrl_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_bram_axi_bram_ctrl_0_2' (0#1) [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/.Xil/Vivado-7660-Vulcan/realtime/xdma_bram_axi_bram_ctrl_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'xdma_bram_axi_bram_ctrl_0_bram_0' [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/.Xil/Vivado-7660-Vulcan/realtime/xdma_bram_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_bram_axi_bram_ctrl_0_bram_0' (0#1) [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/.Xil/Vivado-7660-Vulcan/realtime/xdma_bram_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'xdma_bram_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:135]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'xdma_bram_axi_bram_ctrl_0_bram_0' has 8 connections declared, but only 7 given [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:135]
INFO: [Synth 8-6157] synthesizing module 'xdma_bram_xdma_0_0' [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/.Xil/Vivado-7660-Vulcan/realtime/xdma_bram_xdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma_bram_xdma_0_0' (0#1) [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/.Xil/Vivado-7660-Vulcan/realtime/xdma_bram_xdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'msix_enable' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awid' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awaddr' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awlen' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awsize' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awburst' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awprot' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awvalid' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awlock' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_awcache' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_wdata' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_wstrb' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_wlast' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_wvalid' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_bready' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_arid' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_araddr' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_arlen' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_arsize' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_arburst' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_arprot' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_arvalid' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_arlock' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_arcache' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7071] port 'm_axib_rready' of module 'xdma_bram_xdma_0_0' is unconnected for instance 'xdma_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'xdma_bram_xdma_0_0' has 82 connections declared, but only 56 given [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:143]
INFO: [Synth 8-6157] synthesizing module 'xdma_bram_xlconstant_0_0' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ip/xdma_bram_xlconstant_0_0/synth/xdma_bram_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xdma_bram_xlconstant_0_0' (0#1) [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ip/xdma_bram_xlconstant_0_0/synth/xdma_bram_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xdma_bram' (0#1) [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/synth/xdma_bram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xdma_bram_wrapper' (0#1) [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/hdl/xdma_bram_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (0#1) [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/RTL/fpga_top.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1769.160 ; gain = 551.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1769.160 ; gain = 551.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1769.160 ; gain = 551.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1769.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ip/xdma_bram_xdma_0_0/xdma_bram_xdma_0_0/xdma_bram_xdma_0_0_in_context.xdc] for cell 'xdma_bram_wrapper_i/xdma_bram_i/xdma_0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ip/xdma_bram_xdma_0_0/xdma_bram_xdma_0_0/xdma_bram_xdma_0_0_in_context.xdc] for cell 'xdma_bram_wrapper_i/xdma_bram_i/xdma_0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ip/xdma_bram_axi_bram_ctrl_0_2/xdma_bram_axi_bram_ctrl_0_2/xdma_bram_axi_bram_ctrl_0_2_in_context.xdc] for cell 'xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ip/xdma_bram_axi_bram_ctrl_0_2/xdma_bram_axi_bram_ctrl_0_2/xdma_bram_axi_bram_ctrl_0_2_in_context.xdc] for cell 'xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ip/xdma_bram_axi_bram_ctrl_0_bram_0/xdma_bram_axi_bram_ctrl_0_bram_0/xdma_bram_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.gen/sources_1/bd/xdma_bram/ip/xdma_bram_axi_bram_ctrl_0_bram_0/xdma_bram_axi_bram_ctrl_0_bram_0/xdma_bram_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram'
Parsing XDC File [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/fpga_top.xdc]
Finished Parsing XDC File [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/fpga_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/fpga_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1799.164 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '16.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for xdma_bram_wrapper_i/xdma_bram_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_bram_wrapper_i/xdma_bram_i/xdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_bram_wrapper_i/xdma_bram_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |xdma_bram_axi_bram_ctrl_0_2      |         1|
|2     |xdma_bram_axi_bram_ctrl_0_bram_0 |         1|
|3     |xdma_bram_xdma_0_0               |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |xdma_bram_axi_bram_ctrl_0      |     1|
|2     |xdma_bram_axi_bram_ctrl_0_bram |     1|
|3     |xdma_bram_xdma_0               |     1|
|4     |IBUFDS_GTE2                    |     1|
|5     |IBUF                           |     5|
|6     |OBUF                           |     3|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1799.211 ; gain = 581.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1799.211 ; gain = 551.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1799.211 ; gain = 581.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1799.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1805.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: e017e3
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1805.426 ; gain = 1205.766
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1805.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Protocol/PCie/fpga_pcie_x1_xdma_bram_blockdesign/pcie_xdma_test.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 17:09:52 2024...
