Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/GitHub/VHDL_Modules/Papilio_test/Test_blinky_tbench_isim_beh.exe -prj D:/GitHub/VHDL_Modules/Papilio_test/Test_blinky_tbench_beh.prj work.Test_blinky_tbench 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/GitHub/VHDL_Modules/Papilio_test/Test_blinky.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Papilio_test/Test_blinky_tbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Test_blinky [test_blinky_default]
Compiling architecture behavior of entity test_blinky_tbench
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/GitHub/VHDL_Modules/Papilio_test/Test_blinky_tbench_isim_beh.exe
Fuse Memory Usage: 31668 KB
Fuse CPU Usage: 529 ms
