Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/A_16bits_RF_plus_ALU_A_16bits_RF_plus_ALU_sch_tb_isim_beh.exe -prj /home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/A_16bits_RF_plus_ALU_A_16bits_RF_plus_ALU_sch_tb_beh.prj work.A_16bits_RF_plus_ALU_A_16bits_RF_plus_ALU_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX8_1.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX4_1.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/FA.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX8_1_16bits.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/MUX4_1_16bits.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/FA_16bits.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/DFF_Reg_16bits.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/D3_8E.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/Imm_Gen.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/Eight_Reg_16bits.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/ALU_16bits.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/A_16bits_RF_plus_ALU.vf" into library work
Analyzing Verilog file "/home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/A_16bits_RF_plus_ALU_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96536 KB
Fuse CPU Usage: 840 ms
Compiling module XOR2
Compiling module OR2
Compiling module AND2
Compiling module FA_MUSER_A_16bits_RF_plus_ALU
Compiling module FA_16bits_MUSER_A_16bits_RF_plus...
Compiling module NOR16_HXILINX_A_16bits_RF_plus_A...
Compiling module XNOR2
Compiling module BUF
Compiling module ALU_16bits_MUSER_A_16bits_RF_plu...
Compiling module FDE
Compiling module DFF_Reg_16bits_MUSER_A_16bits_RF...
Compiling module AND3
Compiling module OR4
Compiling module INV
Compiling module MUX4_1_MUSER_A_16bits_RF_plus_AL...
Compiling module MUX4_1_16bits_MUSER_A_16bits_RF_...
Compiling module AND4
Compiling module OR8_HXILINX_A_16bits_RF_plus_ALU
Compiling module MUX8_1_MUSER_A_16bits_RF_plus_AL...
Compiling module MUX8_1_16bits_MUSER_A_16bits_RF_...
Compiling module D3_8E_MUSER_A_16bits_RF_plus_ALU
Compiling module Eight_Reg_16bits_MUSER_A_16bits_...
Compiling module GND
Compiling module Imm_Gen_MUSER_A_16bits_RF_plus_A...
Compiling module A_16bits_RF_plus_ALU
Compiling module A_16bits_RF_plus_ALU_A_16bits_RF...
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 27 Verilog Units
Built simulation executable /home/ise/ISE/Multiple_Cycle_16_Bit_RISC_Computer/Schematic_Entry/A_16bits_RF_plus_ALU_A_16bits_RF_plus_ALU_sch_tb_isim_beh.exe
Fuse Memory Usage: 99884 KB
Fuse CPU Usage: 1070 ms
GCC CPU Usage: 860 ms
