#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-timescale=1ps/1ps' '-full64' '-ldflags' '-Wl,--no-as-needed' '-CFLAGS' '-m64' '-top' 'top' '+vcs+lic+wait' '+vcs+initreg+random' '+overlap' '+v2k' '-l' 'vcs.log' '+define+CLK_PERIOD=1ns' '+nospecify' '/aha/garnet/tests/test_app//../../global_buffer/header/global_buffer_param.svh' '/aha/garnet/tests/test_app//../../global_buffer/header/glb.svh' '/aha/garnet/tests/test_app//../../global_controller/header/glc.svh' '/aha/garnet/tests/test_app//../../garnet.v' '/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_pio.sv' '/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_decode.sv' '/aha/garnet/tests/test_app//../../global_buffer/systemRDL/output/glb_jrdl_logic.sv' '/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_pio.sv' '/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_decode.sv' '/aha/garnet/tests/test_app//../../global_controller/systemRDL/output/glc_jrdl_logic.sv' '/aha/garnet/tests/test_app//../../genesis_verif/cfg_and_dbg_unq1.sv' '/aha/garnet/tests/test_app//../../genesis_verif/flop_unq1.sv' '/aha/garnet/tests/test_app//../../genesis_verif/flop_unq2.sv' '/aha/garnet/tests/test_app//../../genesis_verif/flop_unq3.sv' '/aha/garnet/tests/test_app//../../genesis_verif/glc_axi_addrmap.sv' '/aha/garnet/tests/test_app//../../genesis_verif/glc_axi_ctrl.sv' '/aha/garnet/tests/test_app//../../genesis_verif/glc_jtag_ctrl.sv' '/aha/garnet/tests/test_app//../../genesis_verif/global_controller.sv' '/aha/garnet/tests/test_app//../../genesis_verif/jtag.sv' '/aha/garnet/tests/test_app//../../genesis_verif/tap_unq1.sv' '-F' 'tb/tb_cgra.f' '-y' '/cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CW/' '-y' '/cad/cadence/GENUS_19.10.000_lnx86/share/synth/lib/chipware/sim/verilog/CWTECH/' '+libext+.v+.sv'  -static_dbgen_only -daidir=$1 2>&1
