/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/fc32_rs_fec_v1_0_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap fc32_rs_fec_v1_0_7 /home/feilong/Storages/fpga/000_vivado_sim_linux32/fc32_rs_fec_v1_0_7
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work fc32_rs_fec_v1_0_7 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/fc32_rs_fec_v1_0_7/.cxl.verilog.fc32_rs_fec_v1_0_7.fc32_rs_fec_v1_0_7.lin64.cmf
