// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_kernel0_inner_12 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    input wire  [511:0] __rs_pt_m_axi_B_WDATA,
    input wire          __rs_pt_m_axi_B_WLAST,
    output wire         __rs_pt_m_axi_B_WREADY,
    input wire  [ 63:0] __rs_pt_m_axi_B_WSTRB,
    input wire          __rs_pt_m_axi_B_WVALID,
    input wire          ap_clk,
    input wire          ap_rst_n,
    output wire [511:0] m_axi_B_WDATA,
    output wire         m_axi_B_WLAST,
    input wire          m_axi_B_WREADY,
    output wire [ 63:0] m_axi_B_WSTRB,
    output wire         m_axi_B_WVALID
);




__rs_pass_through #(
    .WIDTH (512)
) __rs_pt_kernel0_inner_m_axi_B_WDATA_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_B_WDATA),
    .dout (m_axi_B_WDATA)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_B_WLAST_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_B_WLAST),
    .dout (m_axi_B_WLAST)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_B_WREADY_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_B_WREADY),
    .dout (__rs_pt_m_axi_B_WREADY)
);


__rs_pass_through #(
    .WIDTH (64)
) __rs_pt_kernel0_inner_m_axi_B_WSTRB_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_B_WSTRB),
    .dout (m_axi_B_WSTRB)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_m_axi_B_WVALID_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_B_WVALID),
    .dout (m_axi_B_WVALID)
);

endmodule  // __rs_pt_kernel0_inner_12