

================================================================
== Vitis HLS Report for 'updateOutput'
================================================================
* Date:           Wed May 21 10:33:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      782|      782|  7.820 us|  7.820 us|  781|  781|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_1  |      780|      780|        79|         78|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 78, depth = 79


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 1
  Pipeline-0 : II = 78, D = 79, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.17>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../src/forward_fw.cpp:92]   --->   Operation 82 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%W2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W2" [../src/forward_fw.cpp:96]   --->   Operation 84 'read' 'W2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%out_neg_9_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_9_val" [../src/forward_fw.cpp:96]   --->   Operation 85 'read' 'out_neg_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%out_neg_8_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_8_val" [../src/forward_fw.cpp:96]   --->   Operation 86 'read' 'out_neg_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%out_neg_7_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_7_val" [../src/forward_fw.cpp:96]   --->   Operation 87 'read' 'out_neg_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%out_neg_6_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_6_val" [../src/forward_fw.cpp:96]   --->   Operation 88 'read' 'out_neg_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out_neg_5_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_5_val" [../src/forward_fw.cpp:96]   --->   Operation 89 'read' 'out_neg_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out_neg_4_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_4_val" [../src/forward_fw.cpp:96]   --->   Operation 90 'read' 'out_neg_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%out_neg_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_3_val" [../src/forward_fw.cpp:96]   --->   Operation 91 'read' 'out_neg_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%out_neg_2_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_2_val" [../src/forward_fw.cpp:96]   --->   Operation 92 'read' 'out_neg_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%out_neg_1_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_1_val" [../src/forward_fw.cpp:96]   --->   Operation 93 'read' 'out_neg_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%out_neg_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_0_val" [../src/forward_fw.cpp:96]   --->   Operation 94 'read' 'out_neg_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%out_pos_9_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_9_val" [../src/forward_fw.cpp:96]   --->   Operation 95 'read' 'out_pos_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%out_pos_8_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_8_val" [../src/forward_fw.cpp:96]   --->   Operation 96 'read' 'out_pos_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%out_pos_7_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_7_val" [../src/forward_fw.cpp:96]   --->   Operation 97 'read' 'out_pos_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%out_pos_6_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_6_val" [../src/forward_fw.cpp:96]   --->   Operation 98 'read' 'out_pos_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%out_pos_5_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_5_val" [../src/forward_fw.cpp:96]   --->   Operation 99 'read' 'out_pos_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%out_pos_4_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_4_val" [../src/forward_fw.cpp:96]   --->   Operation 100 'read' 'out_pos_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%out_pos_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_3_val" [../src/forward_fw.cpp:96]   --->   Operation 101 'read' 'out_pos_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%out_pos_2_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_2_val" [../src/forward_fw.cpp:96]   --->   Operation 102 'read' 'out_pos_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%out_pos_1_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_1_val" [../src/forward_fw.cpp:96]   --->   Operation 103 'read' 'out_pos_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%out_pos_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_0_val" [../src/forward_fw.cpp:96]   --->   Operation 104 'read' 'out_pos_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%hidden_31_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_31_val" [../src/forward_fw.cpp:96]   --->   Operation 105 'read' 'hidden_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%hidden_30_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_30_val" [../src/forward_fw.cpp:96]   --->   Operation 106 'read' 'hidden_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%hidden_29_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_29_val" [../src/forward_fw.cpp:96]   --->   Operation 107 'read' 'hidden_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%hidden_28_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_28_val" [../src/forward_fw.cpp:96]   --->   Operation 108 'read' 'hidden_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%hidden_27_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_27_val" [../src/forward_fw.cpp:96]   --->   Operation 109 'read' 'hidden_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%hidden_26_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_26_val" [../src/forward_fw.cpp:96]   --->   Operation 110 'read' 'hidden_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%hidden_25_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_25_val" [../src/forward_fw.cpp:96]   --->   Operation 111 'read' 'hidden_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%hidden_24_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_24_val" [../src/forward_fw.cpp:96]   --->   Operation 112 'read' 'hidden_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%hidden_23_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_23_val" [../src/forward_fw.cpp:96]   --->   Operation 113 'read' 'hidden_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%hidden_22_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_22_val" [../src/forward_fw.cpp:96]   --->   Operation 114 'read' 'hidden_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%hidden_21_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_21_val" [../src/forward_fw.cpp:96]   --->   Operation 115 'read' 'hidden_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%hidden_20_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_20_val" [../src/forward_fw.cpp:96]   --->   Operation 116 'read' 'hidden_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%hidden_19_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_19_val" [../src/forward_fw.cpp:96]   --->   Operation 117 'read' 'hidden_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%hidden_18_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_18_val" [../src/forward_fw.cpp:96]   --->   Operation 118 'read' 'hidden_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%hidden_17_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_17_val" [../src/forward_fw.cpp:96]   --->   Operation 119 'read' 'hidden_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%hidden_16_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_16_val" [../src/forward_fw.cpp:96]   --->   Operation 120 'read' 'hidden_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%hidden_15_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_15_val" [../src/forward_fw.cpp:96]   --->   Operation 121 'read' 'hidden_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%hidden_14_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_14_val" [../src/forward_fw.cpp:96]   --->   Operation 122 'read' 'hidden_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%hidden_13_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_13_val" [../src/forward_fw.cpp:96]   --->   Operation 123 'read' 'hidden_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%hidden_12_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_12_val" [../src/forward_fw.cpp:96]   --->   Operation 124 'read' 'hidden_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%hidden_11_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_11_val" [../src/forward_fw.cpp:96]   --->   Operation 125 'read' 'hidden_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%hidden_10_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_10_val" [../src/forward_fw.cpp:96]   --->   Operation 126 'read' 'hidden_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%hidden_9_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_9_val" [../src/forward_fw.cpp:96]   --->   Operation 127 'read' 'hidden_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%hidden_8_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_8_val" [../src/forward_fw.cpp:96]   --->   Operation 128 'read' 'hidden_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%hidden_7_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_7_val" [../src/forward_fw.cpp:96]   --->   Operation 129 'read' 'hidden_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%hidden_6_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_6_val" [../src/forward_fw.cpp:96]   --->   Operation 130 'read' 'hidden_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%hidden_5_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_5_val" [../src/forward_fw.cpp:96]   --->   Operation 131 'read' 'hidden_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%hidden_4_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_4_val" [../src/forward_fw.cpp:96]   --->   Operation 132 'read' 'hidden_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%hidden_3_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_3_val" [../src/forward_fw.cpp:96]   --->   Operation 133 'read' 'hidden_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%hidden_2_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_2_val" [../src/forward_fw.cpp:96]   --->   Operation 134 'read' 'hidden_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%hidden_1_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_1_val" [../src/forward_fw.cpp:96]   --->   Operation 135 'read' 'hidden_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%hidden_0_val_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %hidden_0_val" [../src/forward_fw.cpp:96]   --->   Operation 136 'read' 'hidden_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln96 = sext i2 %hidden_0_val_read" [../src/forward_fw.cpp:96]   --->   Operation 137 'sext' 'sext_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln96_1 = sext i2 %hidden_1_val_read" [../src/forward_fw.cpp:96]   --->   Operation 138 'sext' 'sext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln96_2 = sext i2 %hidden_2_val_read" [../src/forward_fw.cpp:96]   --->   Operation 139 'sext' 'sext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln96_3 = sext i2 %hidden_3_val_read" [../src/forward_fw.cpp:96]   --->   Operation 140 'sext' 'sext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln96_4 = sext i2 %hidden_4_val_read" [../src/forward_fw.cpp:96]   --->   Operation 141 'sext' 'sext_ln96_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln96_5 = sext i2 %hidden_5_val_read" [../src/forward_fw.cpp:96]   --->   Operation 142 'sext' 'sext_ln96_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln96_6 = sext i2 %hidden_6_val_read" [../src/forward_fw.cpp:96]   --->   Operation 143 'sext' 'sext_ln96_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln96_7 = sext i2 %hidden_7_val_read" [../src/forward_fw.cpp:96]   --->   Operation 144 'sext' 'sext_ln96_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln96_8 = sext i2 %hidden_8_val_read" [../src/forward_fw.cpp:96]   --->   Operation 145 'sext' 'sext_ln96_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln96_9 = sext i2 %hidden_9_val_read" [../src/forward_fw.cpp:96]   --->   Operation 146 'sext' 'sext_ln96_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln96_10 = sext i2 %hidden_10_val_read" [../src/forward_fw.cpp:96]   --->   Operation 147 'sext' 'sext_ln96_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln96_11 = sext i2 %hidden_11_val_read" [../src/forward_fw.cpp:96]   --->   Operation 148 'sext' 'sext_ln96_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln96_12 = sext i2 %hidden_12_val_read" [../src/forward_fw.cpp:96]   --->   Operation 149 'sext' 'sext_ln96_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln96_13 = sext i2 %hidden_13_val_read" [../src/forward_fw.cpp:96]   --->   Operation 150 'sext' 'sext_ln96_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln96_14 = sext i2 %hidden_14_val_read" [../src/forward_fw.cpp:96]   --->   Operation 151 'sext' 'sext_ln96_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln96_15 = sext i2 %hidden_15_val_read" [../src/forward_fw.cpp:96]   --->   Operation 152 'sext' 'sext_ln96_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln96_16 = sext i2 %hidden_16_val_read" [../src/forward_fw.cpp:96]   --->   Operation 153 'sext' 'sext_ln96_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln96_17 = sext i2 %hidden_17_val_read" [../src/forward_fw.cpp:96]   --->   Operation 154 'sext' 'sext_ln96_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln96_18 = sext i2 %hidden_18_val_read" [../src/forward_fw.cpp:96]   --->   Operation 155 'sext' 'sext_ln96_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln96_19 = sext i2 %hidden_19_val_read" [../src/forward_fw.cpp:96]   --->   Operation 156 'sext' 'sext_ln96_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln96_20 = sext i2 %hidden_20_val_read" [../src/forward_fw.cpp:96]   --->   Operation 157 'sext' 'sext_ln96_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln96_21 = sext i2 %hidden_21_val_read" [../src/forward_fw.cpp:96]   --->   Operation 158 'sext' 'sext_ln96_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln96_22 = sext i2 %hidden_22_val_read" [../src/forward_fw.cpp:96]   --->   Operation 159 'sext' 'sext_ln96_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln96_23 = sext i2 %hidden_23_val_read" [../src/forward_fw.cpp:96]   --->   Operation 160 'sext' 'sext_ln96_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln96_24 = sext i2 %hidden_24_val_read" [../src/forward_fw.cpp:96]   --->   Operation 161 'sext' 'sext_ln96_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln96_25 = sext i2 %hidden_25_val_read" [../src/forward_fw.cpp:96]   --->   Operation 162 'sext' 'sext_ln96_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln96_26 = sext i2 %hidden_26_val_read" [../src/forward_fw.cpp:96]   --->   Operation 163 'sext' 'sext_ln96_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln96_27 = sext i2 %hidden_27_val_read" [../src/forward_fw.cpp:96]   --->   Operation 164 'sext' 'sext_ln96_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln96_28 = sext i2 %hidden_28_val_read" [../src/forward_fw.cpp:96]   --->   Operation 165 'sext' 'sext_ln96_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln96_29 = sext i2 %hidden_29_val_read" [../src/forward_fw.cpp:96]   --->   Operation 166 'sext' 'sext_ln96_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln96_30 = sext i2 %hidden_30_val_read" [../src/forward_fw.cpp:96]   --->   Operation 167 'sext' 'sext_ln96_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i2 %hidden_31_val_read" [../src/forward_fw.cpp:92]   --->   Operation 168 'sext' 'sext_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.61ns)   --->   "%store_ln92 = store i4 0, i4 %k" [../src/forward_fw.cpp:92]   --->   Operation 169 'store' 'store_ln92' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body" [../src/forward_fw.cpp:92]   --->   Operation 170 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [../src/forward_fw.cpp:92]   --->   Operation 171 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.77ns)   --->   "%icmp_ln92 = icmp_eq  i4 %k_1, i4 10" [../src/forward_fw.cpp:92]   --->   Operation 172 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (1.77ns)   --->   "%add_ln92 = add i4 %k_1, i4 1" [../src/forward_fw.cpp:92]   --->   Operation 173 'add' 'add_ln92' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.body.split, void %for.end25" [../src/forward_fw.cpp:92]   --->   Operation 174 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %k_1, i5 0" [../src/forward_fw.cpp:93]   --->   Operation 175 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i9 %shl_ln" [../src/forward_fw.cpp:93]   --->   Operation 176 'zext' 'zext_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (3.56ns)   --->   "%add_ln93 = add i64 %zext_ln93, i64 %W2_read" [../src/forward_fw.cpp:93]   --->   Operation 177 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (1.86ns)   --->   "%tmp = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.10i2.i2.i4, i4 0, i2 %out_pos_0_val_read, i4 1, i2 %out_pos_1_val_read, i4 2, i2 %out_pos_2_val_read, i4 3, i2 %out_pos_3_val_read, i4 4, i2 %out_pos_4_val_read, i4 5, i2 %out_pos_5_val_read, i4 6, i2 %out_pos_6_val_read, i4 7, i2 %out_pos_7_val_read, i4 8, i2 %out_pos_8_val_read, i4 9, i2 %out_pos_9_val_read, i2 0, i4 %k_1" [../src/forward_fw.cpp:93]   --->   Operation 178 'sparsemux' 'tmp' <Predicate = (!icmp_ln92)> <Delay = 1.86> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i2 %tmp" [../src/forward_fw.cpp:93]   --->   Operation 179 'sext' 'sext_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (1.86ns)   --->   "%tmp_1 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.10i2.i2.i4, i4 0, i2 %out_neg_0_val_read, i4 1, i2 %out_neg_1_val_read, i4 2, i2 %out_neg_2_val_read, i4 3, i2 %out_neg_3_val_read, i4 4, i2 %out_neg_4_val_read, i4 5, i2 %out_neg_5_val_read, i4 6, i2 %out_neg_6_val_read, i4 7, i2 %out_neg_7_val_read, i4 8, i2 %out_neg_8_val_read, i4 9, i2 %out_neg_9_val_read, i2 0, i4 %k_1" [../src/forward_fw.cpp:93]   --->   Operation 180 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln92)> <Delay = 1.86> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i2 %tmp_1" [../src/forward_fw.cpp:93]   --->   Operation 181 'sext' 'sext_ln93_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (1.58ns)   --->   "%delta = sub i3 %sext_ln93, i3 %sext_ln93_1" [../src/forward_fw.cpp:93]   --->   Operation 182 'sub' 'delta' <Predicate = (!icmp_ln92)> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %add_ln93" [../src/forward_fw.cpp:96]   --->   Operation 183 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.61ns)   --->   "%store_ln92 = store i4 %add_ln92, i4 %k" [../src/forward_fw.cpp:92]   --->   Operation 184 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.61>
ST_1 : Operation 556 [1/1] (1.61ns)   --->   "%ret_ln101 = ret" [../src/forward_fw.cpp:101]   --->   Operation 556 'ret' 'ret_ln101' <Predicate = (icmp_ln92)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 185 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:96]   --->   Operation 185 'readreq' 'empty' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 186 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:96]   --->   Operation 186 'readreq' 'empty' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 187 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:96]   --->   Operation 187 'readreq' 'empty' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 188 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:96]   --->   Operation 188 'readreq' 'empty' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 189 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:96]   --->   Operation 189 'readreq' 'empty' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 190 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:96]   --->   Operation 190 'readreq' 'empty' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 191 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:96]   --->   Operation 191 'readreq' 'empty' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 192 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:96]   --->   Operation 192 'readreq' 'empty' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln96_32 = sext i3 %delta" [../src/forward_fw.cpp:96]   --->   Operation 193 'sext' 'sext_ln96_32' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_9 : Operation 194 [3/3] (1.45ns) (grouped into DSP with root node w_new)   --->   "%mul_ln96 = mul i5 %sext_ln96_32, i5 %sext_ln96" [../src/forward_fw.cpp:96]   --->   Operation 194 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 195 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 195 'read' 'WEIGHTS_addr_read' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 196 [2/3] (1.45ns) (grouped into DSP with root node w_new)   --->   "%mul_ln96 = mul i5 %sext_ln96_32, i5 %sext_ln96" [../src/forward_fw.cpp:96]   --->   Operation 196 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 197 [3/3] (1.45ns) (grouped into DSP with root node w_new_1)   --->   "%mul_ln96_1 = mul i5 %sext_ln96_32, i5 %sext_ln96_1" [../src/forward_fw.cpp:96]   --->   Operation 197 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 198 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 198 'read' 'WEIGHTS_addr_read_1' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln96_31 = sext i8 %WEIGHTS_addr_read" [../src/forward_fw.cpp:96]   --->   Operation 199 'sext' 'sext_ln96_31' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 200 [1/3] (0.00ns) (grouped into DSP with root node w_new)   --->   "%mul_ln96 = mul i5 %sext_ln96_32, i5 %sext_ln96" [../src/forward_fw.cpp:96]   --->   Operation 200 'mul' 'mul_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 201 [1/1] (0.00ns) (grouped into DSP with root node w_new)   --->   "%sext_ln96_33 = sext i5 %mul_ln96" [../src/forward_fw.cpp:96]   --->   Operation 201 'sext' 'sext_ln96_33' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_11 : Operation 202 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new = add i9 %sext_ln96_33, i9 %sext_ln96_31" [../src/forward_fw.cpp:96]   --->   Operation 202 'add' 'w_new' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 203 [2/3] (1.45ns) (grouped into DSP with root node w_new_1)   --->   "%mul_ln96_1 = mul i5 %sext_ln96_32, i5 %sext_ln96_1" [../src/forward_fw.cpp:96]   --->   Operation 203 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 204 [3/3] (1.45ns) (grouped into DSP with root node w_new_2)   --->   "%mul_ln96_2 = mul i5 %sext_ln96_32, i5 %sext_ln96_2" [../src/forward_fw.cpp:96]   --->   Operation 204 'mul' 'mul_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 205 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 205 'read' 'WEIGHTS_addr_read_2' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 206 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new = add i9 %sext_ln96_33, i9 %sext_ln96_31" [../src/forward_fw.cpp:96]   --->   Operation 206 'add' 'w_new' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 207 'bitselect' 'tmp_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln96_34 = sext i8 %WEIGHTS_addr_read_1" [../src/forward_fw.cpp:96]   --->   Operation 208 'sext' 'sext_ln96_34' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node w_new_1)   --->   "%mul_ln96_1 = mul i5 %sext_ln96_32, i5 %sext_ln96_1" [../src/forward_fw.cpp:96]   --->   Operation 209 'mul' 'mul_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 210 [1/1] (0.00ns) (grouped into DSP with root node w_new_1)   --->   "%sext_ln96_35 = sext i5 %mul_ln96_1" [../src/forward_fw.cpp:96]   --->   Operation 210 'sext' 'sext_ln96_35' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 211 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_1 = add i9 %sext_ln96_35, i9 %sext_ln96_34" [../src/forward_fw.cpp:96]   --->   Operation 211 'add' 'w_new_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 212 [2/3] (1.45ns) (grouped into DSP with root node w_new_2)   --->   "%mul_ln96_2 = mul i5 %sext_ln96_32, i5 %sext_ln96_2" [../src/forward_fw.cpp:96]   --->   Operation 212 'mul' 'mul_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 213 [3/3] (1.45ns) (grouped into DSP with root node w_new_3)   --->   "%mul_ln96_3 = mul i5 %sext_ln96_32, i5 %sext_ln96_3" [../src/forward_fw.cpp:96]   --->   Operation 213 'mul' 'mul_ln96_3' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 214 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 214 'read' 'WEIGHTS_addr_read_3' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 215 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_1 = add i9 %sext_ln96_35, i9 %sext_ln96_34" [../src/forward_fw.cpp:96]   --->   Operation 215 'add' 'w_new_1' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_1, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 216 'bitselect' 'tmp_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln96_36 = sext i8 %WEIGHTS_addr_read_2" [../src/forward_fw.cpp:96]   --->   Operation 217 'sext' 'sext_ln96_36' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node w_new_2)   --->   "%mul_ln96_2 = mul i5 %sext_ln96_32, i5 %sext_ln96_2" [../src/forward_fw.cpp:96]   --->   Operation 218 'mul' 'mul_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 219 [1/1] (0.00ns) (grouped into DSP with root node w_new_2)   --->   "%sext_ln96_37 = sext i5 %mul_ln96_2" [../src/forward_fw.cpp:96]   --->   Operation 219 'sext' 'sext_ln96_37' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_13 : Operation 220 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_2 = add i9 %sext_ln96_37, i9 %sext_ln96_36" [../src/forward_fw.cpp:96]   --->   Operation 220 'add' 'w_new_2' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 221 [2/3] (1.45ns) (grouped into DSP with root node w_new_3)   --->   "%mul_ln96_3 = mul i5 %sext_ln96_32, i5 %sext_ln96_3" [../src/forward_fw.cpp:96]   --->   Operation 221 'mul' 'mul_ln96_3' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 222 [3/3] (1.45ns) (grouped into DSP with root node w_new_4)   --->   "%mul_ln96_4 = mul i5 %sext_ln96_32, i5 %sext_ln96_4" [../src/forward_fw.cpp:96]   --->   Operation 222 'mul' 'mul_ln96_4' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 223 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 223 'read' 'WEIGHTS_addr_read_4' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_2 = add i9 %sext_ln96_37, i9 %sext_ln96_36" [../src/forward_fw.cpp:96]   --->   Operation 224 'add' 'w_new_2' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_2, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 225 'bitselect' 'tmp_4' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln96_38 = sext i8 %WEIGHTS_addr_read_3" [../src/forward_fw.cpp:96]   --->   Operation 226 'sext' 'sext_ln96_38' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 227 [1/3] (0.00ns) (grouped into DSP with root node w_new_3)   --->   "%mul_ln96_3 = mul i5 %sext_ln96_32, i5 %sext_ln96_3" [../src/forward_fw.cpp:96]   --->   Operation 227 'mul' 'mul_ln96_3' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 228 [1/1] (0.00ns) (grouped into DSP with root node w_new_3)   --->   "%sext_ln96_39 = sext i5 %mul_ln96_3" [../src/forward_fw.cpp:96]   --->   Operation 228 'sext' 'sext_ln96_39' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 229 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_3 = add i9 %sext_ln96_39, i9 %sext_ln96_38" [../src/forward_fw.cpp:96]   --->   Operation 229 'add' 'w_new_3' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 230 [2/3] (1.45ns) (grouped into DSP with root node w_new_4)   --->   "%mul_ln96_4 = mul i5 %sext_ln96_32, i5 %sext_ln96_4" [../src/forward_fw.cpp:96]   --->   Operation 230 'mul' 'mul_ln96_4' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 231 [3/3] (1.45ns) (grouped into DSP with root node w_new_5)   --->   "%mul_ln96_5 = mul i5 %sext_ln96_32, i5 %sext_ln96_5" [../src/forward_fw.cpp:96]   --->   Operation 231 'mul' 'mul_ln96_5' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 232 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_5 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 232 'read' 'WEIGHTS_addr_read_5' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 233 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_3 = add i9 %sext_ln96_39, i9 %sext_ln96_38" [../src/forward_fw.cpp:96]   --->   Operation 233 'add' 'w_new_3' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_3, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 234 'bitselect' 'tmp_5' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln96_40 = sext i8 %WEIGHTS_addr_read_4" [../src/forward_fw.cpp:96]   --->   Operation 235 'sext' 'sext_ln96_40' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_15 : Operation 236 [1/3] (0.00ns) (grouped into DSP with root node w_new_4)   --->   "%mul_ln96_4 = mul i5 %sext_ln96_32, i5 %sext_ln96_4" [../src/forward_fw.cpp:96]   --->   Operation 236 'mul' 'mul_ln96_4' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 237 [1/1] (0.00ns) (grouped into DSP with root node w_new_4)   --->   "%sext_ln96_41 = sext i5 %mul_ln96_4" [../src/forward_fw.cpp:96]   --->   Operation 237 'sext' 'sext_ln96_41' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_15 : Operation 238 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_4 = add i9 %sext_ln96_41, i9 %sext_ln96_40" [../src/forward_fw.cpp:96]   --->   Operation 238 'add' 'w_new_4' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 239 [2/3] (1.45ns) (grouped into DSP with root node w_new_5)   --->   "%mul_ln96_5 = mul i5 %sext_ln96_32, i5 %sext_ln96_5" [../src/forward_fw.cpp:96]   --->   Operation 239 'mul' 'mul_ln96_5' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 240 [3/3] (1.45ns) (grouped into DSP with root node w_new_6)   --->   "%mul_ln96_6 = mul i5 %sext_ln96_32, i5 %sext_ln96_6" [../src/forward_fw.cpp:96]   --->   Operation 240 'mul' 'mul_ln96_6' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 241 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_6 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 241 'read' 'WEIGHTS_addr_read_6' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 242 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_4 = add i9 %sext_ln96_41, i9 %sext_ln96_40" [../src/forward_fw.cpp:96]   --->   Operation 242 'add' 'w_new_4' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_4, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 243 'bitselect' 'tmp_6' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln96_42 = sext i8 %WEIGHTS_addr_read_5" [../src/forward_fw.cpp:96]   --->   Operation 244 'sext' 'sext_ln96_42' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 245 [1/3] (0.00ns) (grouped into DSP with root node w_new_5)   --->   "%mul_ln96_5 = mul i5 %sext_ln96_32, i5 %sext_ln96_5" [../src/forward_fw.cpp:96]   --->   Operation 245 'mul' 'mul_ln96_5' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 246 [1/1] (0.00ns) (grouped into DSP with root node w_new_5)   --->   "%sext_ln96_43 = sext i5 %mul_ln96_5" [../src/forward_fw.cpp:96]   --->   Operation 246 'sext' 'sext_ln96_43' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 247 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_5 = add i9 %sext_ln96_43, i9 %sext_ln96_42" [../src/forward_fw.cpp:96]   --->   Operation 247 'add' 'w_new_5' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 248 [2/3] (1.45ns) (grouped into DSP with root node w_new_6)   --->   "%mul_ln96_6 = mul i5 %sext_ln96_32, i5 %sext_ln96_6" [../src/forward_fw.cpp:96]   --->   Operation 248 'mul' 'mul_ln96_6' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 249 [3/3] (1.45ns) (grouped into DSP with root node w_new_7)   --->   "%mul_ln96_7 = mul i5 %sext_ln96_32, i5 %sext_ln96_7" [../src/forward_fw.cpp:96]   --->   Operation 249 'mul' 'mul_ln96_7' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 250 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_7 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 250 'read' 'WEIGHTS_addr_read_7' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 251 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_5 = add i9 %sext_ln96_43, i9 %sext_ln96_42" [../src/forward_fw.cpp:96]   --->   Operation 251 'add' 'w_new_5' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_5, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 252 'bitselect' 'tmp_7' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln96_44 = sext i8 %WEIGHTS_addr_read_6" [../src/forward_fw.cpp:96]   --->   Operation 253 'sext' 'sext_ln96_44' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 254 [1/3] (0.00ns) (grouped into DSP with root node w_new_6)   --->   "%mul_ln96_6 = mul i5 %sext_ln96_32, i5 %sext_ln96_6" [../src/forward_fw.cpp:96]   --->   Operation 254 'mul' 'mul_ln96_6' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 255 [1/1] (0.00ns) (grouped into DSP with root node w_new_6)   --->   "%sext_ln96_45 = sext i5 %mul_ln96_6" [../src/forward_fw.cpp:96]   --->   Operation 255 'sext' 'sext_ln96_45' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_17 : Operation 256 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_6 = add i9 %sext_ln96_45, i9 %sext_ln96_44" [../src/forward_fw.cpp:96]   --->   Operation 256 'add' 'w_new_6' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 257 [2/3] (1.45ns) (grouped into DSP with root node w_new_7)   --->   "%mul_ln96_7 = mul i5 %sext_ln96_32, i5 %sext_ln96_7" [../src/forward_fw.cpp:96]   --->   Operation 257 'mul' 'mul_ln96_7' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 258 [3/3] (1.45ns) (grouped into DSP with root node w_new_8)   --->   "%mul_ln96_8 = mul i5 %sext_ln96_32, i5 %sext_ln96_8" [../src/forward_fw.cpp:96]   --->   Operation 258 'mul' 'mul_ln96_8' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 259 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_8 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 259 'read' 'WEIGHTS_addr_read_8' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 260 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_6 = add i9 %sext_ln96_45, i9 %sext_ln96_44" [../src/forward_fw.cpp:96]   --->   Operation 260 'add' 'w_new_6' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_6, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 261 'bitselect' 'tmp_8' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln96_46 = sext i8 %WEIGHTS_addr_read_7" [../src/forward_fw.cpp:96]   --->   Operation 262 'sext' 'sext_ln96_46' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node w_new_7)   --->   "%mul_ln96_7 = mul i5 %sext_ln96_32, i5 %sext_ln96_7" [../src/forward_fw.cpp:96]   --->   Operation 263 'mul' 'mul_ln96_7' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 264 [1/1] (0.00ns) (grouped into DSP with root node w_new_7)   --->   "%sext_ln96_47 = sext i5 %mul_ln96_7" [../src/forward_fw.cpp:96]   --->   Operation 264 'sext' 'sext_ln96_47' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 265 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_7 = add i9 %sext_ln96_47, i9 %sext_ln96_46" [../src/forward_fw.cpp:96]   --->   Operation 265 'add' 'w_new_7' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 266 [2/3] (1.45ns) (grouped into DSP with root node w_new_8)   --->   "%mul_ln96_8 = mul i5 %sext_ln96_32, i5 %sext_ln96_8" [../src/forward_fw.cpp:96]   --->   Operation 266 'mul' 'mul_ln96_8' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 267 [3/3] (1.45ns) (grouped into DSP with root node w_new_9)   --->   "%mul_ln96_9 = mul i5 %sext_ln96_32, i5 %sext_ln96_9" [../src/forward_fw.cpp:96]   --->   Operation 267 'mul' 'mul_ln96_9' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 268 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_9 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 268 'read' 'WEIGHTS_addr_read_9' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 269 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_7 = add i9 %sext_ln96_47, i9 %sext_ln96_46" [../src/forward_fw.cpp:96]   --->   Operation 269 'add' 'w_new_7' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_7, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 270 'bitselect' 'tmp_9' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln96_48 = sext i8 %WEIGHTS_addr_read_8" [../src/forward_fw.cpp:96]   --->   Operation 271 'sext' 'sext_ln96_48' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node w_new_8)   --->   "%mul_ln96_8 = mul i5 %sext_ln96_32, i5 %sext_ln96_8" [../src/forward_fw.cpp:96]   --->   Operation 272 'mul' 'mul_ln96_8' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 273 [1/1] (0.00ns) (grouped into DSP with root node w_new_8)   --->   "%sext_ln96_49 = sext i5 %mul_ln96_8" [../src/forward_fw.cpp:96]   --->   Operation 273 'sext' 'sext_ln96_49' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 274 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_8 = add i9 %sext_ln96_49, i9 %sext_ln96_48" [../src/forward_fw.cpp:96]   --->   Operation 274 'add' 'w_new_8' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 275 [2/3] (1.45ns) (grouped into DSP with root node w_new_9)   --->   "%mul_ln96_9 = mul i5 %sext_ln96_32, i5 %sext_ln96_9" [../src/forward_fw.cpp:96]   --->   Operation 275 'mul' 'mul_ln96_9' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 276 [3/3] (1.45ns) (grouped into DSP with root node w_new_10)   --->   "%mul_ln96_10 = mul i5 %sext_ln96_32, i5 %sext_ln96_10" [../src/forward_fw.cpp:96]   --->   Operation 276 'mul' 'mul_ln96_10' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 277 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_10 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 277 'read' 'WEIGHTS_addr_read_10' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 278 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_8 = add i9 %sext_ln96_49, i9 %sext_ln96_48" [../src/forward_fw.cpp:96]   --->   Operation 278 'add' 'w_new_8' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_8, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 279 'bitselect' 'tmp_10' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln96_50 = sext i8 %WEIGHTS_addr_read_9" [../src/forward_fw.cpp:96]   --->   Operation 280 'sext' 'sext_ln96_50' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 281 [1/3] (0.00ns) (grouped into DSP with root node w_new_9)   --->   "%mul_ln96_9 = mul i5 %sext_ln96_32, i5 %sext_ln96_9" [../src/forward_fw.cpp:96]   --->   Operation 281 'mul' 'mul_ln96_9' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 282 [1/1] (0.00ns) (grouped into DSP with root node w_new_9)   --->   "%sext_ln96_51 = sext i5 %mul_ln96_9" [../src/forward_fw.cpp:96]   --->   Operation 282 'sext' 'sext_ln96_51' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 283 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_9 = add i9 %sext_ln96_51, i9 %sext_ln96_50" [../src/forward_fw.cpp:96]   --->   Operation 283 'add' 'w_new_9' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 284 [2/3] (1.45ns) (grouped into DSP with root node w_new_10)   --->   "%mul_ln96_10 = mul i5 %sext_ln96_32, i5 %sext_ln96_10" [../src/forward_fw.cpp:96]   --->   Operation 284 'mul' 'mul_ln96_10' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 285 [3/3] (1.45ns) (grouped into DSP with root node w_new_11)   --->   "%mul_ln96_11 = mul i5 %sext_ln96_32, i5 %sext_ln96_11" [../src/forward_fw.cpp:96]   --->   Operation 285 'mul' 'mul_ln96_11' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 286 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_11 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 286 'read' 'WEIGHTS_addr_read_11' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 287 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_9 = add i9 %sext_ln96_51, i9 %sext_ln96_50" [../src/forward_fw.cpp:96]   --->   Operation 287 'add' 'w_new_9' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_9, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 288 'bitselect' 'tmp_11' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln96_52 = sext i8 %WEIGHTS_addr_read_10" [../src/forward_fw.cpp:96]   --->   Operation 289 'sext' 'sext_ln96_52' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 290 [1/3] (0.00ns) (grouped into DSP with root node w_new_10)   --->   "%mul_ln96_10 = mul i5 %sext_ln96_32, i5 %sext_ln96_10" [../src/forward_fw.cpp:96]   --->   Operation 290 'mul' 'mul_ln96_10' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 291 [1/1] (0.00ns) (grouped into DSP with root node w_new_10)   --->   "%sext_ln96_53 = sext i5 %mul_ln96_10" [../src/forward_fw.cpp:96]   --->   Operation 291 'sext' 'sext_ln96_53' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 292 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_10 = add i9 %sext_ln96_53, i9 %sext_ln96_52" [../src/forward_fw.cpp:96]   --->   Operation 292 'add' 'w_new_10' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 293 [2/3] (1.45ns) (grouped into DSP with root node w_new_11)   --->   "%mul_ln96_11 = mul i5 %sext_ln96_32, i5 %sext_ln96_11" [../src/forward_fw.cpp:96]   --->   Operation 293 'mul' 'mul_ln96_11' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 294 [3/3] (1.45ns) (grouped into DSP with root node w_new_12)   --->   "%mul_ln96_12 = mul i5 %sext_ln96_32, i5 %sext_ln96_12" [../src/forward_fw.cpp:96]   --->   Operation 294 'mul' 'mul_ln96_12' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 295 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_12 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 295 'read' 'WEIGHTS_addr_read_12' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 296 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_10 = add i9 %sext_ln96_53, i9 %sext_ln96_52" [../src/forward_fw.cpp:96]   --->   Operation 296 'add' 'w_new_10' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_10, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 297 'bitselect' 'tmp_12' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln96_54 = sext i8 %WEIGHTS_addr_read_11" [../src/forward_fw.cpp:96]   --->   Operation 298 'sext' 'sext_ln96_54' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 299 [1/3] (0.00ns) (grouped into DSP with root node w_new_11)   --->   "%mul_ln96_11 = mul i5 %sext_ln96_32, i5 %sext_ln96_11" [../src/forward_fw.cpp:96]   --->   Operation 299 'mul' 'mul_ln96_11' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 300 [1/1] (0.00ns) (grouped into DSP with root node w_new_11)   --->   "%sext_ln96_55 = sext i5 %mul_ln96_11" [../src/forward_fw.cpp:96]   --->   Operation 300 'sext' 'sext_ln96_55' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 301 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_11 = add i9 %sext_ln96_55, i9 %sext_ln96_54" [../src/forward_fw.cpp:96]   --->   Operation 301 'add' 'w_new_11' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 302 [2/3] (1.45ns) (grouped into DSP with root node w_new_12)   --->   "%mul_ln96_12 = mul i5 %sext_ln96_32, i5 %sext_ln96_12" [../src/forward_fw.cpp:96]   --->   Operation 302 'mul' 'mul_ln96_12' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 303 [3/3] (1.45ns) (grouped into DSP with root node w_new_13)   --->   "%mul_ln96_13 = mul i5 %sext_ln96_32, i5 %sext_ln96_13" [../src/forward_fw.cpp:96]   --->   Operation 303 'mul' 'mul_ln96_13' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 304 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_13 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 304 'read' 'WEIGHTS_addr_read_13' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 305 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_11 = add i9 %sext_ln96_55, i9 %sext_ln96_54" [../src/forward_fw.cpp:96]   --->   Operation 305 'add' 'w_new_11' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_11, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 306 'bitselect' 'tmp_13' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln96_56 = sext i8 %WEIGHTS_addr_read_12" [../src/forward_fw.cpp:96]   --->   Operation 307 'sext' 'sext_ln96_56' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node w_new_12)   --->   "%mul_ln96_12 = mul i5 %sext_ln96_32, i5 %sext_ln96_12" [../src/forward_fw.cpp:96]   --->   Operation 308 'mul' 'mul_ln96_12' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 309 [1/1] (0.00ns) (grouped into DSP with root node w_new_12)   --->   "%sext_ln96_57 = sext i5 %mul_ln96_12" [../src/forward_fw.cpp:96]   --->   Operation 309 'sext' 'sext_ln96_57' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_23 : Operation 310 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_12 = add i9 %sext_ln96_57, i9 %sext_ln96_56" [../src/forward_fw.cpp:96]   --->   Operation 310 'add' 'w_new_12' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 311 [2/3] (1.45ns) (grouped into DSP with root node w_new_13)   --->   "%mul_ln96_13 = mul i5 %sext_ln96_32, i5 %sext_ln96_13" [../src/forward_fw.cpp:96]   --->   Operation 311 'mul' 'mul_ln96_13' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 312 [3/3] (1.45ns) (grouped into DSP with root node w_new_14)   --->   "%mul_ln96_14 = mul i5 %sext_ln96_32, i5 %sext_ln96_14" [../src/forward_fw.cpp:96]   --->   Operation 312 'mul' 'mul_ln96_14' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 313 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_14 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 313 'read' 'WEIGHTS_addr_read_14' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 314 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_12 = add i9 %sext_ln96_57, i9 %sext_ln96_56" [../src/forward_fw.cpp:96]   --->   Operation 314 'add' 'w_new_12' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_12, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 315 'bitselect' 'tmp_14' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln96_58 = sext i8 %WEIGHTS_addr_read_13" [../src/forward_fw.cpp:96]   --->   Operation 316 'sext' 'sext_ln96_58' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_24 : Operation 317 [1/3] (0.00ns) (grouped into DSP with root node w_new_13)   --->   "%mul_ln96_13 = mul i5 %sext_ln96_32, i5 %sext_ln96_13" [../src/forward_fw.cpp:96]   --->   Operation 317 'mul' 'mul_ln96_13' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 318 [1/1] (0.00ns) (grouped into DSP with root node w_new_13)   --->   "%sext_ln96_59 = sext i5 %mul_ln96_13" [../src/forward_fw.cpp:96]   --->   Operation 318 'sext' 'sext_ln96_59' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_24 : Operation 319 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_13 = add i9 %sext_ln96_59, i9 %sext_ln96_58" [../src/forward_fw.cpp:96]   --->   Operation 319 'add' 'w_new_13' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 320 [2/3] (1.45ns) (grouped into DSP with root node w_new_14)   --->   "%mul_ln96_14 = mul i5 %sext_ln96_32, i5 %sext_ln96_14" [../src/forward_fw.cpp:96]   --->   Operation 320 'mul' 'mul_ln96_14' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 321 [3/3] (1.45ns) (grouped into DSP with root node w_new_15)   --->   "%mul_ln96_15 = mul i5 %sext_ln96_32, i5 %sext_ln96_15" [../src/forward_fw.cpp:96]   --->   Operation 321 'mul' 'mul_ln96_15' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 322 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_15 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 322 'read' 'WEIGHTS_addr_read_15' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 323 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_13 = add i9 %sext_ln96_59, i9 %sext_ln96_58" [../src/forward_fw.cpp:96]   --->   Operation 323 'add' 'w_new_13' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_13, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 324 'bitselect' 'tmp_15' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln96_60 = sext i8 %WEIGHTS_addr_read_14" [../src/forward_fw.cpp:96]   --->   Operation 325 'sext' 'sext_ln96_60' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_25 : Operation 326 [1/3] (0.00ns) (grouped into DSP with root node w_new_14)   --->   "%mul_ln96_14 = mul i5 %sext_ln96_32, i5 %sext_ln96_14" [../src/forward_fw.cpp:96]   --->   Operation 326 'mul' 'mul_ln96_14' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 327 [1/1] (0.00ns) (grouped into DSP with root node w_new_14)   --->   "%sext_ln96_61 = sext i5 %mul_ln96_14" [../src/forward_fw.cpp:96]   --->   Operation 327 'sext' 'sext_ln96_61' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_25 : Operation 328 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_14 = add i9 %sext_ln96_61, i9 %sext_ln96_60" [../src/forward_fw.cpp:96]   --->   Operation 328 'add' 'w_new_14' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 329 [2/3] (1.45ns) (grouped into DSP with root node w_new_15)   --->   "%mul_ln96_15 = mul i5 %sext_ln96_32, i5 %sext_ln96_15" [../src/forward_fw.cpp:96]   --->   Operation 329 'mul' 'mul_ln96_15' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 330 [3/3] (1.45ns) (grouped into DSP with root node w_new_16)   --->   "%mul_ln96_16 = mul i5 %sext_ln96_32, i5 %sext_ln96_16" [../src/forward_fw.cpp:96]   --->   Operation 330 'mul' 'mul_ln96_16' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 331 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_16 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 331 'read' 'WEIGHTS_addr_read_16' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 332 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_14 = add i9 %sext_ln96_61, i9 %sext_ln96_60" [../src/forward_fw.cpp:96]   --->   Operation 332 'add' 'w_new_14' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_14, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 333 'bitselect' 'tmp_16' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln96_62 = sext i8 %WEIGHTS_addr_read_15" [../src/forward_fw.cpp:96]   --->   Operation 334 'sext' 'sext_ln96_62' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 335 [1/3] (0.00ns) (grouped into DSP with root node w_new_15)   --->   "%mul_ln96_15 = mul i5 %sext_ln96_32, i5 %sext_ln96_15" [../src/forward_fw.cpp:96]   --->   Operation 335 'mul' 'mul_ln96_15' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 336 [1/1] (0.00ns) (grouped into DSP with root node w_new_15)   --->   "%sext_ln96_63 = sext i5 %mul_ln96_15" [../src/forward_fw.cpp:96]   --->   Operation 336 'sext' 'sext_ln96_63' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 337 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_15 = add i9 %sext_ln96_63, i9 %sext_ln96_62" [../src/forward_fw.cpp:96]   --->   Operation 337 'add' 'w_new_15' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 338 [2/3] (1.45ns) (grouped into DSP with root node w_new_16)   --->   "%mul_ln96_16 = mul i5 %sext_ln96_32, i5 %sext_ln96_16" [../src/forward_fw.cpp:96]   --->   Operation 338 'mul' 'mul_ln96_16' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 339 [3/3] (1.45ns) (grouped into DSP with root node w_new_17)   --->   "%mul_ln96_17 = mul i5 %sext_ln96_32, i5 %sext_ln96_17" [../src/forward_fw.cpp:96]   --->   Operation 339 'mul' 'mul_ln96_17' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 340 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_17 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 340 'read' 'WEIGHTS_addr_read_17' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 341 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_15 = add i9 %sext_ln96_63, i9 %sext_ln96_62" [../src/forward_fw.cpp:96]   --->   Operation 341 'add' 'w_new_15' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_15, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 342 'bitselect' 'tmp_17' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln96_64 = sext i8 %WEIGHTS_addr_read_16" [../src/forward_fw.cpp:96]   --->   Operation 343 'sext' 'sext_ln96_64' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_27 : Operation 344 [1/3] (0.00ns) (grouped into DSP with root node w_new_16)   --->   "%mul_ln96_16 = mul i5 %sext_ln96_32, i5 %sext_ln96_16" [../src/forward_fw.cpp:96]   --->   Operation 344 'mul' 'mul_ln96_16' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 345 [1/1] (0.00ns) (grouped into DSP with root node w_new_16)   --->   "%sext_ln96_65 = sext i5 %mul_ln96_16" [../src/forward_fw.cpp:96]   --->   Operation 345 'sext' 'sext_ln96_65' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_27 : Operation 346 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_16 = add i9 %sext_ln96_65, i9 %sext_ln96_64" [../src/forward_fw.cpp:96]   --->   Operation 346 'add' 'w_new_16' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 347 [2/3] (1.45ns) (grouped into DSP with root node w_new_17)   --->   "%mul_ln96_17 = mul i5 %sext_ln96_32, i5 %sext_ln96_17" [../src/forward_fw.cpp:96]   --->   Operation 347 'mul' 'mul_ln96_17' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 348 [3/3] (1.45ns) (grouped into DSP with root node w_new_18)   --->   "%mul_ln96_18 = mul i5 %sext_ln96_32, i5 %sext_ln96_18" [../src/forward_fw.cpp:96]   --->   Operation 348 'mul' 'mul_ln96_18' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 349 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_18 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 349 'read' 'WEIGHTS_addr_read_18' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 350 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_16 = add i9 %sext_ln96_65, i9 %sext_ln96_64" [../src/forward_fw.cpp:96]   --->   Operation 350 'add' 'w_new_16' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_16, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 351 'bitselect' 'tmp_18' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln96_66 = sext i8 %WEIGHTS_addr_read_17" [../src/forward_fw.cpp:96]   --->   Operation 352 'sext' 'sext_ln96_66' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 353 [1/3] (0.00ns) (grouped into DSP with root node w_new_17)   --->   "%mul_ln96_17 = mul i5 %sext_ln96_32, i5 %sext_ln96_17" [../src/forward_fw.cpp:96]   --->   Operation 353 'mul' 'mul_ln96_17' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 354 [1/1] (0.00ns) (grouped into DSP with root node w_new_17)   --->   "%sext_ln96_67 = sext i5 %mul_ln96_17" [../src/forward_fw.cpp:96]   --->   Operation 354 'sext' 'sext_ln96_67' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 355 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_17 = add i9 %sext_ln96_67, i9 %sext_ln96_66" [../src/forward_fw.cpp:96]   --->   Operation 355 'add' 'w_new_17' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 356 [2/3] (1.45ns) (grouped into DSP with root node w_new_18)   --->   "%mul_ln96_18 = mul i5 %sext_ln96_32, i5 %sext_ln96_18" [../src/forward_fw.cpp:96]   --->   Operation 356 'mul' 'mul_ln96_18' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 357 [3/3] (1.45ns) (grouped into DSP with root node w_new_19)   --->   "%mul_ln96_19 = mul i5 %sext_ln96_32, i5 %sext_ln96_19" [../src/forward_fw.cpp:96]   --->   Operation 357 'mul' 'mul_ln96_19' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 358 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_19 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 358 'read' 'WEIGHTS_addr_read_19' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 359 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_17 = add i9 %sext_ln96_67, i9 %sext_ln96_66" [../src/forward_fw.cpp:96]   --->   Operation 359 'add' 'w_new_17' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_17, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 360 'bitselect' 'tmp_19' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_29 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln96_68 = sext i8 %WEIGHTS_addr_read_18" [../src/forward_fw.cpp:96]   --->   Operation 361 'sext' 'sext_ln96_68' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_29 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node w_new_18)   --->   "%mul_ln96_18 = mul i5 %sext_ln96_32, i5 %sext_ln96_18" [../src/forward_fw.cpp:96]   --->   Operation 362 'mul' 'mul_ln96_18' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 363 [1/1] (0.00ns) (grouped into DSP with root node w_new_18)   --->   "%sext_ln96_69 = sext i5 %mul_ln96_18" [../src/forward_fw.cpp:96]   --->   Operation 363 'sext' 'sext_ln96_69' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_29 : Operation 364 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_18 = add i9 %sext_ln96_69, i9 %sext_ln96_68" [../src/forward_fw.cpp:96]   --->   Operation 364 'add' 'w_new_18' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 365 [2/3] (1.45ns) (grouped into DSP with root node w_new_19)   --->   "%mul_ln96_19 = mul i5 %sext_ln96_32, i5 %sext_ln96_19" [../src/forward_fw.cpp:96]   --->   Operation 365 'mul' 'mul_ln96_19' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 366 [3/3] (1.45ns) (grouped into DSP with root node w_new_20)   --->   "%mul_ln96_20 = mul i5 %sext_ln96_32, i5 %sext_ln96_20" [../src/forward_fw.cpp:96]   --->   Operation 366 'mul' 'mul_ln96_20' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 367 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_20 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 367 'read' 'WEIGHTS_addr_read_20' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 368 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_18 = add i9 %sext_ln96_69, i9 %sext_ln96_68" [../src/forward_fw.cpp:96]   --->   Operation 368 'add' 'w_new_18' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_18, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 369 'bitselect' 'tmp_20' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln96_70 = sext i8 %WEIGHTS_addr_read_19" [../src/forward_fw.cpp:96]   --->   Operation 370 'sext' 'sext_ln96_70' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 371 [1/3] (0.00ns) (grouped into DSP with root node w_new_19)   --->   "%mul_ln96_19 = mul i5 %sext_ln96_32, i5 %sext_ln96_19" [../src/forward_fw.cpp:96]   --->   Operation 371 'mul' 'mul_ln96_19' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 372 [1/1] (0.00ns) (grouped into DSP with root node w_new_19)   --->   "%sext_ln96_71 = sext i5 %mul_ln96_19" [../src/forward_fw.cpp:96]   --->   Operation 372 'sext' 'sext_ln96_71' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 373 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_19 = add i9 %sext_ln96_71, i9 %sext_ln96_70" [../src/forward_fw.cpp:96]   --->   Operation 373 'add' 'w_new_19' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 374 [2/3] (1.45ns) (grouped into DSP with root node w_new_20)   --->   "%mul_ln96_20 = mul i5 %sext_ln96_32, i5 %sext_ln96_20" [../src/forward_fw.cpp:96]   --->   Operation 374 'mul' 'mul_ln96_20' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 375 [3/3] (1.45ns) (grouped into DSP with root node w_new_21)   --->   "%mul_ln96_21 = mul i5 %sext_ln96_32, i5 %sext_ln96_21" [../src/forward_fw.cpp:96]   --->   Operation 375 'mul' 'mul_ln96_21' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 376 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_21 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 376 'read' 'WEIGHTS_addr_read_21' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 377 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_19 = add i9 %sext_ln96_71, i9 %sext_ln96_70" [../src/forward_fw.cpp:96]   --->   Operation 377 'add' 'w_new_19' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_19, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 378 'bitselect' 'tmp_21' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln96_72 = sext i8 %WEIGHTS_addr_read_20" [../src/forward_fw.cpp:96]   --->   Operation 379 'sext' 'sext_ln96_72' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node w_new_20)   --->   "%mul_ln96_20 = mul i5 %sext_ln96_32, i5 %sext_ln96_20" [../src/forward_fw.cpp:96]   --->   Operation 380 'mul' 'mul_ln96_20' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 381 [1/1] (0.00ns) (grouped into DSP with root node w_new_20)   --->   "%sext_ln96_73 = sext i5 %mul_ln96_20" [../src/forward_fw.cpp:96]   --->   Operation 381 'sext' 'sext_ln96_73' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_31 : Operation 382 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_20 = add i9 %sext_ln96_73, i9 %sext_ln96_72" [../src/forward_fw.cpp:96]   --->   Operation 382 'add' 'w_new_20' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 383 [2/3] (1.45ns) (grouped into DSP with root node w_new_21)   --->   "%mul_ln96_21 = mul i5 %sext_ln96_32, i5 %sext_ln96_21" [../src/forward_fw.cpp:96]   --->   Operation 383 'mul' 'mul_ln96_21' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 384 [3/3] (1.45ns) (grouped into DSP with root node w_new_22)   --->   "%mul_ln96_22 = mul i5 %sext_ln96_32, i5 %sext_ln96_22" [../src/forward_fw.cpp:96]   --->   Operation 384 'mul' 'mul_ln96_22' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 385 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_22 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 385 'read' 'WEIGHTS_addr_read_22' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 386 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_20 = add i9 %sext_ln96_73, i9 %sext_ln96_72" [../src/forward_fw.cpp:96]   --->   Operation 386 'add' 'w_new_20' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_20, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 387 'bitselect' 'tmp_22' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln96_74 = sext i8 %WEIGHTS_addr_read_21" [../src/forward_fw.cpp:96]   --->   Operation 388 'sext' 'sext_ln96_74' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_32 : Operation 389 [1/3] (0.00ns) (grouped into DSP with root node w_new_21)   --->   "%mul_ln96_21 = mul i5 %sext_ln96_32, i5 %sext_ln96_21" [../src/forward_fw.cpp:96]   --->   Operation 389 'mul' 'mul_ln96_21' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 390 [1/1] (0.00ns) (grouped into DSP with root node w_new_21)   --->   "%sext_ln96_75 = sext i5 %mul_ln96_21" [../src/forward_fw.cpp:96]   --->   Operation 390 'sext' 'sext_ln96_75' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_32 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_21 = add i9 %sext_ln96_75, i9 %sext_ln96_74" [../src/forward_fw.cpp:96]   --->   Operation 391 'add' 'w_new_21' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 392 [2/3] (1.45ns) (grouped into DSP with root node w_new_22)   --->   "%mul_ln96_22 = mul i5 %sext_ln96_32, i5 %sext_ln96_22" [../src/forward_fw.cpp:96]   --->   Operation 392 'mul' 'mul_ln96_22' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 393 [3/3] (1.45ns) (grouped into DSP with root node w_new_23)   --->   "%mul_ln96_23 = mul i5 %sext_ln96_32, i5 %sext_ln96_23" [../src/forward_fw.cpp:96]   --->   Operation 393 'mul' 'mul_ln96_23' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 394 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_23 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 394 'read' 'WEIGHTS_addr_read_23' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 395 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_21 = add i9 %sext_ln96_75, i9 %sext_ln96_74" [../src/forward_fw.cpp:96]   --->   Operation 395 'add' 'w_new_21' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_21, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 396 'bitselect' 'tmp_23' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln96_76 = sext i8 %WEIGHTS_addr_read_22" [../src/forward_fw.cpp:96]   --->   Operation 397 'sext' 'sext_ln96_76' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 398 [1/3] (0.00ns) (grouped into DSP with root node w_new_22)   --->   "%mul_ln96_22 = mul i5 %sext_ln96_32, i5 %sext_ln96_22" [../src/forward_fw.cpp:96]   --->   Operation 398 'mul' 'mul_ln96_22' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 399 [1/1] (0.00ns) (grouped into DSP with root node w_new_22)   --->   "%sext_ln96_77 = sext i5 %mul_ln96_22" [../src/forward_fw.cpp:96]   --->   Operation 399 'sext' 'sext_ln96_77' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_33 : Operation 400 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_22 = add i9 %sext_ln96_77, i9 %sext_ln96_76" [../src/forward_fw.cpp:96]   --->   Operation 400 'add' 'w_new_22' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 401 [2/3] (1.45ns) (grouped into DSP with root node w_new_23)   --->   "%mul_ln96_23 = mul i5 %sext_ln96_32, i5 %sext_ln96_23" [../src/forward_fw.cpp:96]   --->   Operation 401 'mul' 'mul_ln96_23' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 402 [3/3] (1.45ns) (grouped into DSP with root node w_new_24)   --->   "%mul_ln96_24 = mul i5 %sext_ln96_32, i5 %sext_ln96_24" [../src/forward_fw.cpp:96]   --->   Operation 402 'mul' 'mul_ln96_24' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 403 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_24 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 403 'read' 'WEIGHTS_addr_read_24' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 404 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_22 = add i9 %sext_ln96_77, i9 %sext_ln96_76" [../src/forward_fw.cpp:96]   --->   Operation 404 'add' 'w_new_22' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_22, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 405 'bitselect' 'tmp_24' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_34 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln96_78 = sext i8 %WEIGHTS_addr_read_23" [../src/forward_fw.cpp:96]   --->   Operation 406 'sext' 'sext_ln96_78' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_34 : Operation 407 [1/3] (0.00ns) (grouped into DSP with root node w_new_23)   --->   "%mul_ln96_23 = mul i5 %sext_ln96_32, i5 %sext_ln96_23" [../src/forward_fw.cpp:96]   --->   Operation 407 'mul' 'mul_ln96_23' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 408 [1/1] (0.00ns) (grouped into DSP with root node w_new_23)   --->   "%sext_ln96_79 = sext i5 %mul_ln96_23" [../src/forward_fw.cpp:96]   --->   Operation 408 'sext' 'sext_ln96_79' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_34 : Operation 409 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_23 = add i9 %sext_ln96_79, i9 %sext_ln96_78" [../src/forward_fw.cpp:96]   --->   Operation 409 'add' 'w_new_23' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 410 [2/3] (1.45ns) (grouped into DSP with root node w_new_24)   --->   "%mul_ln96_24 = mul i5 %sext_ln96_32, i5 %sext_ln96_24" [../src/forward_fw.cpp:96]   --->   Operation 410 'mul' 'mul_ln96_24' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 411 [3/3] (1.45ns) (grouped into DSP with root node w_new_25)   --->   "%mul_ln96_25 = mul i5 %sext_ln96_32, i5 %sext_ln96_25" [../src/forward_fw.cpp:96]   --->   Operation 411 'mul' 'mul_ln96_25' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 412 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_25 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 412 'read' 'WEIGHTS_addr_read_25' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 413 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_23 = add i9 %sext_ln96_79, i9 %sext_ln96_78" [../src/forward_fw.cpp:96]   --->   Operation 413 'add' 'w_new_23' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_23, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 414 'bitselect' 'tmp_25' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_35 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln96_80 = sext i8 %WEIGHTS_addr_read_24" [../src/forward_fw.cpp:96]   --->   Operation 415 'sext' 'sext_ln96_80' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_35 : Operation 416 [1/3] (0.00ns) (grouped into DSP with root node w_new_24)   --->   "%mul_ln96_24 = mul i5 %sext_ln96_32, i5 %sext_ln96_24" [../src/forward_fw.cpp:96]   --->   Operation 416 'mul' 'mul_ln96_24' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 417 [1/1] (0.00ns) (grouped into DSP with root node w_new_24)   --->   "%sext_ln96_81 = sext i5 %mul_ln96_24" [../src/forward_fw.cpp:96]   --->   Operation 417 'sext' 'sext_ln96_81' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_35 : Operation 418 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_24 = add i9 %sext_ln96_81, i9 %sext_ln96_80" [../src/forward_fw.cpp:96]   --->   Operation 418 'add' 'w_new_24' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 419 [2/3] (1.45ns) (grouped into DSP with root node w_new_25)   --->   "%mul_ln96_25 = mul i5 %sext_ln96_32, i5 %sext_ln96_25" [../src/forward_fw.cpp:96]   --->   Operation 419 'mul' 'mul_ln96_25' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 420 [3/3] (1.45ns) (grouped into DSP with root node w_new_26)   --->   "%mul_ln96_26 = mul i5 %sext_ln96_32, i5 %sext_ln96_26" [../src/forward_fw.cpp:96]   --->   Operation 420 'mul' 'mul_ln96_26' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 421 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_26 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 421 'read' 'WEIGHTS_addr_read_26' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 422 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_24 = add i9 %sext_ln96_81, i9 %sext_ln96_80" [../src/forward_fw.cpp:96]   --->   Operation 422 'add' 'w_new_24' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_24, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 423 'bitselect' 'tmp_26' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln96_82 = sext i8 %WEIGHTS_addr_read_25" [../src/forward_fw.cpp:96]   --->   Operation 424 'sext' 'sext_ln96_82' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 425 [1/3] (0.00ns) (grouped into DSP with root node w_new_25)   --->   "%mul_ln96_25 = mul i5 %sext_ln96_32, i5 %sext_ln96_25" [../src/forward_fw.cpp:96]   --->   Operation 425 'mul' 'mul_ln96_25' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 426 [1/1] (0.00ns) (grouped into DSP with root node w_new_25)   --->   "%sext_ln96_83 = sext i5 %mul_ln96_25" [../src/forward_fw.cpp:96]   --->   Operation 426 'sext' 'sext_ln96_83' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_36 : Operation 427 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_25 = add i9 %sext_ln96_83, i9 %sext_ln96_82" [../src/forward_fw.cpp:96]   --->   Operation 427 'add' 'w_new_25' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 428 [2/3] (1.45ns) (grouped into DSP with root node w_new_26)   --->   "%mul_ln96_26 = mul i5 %sext_ln96_32, i5 %sext_ln96_26" [../src/forward_fw.cpp:96]   --->   Operation 428 'mul' 'mul_ln96_26' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 429 [3/3] (1.45ns) (grouped into DSP with root node w_new_27)   --->   "%mul_ln96_27 = mul i5 %sext_ln96_32, i5 %sext_ln96_27" [../src/forward_fw.cpp:96]   --->   Operation 429 'mul' 'mul_ln96_27' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 430 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_27 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 430 'read' 'WEIGHTS_addr_read_27' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 431 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_25 = add i9 %sext_ln96_83, i9 %sext_ln96_82" [../src/forward_fw.cpp:96]   --->   Operation 431 'add' 'w_new_25' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_25, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 432 'bitselect' 'tmp_27' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln96_84 = sext i8 %WEIGHTS_addr_read_26" [../src/forward_fw.cpp:96]   --->   Operation 433 'sext' 'sext_ln96_84' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 434 [1/3] (0.00ns) (grouped into DSP with root node w_new_26)   --->   "%mul_ln96_26 = mul i5 %sext_ln96_32, i5 %sext_ln96_26" [../src/forward_fw.cpp:96]   --->   Operation 434 'mul' 'mul_ln96_26' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 435 [1/1] (0.00ns) (grouped into DSP with root node w_new_26)   --->   "%sext_ln96_85 = sext i5 %mul_ln96_26" [../src/forward_fw.cpp:96]   --->   Operation 435 'sext' 'sext_ln96_85' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_37 : Operation 436 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_26 = add i9 %sext_ln96_85, i9 %sext_ln96_84" [../src/forward_fw.cpp:96]   --->   Operation 436 'add' 'w_new_26' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 437 [2/3] (1.45ns) (grouped into DSP with root node w_new_27)   --->   "%mul_ln96_27 = mul i5 %sext_ln96_32, i5 %sext_ln96_27" [../src/forward_fw.cpp:96]   --->   Operation 437 'mul' 'mul_ln96_27' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 438 [3/3] (1.45ns) (grouped into DSP with root node w_new_28)   --->   "%mul_ln96_28 = mul i5 %sext_ln96_32, i5 %sext_ln96_28" [../src/forward_fw.cpp:96]   --->   Operation 438 'mul' 'mul_ln96_28' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 439 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_28 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 439 'read' 'WEIGHTS_addr_read_28' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 440 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_26 = add i9 %sext_ln96_85, i9 %sext_ln96_84" [../src/forward_fw.cpp:96]   --->   Operation 440 'add' 'w_new_26' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_26, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 441 'bitselect' 'tmp_28' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln96_86 = sext i8 %WEIGHTS_addr_read_27" [../src/forward_fw.cpp:96]   --->   Operation 442 'sext' 'sext_ln96_86' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 443 [1/3] (0.00ns) (grouped into DSP with root node w_new_27)   --->   "%mul_ln96_27 = mul i5 %sext_ln96_32, i5 %sext_ln96_27" [../src/forward_fw.cpp:96]   --->   Operation 443 'mul' 'mul_ln96_27' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 444 [1/1] (0.00ns) (grouped into DSP with root node w_new_27)   --->   "%sext_ln96_87 = sext i5 %mul_ln96_27" [../src/forward_fw.cpp:96]   --->   Operation 444 'sext' 'sext_ln96_87' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_38 : Operation 445 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_27 = add i9 %sext_ln96_87, i9 %sext_ln96_86" [../src/forward_fw.cpp:96]   --->   Operation 445 'add' 'w_new_27' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 446 [2/3] (1.45ns) (grouped into DSP with root node w_new_28)   --->   "%mul_ln96_28 = mul i5 %sext_ln96_32, i5 %sext_ln96_28" [../src/forward_fw.cpp:96]   --->   Operation 446 'mul' 'mul_ln96_28' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 447 [3/3] (1.45ns) (grouped into DSP with root node w_new_29)   --->   "%mul_ln96_29 = mul i5 %sext_ln96_32, i5 %sext_ln96_29" [../src/forward_fw.cpp:96]   --->   Operation 447 'mul' 'mul_ln96_29' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 448 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_29 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 448 'read' 'WEIGHTS_addr_read_29' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 449 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_27 = add i9 %sext_ln96_87, i9 %sext_ln96_86" [../src/forward_fw.cpp:96]   --->   Operation 449 'add' 'w_new_27' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_27, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 450 'bitselect' 'tmp_29' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln96_88 = sext i8 %WEIGHTS_addr_read_28" [../src/forward_fw.cpp:96]   --->   Operation 451 'sext' 'sext_ln96_88' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 452 [1/3] (0.00ns) (grouped into DSP with root node w_new_28)   --->   "%mul_ln96_28 = mul i5 %sext_ln96_32, i5 %sext_ln96_28" [../src/forward_fw.cpp:96]   --->   Operation 452 'mul' 'mul_ln96_28' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 453 [1/1] (0.00ns) (grouped into DSP with root node w_new_28)   --->   "%sext_ln96_89 = sext i5 %mul_ln96_28" [../src/forward_fw.cpp:96]   --->   Operation 453 'sext' 'sext_ln96_89' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_39 : Operation 454 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_28 = add i9 %sext_ln96_89, i9 %sext_ln96_88" [../src/forward_fw.cpp:96]   --->   Operation 454 'add' 'w_new_28' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 455 [2/3] (1.45ns) (grouped into DSP with root node w_new_29)   --->   "%mul_ln96_29 = mul i5 %sext_ln96_32, i5 %sext_ln96_29" [../src/forward_fw.cpp:96]   --->   Operation 455 'mul' 'mul_ln96_29' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 456 [3/3] (1.45ns) (grouped into DSP with root node w_new_30)   --->   "%mul_ln96_30 = mul i5 %sext_ln96_32, i5 %sext_ln96_30" [../src/forward_fw.cpp:96]   --->   Operation 456 'mul' 'mul_ln96_30' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 457 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_30 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 457 'read' 'WEIGHTS_addr_read_30' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 458 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_28 = add i9 %sext_ln96_89, i9 %sext_ln96_88" [../src/forward_fw.cpp:96]   --->   Operation 458 'add' 'w_new_28' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_28, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 459 'bitselect' 'tmp_30' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_40 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln96_90 = sext i8 %WEIGHTS_addr_read_29" [../src/forward_fw.cpp:96]   --->   Operation 460 'sext' 'sext_ln96_90' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_40 : Operation 461 [1/3] (0.00ns) (grouped into DSP with root node w_new_29)   --->   "%mul_ln96_29 = mul i5 %sext_ln96_32, i5 %sext_ln96_29" [../src/forward_fw.cpp:96]   --->   Operation 461 'mul' 'mul_ln96_29' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 462 [1/1] (0.00ns) (grouped into DSP with root node w_new_29)   --->   "%sext_ln96_91 = sext i5 %mul_ln96_29" [../src/forward_fw.cpp:96]   --->   Operation 462 'sext' 'sext_ln96_91' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_40 : Operation 463 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_29 = add i9 %sext_ln96_91, i9 %sext_ln96_90" [../src/forward_fw.cpp:96]   --->   Operation 463 'add' 'w_new_29' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 464 [2/3] (1.45ns) (grouped into DSP with root node w_new_30)   --->   "%mul_ln96_30 = mul i5 %sext_ln96_32, i5 %sext_ln96_30" [../src/forward_fw.cpp:96]   --->   Operation 464 'mul' 'mul_ln96_30' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 465 [3/3] (1.45ns) (grouped into DSP with root node w_new_31)   --->   "%mul_ln96_31 = mul i5 %sext_ln96_32, i5 %sext_ln92" [../src/forward_fw.cpp:96]   --->   Operation 465 'mul' 'mul_ln96_31' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 466 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read_31 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:96]   --->   Operation 466 'read' 'WEIGHTS_addr_read_31' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 467 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_29 = add i9 %sext_ln96_91, i9 %sext_ln96_90" [../src/forward_fw.cpp:96]   --->   Operation 467 'add' 'w_new_29' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_29, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 468 'bitselect' 'tmp_31' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln96_92 = sext i8 %WEIGHTS_addr_read_30" [../src/forward_fw.cpp:96]   --->   Operation 469 'sext' 'sext_ln96_92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 470 [1/3] (0.00ns) (grouped into DSP with root node w_new_30)   --->   "%mul_ln96_30 = mul i5 %sext_ln96_32, i5 %sext_ln96_30" [../src/forward_fw.cpp:96]   --->   Operation 470 'mul' 'mul_ln96_30' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 471 [1/1] (0.00ns) (grouped into DSP with root node w_new_30)   --->   "%sext_ln96_93 = sext i5 %mul_ln96_30" [../src/forward_fw.cpp:96]   --->   Operation 471 'sext' 'sext_ln96_93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_41 : Operation 472 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_30 = add i9 %sext_ln96_93, i9 %sext_ln96_92" [../src/forward_fw.cpp:96]   --->   Operation 472 'add' 'w_new_30' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 473 [2/3] (1.45ns) (grouped into DSP with root node w_new_31)   --->   "%mul_ln96_31 = mul i5 %sext_ln96_32, i5 %sext_ln92" [../src/forward_fw.cpp:96]   --->   Operation 473 'mul' 'mul_ln96_31' <Predicate = (!icmp_ln92)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 474 [1/1] (0.99ns)   --->   "%select_ln96 = select i1 %tmp_2, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 474 'select' 'select_ln96' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 475 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_30 = add i9 %sext_ln96_93, i9 %sext_ln96_92" [../src/forward_fw.cpp:96]   --->   Operation 475 'add' 'w_new_30' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_30, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 476 'bitselect' 'tmp_32' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln96_94 = sext i8 %WEIGHTS_addr_read_31" [../src/forward_fw.cpp:96]   --->   Operation 477 'sext' 'sext_ln96_94' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 478 [1/3] (0.00ns) (grouped into DSP with root node w_new_31)   --->   "%mul_ln96_31 = mul i5 %sext_ln96_32, i5 %sext_ln92" [../src/forward_fw.cpp:96]   --->   Operation 478 'mul' 'mul_ln96_31' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 479 [1/1] (0.00ns) (grouped into DSP with root node w_new_31)   --->   "%sext_ln96_95 = sext i5 %mul_ln96_31" [../src/forward_fw.cpp:96]   --->   Operation 479 'sext' 'sext_ln96_95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_42 : Operation 480 [2/2] (2.10ns) (root node of the DSP)   --->   "%w_new_31 = add i9 %sext_ln96_95, i9 %sext_ln96_94" [../src/forward_fw.cpp:96]   --->   Operation 480 'add' 'w_new_31' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 481 [1/1] (7.30ns)   --->   "%empty_23 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %WEIGHTS_addr, i64 32" [../src/forward_fw.cpp:92]   --->   Operation 481 'writereq' 'empty_23' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 482 [1/1] (0.99ns)   --->   "%select_ln96_1 = select i1 %tmp_3, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 482 'select' 'select_ln96_1' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 483 [1/2] (2.10ns) (root node of the DSP)   --->   "%w_new_31 = add i9 %sext_ln96_95, i9 %sext_ln96_94" [../src/forward_fw.cpp:96]   --->   Operation 483 'add' 'w_new_31' <Predicate = (!icmp_ln92)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new_31, i32 8" [../src/forward_fw.cpp:98]   --->   Operation 484 'bitselect' 'tmp_33' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_43 : Operation 485 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 485 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 486 [1/1] (0.99ns)   --->   "%select_ln96_2 = select i1 %tmp_4, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 486 'select' 'select_ln96_2' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 487 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_1, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 487 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 488 [1/1] (0.99ns)   --->   "%select_ln96_3 = select i1 %tmp_5, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 488 'select' 'select_ln96_3' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 489 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_2, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 489 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 490 [1/1] (0.99ns)   --->   "%select_ln96_4 = select i1 %tmp_6, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 490 'select' 'select_ln96_4' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 491 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_3, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 491 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 492 [1/1] (0.99ns)   --->   "%select_ln96_5 = select i1 %tmp_7, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 492 'select' 'select_ln96_5' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 493 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_4, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 493 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 494 [1/1] (0.99ns)   --->   "%select_ln96_6 = select i1 %tmp_8, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 494 'select' 'select_ln96_6' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 495 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_5, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 495 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 496 [1/1] (0.99ns)   --->   "%select_ln96_7 = select i1 %tmp_9, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 496 'select' 'select_ln96_7' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 497 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_6, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 497 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 498 [1/1] (0.99ns)   --->   "%select_ln96_8 = select i1 %tmp_10, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 498 'select' 'select_ln96_8' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 499 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_7, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 499 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 500 [1/1] (0.99ns)   --->   "%select_ln96_9 = select i1 %tmp_11, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 500 'select' 'select_ln96_9' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 501 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_8, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 501 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 502 [1/1] (0.99ns)   --->   "%select_ln96_10 = select i1 %tmp_12, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 502 'select' 'select_ln96_10' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 503 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_9, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 503 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 504 [1/1] (0.99ns)   --->   "%select_ln96_11 = select i1 %tmp_13, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 504 'select' 'select_ln96_11' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 505 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_10, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 505 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 506 [1/1] (0.99ns)   --->   "%select_ln96_12 = select i1 %tmp_14, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 506 'select' 'select_ln96_12' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 507 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_11, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 507 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 508 [1/1] (0.99ns)   --->   "%select_ln96_13 = select i1 %tmp_15, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 508 'select' 'select_ln96_13' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 509 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_12, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 509 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 510 [1/1] (0.99ns)   --->   "%select_ln96_14 = select i1 %tmp_16, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 510 'select' 'select_ln96_14' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 511 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_13, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 511 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 512 [1/1] (0.99ns)   --->   "%select_ln96_15 = select i1 %tmp_17, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 512 'select' 'select_ln96_15' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 513 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_14, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 513 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 514 [1/1] (0.99ns)   --->   "%select_ln96_16 = select i1 %tmp_18, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 514 'select' 'select_ln96_16' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 515 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_15, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 515 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 516 [1/1] (0.99ns)   --->   "%select_ln96_17 = select i1 %tmp_19, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 516 'select' 'select_ln96_17' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 517 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_16, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 517 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 518 [1/1] (0.99ns)   --->   "%select_ln96_18 = select i1 %tmp_20, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 518 'select' 'select_ln96_18' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 519 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_17, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 519 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 520 [1/1] (0.99ns)   --->   "%select_ln96_19 = select i1 %tmp_21, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 520 'select' 'select_ln96_19' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 521 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_18, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 521 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 522 [1/1] (0.99ns)   --->   "%select_ln96_20 = select i1 %tmp_22, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 522 'select' 'select_ln96_20' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 523 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_19, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 523 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 524 [1/1] (0.99ns)   --->   "%select_ln96_21 = select i1 %tmp_23, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 524 'select' 'select_ln96_21' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 525 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_20, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 525 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 526 [1/1] (0.99ns)   --->   "%select_ln96_22 = select i1 %tmp_24, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 526 'select' 'select_ln96_22' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 527 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_21, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 527 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 528 [1/1] (0.99ns)   --->   "%select_ln96_23 = select i1 %tmp_25, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 528 'select' 'select_ln96_23' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 529 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_22, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 529 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 530 [1/1] (0.99ns)   --->   "%select_ln96_24 = select i1 %tmp_26, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 530 'select' 'select_ln96_24' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 531 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_23, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 531 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 532 [1/1] (0.99ns)   --->   "%select_ln96_25 = select i1 %tmp_27, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 532 'select' 'select_ln96_25' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 533 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_24, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 533 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 534 [1/1] (0.99ns)   --->   "%select_ln96_26 = select i1 %tmp_28, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 534 'select' 'select_ln96_26' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 535 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_25, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 535 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 536 [1/1] (0.99ns)   --->   "%select_ln96_27 = select i1 %tmp_29, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 536 'select' 'select_ln96_27' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 537 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_26, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 537 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 538 [1/1] (0.99ns)   --->   "%select_ln96_28 = select i1 %tmp_30, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 538 'select' 'select_ln96_28' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 539 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_27, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 539 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 540 [1/1] (0.99ns)   --->   "%select_ln96_29 = select i1 %tmp_31, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 540 'select' 'select_ln96_29' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 541 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_28, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 541 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 542 [1/1] (0.99ns)   --->   "%select_ln96_30 = select i1 %tmp_32, i8 255, i8 1" [../src/forward_fw.cpp:96]   --->   Operation 542 'select' 'select_ln96_30' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 543 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_29, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 543 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 544 [1/1] (0.99ns)   --->   "%select_ln92 = select i1 %tmp_33, i8 255, i8 1" [../src/forward_fw.cpp:92]   --->   Operation 544 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 545 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln96_30, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 545 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 546 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %WEIGHTS_addr, i8 %select_ln92, i1 1" [../src/forward_fw.cpp:92]   --->   Operation 546 'write' 'write_ln92' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 547 [5/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:92]   --->   Operation 547 'writeresp' 'empty_24' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 548 [4/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:92]   --->   Operation 548 'writeresp' 'empty_24' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 549 [3/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:92]   --->   Operation 549 'writeresp' 'empty_24' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.30>
ST_78 : Operation 550 [2/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:92]   --->   Operation 550 'writeresp' 'empty_24' <Predicate = (!icmp_ln92)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.30>
ST_79 : Operation 551 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:92]   --->   Operation 551 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 552 [1/1] (0.00ns)   --->   "%speclooptripcount_ln92 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../src/forward_fw.cpp:92]   --->   Operation 552 'speclooptripcount' 'speclooptripcount_ln92' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 553 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../src/forward_fw.cpp:92]   --->   Operation 553 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 554 [1/5] (7.30ns)   --->   "%empty_24 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:92]   --->   Operation 554 'writeresp' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body" [../src/forward_fw.cpp:92]   --->   Operation 555 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.170ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln92', ../src/forward_fw.cpp:92) of constant 0 on local variable 'k', ../src/forward_fw.cpp:92 [142]  (1.610 ns)
	'load' operation 4 bit ('k', ../src/forward_fw.cpp:92) on local variable 'k', ../src/forward_fw.cpp:92 [145]  (0.000 ns)
	'add' operation 64 bit ('add_ln93', ../src/forward_fw.cpp:93) [155]  (3.560 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [162]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [162]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [162]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [162]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [162]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [162]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [162]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [162]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [163]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_1', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [164]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_2', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [165]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_3', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [166]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_4', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [167]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_5', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [168]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_6', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [169]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_7', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [170]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_8', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [171]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_9', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [172]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_10', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [173]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_11', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [174]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_12', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [175]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_13', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [176]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_14', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [177]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_15', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [178]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_16', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [179]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_17', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [180]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_18', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [181]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_19', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [182]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_20', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [183]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_21', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [184]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_22', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [185]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_23', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [186]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_24', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [187]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_25', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [188]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_26', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [189]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_27', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [190]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_28', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [191]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_29', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [192]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_30', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [193]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read_31', ../src/forward_fw.cpp:96) on port 'WEIGHTS' (../src/forward_fw.cpp:96) [194]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_23', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [388]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [389]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [390]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [391]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [392]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [393]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [394]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [395]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [396]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [397]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [398]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [399]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [400]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [401]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [402]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [403]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [404]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [405]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [406]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [407]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [408]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [409]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [410]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [411]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [412]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [413]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [414]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [415]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [416]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [417]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [418]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [419]  (7.300 ns)

 <State 74>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln92', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [420]  (7.300 ns)

 <State 75>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_24', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [421]  (7.300 ns)

 <State 76>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_24', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [421]  (7.300 ns)

 <State 77>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_24', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [421]  (7.300 ns)

 <State 78>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_24', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [421]  (7.300 ns)

 <State 79>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_24', ../src/forward_fw.cpp:92) on port 'WEIGHTS' (../src/forward_fw.cpp:92) [421]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
