Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 17 Nov 2018 03:15:09 -0000
Received: from icoremail.net (unknown [209.85.215.177])
	by mail-app2 (Coremail) with SMTP id by_KCgDnX999UO9bi_OlAQ--.49727S3;
	Sat, 17 Nov 2018 07:19:27 +0800 (CST)
Received: from mail-pg1-f177.google.com (unknown [209.85.215.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAX_Uh7UO9bv25LAA--.2785S3;
	Sat, 17 Nov 2018 07:19:24 +0800 (CST)
Received: by mail-pg1-f177.google.com with SMTP id f8-v6so11222974pgq.5
        for <xuliker@zju.edu.cn>; Fri, 16 Nov 2018 15:19:24 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:from:date:to:cc
         :subject:in-reply-to:message-id:references:user-agent:mime-version
         :sender:precedence:list-id;
        bh=qcbldZMu68BJoiL+02D1gKTjracjjQPQiOLPdGDzgRk=;
        b=FoOufDXLzbPes/YIhZq88ggxF2QTy70wfJUqcBFJAvh5ZMWtxJ65lMxPJ42K0WczO0
         79IKHxoZbYfKP6L+l8nUXpQUwgA415WIsvA4PshHjrsI/CLYMD9E12c2GSjDqIfSwFD4
         TJLEek45o6wSlXpjzG2F/pGV5ErW4kZTsTjv7iU+Qx5wO51BHGZlTSGuvbb/AyAJwIYl
         er31ABLYdTUYNhL25qIGH1vpuU4fBXZ7pVxGwk31kbLM2aqeHoD4aGtU7UuBA03Erh0t
         0F4iynqV6rWng6Z1YmkNUysZgCx2ih0kQGEOPKL41LGpJCLZk6LhCFzXSBvtLEbSn8ou
         CL4Q==
X-Gm-Message-State: AGRZ1gJhp8BuPbiwWe8oidkW6S2oyXvM9mPUOe0mjyVgYYDbY01lhpyD
	y+/l42jrEuwX65Rvm+CCSt4Nus8RnQGmsP5a/Vt8FsTNKxiZapA=
X-Received: by 2002:a63:460a:: with SMTP id t10-v6mr11871590pga.197.1542410363566;
        Fri, 16 Nov 2018 15:19:23 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1025975pju;
        Fri, 16 Nov 2018 15:19:22 -0800 (PST)
X-Google-Smtp-Source: AJdET5clblYlXwGVIpGypZ0i1ZewhMUCaFY12t3+JW14OmK02yPqBgCnKeBZFOM+3F+41bUqc48a
X-Received: by 2002:a62:a99:: with SMTP id 25mr12968426pfk.121.1542410362530;
        Fri, 16 Nov 2018 15:19:22 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542410362; cv=none;
        d=google.com; s=arc-20160816;
        b=U79hD9ZYncaaXMLvX7TcWAFCSclYT4ax8s0G57LKBsIzqWYj7QcMIQpRKTPsCAkODh
         BmOiBXaLdOwZhqBJbPCahWfShoyGpLyUzH56kjLq7WEJkIX6KGjnnUaXivVHr8pyPDwn
         NMDDXHKxcUkWvYp+UnvscPUNjkCGccqlETCdoaRaHwfJ/ifurtnAZAEFqjMa+yuZxlhT
         JrCpr/sB1fp7D7fGdUxTSv7aK+7wMll1zF0kkVhPNkOeqVuZV5oa1LO1Fj+BJ8JH+OS5
         Y+SKzwESM2jDaMsSy+3vSK1N+6JNM5LTVvMaMgnTRsC657xERwW8gLLt4lV9Va1Ko8Lv
         UNgg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:user-agent:references
         :message-id:in-reply-to:subject:cc:to:date:from:dkim-signature;
        bh=qcbldZMu68BJoiL+02D1gKTjracjjQPQiOLPdGDzgRk=;
        b=nMBc8dNNpJw+yg4pbzgP2kDg0Ad+ULCM7Bnar4u20ZUbNg8iExMhqr+Mre4CHHvj34
         j/0cOd3cTXyjennqat5dCEwF45LMSZiLGzKdZ4tmeRcrPs9LdzM6k3QvC1HPslaSLohK
         K1ULE3QHNHhq10p0irRhcb48iIhQKLm9LM2ICmIcAWWHWe/kKZxzKZMX5BNVINlzW6Z3
         Oaex3zd9Qz20cKom9EwUvusoSoov7eXl8mX3/upb5ZNy+I0JVp8EhtCkG1TFL4BOu/5N
         REvET7oBKwRrW/6mJlpVcz1wWIKWiuWkZXu7V+aW692a26/wLJ1p8oT0LxC+havqtMsX
         VM6w==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@sifive.com header.s=google header.b="l75j07P/";
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id q129-v6si30023128pga.96.2018.11.16.15.19.07;
        Fri, 16 Nov 2018 15:19:22 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730224AbeKQJdW (ORCPT <rfc822;xjxyklwx@gmail.com> + 99 others);
        Sat, 17 Nov 2018 04:33:22 -0500
Received: from mail-pf1-f193.google.com ([209.85.210.193]:33255 "EHLO
        mail-pf1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726222AbeKQJdW (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 17 Nov 2018 04:33:22 -0500
Received: by mail-pf1-f193.google.com with SMTP id v68-v6so12094578pfk.0
        for <linux-kernel@vger.kernel.org>; Fri, 16 Nov 2018 15:19:01 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=sifive.com; s=google;
        h=from:date:to:cc:subject:in-reply-to:message-id:references
         :user-agent:mime-version;
        bh=qcbldZMu68BJoiL+02D1gKTjracjjQPQiOLPdGDzgRk=;
        b=l75j07P/X5D4FNJGd4UMUHMyfZRCenOAlrIGdH0cisJCx8KyEv9yxS7vLKzm+kiY4p
         AWQi9x/zpru83EyswwA33XiSBs7erCnf/W9HZxHepioT4AH3U4N+ySy3FeJb0M/4qsDA
         fXTr6YYWcaN80oGDLovrRMxTWM/3uw2m4tIc6sL+/sdPD/tHWwREmpR+YQ6Jwxu0xttw
         uooND78pjFZKrNwui186jZOu1qAO+QX0XEShMYUnVbhpajJsha/gnbEG58crw/iFUW20
         qHB7Eq2IKoSSgl0oBWOBZv8VlIraOXQ35iYKoUNBPf3BJCxyLLikezpHe0wYFtqLJXoH
         gz2w==
X-Received: by 2002:a63:1b48:: with SMTP id b8mr11792119pgm.187.1542410341553;
        Fri, 16 Nov 2018 15:19:01 -0800 (PST)
Received: from localhost ([216.234.200.180])
        by smtp.gmail.com with ESMTPSA id 19sm16308474pfs.108.2018.11.16.15.19.00
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Fri, 16 Nov 2018 15:19:00 -0800 (PST)
From: Paul Walmsley <paul.walmsley@sifive.com>
X-Google-Original-From: Paul Walmsley <paulw@sifive.com>
Date: Fri, 16 Nov 2018 15:18:59 -0800 (PST)
To: Rob Herring <robh@kernel.org>
cc: Paul Walmsley <paul.walmsley@sifive.com>,
        linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Palmer Dabbelt <palmer@sifive.com>,
        Megan Wachs <megan@sifive.com>,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
        Paul Walmsley <paul@pwsan.com>
Subject: Re: [PATCH v2 2/3] dt-bindings: clk: add documentation for the SiFive
 PRCI driver
In-Reply-To: <20181024184757.GA22367@bogus>
Message-ID: <alpine.DEB.2.21.9999.1811161510590.25712@viisi.sifive.com>
References: <20181020135024.28573-1-paul.walmsley@sifive.com> <20181020135024.28573-3-paul.walmsley@sifive.com> <20181024184757.GA22367@bogus>
User-Agent: Alpine 2.21.9999 (DEB 301 2018-08-15)
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII; format=flowed
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAX_Uh7UO9bv25LAA--.2785S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAFy8KrW8Jw1UCrWrXr4fXwb_yoW5KF1DpF
	4DCF1UAF4kZr97Z34Iqa45CrZ5Ww18CFWjkF1Iqr10yr98AryfJF1Skry5ZasxXr1xAayq
	vF4jgFWq9a4DA3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU92b7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0
	cI8IcVAFwI0_JFI_Gr1lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVWUJVW8JwCYIxAIcVC2z2
	80aVAFwI0_Gr1j6F4UJwCYIxAIcVC2z280aVCY1x0267AKxVW8Jr0_Cr1UMxAIw28IcxkI
	7VAKI48JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r
	1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CE
	b7AF67AKxVWUtVW8ZwCIc40Y0x0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Zr0_Wr1UYx
	BIdaVFxhVjvjDU0xZFpf9x07jHdgAUUUUU=

On Wed, 24 Oct 2018, Rob Herring wrote:

> On Sat, Oct 20, 2018 at 06:50:23AM -0700, Paul Walmsley wrote:
>> Add DT binding documentation for the Linux driver for the SiFive
>> PRCI clock & reset control IP block, as found on the SiFive
>> FU540 chip.
>>
>> Cc: Michael Turquette <mturquette@baylibre.com>
>> Cc: Stephen Boyd <sboyd@kernel.org>
>> Cc: Rob Herring <robh+dt@kernel.org>
>> Cc: Mark Rutland <mark.rutland@arm.com>
>> Cc: Palmer Dabbelt <palmer@sifive.com>
>> Cc: Megan Wachs <megan@sifive.com>
>> Cc: linux-clk@vger.kernel.org
>> Cc: devicetree@vger.kernel.org
>> Cc: linux-riscv@lists.infradead.org
>> Cc: linux-kernel@vger.kernel.org
>> Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
>> Signed-off-by: Paul Walmsley <paul@pwsan.com>
>> ---
>> v2: remove out-of-date example, add documentation for the compatible
>>     string and for the required PCB clock nodes
>>
>> .../bindings/clock/sifive/fu540-prci.txt      | 43 +++++++++++++++++++
>>  1 file changed, 43 insertions(+)
>>  create mode 100644 Documentation/devicetree/bindings/clock/sifive/fu540-prci.txt
>>
>> diff --git a/Documentation/devicetree/bindings/clock/sifive/fu540-prci.txt b/Documentation/devicetree/bindings/clock/sifive/fu540-prci.txt
>> new file mode 100644
>> index 000000000000..d7c1e83fa5ed
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/clock/sifive/fu540-prci.txt
>> @@ -0,0 +1,43 @@
>> +SiFive FU540 PRCI bindings
>> +
>> +On the FU540 family of SoCs, most system-wide clock and reset integration
>> +is via the PRCI IP block.
>> +
>> +Required properties:
>> +- compatible: Should be "sifive,<chip>-prci<version>".  As of the time this
>> +              file was written, only one value is supported:
>> +	      "sifive,fu540-c000-prci0"
>
> What happens with this depends on the discussion on the other bindings.

We'll drop the trailing 0 since the SoC identifier prefix should be 
sufficiently precise.

> Though here you are inconsistent without a fallback. Of course, I've
> never seen a clock controller be the same across SoCs.

As you write, the assumption is that chip integration IP blocks like this 
one are likely to be specific to individual SoCs.

This may not be universally true for SiFive looking into the future, but 
since we don't yet have a clear sense of the extent of exact reuse (i.e. 
chip "families"), am not yet comfortable with advocating something like 
"sifive,prci0" yet, as we do with the sifive-blocks.

>> +- reg: Should describe the PRCI's register target physical address region
>> +- clocks: Should point to the hfclk device tree node and the rtcclk
>> +          device tree node.  The RTC clock here is not a time-of-day clock,
>> +	  but is instead a high-stability clock source for system timers
>> +	  and cycle counters.
>> +- #clock-cells: Should be <1>
>> +
>> +The clock consumer should specify the desired clock via the clock ID
>> +macros defined in include/linux/clk/sifive-fu540-prci.h.  These macros
>> +begin with PRCI_CLK_.
>> +
>> +The hfclk and rtcclk nodes are required, and represent physical
>> +crystals or resonators located on the PCB.
>> +
>> +Examples:
>> +
>> +hfclk: hfclk {
>> +	#clock-cells = <0>;
>> +	compatible = "fixed-clock";
>> +	clock-frequency = <33333333>;
>> +	clock-output-names = "hfclk";
>> +};
>> +rtcclk: rtcclk {
>> +	#clock-cells = <0>;
>> +	compatible = "fixed-clock";
>> +	clock-frequency = <1000000>;
>> +	clock-output-names = "rtcclk";
>> +};
>> +prci0: prci@10000000 {
>
> clock-controller@...

Thanks; fixed.


- Paul
