FIRRTL version 1.2.0
circuit Flasher2 :
  module Flasher2 :
    input clock : Clock
    input reset : UInt<1>
    input io_start : UInt<1> @[src/main/scala/Flasher.scala 5:14]
    output io_light : UInt<1> @[src/main/scala/Flasher.scala 5:14]

    node start = bits(io_start, 0, 0) @[src/main/scala/Flasher.scala 86:24]
    reg stateReg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[src/main/scala/Flasher.scala 94:25]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/Flasher.scala 109:20]
    node _T_1 = asUInt(stateReg) @[src/main/scala/Flasher.scala 109:20]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/Flasher.scala 109:20]
    node _GEN_0 = mux(start, UInt<1>("h1"), stateReg) @[src/main/scala/Flasher.scala 114:{20,31} 94:25]
    node _T_3 = asUInt(UInt<1>("h1")) @[src/main/scala/Flasher.scala 109:20]
    node _T_4 = asUInt(stateReg) @[src/main/scala/Flasher.scala 109:20]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/Flasher.scala 109:20]
    reg cntReg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), cntReg) @[src/main/scala/Flasher.scala 130:23]
    node _cntDone_T = eq(cntReg, UInt<1>("h0")) @[src/main/scala/Flasher.scala 131:21]
    node cntDone = _cntDone_T @[src/main/scala/Flasher.scala 105:21 131:11]
    node _T_6 = eq(cntDone, UInt<1>("h0")) @[src/main/scala/Flasher.scala 119:25]
    reg timerReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), timerReg) @[src/main/scala/Flasher.scala 138:25]
    node _timerDone_T = eq(timerReg, UInt<1>("h0")) @[src/main/scala/Flasher.scala 139:25]
    node timerDone = _timerDone_T @[src/main/scala/Flasher.scala 101:23 139:13]
    node _T_7 = and(timerDone, _T_6) @[src/main/scala/Flasher.scala 119:23]
    node _GEN_1 = mux(_T_7, UInt<2>("h2"), stateReg) @[src/main/scala/Flasher.scala 119:{35,46} 94:25]
    node _T_8 = and(timerDone, cntDone) @[src/main/scala/Flasher.scala 120:23]
    node _GEN_2 = mux(_T_8, UInt<1>("h0"), _GEN_1) @[src/main/scala/Flasher.scala 120:{34,45}]
    node _T_9 = asUInt(UInt<2>("h2")) @[src/main/scala/Flasher.scala 109:20]
    node _T_10 = asUInt(stateReg) @[src/main/scala/Flasher.scala 109:20]
    node _T_11 = eq(_T_9, _T_10) @[src/main/scala/Flasher.scala 109:20]
    node _GEN_3 = mux(timerDone, UInt<1>("h1"), stateReg) @[src/main/scala/Flasher.scala 124:{24,35} 94:25]
    node _GEN_4 = mux(_T_11, timerDone, UInt<1>("h0")) @[src/main/scala/Flasher.scala 109:20 123:15 104:28]
    node _GEN_5 = mux(_T_11, _GEN_3, stateReg) @[src/main/scala/Flasher.scala 109:20 94:25]
    node _GEN_6 = mux(_T_5, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/Flasher.scala 109:20 117:19 100:32]
    node _GEN_7 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/Flasher.scala 109:20 118:13 96:26]
    node _GEN_8 = mux(_T_5, _GEN_2, _GEN_5) @[src/main/scala/Flasher.scala 109:20]
    node _GEN_9 = mux(_T_5, UInt<1>("h0"), _GEN_4) @[src/main/scala/Flasher.scala 109:20 104:28]
    node _GEN_10 = mux(_T_2, UInt<1>("h1"), timerDone) @[src/main/scala/Flasher.scala 107:13 109:20 111:17]
    node _GEN_11 = mux(_T_2, UInt<1>("h1"), _GEN_6) @[src/main/scala/Flasher.scala 109:20 112:19]
    node _GEN_12 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/Flasher.scala 109:20 113:15 103:28]
    node _GEN_13 = mux(_T_2, _GEN_0, _GEN_8) @[src/main/scala/Flasher.scala 109:20]
    node _GEN_14 = mux(_T_2, UInt<1>("h0"), _GEN_7) @[src/main/scala/Flasher.scala 109:20 96:26]
    node _GEN_15 = mux(_T_2, UInt<1>("h0"), _GEN_9) @[src/main/scala/Flasher.scala 109:20 104:28]
    node cntLoad = _GEN_12 @[src/main/scala/Flasher.scala 103:28]
    node _GEN_16 = mux(cntLoad, UInt<2>("h2"), cntReg) @[src/main/scala/Flasher.scala 134:17 130:23 134:26]
    node _cntReg_T = sub(cntReg, UInt<1>("h1")) @[src/main/scala/Flasher.scala 135:36]
    node _cntReg_T_1 = tail(_cntReg_T, 1) @[src/main/scala/Flasher.scala 135:36]
    node cntDecr = _GEN_15 @[src/main/scala/Flasher.scala 104:28]
    node _GEN_17 = mux(cntDecr, _cntReg_T_1, _GEN_16) @[src/main/scala/Flasher.scala 135:{17,26}]
    node _T_12 = eq(timerDone, UInt<1>("h0")) @[src/main/scala/Flasher.scala 142:8]
    node _timerReg_T = sub(timerReg, UInt<1>("h1")) @[src/main/scala/Flasher.scala 143:26]
    node _timerReg_T_1 = tail(_timerReg_T, 1) @[src/main/scala/Flasher.scala 143:26]
    node _GEN_18 = mux(_T_12, _timerReg_T_1, timerReg) @[src/main/scala/Flasher.scala 142:20 143:14 138:25]
    node timerSelect = _GEN_11 @[src/main/scala/Flasher.scala 100:32]
    node _GEN_19 = mux(timerSelect, UInt<3>("h5"), UInt<2>("h3")) @[src/main/scala/Flasher.scala 146:24 147:16 149:16]
    node timerLoad = _GEN_10 @[src/main/scala/Flasher.scala 99:30]
    node _GEN_20 = mux(timerLoad, _GEN_19, _GEN_18) @[src/main/scala/Flasher.scala 145:20]
    node light = _GEN_14 @[src/main/scala/Flasher.scala 96:26]
    io_light <= light @[src/main/scala/Flasher.scala 153:12]
    stateReg <= mux(reset, UInt<1>("h0"), _GEN_13) @[src/main/scala/Flasher.scala 94:{25,25}]
    cntReg <= mux(reset, UInt<1>("h0"), _GEN_17) @[src/main/scala/Flasher.scala 130:{23,23}]
    timerReg <= mux(reset, UInt<1>("h0"), _GEN_20) @[src/main/scala/Flasher.scala 138:{25,25}]
