#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 25 12:39:23 2022
# Process ID: 125034
# Current directory: /home/raesangur/github/UdeS_S4_APP2
# Command line: vivado
# Log file: /home/raesangur/github/UdeS_S4_APP2/vivado.log
# Journal file: /home/raesangur/github/UdeS_S4_APP2/vivado.jou
# Running On: mini-pascal, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 4, Host memory: 33440 MB
#-----------------------------------------------------------
start_gui
open_project /home/raesangur/github/UdeS_S4_APP2/Pain/pb_logique_seq.xpr
open_bd_design {/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
source simul_module_sig_tb.tcl
update_compile_order -fileset sources_1
restart
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
restart
run 1 ms
run 1 ms
restart
run 1 ms
run 1 ms
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
run 1 ms
restart
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
run 10 ms
restart
run 100 ms
run 100 ms
restart
run 40 ms
open_bd_design {/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
source /home/raesangur/github/UdeS_S4_APP2/Pain/schema.tcl
save_bd_design
save_wave_config {/home/raesangur/github/UdeS_S4_APP2/Pain/simul_module_sig_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/raesangur/github/UdeS_S4_APP2/Pain/simul_module_sig_tb_behav.wcfg
set_property xsim.view /home/raesangur/github/UdeS_S4_APP2/Pain/simul_module_sig_tb_behav.wcfg [get_filesets sim_1]
close_sim
