

================================================================
== Synthesis Summary Report of 'find'
================================================================
+ General Information: 
    * Date:           Wed Nov 23 20:30:29 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        lab_02_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |      Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |      & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ find             |     -|  2.27|       13|  130.000|         -|       14|     -|        no|     -|   -|  18 (~0%)|  109 (~0%)|    -|
    | o VITIS_LOOP_6_1  |     -|  7.30|       11|  110.000|         3|        1|    10|       yes|     -|   -|         -|          -|    -|
    +-------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| in_vec    | 8          |
| out_vec   | 8          |
+-----------+------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| val_r     | ap_none | 8        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| val      | in        | char     |
| in_vec   | in        | char*    |
| out_vec  | out       | char*    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| val      | val_r        | port      |
| in_vec   | in_vec       | interface |
| out_vec  | out_vec      | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------+-----+--------+----------+-----+--------+---------+
| Name               | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------+-----+--------+----------+-----+--------+---------+
| + find             | 0   |        |          |     |        |         |
|   add_ln6_fu_93_p2 | -   |        | add_ln6  | add | fabric | 0       |
+--------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------+-------------------------------------------+
| Type      | Options              | Location                                  |
+-----------+----------------------+-------------------------------------------+
| interface | ap_fifo port=in_vec  | lab_02_hls/find_core.c:4 in find, in_vec  |
| interface | ap_fifo port=out_vec | lab_02_hls/find_core.c:5 in find, out_vec |
+-----------+----------------------+-------------------------------------------+


