Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Leonardo\git_repos\H-Cube_quartus_test\FPGA\verilog_code\H-cube\Sweep\Sweep.qsys --block-symbol-file --output-directory=D:\Leonardo\git_repos\H-Cube_quartus_test\FPGA\verilog_code\H-cube\Sweep\Sweep --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Sweep/Sweep.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 21.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Leonardo\git_repos\H-Cube_quartus_test\FPGA\verilog_code\H-cube\Sweep\Sweep.qsys --synthesis=VERILOG --output-directory=D:\Leonardo\git_repos\H-Cube_quartus_test\FPGA\verilog_code\H-cube\Sweep\Sweep\synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Sweep/Sweep.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 21.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Sweep: Generating Sweep "Sweep" for QUARTUS_SYNTH
Info: nco_ii_0: "Sweep" instantiated altera_nco_ii "nco_ii_0"
Info: Sweep: Done "Sweep" with 2 modules, 17 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
