[2025-09-18 05:31:18] START suite=qualcomm_srv trace=srv378_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv378_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2634475 heartbeat IPC: 3.796 cumulative IPC: 3.796 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5070057 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5070057 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5070058 heartbeat IPC: 4.106 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14220953 heartbeat IPC: 1.093 cumulative IPC: 1.093 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23210791 heartbeat IPC: 1.112 cumulative IPC: 1.102 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32186316 heartbeat IPC: 1.114 cumulative IPC: 1.106 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 41168794 heartbeat IPC: 1.113 cumulative IPC: 1.108 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 50069011 heartbeat IPC: 1.124 cumulative IPC: 1.111 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 59005693 heartbeat IPC: 1.119 cumulative IPC: 1.112 (Simulation time: 00 hr 08 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv378_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 68021759 heartbeat IPC: 1.109 cumulative IPC: 1.112 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 77030457 heartbeat IPC: 1.11 cumulative IPC: 1.112 (Simulation time: 00 hr 10 min 27 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 86001578 heartbeat IPC: 1.115 cumulative IPC: 1.112 (Simulation time: 00 hr 11 min 39 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90021566 cumulative IPC: 1.111 (Simulation time: 00 hr 12 min 49 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90021566 cumulative IPC: 1.111 (Simulation time: 00 hr 12 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv378_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.111 instructions: 100000000 cycles: 90021566
CPU 0 Branch Prediction Accuracy: 92.45% MPKI: 13.58 Average ROB Occupancy at Mispredict: 27.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1476
BRANCH_INDIRECT: 0.3614
BRANCH_CONDITIONAL: 11.6
BRANCH_DIRECT_CALL: 0.5159
BRANCH_INDIRECT_CALL: 0.5169
BRANCH_RETURN: 0.4372


====Backend Stall Breakdown====
ROB_STALL: 116026
LQ_STALL: 0
SQ_STALL: 382302


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 32.05531
REPLAY_LOAD: 28
NON_REPLAY_LOAD: 6.3110995

== Total ==
ADDR_TRANS: 14489
REPLAY_LOAD: 15624
NON_REPLAY_LOAD: 85913

== Counts ==
ADDR_TRANS: 452
REPLAY_LOAD: 558
NON_REPLAY_LOAD: 13613

cpu0->cpu0_STLB TOTAL        ACCESS:    2053029 HIT:    2039855 MISS:      13174 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2053029 HIT:    2039855 MISS:      13174 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 99.03 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10182829 HIT:    8762473 MISS:    1420356 MSHR_MERGE:      83260
cpu0->cpu0_L2C LOAD         ACCESS:    7872658 HIT:    6688008 MISS:    1184650 MSHR_MERGE:      16261
cpu0->cpu0_L2C RFO          ACCESS:     596327 HIT:     514787 MISS:      81540 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     533063 HIT:     405129 MISS:     127934 MSHR_MERGE:      66999
cpu0->cpu0_L2C WRITE        ACCESS:    1158748 HIT:    1144176 MISS:      14572 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22033 HIT:      10373 MISS:      11660 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     920366 ISSUED:     290104 USEFUL:       5459 USELESS:      15665
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.83 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15626827 HIT:    8127875 MISS:    7498952 MSHR_MERGE:    1815390
cpu0->cpu0_L1I LOAD         ACCESS:   15626827 HIT:    8127875 MISS:    7498952 MSHR_MERGE:    1815390
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.69 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30457833 HIT:   25508610 MISS:    4949223 MSHR_MERGE:    1807129
cpu0->cpu0_L1D LOAD         ACCESS:   16626050 HIT:   13924140 MISS:    2701910 MSHR_MERGE:     512810
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     683222 HIT:     231715 MISS:     451507 MSHR_MERGE:     116873
cpu0->cpu0_L1D WRITE        ACCESS:   13121872 HIT:   11348228 MISS:    1773644 MSHR_MERGE:    1177317
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26689 HIT:       4527 MISS:      22162 MSHR_MERGE:        129
cpu0->cpu0_L1D PREFETCH REQUESTED:     834390 ISSUED:     683222 USEFUL:      62589 USELESS:      42175
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12773226 HIT:   10687762 MISS:    2085464 MSHR_MERGE:    1046362
cpu0->cpu0_ITLB LOAD         ACCESS:   12773226 HIT:   10687762 MISS:    2085464 MSHR_MERGE:    1046362
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.361 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28318243 HIT:   26957203 MISS:    1361040 MSHR_MERGE:     347113
cpu0->cpu0_DTLB LOAD         ACCESS:   28318243 HIT:   26957203 MISS:    1361040 MSHR_MERGE:     347113
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.906 cycles
cpu0->LLC TOTAL        ACCESS:    1481482 HIT:    1445666 MISS:      35816 MSHR_MERGE:       1993
cpu0->LLC LOAD         ACCESS:    1168389 HIT:    1150526 MISS:      17863 MSHR_MERGE:        101
cpu0->LLC RFO          ACCESS:      81540 HIT:      75186 MISS:       6354 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      60935 HIT:      52721 MISS:       8214 MSHR_MERGE:       1892
cpu0->LLC WRITE        ACCESS:     158958 HIT:     158766 MISS:        192 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11660 HIT:       8467 MISS:       3193 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1423
  ROW_BUFFER_MISS:      32201
  AVG DBUS CONGESTED CYCLE: 3.276
Channel 0 WQ ROW_BUFFER_HIT:        220
  ROW_BUFFER_MISS:       3021
  FULL:          0
Channel 0 REFRESHES ISSUED:       7502

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       500273       560751        92637         1961
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           46         1990         1107          257
  STLB miss resolved @ L2C                0          885         1453         1146          163
  STLB miss resolved @ LLC                0         1526         2073         3305          771
  STLB miss resolved @ MEM                0            4          696         2050         1389

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             184156        45657      1340561       192649          331
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           14          913          738           58
  STLB miss resolved @ L2C                0         1161         6140         2049            8
  STLB miss resolved @ LLC                0          137         2038         1492           46
  STLB miss resolved @ MEM                0            1           96          186          215
[2025-09-18 05:44:07] END   suite=qualcomm_srv trace=srv378_ap (rc=0)
