{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 18:59:34 2013 " "Info: Processing started: Fri May 24 18:59:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LC3_sim:inst\|irq_r " "Info: Detected ripple clock \"LC3_sim:inst\|irq_r\" as buffer" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LC3_sim:inst\|irq_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LC3_sim:inst\|INT:myint\|int_r_out " "Info: Detected ripple clock \"LC3_sim:inst\|INT:myint\|int_r_out\" as buffer" {  } { { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LC3_sim:inst\|INT:myint\|int_r_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LC3_sim:inst\|ID:myid\|idIRout\[11\] register LC3_sim:inst\|EX:myex\|exP 54.61 MHz 18.31 ns Internal " "Info: Clock \"clk\" has Internal fmax of 54.61 MHz between source register \"LC3_sim:inst\|ID:myid\|idIRout\[11\]\" and destination register \"LC3_sim:inst\|EX:myex\|exP\" (period= 18.31 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.940 ns + Longest register register " "Info: + Longest register to register delay is 8.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LC3_sim:inst\|ID:myid\|idIRout\[11\] 1 REG LCFF_X49_Y48_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y48_N11; Fanout = 6; REG Node = 'LC3_sim:inst\|ID:myid\|idIRout\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LC3_sim:inst|ID:myid|idIRout[11] } "NODE_NAME" } } { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.313 ns) 0.632 ns LC3_sim:inst\|FD:myfd\|Equal1~0 2 COMB LCCOMB_X49_Y48_N24 3 " "Info: 2: + IC(0.319 ns) + CELL(0.313 ns) = 0.632 ns; Loc. = LCCOMB_X49_Y48_N24; Fanout = 3; COMB Node = 'LC3_sim:inst\|FD:myfd\|Equal1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { LC3_sim:inst|ID:myid|idIRout[11] LC3_sim:inst|FD:myfd|Equal1~0 } "NODE_NAME" } } { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.410 ns) 1.711 ns LC3_sim:inst\|FD:myfd\|_fd_A\[11\]~392 3 COMB LCCOMB_X51_Y48_N22 2 " "Info: 3: + IC(0.669 ns) + CELL(0.410 ns) = 1.711 ns; Loc. = LCCOMB_X51_Y48_N22; Fanout = 2; COMB Node = 'LC3_sim:inst\|FD:myfd\|_fd_A\[11\]~392'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { LC3_sim:inst|FD:myfd|Equal1~0 LC3_sim:inst|FD:myfd|_fd_A[11]~392 } "NODE_NAME" } } { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.177 ns) 2.153 ns LC3_sim:inst\|FD:myfd\|_fd_A\[11\]~373 4 COMB LCCOMB_X51_Y48_N8 13 " "Info: 4: + IC(0.265 ns) + CELL(0.177 ns) = 2.153 ns; Loc. = LCCOMB_X51_Y48_N8; Fanout = 13; COMB Node = 'LC3_sim:inst\|FD:myfd\|_fd_A\[11\]~373'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { LC3_sim:inst|FD:myfd|_fd_A[11]~392 LC3_sim:inst|FD:myfd|_fd_A[11]~373 } "NODE_NAME" } } { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.060 ns) 3.414 ns LC3_sim:inst\|FD:myfd\|_fd_A\[1\]~388 5 COMB LCCOMB_X44_Y49_N0 14 " "Info: 5: + IC(1.201 ns) + CELL(0.060 ns) = 3.414 ns; Loc. = LCCOMB_X44_Y49_N0; Fanout = 14; COMB Node = 'LC3_sim:inst\|FD:myfd\|_fd_A\[1\]~388'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { LC3_sim:inst|FD:myfd|_fd_A[11]~373 LC3_sim:inst|FD:myfd|_fd_A[1]~388 } "NODE_NAME" } } { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.262 ns) 4.479 ns LC3_sim:inst\|EX:myex\|ShiftLeft0~37 6 COMB LCCOMB_X44_Y47_N10 1 " "Info: 6: + IC(0.803 ns) + CELL(0.262 ns) = 4.479 ns; Loc. = LCCOMB_X44_Y47_N10; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|ShiftLeft0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { LC3_sim:inst|FD:myfd|_fd_A[1]~388 LC3_sim:inst|EX:myex|ShiftLeft0~37 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.313 ns) 5.175 ns LC3_sim:inst\|EX:myex\|Mux33~22 7 COMB LCCOMB_X45_Y47_N28 1 " "Info: 7: + IC(0.383 ns) + CELL(0.313 ns) = 5.175 ns; Loc. = LCCOMB_X45_Y47_N28; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Mux33~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { LC3_sim:inst|EX:myex|ShiftLeft0~37 LC3_sim:inst|EX:myex|Mux33~22 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.313 ns) 5.763 ns LC3_sim:inst\|EX:myex\|Mux33~19 8 COMB LCCOMB_X45_Y47_N8 1 " "Info: 8: + IC(0.275 ns) + CELL(0.313 ns) = 5.763 ns; Loc. = LCCOMB_X45_Y47_N8; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Mux33~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { LC3_sim:inst|EX:myex|Mux33~22 LC3_sim:inst|EX:myex|Mux33~19 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.177 ns) 6.186 ns LC3_sim:inst\|EX:myex\|Mux33~20 9 COMB LCCOMB_X45_Y47_N20 3 " "Info: 9: + IC(0.246 ns) + CELL(0.177 ns) = 6.186 ns; Loc. = LCCOMB_X45_Y47_N20; Fanout = 3; COMB Node = 'LC3_sim:inst\|EX:myex\|Mux33~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { LC3_sim:inst|EX:myex|Mux33~19 LC3_sim:inst|EX:myex|Mux33~20 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.313 ns) 7.095 ns LC3_sim:inst\|EX:myex\|Equal0~3 10 COMB LCCOMB_X49_Y47_N28 2 " "Info: 10: + IC(0.596 ns) + CELL(0.313 ns) = 7.095 ns; Loc. = LCCOMB_X49_Y47_N28; Fanout = 2; COMB Node = 'LC3_sim:inst\|EX:myex\|Equal0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { LC3_sim:inst|EX:myex|Mux33~20 LC3_sim:inst|EX:myex|Equal0~3 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.410 ns) 7.927 ns LC3_sim:inst\|EX:myex\|Equal0~0DUPLICATE 11 COMB LCCOMB_X48_Y47_N14 3 " "Info: 11: + IC(0.422 ns) + CELL(0.410 ns) = 7.927 ns; Loc. = LCCOMB_X48_Y47_N14; Fanout = 3; COMB Node = 'LC3_sim:inst\|EX:myex\|Equal0~0DUPLICATE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { LC3_sim:inst|EX:myex|Equal0~3 LC3_sim:inst|EX:myex|Equal0~0DUPLICATE } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.060 ns) 8.253 ns LC3_sim:inst\|EX:myex\|exP~9 12 COMB LCCOMB_X48_Y47_N28 1 " "Info: 12: + IC(0.266 ns) + CELL(0.060 ns) = 8.253 ns; Loc. = LCCOMB_X48_Y47_N28; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|exP~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.326 ns" { LC3_sim:inst|EX:myex|Equal0~0DUPLICATE LC3_sim:inst|EX:myex|exP~9 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.269 ns) 8.762 ns LC3_sim:inst\|EX:myex\|Selector2~0 13 COMB LCCOMB_X48_Y47_N20 1 " "Info: 13: + IC(0.240 ns) + CELL(0.269 ns) = 8.762 ns; Loc. = LCCOMB_X48_Y47_N20; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Selector2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { LC3_sim:inst|EX:myex|exP~9 LC3_sim:inst|EX:myex|Selector2~0 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 8.940 ns LC3_sim:inst\|EX:myex\|exP 14 REG LCFF_X48_Y47_N21 1 " "Info: 14: + IC(0.000 ns) + CELL(0.178 ns) = 8.940 ns; Loc. = LCFF_X48_Y47_N21; Fanout = 1; REG Node = 'LC3_sim:inst\|EX:myex\|exP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { LC3_sim:inst|EX:myex|Selector2~0 LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.255 ns ( 36.41 % ) " "Info: Total cell delay = 3.255 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.685 ns ( 63.59 % ) " "Info: Total interconnect delay = 5.685 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.940 ns" { LC3_sim:inst|ID:myid|idIRout[11] LC3_sim:inst|FD:myfd|Equal1~0 LC3_sim:inst|FD:myfd|_fd_A[11]~392 LC3_sim:inst|FD:myfd|_fd_A[11]~373 LC3_sim:inst|FD:myfd|_fd_A[1]~388 LC3_sim:inst|EX:myex|ShiftLeft0~37 LC3_sim:inst|EX:myex|Mux33~22 LC3_sim:inst|EX:myex|Mux33~19 LC3_sim:inst|EX:myex|Mux33~20 LC3_sim:inst|EX:myex|Equal0~3 LC3_sim:inst|EX:myex|Equal0~0DUPLICATE LC3_sim:inst|EX:myex|exP~9 LC3_sim:inst|EX:myex|Selector2~0 LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.940 ns" { LC3_sim:inst|ID:myid|idIRout[11] {} LC3_sim:inst|FD:myfd|Equal1~0 {} LC3_sim:inst|FD:myfd|_fd_A[11]~392 {} LC3_sim:inst|FD:myfd|_fd_A[11]~373 {} LC3_sim:inst|FD:myfd|_fd_A[1]~388 {} LC3_sim:inst|EX:myex|ShiftLeft0~37 {} LC3_sim:inst|EX:myex|Mux33~22 {} LC3_sim:inst|EX:myex|Mux33~19 {} LC3_sim:inst|EX:myex|Mux33~20 {} LC3_sim:inst|EX:myex|Equal0~3 {} LC3_sim:inst|EX:myex|Equal0~0DUPLICATE {} LC3_sim:inst|EX:myex|exP~9 {} LC3_sim:inst|EX:myex|Selector2~0 {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.319ns 0.669ns 0.265ns 1.201ns 0.803ns 0.383ns 0.275ns 0.246ns 0.596ns 0.422ns 0.266ns 0.240ns 0.000ns } { 0.000ns 0.313ns 0.410ns 0.177ns 0.060ns 0.262ns 0.313ns 0.313ns 0.177ns 0.313ns 0.410ns 0.060ns 0.269ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.050 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.378 ns clk~clkctrl 2 COMB CLKCTRL_G3 1034 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1034; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.710 ns) 4.050 ns LC3_sim:inst\|EX:myex\|exP 3 REG LCFF_X48_Y47_N21 1 " "Info: 3: + IC(1.962 ns) + CELL(0.710 ns) = 4.050 ns; Loc. = LCFF_X48_Y47_N21; Fanout = 1; REG Node = 'LC3_sim:inst\|EX:myex\|exP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clk~clkctrl LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 41.83 % ) " "Info: Total cell delay = 1.694 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.356 ns ( 58.17 % ) " "Info: Total interconnect delay = 2.356 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.000ns 0.394ns 1.962ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.052 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.378 ns clk~clkctrl 2 COMB CLKCTRL_G3 1034 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1034; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.710 ns) 4.052 ns LC3_sim:inst\|ID:myid\|idIRout\[11\] 3 REG LCFF_X49_Y48_N11 6 " "Info: 3: + IC(1.964 ns) + CELL(0.710 ns) = 4.052 ns; Loc. = LCFF_X49_Y48_N11; Fanout = 6; REG Node = 'LC3_sim:inst\|ID:myid\|idIRout\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { clk~clkctrl LC3_sim:inst|ID:myid|idIRout[11] } "NODE_NAME" } } { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 41.81 % ) " "Info: Total cell delay = 1.694 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.358 ns ( 58.19 % ) " "Info: Total interconnect delay = 2.358 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.052 ns" { clk clk~clkctrl LC3_sim:inst|ID:myid|idIRout[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.052 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|ID:myid|idIRout[11] {} } { 0.000ns 0.000ns 0.394ns 1.964ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.000ns 0.394ns 1.962ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.052 ns" { clk clk~clkctrl LC3_sim:inst|ID:myid|idIRout[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.052 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|ID:myid|idIRout[11] {} } { 0.000ns 0.000ns 0.394ns 1.964ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 27 -1 0 } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.940 ns" { LC3_sim:inst|ID:myid|idIRout[11] LC3_sim:inst|FD:myfd|Equal1~0 LC3_sim:inst|FD:myfd|_fd_A[11]~392 LC3_sim:inst|FD:myfd|_fd_A[11]~373 LC3_sim:inst|FD:myfd|_fd_A[1]~388 LC3_sim:inst|EX:myex|ShiftLeft0~37 LC3_sim:inst|EX:myex|Mux33~22 LC3_sim:inst|EX:myex|Mux33~19 LC3_sim:inst|EX:myex|Mux33~20 LC3_sim:inst|EX:myex|Equal0~3 LC3_sim:inst|EX:myex|Equal0~0DUPLICATE LC3_sim:inst|EX:myex|exP~9 LC3_sim:inst|EX:myex|Selector2~0 LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.940 ns" { LC3_sim:inst|ID:myid|idIRout[11] {} LC3_sim:inst|FD:myfd|Equal1~0 {} LC3_sim:inst|FD:myfd|_fd_A[11]~392 {} LC3_sim:inst|FD:myfd|_fd_A[11]~373 {} LC3_sim:inst|FD:myfd|_fd_A[1]~388 {} LC3_sim:inst|EX:myex|ShiftLeft0~37 {} LC3_sim:inst|EX:myex|Mux33~22 {} LC3_sim:inst|EX:myex|Mux33~19 {} LC3_sim:inst|EX:myex|Mux33~20 {} LC3_sim:inst|EX:myex|Equal0~3 {} LC3_sim:inst|EX:myex|Equal0~0DUPLICATE {} LC3_sim:inst|EX:myex|exP~9 {} LC3_sim:inst|EX:myex|Selector2~0 {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.319ns 0.669ns 0.265ns 1.201ns 0.803ns 0.383ns 0.275ns 0.246ns 0.596ns 0.422ns 0.266ns 0.240ns 0.000ns } { 0.000ns 0.313ns 0.410ns 0.177ns 0.060ns 0.262ns 0.313ns 0.313ns 0.177ns 0.313ns 0.410ns 0.060ns 0.269ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exP {} } { 0.000ns 0.000ns 0.394ns 1.962ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.052 ns" { clk clk~clkctrl LC3_sim:inst|ID:myid|idIRout[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.052 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|ID:myid|idIRout[11] {} } { 0.000ns 0.000ns 0.394ns 1.964ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LC3_sim:inst\|EX:myex\|exCond reset clk 8.883 ns register " "Info: tsu for register \"LC3_sim:inst\|EX:myex\|exCond\" (data pin = \"reset\", clock pin = \"clk\") is 8.883 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.801 ns + Longest pin register " "Info: + Longest pin to register delay is 12.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns reset 1 PIN PIN_W37 90 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_W37; Fanout = 90; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -352 0 168 -336 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.890 ns) + CELL(0.262 ns) 7.136 ns LC3_sim:inst\|PSR\[1\]~50 2 COMB LCCOMB_X53_Y50_N12 3 " "Info: 2: + IC(5.890 ns) + CELL(0.262 ns) = 7.136 ns; Loc. = LCCOMB_X53_Y50_N12; Fanout = 3; COMB Node = 'LC3_sim:inst\|PSR\[1\]~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { reset LC3_sim:inst|PSR[1]~50 } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.262 ns) 8.006 ns LC3_sim:inst\|PSR\[1\]~53 3 COMB LCCOMB_X57_Y50_N2 7 " "Info: 3: + IC(0.608 ns) + CELL(0.262 ns) = 8.006 ns; Loc. = LCCOMB_X57_Y50_N2; Fanout = 7; COMB Node = 'LC3_sim:inst\|PSR\[1\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { LC3_sim:inst|PSR[1]~50 LC3_sim:inst|PSR[1]~53 } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.060 ns) 9.603 ns LC3_sim:inst\|EX:myex\|Cond~1 4 COMB LCCOMB_X49_Y48_N6 1 " "Info: 4: + IC(1.537 ns) + CELL(0.060 ns) = 9.603 ns; Loc. = LCCOMB_X49_Y48_N6; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Cond~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { LC3_sim:inst|PSR[1]~53 LC3_sim:inst|EX:myex|Cond~1 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.262 ns) 10.139 ns LC3_sim:inst\|EX:myex\|Cond~2 5 COMB LCCOMB_X49_Y48_N8 1 " "Info: 5: + IC(0.274 ns) + CELL(0.262 ns) = 10.139 ns; Loc. = LCCOMB_X49_Y48_N8; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|Cond~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { LC3_sim:inst|EX:myex|Cond~1 LC3_sim:inst|EX:myex|Cond~2 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.398 ns) 11.193 ns LC3_sim:inst\|EX:myex\|Cond~3 6 COMB LCCOMB_X46_Y48_N10 17 " "Info: 6: + IC(0.656 ns) + CELL(0.398 ns) = 11.193 ns; Loc. = LCCOMB_X46_Y48_N10; Fanout = 17; COMB Node = 'LC3_sim:inst\|EX:myex\|Cond~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { LC3_sim:inst|EX:myex|Cond~2 LC3_sim:inst|EX:myex|Cond~3 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.259 ns) 12.623 ns LC3_sim:inst\|EX:myex\|exCond~0 7 COMB LCCOMB_X55_Y49_N26 1 " "Info: 7: + IC(1.171 ns) + CELL(0.259 ns) = 12.623 ns; Loc. = LCCOMB_X55_Y49_N26; Fanout = 1; COMB Node = 'LC3_sim:inst\|EX:myex\|exCond~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { LC3_sim:inst|EX:myex|Cond~3 LC3_sim:inst|EX:myex|exCond~0 } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 12.801 ns LC3_sim:inst\|EX:myex\|exCond 8 REG LCFF_X55_Y49_N27 18 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 12.801 ns; Loc. = LCFF_X55_Y49_N27; Fanout = 18; REG Node = 'LC3_sim:inst\|EX:myex\|exCond'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { LC3_sim:inst|EX:myex|exCond~0 LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.665 ns ( 20.82 % ) " "Info: Total cell delay = 2.665 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.136 ns ( 79.18 % ) " "Info: Total interconnect delay = 10.136 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.801 ns" { reset LC3_sim:inst|PSR[1]~50 LC3_sim:inst|PSR[1]~53 LC3_sim:inst|EX:myex|Cond~1 LC3_sim:inst|EX:myex|Cond~2 LC3_sim:inst|EX:myex|Cond~3 LC3_sim:inst|EX:myex|exCond~0 LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.801 ns" { reset {} reset~combout {} LC3_sim:inst|PSR[1]~50 {} LC3_sim:inst|PSR[1]~53 {} LC3_sim:inst|EX:myex|Cond~1 {} LC3_sim:inst|EX:myex|Cond~2 {} LC3_sim:inst|EX:myex|Cond~3 {} LC3_sim:inst|EX:myex|exCond~0 {} LC3_sim:inst|EX:myex|exCond {} } { 0.000ns 0.000ns 5.890ns 0.608ns 1.537ns 0.274ns 0.656ns 1.171ns 0.000ns } { 0.000ns 0.984ns 0.262ns 0.262ns 0.060ns 0.262ns 0.398ns 0.259ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.104 ns + " "Info: + Micro setup delay of destination is 0.104 ns" {  } { { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.022 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.378 ns clk~clkctrl 2 COMB CLKCTRL_G3 1034 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1034; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.710 ns) 4.022 ns LC3_sim:inst\|EX:myex\|exCond 3 REG LCFF_X55_Y49_N27 18 " "Info: 3: + IC(1.934 ns) + CELL(0.710 ns) = 4.022 ns; Loc. = LCFF_X55_Y49_N27; Fanout = 18; REG Node = 'LC3_sim:inst\|EX:myex\|exCond'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { clk~clkctrl LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 42.12 % ) " "Info: Total cell delay = 1.694 ns ( 42.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.328 ns ( 57.88 % ) " "Info: Total interconnect delay = 2.328 ns ( 57.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.022 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.022 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exCond {} } { 0.000ns 0.000ns 0.394ns 1.934ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.801 ns" { reset LC3_sim:inst|PSR[1]~50 LC3_sim:inst|PSR[1]~53 LC3_sim:inst|EX:myex|Cond~1 LC3_sim:inst|EX:myex|Cond~2 LC3_sim:inst|EX:myex|Cond~3 LC3_sim:inst|EX:myex|exCond~0 LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.801 ns" { reset {} reset~combout {} LC3_sim:inst|PSR[1]~50 {} LC3_sim:inst|PSR[1]~53 {} LC3_sim:inst|EX:myex|Cond~1 {} LC3_sim:inst|EX:myex|Cond~2 {} LC3_sim:inst|EX:myex|Cond~3 {} LC3_sim:inst|EX:myex|exCond~0 {} LC3_sim:inst|EX:myex|exCond {} } { 0.000ns 0.000ns 5.890ns 0.608ns 1.537ns 0.274ns 0.656ns 1.171ns 0.000ns } { 0.000ns 0.984ns 0.262ns 0.262ns 0.060ns 0.262ns 0.398ns 0.259ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.022 ns" { clk clk~clkctrl LC3_sim:inst|EX:myex|exCond } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.022 ns" { clk {} clk~combout {} clk~clkctrl {} LC3_sim:inst|EX:myex|exCond {} } { 0.000ns 0.000ns 0.394ns 1.934ns } { 0.000ns 0.984ns 0.000ns 0.710ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk MD\[15\] LC3_sim:inst\|int_r 20.007 ns register " "Info: tco from clock \"clk\" to destination pin \"MD\[15\]\" through register \"LC3_sim:inst\|int_r\" is 20.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.219 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.819 ns) 2.755 ns LC3_sim:inst\|INT:myint\|int_r_out 2 REG LCFF_X1_Y46_N31 4 " "Info: 2: + IC(0.952 ns) + CELL(0.819 ns) = 2.755 ns; Loc. = LCFF_X1_Y46_N31; Fanout = 4; REG Node = 'LC3_sim:inst\|INT:myint\|int_r_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { clk LC3_sim:inst|INT:myint|int_r_out } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.000 ns) 3.580 ns LC3_sim:inst\|INT:myint\|int_r_out~clkctrl 3 COMB CLKCTRL_G2 2 " "Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 3.580 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|int_r_out~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { LC3_sim:inst|INT:myint|int_r_out LC3_sim:inst|INT:myint|int_r_out~clkctrl } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.710 ns) 6.219 ns LC3_sim:inst\|int_r 4 REG LCFF_X55_Y50_N21 83 " "Info: 4: + IC(1.929 ns) + CELL(0.710 ns) = 6.219 ns; Loc. = LCFF_X55_Y50_N21; Fanout = 83; REG Node = 'LC3_sim:inst\|int_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { LC3_sim:inst|INT:myint|int_r_out~clkctrl LC3_sim:inst|int_r } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.513 ns ( 40.41 % ) " "Info: Total cell delay = 2.513 ns ( 40.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.706 ns ( 59.59 % ) " "Info: Total interconnect delay = 3.706 ns ( 59.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { clk LC3_sim:inst|INT:myint|int_r_out LC3_sim:inst|INT:myint|int_r_out~clkctrl LC3_sim:inst|int_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { clk {} clk~combout {} LC3_sim:inst|INT:myint|int_r_out {} LC3_sim:inst|INT:myint|int_r_out~clkctrl {} LC3_sim:inst|int_r {} } { 0.000ns 0.000ns 0.952ns 0.825ns 1.929ns } { 0.000ns 0.984ns 0.819ns 0.000ns 0.710ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.109 ns + " "Info: + Micro clock to output delay of source is 0.109 ns" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.679 ns + Longest register pin " "Info: + Longest register to pin delay is 13.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LC3_sim:inst\|int_r 1 REG LCFF_X55_Y50_N21 83 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y50_N21; Fanout = 83; REG Node = 'LC3_sim:inst\|int_r'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LC3_sim:inst|int_r } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.398 ns) 1.056 ns LC3_sim:inst\|INT:myint\|flag~3 2 COMB LCCOMB_X57_Y50_N24 73 " "Info: 2: + IC(0.658 ns) + CELL(0.398 ns) = 1.056 ns; Loc. = LCCOMB_X57_Y50_N24; Fanout = 73; COMB Node = 'LC3_sim:inst\|INT:myint\|flag~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { LC3_sim:inst|int_r LC3_sim:inst|INT:myint|flag~3 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.593 ns) 3.204 ns LC3_sim:inst\|INT:myint\|Add1~2 3 COMB LCCOMB_X56_Y48_N0 2 " "Info: 3: + IC(1.555 ns) + CELL(0.593 ns) = 3.204 ns; Loc. = LCCOMB_X56_Y48_N0; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.245 ns LC3_sim:inst\|INT:myint\|Add1~6 4 COMB LCCOMB_X56_Y48_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 3.245 ns; Loc. = LCCOMB_X56_Y48_N2; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.286 ns LC3_sim:inst\|INT:myint\|Add1~10 5 COMB LCCOMB_X56_Y48_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 3.286 ns; Loc. = LCCOMB_X56_Y48_N4; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.327 ns LC3_sim:inst\|INT:myint\|Add1~14 6 COMB LCCOMB_X56_Y48_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 3.327 ns; Loc. = LCCOMB_X56_Y48_N6; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.368 ns LC3_sim:inst\|INT:myint\|Add1~18 7 COMB LCCOMB_X56_Y48_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 3.368 ns; Loc. = LCCOMB_X56_Y48_N8; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.409 ns LC3_sim:inst\|INT:myint\|Add1~22 8 COMB LCCOMB_X56_Y48_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 3.409 ns; Loc. = LCCOMB_X56_Y48_N10; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.450 ns LC3_sim:inst\|INT:myint\|Add1~26 9 COMB LCCOMB_X56_Y48_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.041 ns) = 3.450 ns; Loc. = LCCOMB_X56_Y48_N12; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.143 ns) 3.593 ns LC3_sim:inst\|INT:myint\|Add1~30 10 COMB LCCOMB_X56_Y48_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.143 ns) = 3.593 ns; Loc. = LCCOMB_X56_Y48_N14; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.634 ns LC3_sim:inst\|INT:myint\|Add1~34 11 COMB LCCOMB_X56_Y48_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 3.634 ns; Loc. = LCCOMB_X56_Y48_N16; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.675 ns LC3_sim:inst\|INT:myint\|Add1~38 12 COMB LCCOMB_X56_Y48_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 3.675 ns; Loc. = LCCOMB_X56_Y48_N18; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.716 ns LC3_sim:inst\|INT:myint\|Add1~42 13 COMB LCCOMB_X56_Y48_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 3.716 ns; Loc. = LCCOMB_X56_Y48_N20; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.757 ns LC3_sim:inst\|INT:myint\|Add1~46 14 COMB LCCOMB_X56_Y48_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 3.757 ns; Loc. = LCCOMB_X56_Y48_N22; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 3.798 ns LC3_sim:inst\|INT:myint\|Add1~50 15 COMB LCCOMB_X56_Y48_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.041 ns) = 3.798 ns; Loc. = LCCOMB_X56_Y48_N24; Fanout = 1; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~50 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 3.942 ns LC3_sim:inst\|INT:myint\|Add1~53 16 COMB LCCOMB_X56_Y48_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.144 ns) = 3.942 ns; Loc. = LCCOMB_X56_Y48_N26; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { LC3_sim:inst|INT:myint|Add1~50 LC3_sim:inst|INT:myint|Add1~53 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.421 ns) 5.724 ns LC3_sim:inst\|MD~67 17 COMB LCCOMB_X56_Y54_N28 1 " "Info: 17: + IC(1.361 ns) + CELL(0.421 ns) = 5.724 ns; Loc. = LCCOMB_X56_Y54_N28; Fanout = 1; COMB Node = 'LC3_sim:inst\|MD~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { LC3_sim:inst|INT:myint|Add1~53 LC3_sim:inst|MD~67 } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.259 ns) 6.637 ns 74244b:inst5\|26~1 18 COMB LCCOMB_X57_Y55_N2 1 " "Info: 18: + IC(0.654 ns) + CELL(0.259 ns) = 6.637 ns; Loc. = LCCOMB_X57_Y55_N2; Fanout = 1; COMB Node = '74244b:inst5\|26~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { LC3_sim:inst|MD~67 74244b:inst5|26~1 } "NODE_NAME" } } { "74244b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74244b.bdf" { { 496 296 344 528 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.627 ns) + CELL(2.415 ns) 13.679 ns MD\[15\] 19 PIN PIN_U10 0 " "Info: 19: + IC(4.627 ns) + CELL(2.415 ns) = 13.679 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'MD\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { 74244b:inst5|26~1 MD[15] } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -344 792 968 -328 "MD\[15..0\]" "" } { -248 756 804 -232 "MD\[15..0\]" "" } { 8 952 1016 24 "MD\[15..12\]" "" } { -136 952 1016 -120 "MD\[3..0\]" "" } { -88 952 1016 -72 "MD\[7..4\]" "" } { -40 952 1016 -24 "MD\[11..8\]" "" } { -352 728 792 -336 "MD\[15..0\]" "" } { -328 360 416 -312 "MD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.824 ns ( 35.27 % ) " "Info: Total cell delay = 4.824 ns ( 35.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.855 ns ( 64.73 % ) " "Info: Total interconnect delay = 8.855 ns ( 64.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { LC3_sim:inst|int_r LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~50 LC3_sim:inst|INT:myint|Add1~53 LC3_sim:inst|MD~67 74244b:inst5|26~1 MD[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { LC3_sim:inst|int_r {} LC3_sim:inst|INT:myint|flag~3 {} LC3_sim:inst|INT:myint|Add1~2 {} LC3_sim:inst|INT:myint|Add1~6 {} LC3_sim:inst|INT:myint|Add1~10 {} LC3_sim:inst|INT:myint|Add1~14 {} LC3_sim:inst|INT:myint|Add1~18 {} LC3_sim:inst|INT:myint|Add1~22 {} LC3_sim:inst|INT:myint|Add1~26 {} LC3_sim:inst|INT:myint|Add1~30 {} LC3_sim:inst|INT:myint|Add1~34 {} LC3_sim:inst|INT:myint|Add1~38 {} LC3_sim:inst|INT:myint|Add1~42 {} LC3_sim:inst|INT:myint|Add1~46 {} LC3_sim:inst|INT:myint|Add1~50 {} LC3_sim:inst|INT:myint|Add1~53 {} LC3_sim:inst|MD~67 {} 74244b:inst5|26~1 {} MD[15] {} } { 0.000ns 0.658ns 1.555ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.361ns 0.654ns 4.627ns } { 0.000ns 0.398ns 0.593ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.143ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.421ns 0.259ns 2.415ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { clk LC3_sim:inst|INT:myint|int_r_out LC3_sim:inst|INT:myint|int_r_out~clkctrl LC3_sim:inst|int_r } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { clk {} clk~combout {} LC3_sim:inst|INT:myint|int_r_out {} LC3_sim:inst|INT:myint|int_r_out~clkctrl {} LC3_sim:inst|int_r {} } { 0.000ns 0.000ns 0.952ns 0.825ns 1.929ns } { 0.000ns 0.984ns 0.819ns 0.000ns 0.710ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.679 ns" { LC3_sim:inst|int_r LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~50 LC3_sim:inst|INT:myint|Add1~53 LC3_sim:inst|MD~67 74244b:inst5|26~1 MD[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.679 ns" { LC3_sim:inst|int_r {} LC3_sim:inst|INT:myint|flag~3 {} LC3_sim:inst|INT:myint|Add1~2 {} LC3_sim:inst|INT:myint|Add1~6 {} LC3_sim:inst|INT:myint|Add1~10 {} LC3_sim:inst|INT:myint|Add1~14 {} LC3_sim:inst|INT:myint|Add1~18 {} LC3_sim:inst|INT:myint|Add1~22 {} LC3_sim:inst|INT:myint|Add1~26 {} LC3_sim:inst|INT:myint|Add1~30 {} LC3_sim:inst|INT:myint|Add1~34 {} LC3_sim:inst|INT:myint|Add1~38 {} LC3_sim:inst|INT:myint|Add1~42 {} LC3_sim:inst|INT:myint|Add1~46 {} LC3_sim:inst|INT:myint|Add1~50 {} LC3_sim:inst|INT:myint|Add1~53 {} LC3_sim:inst|MD~67 {} 74244b:inst5|26~1 {} MD[15] {} } { 0.000ns 0.658ns 1.555ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.361ns 0.654ns 4.627ns } { 0.000ns 0.398ns 0.593ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.143ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.421ns 0.259ns 2.415ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset MD\[15\] 19.776 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"MD\[15\]\" is 19.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns reset 1 PIN PIN_W37 90 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_W37; Fanout = 90; PIN Node = 'reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -352 0 168 -336 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.748 ns) + CELL(0.421 ns) 7.153 ns LC3_sim:inst\|INT:myint\|flag~3 2 COMB LCCOMB_X57_Y50_N24 73 " "Info: 2: + IC(5.748 ns) + CELL(0.421 ns) = 7.153 ns; Loc. = LCCOMB_X57_Y50_N24; Fanout = 73; COMB Node = 'LC3_sim:inst\|INT:myint\|flag~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.169 ns" { reset LC3_sim:inst|INT:myint|flag~3 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.593 ns) 9.301 ns LC3_sim:inst\|INT:myint\|Add1~2 3 COMB LCCOMB_X56_Y48_N0 2 " "Info: 3: + IC(1.555 ns) + CELL(0.593 ns) = 9.301 ns; Loc. = LCCOMB_X56_Y48_N0; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.342 ns LC3_sim:inst\|INT:myint\|Add1~6 4 COMB LCCOMB_X56_Y48_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 9.342 ns; Loc. = LCCOMB_X56_Y48_N2; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.383 ns LC3_sim:inst\|INT:myint\|Add1~10 5 COMB LCCOMB_X56_Y48_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 9.383 ns; Loc. = LCCOMB_X56_Y48_N4; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.424 ns LC3_sim:inst\|INT:myint\|Add1~14 6 COMB LCCOMB_X56_Y48_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 9.424 ns; Loc. = LCCOMB_X56_Y48_N6; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.465 ns LC3_sim:inst\|INT:myint\|Add1~18 7 COMB LCCOMB_X56_Y48_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 9.465 ns; Loc. = LCCOMB_X56_Y48_N8; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.506 ns LC3_sim:inst\|INT:myint\|Add1~22 8 COMB LCCOMB_X56_Y48_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 9.506 ns; Loc. = LCCOMB_X56_Y48_N10; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.547 ns LC3_sim:inst\|INT:myint\|Add1~26 9 COMB LCCOMB_X56_Y48_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.041 ns) = 9.547 ns; Loc. = LCCOMB_X56_Y48_N12; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.143 ns) 9.690 ns LC3_sim:inst\|INT:myint\|Add1~30 10 COMB LCCOMB_X56_Y48_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.143 ns) = 9.690 ns; Loc. = LCCOMB_X56_Y48_N14; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.731 ns LC3_sim:inst\|INT:myint\|Add1~34 11 COMB LCCOMB_X56_Y48_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 9.731 ns; Loc. = LCCOMB_X56_Y48_N16; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.772 ns LC3_sim:inst\|INT:myint\|Add1~38 12 COMB LCCOMB_X56_Y48_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 9.772 ns; Loc. = LCCOMB_X56_Y48_N18; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.813 ns LC3_sim:inst\|INT:myint\|Add1~42 13 COMB LCCOMB_X56_Y48_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 9.813 ns; Loc. = LCCOMB_X56_Y48_N20; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.854 ns LC3_sim:inst\|INT:myint\|Add1~46 14 COMB LCCOMB_X56_Y48_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 9.854 ns; Loc. = LCCOMB_X56_Y48_N22; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.041 ns) 9.895 ns LC3_sim:inst\|INT:myint\|Add1~50 15 COMB LCCOMB_X56_Y48_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.041 ns) = 9.895 ns; Loc. = LCCOMB_X56_Y48_N24; Fanout = 1; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.041 ns" { LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~50 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 10.039 ns LC3_sim:inst\|INT:myint\|Add1~53 16 COMB LCCOMB_X56_Y48_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.144 ns) = 10.039 ns; Loc. = LCCOMB_X56_Y48_N26; Fanout = 2; COMB Node = 'LC3_sim:inst\|INT:myint\|Add1~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.144 ns" { LC3_sim:inst|INT:myint|Add1~50 LC3_sim:inst|INT:myint|Add1~53 } "NODE_NAME" } } { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.421 ns) 11.821 ns LC3_sim:inst\|MD~67 17 COMB LCCOMB_X56_Y54_N28 1 " "Info: 17: + IC(1.361 ns) + CELL(0.421 ns) = 11.821 ns; Loc. = LCCOMB_X56_Y54_N28; Fanout = 1; COMB Node = 'LC3_sim:inst\|MD~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { LC3_sim:inst|INT:myint|Add1~53 LC3_sim:inst|MD~67 } "NODE_NAME" } } { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.259 ns) 12.734 ns 74244b:inst5\|26~1 18 COMB LCCOMB_X57_Y55_N2 1 " "Info: 18: + IC(0.654 ns) + CELL(0.259 ns) = 12.734 ns; Loc. = LCCOMB_X57_Y55_N2; Fanout = 1; COMB Node = '74244b:inst5\|26~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { LC3_sim:inst|MD~67 74244b:inst5|26~1 } "NODE_NAME" } } { "74244b.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74244b.bdf" { { 496 296 344 528 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.627 ns) + CELL(2.415 ns) 19.776 ns MD\[15\] 19 PIN PIN_U10 0 " "Info: 19: + IC(4.627 ns) + CELL(2.415 ns) = 19.776 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'MD\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { 74244b:inst5|26~1 MD[15] } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -344 792 968 -328 "MD\[15..0\]" "" } { -248 756 804 -232 "MD\[15..0\]" "" } { 8 952 1016 24 "MD\[15..12\]" "" } { -136 952 1016 -120 "MD\[3..0\]" "" } { -88 952 1016 -72 "MD\[7..4\]" "" } { -40 952 1016 -24 "MD\[11..8\]" "" } { -352 728 792 -336 "MD\[15..0\]" "" } { -328 360 416 -312 "MD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.831 ns ( 29.49 % ) " "Info: Total cell delay = 5.831 ns ( 29.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.945 ns ( 70.51 % ) " "Info: Total interconnect delay = 13.945 ns ( 70.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.776 ns" { reset LC3_sim:inst|INT:myint|flag~3 LC3_sim:inst|INT:myint|Add1~2 LC3_sim:inst|INT:myint|Add1~6 LC3_sim:inst|INT:myint|Add1~10 LC3_sim:inst|INT:myint|Add1~14 LC3_sim:inst|INT:myint|Add1~18 LC3_sim:inst|INT:myint|Add1~22 LC3_sim:inst|INT:myint|Add1~26 LC3_sim:inst|INT:myint|Add1~30 LC3_sim:inst|INT:myint|Add1~34 LC3_sim:inst|INT:myint|Add1~38 LC3_sim:inst|INT:myint|Add1~42 LC3_sim:inst|INT:myint|Add1~46 LC3_sim:inst|INT:myint|Add1~50 LC3_sim:inst|INT:myint|Add1~53 LC3_sim:inst|MD~67 74244b:inst5|26~1 MD[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.776 ns" { reset {} reset~combout {} LC3_sim:inst|INT:myint|flag~3 {} LC3_sim:inst|INT:myint|Add1~2 {} LC3_sim:inst|INT:myint|Add1~6 {} LC3_sim:inst|INT:myint|Add1~10 {} LC3_sim:inst|INT:myint|Add1~14 {} LC3_sim:inst|INT:myint|Add1~18 {} LC3_sim:inst|INT:myint|Add1~22 {} LC3_sim:inst|INT:myint|Add1~26 {} LC3_sim:inst|INT:myint|Add1~30 {} LC3_sim:inst|INT:myint|Add1~34 {} LC3_sim:inst|INT:myint|Add1~38 {} LC3_sim:inst|INT:myint|Add1~42 {} LC3_sim:inst|INT:myint|Add1~46 {} LC3_sim:inst|INT:myint|Add1~50 {} LC3_sim:inst|INT:myint|Add1~53 {} LC3_sim:inst|MD~67 {} 74244b:inst5|26~1 {} MD[15] {} } { 0.000ns 0.000ns 5.748ns 1.555ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.361ns 0.654ns 4.627ns } { 0.000ns 0.984ns 0.421ns 0.593ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.143ns 0.041ns 0.041ns 0.041ns 0.041ns 0.041ns 0.144ns 0.421ns 0.259ns 2.415ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|ram_block1a3~porta_datain_reg0 MD\[3\] clk -2.552 ns memory " "Info: th for memory \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|ram_block1a3~porta_datain_reg0\" (data pin = \"MD\[3\]\", clock pin = \"clk\") is -2.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.809 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 3.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns clk 1 CLK PIN_Y37 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_Y37; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.000 ns) 1.378 ns clk~clkctrl 2 COMB CLKCTRL_G3 1034 " "Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.378 ns; Loc. = CLKCTRL_G3; Fanout = 1034; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -336 0 168 -320 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(0.553 ns) 3.809 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|ram_block1a3~porta_datain_reg0 3 MEM M4K_X50_Y56 1 " "Info: 3: + IC(1.878 ns) + CELL(0.553 ns) = 3.809 ns; Loc. = M4K_X50_Y56; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5af1.tdf" "" { Text "E:/体系结构新案/LC3_pipe/db/altsyncram_5af1.tdf" 104 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 40.35 % ) " "Info: Total cell delay = 1.537 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.272 ns ( 59.65 % ) " "Info: Total interconnect delay = 2.272 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.809 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.809 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.394ns 1.878ns } { 0.000ns 0.984ns 0.000ns 0.553ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.233 ns + " "Info: + Micro hold delay of destination is 0.233 ns" {  } { { "db/altsyncram_5af1.tdf" "" { Text "E:/体系结构新案/LC3_pipe/db/altsyncram_5af1.tdf" 104 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.594 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MD\[3\] 1 PIN PIN_P38 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P38; Fanout = 1; PIN Node = 'MD\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MD[3] } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -344 792 968 -328 "MD\[15..0\]" "" } { -248 756 804 -232 "MD\[15..0\]" "" } { 8 952 1016 24 "MD\[15..12\]" "" } { -136 952 1016 -120 "MD\[3..0\]" "" } { -88 952 1016 -72 "MD\[7..4\]" "" } { -40 952 1016 -24 "MD\[11..8\]" "" } { -352 728 792 -336 "MD\[15..0\]" "" } { -328 360 416 -312 "MD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.953 ns) 0.953 ns MD~12 2 COMB IOC_X0_Y58_N3 7 " "Info: 2: + IC(0.000 ns) + CELL(0.953 ns) = 0.953 ns; Loc. = IOC_X0_Y58_N3; Fanout = 7; COMB Node = 'MD~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { MD[3] MD~12 } "NODE_NAME" } } { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -344 792 968 -328 "MD\[15..0\]" "" } { -248 756 804 -232 "MD\[15..0\]" "" } { 8 952 1016 24 "MD\[15..12\]" "" } { -136 952 1016 -120 "MD\[3..0\]" "" } { -88 952 1016 -72 "MD\[7..4\]" "" } { -40 952 1016 -24 "MD\[11..8\]" "" } { -352 728 792 -336 "MD\[15..0\]" "" } { -328 360 416 -312 "MD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.531 ns) + CELL(0.110 ns) 6.594 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|ram_block1a3~porta_datain_reg0 3 MEM M4K_X50_Y56 1 " "Info: 3: + IC(5.531 ns) + CELL(0.110 ns) = 6.594 ns; Loc. = M4K_X50_Y56; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|ram_block1a3~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.641 ns" { MD~12 lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5af1.tdf" "" { Text "E:/体系结构新案/LC3_pipe/db/altsyncram_5af1.tdf" 104 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.063 ns ( 16.12 % ) " "Info: Total cell delay = 1.063 ns ( 16.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.531 ns ( 83.88 % ) " "Info: Total interconnect delay = 5.531 ns ( 83.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { MD[3] MD~12 lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { MD[3] {} MD~12 {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.531ns } { 0.000ns 0.953ns 0.110ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.809 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.809 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.394ns 1.878ns } { 0.000ns 0.984ns 0.000ns 0.553ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.594 ns" { MD[3] MD~12 lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.594 ns" { MD[3] {} MD~12 {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_5af1:auto_generated|ram_block1a3~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.531ns } { 0.000ns 0.953ns 0.110ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 18:59:35 2013 " "Info: Processing ended: Fri May 24 18:59:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
