{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 15:32:05 2022 " "Info: Processing started: Sun Nov 06 15:32:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ins_decode -c ins_decode " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ins_decode -c ins_decode" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ins_decode " "Info: Elaborating entity \"ins_decode\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en ins_decode.v(7) " "Warning (10235): Verilog HDL Always Construct warning at ins_decode.v(7): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Info: Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Info: Implemented 21 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 15:32:06 2022 " "Info: Processing ended: Sun Nov 06 15:32:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 15:32:07 2022 " "Info: Processing started: Sun Nov 06 15:32:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ins_decode -c ins_decode " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ins_decode -c ins_decode" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ins_decode EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design ins_decode" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "Warning: No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mova " "Info: Pin mova not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { mova } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { mova } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "movb " "Info: Pin movb not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { movb } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { movb } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "movc " "Info: Pin movc not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { movc } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { movc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add " "Info: Pin add not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { add } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { add } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub " "Info: Pin sub not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { sub } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "and1 " "Info: Pin and1 not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { and1 } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { and1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "not1 " "Info: Pin not1 not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { not1 } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { not1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rsr " "Info: Pin rsr not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { rsr } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { rsr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rsl " "Info: Pin rsl not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { rsl } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { rsl } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp " "Info: Pin jmp not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { jmp } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { jmp } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jz " "Info: Pin jz not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { jz } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { jz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jc " "Info: Pin jc not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { jc } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { jc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1 " "Info: Pin in1 not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { in1 } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1 " "Info: Pin out1 not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { out1 } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nop " "Info: Pin nop not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { nop } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { nop } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "halt " "Info: Pin halt not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { halt } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { halt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Info: Pin ir\[0\] not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ir[0] } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Info: Pin ir\[1\] not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ir[1] } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Info: Pin ir\[7\] not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ir[7] } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Info: Pin ir\[6\] not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ir[6] } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { en } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 2 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Info: Pin ir\[4\] not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ir[4] } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Info: Pin ir\[5\] not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ir[5] } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Info: Pin ir\[2\] not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ir[2] } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Info: Pin ir\[3\] not assigned to an exact location on the device" {  } { { "d:/2345downloads/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/2345downloads/quartus/bin/pin_planner.ppl" { ir[3] } } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } } { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 9 16 0 " "Info: Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 9 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mova 0 " "Info: Pin \"mova\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "movb 0 " "Info: Pin \"movb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "movc 0 " "Info: Pin \"movc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add 0 " "Info: Pin \"add\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sub 0 " "Info: Pin \"sub\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "and1 0 " "Info: Pin \"and1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "not1 0 " "Info: Pin \"not1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rsr 0 " "Info: Pin \"rsr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rsl 0 " "Info: Pin \"rsl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jmp 0 " "Info: Pin \"jmp\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jz 0 " "Info: Pin \"jz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jc 0 " "Info: Pin \"jc\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in1 0 " "Info: Pin \"in1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1 0 " "Info: Pin \"out1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "nop 0 " "Info: Pin \"nop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "halt 0 " "Info: Pin \"halt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 15:32:09 2022 " "Info: Processing ended: Sun Nov 06 15:32:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 15:32:10 2022 " "Info: Processing started: Sun Nov 06 15:32:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ins_decode -c ins_decode " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ins_decode -c ins_decode" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 15:32:11 2022 " "Info: Processing ended: Sun Nov 06 15:32:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 15:32:13 2022 " "Info: Processing started: Sun Nov 06 15:32:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ins_decode -c ins_decode --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ins_decode -c ins_decode --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ir\[7\] mova 11.710 ns Longest " "Info: Longest tpd from source pin \"ir\[7\]\" to destination pin \"mova\" is 11.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns ir\[7\] 1 PIN PIN_G12 14 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 14; PIN Node = 'ir\[7\]'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.875 ns) + CELL(0.346 ns) 6.028 ns mova~3 2 COMB LCCOMB_X9_Y4_N18 3 " "Info: 2: + IC(4.875 ns) + CELL(0.346 ns) = 6.028 ns; Loc. = LCCOMB_X9_Y4_N18; Fanout = 3; COMB Node = 'mova~3'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { ir[7] mova~3 } "NODE_NAME" } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.346 ns) 7.236 ns mova~4 3 COMB LCCOMB_X11_Y5_N18 1 " "Info: 3: + IC(0.862 ns) + CELL(0.346 ns) = 7.236 ns; Loc. = LCCOMB_X11_Y5_N18; Fanout = 1; COMB Node = 'mova~4'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { mova~3 mova~4 } "NODE_NAME" } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(1.942 ns) 11.710 ns mova 4 PIN PIN_H16 0 " "Info: 4: + IC(2.532 ns) + CELL(1.942 ns) = 11.710 ns; Loc. = PIN_H16; Fanout = 0; PIN Node = 'mova'" {  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.474 ns" { mova~4 mova } "NODE_NAME" } } { "ins_decode.v" "" { Text "C:/Users/Lenovo/Desktop/学习/电路与电子学/实验二/孙照海/ins_decode/ins_decode.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.441 ns ( 29.39 % ) " "Info: Total cell delay = 3.441 ns ( 29.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.269 ns ( 70.61 % ) " "Info: Total interconnect delay = 8.269 ns ( 70.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/2345downloads/quartus/bin/TimingClosureFloorplan.fld" "" "11.710 ns" { ir[7] mova~3 mova~4 mova } "NODE_NAME" } } { "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/2345downloads/quartus/bin/Technology_Viewer.qrui" "11.710 ns" { ir[7] {} ir[7]~combout {} mova~3 {} mova~4 {} mova {} } { 0.000ns 0.000ns 4.875ns 0.862ns 2.532ns } { 0.000ns 0.807ns 0.346ns 0.346ns 1.942ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 15:32:13 2022 " "Info: Processing ended: Sun Nov 06 15:32:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
