Assembler report for my_uart_top
Mon Jan 25 10:52:27 2016
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Jan 25 10:52:27 2016 ;
; Revision Name         ; my_uart_top                           ;
; Top-level Entity Name ; my_uart_top                           ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE6E22C8                           ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+---------------------------------------------------------+
; Assembler Generated Files                               ;
+---------------------------------------------------------+
; File Name                                               ;
+---------------------------------------------------------+
; D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.sof ;
+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Assembler Device Options: D:/ZiSyncBackup/A4_FPGA/uartverilog_Ram/my_uart_top.sof ;
+----------------+------------------------------------------------------------------+
; Option         ; Setting                                                          ;
+----------------+------------------------------------------------------------------+
; Device         ; EP4CE6E22C8                                                      ;
; JTAG usercode  ; 0xFFFFFFFF                                                       ;
; Checksum       ; 0x00170F16                                                       ;
+----------------+------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Full Version
    Info: Processing started: Mon Jan 25 10:52:26 2016
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off my_uart_top -c my_uart_top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 633 megabytes
    Info: Processing ended: Mon Jan 25 10:52:27 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


