
---------- Begin Simulation Statistics ----------
final_tick                                 1308752000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33835                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867388                       # Number of bytes of host memory used
host_op_rate                                    34754                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.56                       # Real time elapsed on the host
host_tick_rate                               44281420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1027167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001309                       # Number of seconds simulated
sim_ticks                                  1308752000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.333716                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  414034                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               453320                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            225116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1835242                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1688                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5218                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3530                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1871967                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15186                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          226                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2099358                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2115561                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            224437                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     247012                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6199                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3830612                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1002021                       # Number of instructions committed
system.cpu.commit.committedOps                1029188                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2039997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.504505                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.003672                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1556716     76.31%     76.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23512      1.15%     77.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       431084     21.13%     98.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9319      0.46%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6160      0.30%     99.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2183      0.11%     99.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3364      0.16%     99.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1460      0.07%     99.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6199      0.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2039997                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                    800491                       # Number of committed integer instructions.
system.cpu.commit.loads                         35378                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756593     73.51%     73.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.04%     73.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.01%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.01%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35378      3.44%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         236587     22.99%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1029188                       # Class of committed instruction
system.cpu.commit.refs                         271965                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1027167                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.617508                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.617508                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                351807                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   724                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               412582                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                7727027                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   775299                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1161436                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 224918                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2616                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 26732                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1871967                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    943346                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1270623                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  8098                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        7729982                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  451194                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.715171                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1043923                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             430908                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.953184                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2540192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.073289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.518820                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1336582     52.62%     52.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6320      0.25%     52.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    13844      0.54%     53.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8277      0.33%     53.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   402760     15.86%     69.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     9549      0.38%     69.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4778      0.19%     70.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4205      0.17%     70.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   753877     29.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2540192                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           77316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               262219                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   727994                       # Number of branches executed
system.cpu.iew.exec_nop                        199509                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.164981                       # Inst execution rate
system.cpu.iew.exec_refs                       358068                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     255030                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  275495                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                163123                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                377                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2389                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               275967                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4881961                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                103038                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            889525                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3049348                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   731                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 224918                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   724                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           196                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1569                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1790                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       127745                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        39380                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             26                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       260698                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1521                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2951503                       # num instructions consuming a value
system.cpu.iew.wb_count                       2993430                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.499601                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1474574                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.143618                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3020055                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3735248                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2051385                       # number of integer regfile writes
system.cpu.ipc                               0.382043                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.382043                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3519457     89.35%     89.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  429      0.01%     89.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   138      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  16      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 65      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   17      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  77      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               158076      4.01%     93.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              260572      6.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3938874                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5296                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001345                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1561     29.48%     29.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.02%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     29.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     29.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1867     35.25%     64.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1866     35.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3941258                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10419077                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2991054                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           8333600                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4682075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3938874                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 377                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3655275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1855                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            203                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1953176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2540192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.550621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.016909                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1367336     53.83%     53.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              218767      8.61%     62.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              235156      9.26%     71.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22974      0.90%     72.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              421694     16.60%     89.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              209276      8.24%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                9732      0.38%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               52731      2.08%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2526      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2540192                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.504818                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2909                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6013                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2376                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              4151                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1155                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1277                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               163123                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              275967                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2712980                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                          2617508                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  283292                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1240714                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     33                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   993960                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    385                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   112                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12196452                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6768957                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9175639                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    968982                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  45213                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 224918                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 46935                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  7934886                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          7467215                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22105                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2503                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     25870                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            597                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3159                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6887553                       # The number of ROB reads
system.cpu.rob.rob_writes                    10220145                       # The number of ROB writes
system.cpu.timesIdled                            2537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2310                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     184                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62503                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1011                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26347                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26346                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1011                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  54804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1750912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1750912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27439                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27439    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27439                       # Request fanout histogram
system.membus.reqLayer0.occupancy            34767500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          144024250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4946                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             199                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26347                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5202                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          261                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       649472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3333184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3982656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               8                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31900                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020183                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31887     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31900                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           61670500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39952500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7803000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4339                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  114                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4453                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4339                       # number of overall hits
system.l2.overall_hits::.cpu.data                 114                       # number of overall hits
system.l2.overall_hits::total                    4453                       # number of overall hits
system.l2.demand_misses::.cpu.inst                863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              26495                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27358                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               863                       # number of overall misses
system.l2.overall_misses::.cpu.data             26495                       # number of overall misses
system.l2.overall_misses::total                 27358                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1992668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2060981500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68313500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1992668000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2060981500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.165898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995716                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.860017                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.165898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995716                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.860017                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79158.169177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75209.209285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75333.778054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79158.169177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75209.209285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75333.778054                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         26495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        26495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27358                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59683500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1727727501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1787411001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59683500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1727727501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1787411001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.165898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.165898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.860017                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69158.169177                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65209.567881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65334.125338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69158.169177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65209.567881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65334.125338                       # average overall mshr miss latency
system.l2.replacements                              8                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25473                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25473                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25473                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4934                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4934                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4934                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4934                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1980458500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1980458500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         26348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26348                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75168.273428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75168.273428                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        26347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1716998001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1716998001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65168.634038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65168.634038                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4339                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          863                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              863                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.165898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.165898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79158.169177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79158.169177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          863                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59683500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.165898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.165898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69158.169177                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69158.169177                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12209500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12209500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.567050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.567050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82496.621622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82496.621622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10729500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10729500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.567050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.567050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72496.621622                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72496.621622                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1524500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1524500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18820.987654                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18820.987654                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12218.787393                       # Cycle average of tags in use
system.l2.tags.total_refs                       62408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27438                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.274510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.341201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       833.244012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11318.202181                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.025429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.345404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.372888                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        21449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3598                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.837097                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    527358                       # Number of tag accesses
system.l2.tags.data_accesses                   527358                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1695680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1750912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           26495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42202037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1295646540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1337848576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42202037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42202037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          48902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                48902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          48902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42202037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1295646540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1337897478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     26495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55005                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27358                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    151667000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  136790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               664629500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5543.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24293.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    847.117135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   697.038661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.851966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          127      6.15%      6.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          136      6.58%     12.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      1.89%     14.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           73      3.53%     18.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      2.27%     20.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      2.23%     22.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      2.08%     24.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      1.02%     25.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1534     74.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2066                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1750912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1750912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1337.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1337.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1308718000                       # Total gap between requests
system.mem_ctrls.avgGap                      47835.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1695680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 42202036.749514035881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1295646539.604141950607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        26495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24160250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    640469250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27995.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24173.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7639800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4060650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            99902880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     103259520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        334720530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        220691040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          770274420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.556442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    564958500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     43680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    700113500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7118580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3779820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            95433240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     103259520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        346071510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        211132320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          766794990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.897855                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    540372000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     43680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    724700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       936778                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           936778                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       936778                       # number of overall hits
system.cpu.icache.overall_hits::total          936778                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6568                       # number of overall misses
system.cpu.icache.overall_misses::total          6568                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    156185000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156185000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    156185000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156185000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       943346                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       943346                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       943346                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       943346                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006962                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006962                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006962                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006962                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23779.689403                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23779.689403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23779.689403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23779.689403                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          652                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4946                       # number of writebacks
system.cpu.icache.writebacks::total              4946                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1366                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1366                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1366                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1366                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122036000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122036000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122036000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122036000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005514                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23459.438677                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23459.438677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23459.438677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23459.438677                       # average overall mshr miss latency
system.cpu.icache.replacements                   4946                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       936778                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          936778                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6568                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    156185000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156185000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       943346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       943346                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006962                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23779.689403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23779.689403                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122036000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122036000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23459.438677                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23459.438677                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.857370                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              941980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5202                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            181.080354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.857370                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1891894                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1891894                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       124167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           124167                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       124298                       # number of overall hits
system.cpu.dcache.overall_hits::total          124298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       210724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         210724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       210731                       # number of overall misses
system.cpu.dcache.overall_misses::total        210731                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12552694311                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12552694311                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12552694311                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12552694311                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       334891                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       334891                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       335029                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       335029                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.629232                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.629232                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.628993                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.628993                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59569.362346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59569.362346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59567.383589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59567.383589                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        58252                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               321                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   181.470405                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25473                       # number of writebacks
system.cpu.dcache.writebacks::total             25473                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       184042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       184042                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       184042                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       184042                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26689                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2035792970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2035792970                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2036308470                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2036308470                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.079674                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.079674                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.079662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.079662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76298.364815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76298.364815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76297.668328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76297.668328                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25665                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        97895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           97895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        98428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        98428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53272.045028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53272.045028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          280                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          280                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13197000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13197000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52162.055336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52162.055336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       210133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210133                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12522461337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12522461337                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       236361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       236361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.889034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.889034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59593.026022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59593.026022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       183762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       183762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2020814996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2020814996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.111571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.111571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76630.199689                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76630.199689                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           131                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050725                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       515500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       515500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050725                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1838974                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1838974                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31706.448276                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31706.448276                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1780974                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1780974                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30706.448276                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30706.448276                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        92000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        92000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        82000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003509                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003509                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        82000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        82000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           915.585103                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              151408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26689                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.673049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   915.585103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.894126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.894126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          789                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            697593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           697593                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1308752000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1308752000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
