DIGEST 918f6a7b04b3240a24bf2931cc5f88ed
FThieleUniversal.verification.BridgeProof
R24:26 Coq.micromega.Lia <> <> lib
R65:66 ThieleUniversal.TM <> <> lib
R68:78 ThieleUniversal.UTM_Program <> <> lib
R80:89 ThieleUniversal.UTM_Encode <> <> lib
R141:157 ThieleUniversal.verification.BridgeDefinitions <> <> lib
R209:225 ThieleUniversal.verification.BridgeCheckpoints <> <> lib
prf 543:559 <> prove_segment_0_3
R608:610 Coq.Init.Logic <> ::type_scope:x_'='_x not
R564:579 ThieleUniversal.verification.BridgeDefinitions <> check_transition def
R581:592 ThieleUniversal.verification.BridgeCheckpoints <> checkpoint_0 def
R594:605 ThieleUniversal.verification.BridgeCheckpoints <> checkpoint_3 def
R611:614 Coq.Init.Datatypes <> true constr
prf 719:735 <> prove_segment_3_9
R784:786 Coq.Init.Logic <> ::type_scope:x_'='_x not
R740:755 ThieleUniversal.verification.BridgeDefinitions <> check_transition def
R757:768 ThieleUniversal.verification.BridgeCheckpoints <> checkpoint_3 def
R770:781 ThieleUniversal.verification.BridgeCheckpoints <> checkpoint_9 def
R787:790 Coq.Init.Datatypes <> true constr
prf 896:913 <> prove_segment_9_15
R963:965 Coq.Init.Logic <> ::type_scope:x_'='_x not
R918:933 ThieleUniversal.verification.BridgeDefinitions <> check_transition def
R935:946 ThieleUniversal.verification.BridgeCheckpoints <> checkpoint_9 def
R948:960 ThieleUniversal.verification.BridgeCheckpoints <> checkpoint_15 def
R966:969 Coq.Init.Datatypes <> true constr
prf 1076:1094 <> prove_segment_15_19
R1145:1147 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1099:1114 ThieleUniversal.verification.BridgeDefinitions <> check_transition def
R1116:1128 ThieleUniversal.verification.BridgeCheckpoints <> checkpoint_15 def
R1130:1142 ThieleUniversal.verification.BridgeCheckpoints <> checkpoint_19 def
R1148:1151 Coq.Init.Datatypes <> true constr
prf 1348:1373 <> cpu_tm_general_isomorphism
binder 1384:1385 <> tm:1
binder 1387:1390 <> conf:2
R1441:1446 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1409:1412 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R1395:1400 Coq.Init.Datatypes <> length def
R1402:1408 ThieleUniversal.verification.BridgeDefinitions <> program def
R1413:1440 ThieleUniversal.UTM_Program UTM_Program RULES_START_ADDR def
R1559:1564 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1493:1500 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R1447:1452 Coq.Init.Datatypes <> length def
R1455:1477 ThieleUniversal.UTM_Encode UTM_Encode encode_rules def
R1483:1490 ThieleUniversal.TM <> tm_rules proj
R1479:1480 ThieleUniversal.verification.BridgeProof <> tm:1 var
R1528:1530 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R1501:1527 ThieleUniversal.UTM_Program UTM_Program TAPE_START_ADDR def
R1531:1558 ThieleUniversal.UTM_Program UTM_Program RULES_START_ADDR def
R1575:1585 ThieleUniversal.verification.BridgeDefinitions <> setup_state def
R1587:1588 ThieleUniversal.verification.BridgeProof <> tm:1 var
R1590:1593 ThieleUniversal.verification.BridgeProof <> conf:2 var
binder 1569:1570 <> st:3
R1642:1647 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R1625:1627 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1600:1611 ThieleUniversal.CPU <> read_reg def
R1613:1621 ThieleUniversal.CPU <> REG_Q def
R1623:1624 ThieleUniversal.verification.BridgeProof <> st:3 var
R1628:1630 Coq.Init.Datatypes <> fst def
R1633:1635 Coq.Init.Datatypes <> fst def
R1637:1640 ThieleUniversal.verification.BridgeProof <> conf:2 var
R1687:1692 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R1676:1678 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1648:1659 ThieleUniversal.CPU <> read_reg def
R1661:1672 ThieleUniversal.CPU <> REG_HEAD def
R1674:1675 ThieleUniversal.verification.BridgeProof <> st:3 var
R1679:1681 Coq.Init.Datatypes <> snd def
R1683:1686 ThieleUniversal.verification.BridgeProof <> conf:2 var
R1693:1706 ThieleUniversal.verification.BridgeDefinitions <> tape_window_ok def
R1708:1709 ThieleUniversal.verification.BridgeProof <> st:3 var
R1712:1714 Coq.Init.Datatypes <> snd def
R1717:1719 Coq.Init.Datatypes <> fst def
R1721:1724 ThieleUniversal.verification.BridgeProof <> conf:2 var
R1744:1761 ThieleUniversal.verification.BridgeDefinitions <> cpu_tm_isomorphism thm
R1744:1761 ThieleUniversal.verification.BridgeDefinitions <> cpu_tm_isomorphism thm
