
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.15.153.1-microsoft-standard-WSL2' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -f /home/hyouka/project/snitch/filelist -full64 -sverilog +lint=TFIPC-L \
+notimingcheck +v2k +incdir+/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include \
+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include \
+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include \
+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include \
+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include \
+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include \
+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include \
+incdir+/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/include \
+incdir+/home/hyouka/project/snitch/hw/reqrsp_interface/include +incdir+/home/hyouka/project/snitch/hw/mem_interface/include \
+incdir+/home/hyouka/project/snitch/hw/tcdm_interface/include +incdir+/home/hyouka/project/snitch/hw/snitch/include \
+incdir+/home/hyouka/project/snitch/hw/snitch_ssr/include -debug_access -debug_region=cell+lib \
-lca -l vcs.log -top top_tb +libext+.v +libext+.sv -assert svaext -o ./work-vcs -fsdb \
-R +define+TARGET_RTL +define+TARGET_SIMULATION +define+TARGET_SNITCH_CLUSTER +define+TARGET_TEST \
+define+TARGET_VCS
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Wed Sep 11 13:35:34 2024
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/clk_rst_gen.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/rand_id_queue.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/rand_stream_mst.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/rand_synch_holdable_driver.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/rand_verif_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/signal_highlighter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/sim_timeout.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/stream_watchdog.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/rand_synch_driver.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/src/rand_stream_slv.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_verification-34173c1a42056248/test/tb_clk_rst_gen.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/rtl/tc_sram.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/rtl/tc_sram_impl.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/rtl/tc_clk.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/cluster_pwr_cells.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/generic_memory.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/generic_rom.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/pad_functional.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/pulp_buffer.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/pulp_pwr_cells.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/tc_pwr.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/test/tb_tc_sram.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/pulp_clock_gating_async.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/cluster_clk_cells.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/tech_cells_generic-f06a8e285ea4a145/src/deprecated/pulp_clk_cells.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/binary_to_gray.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cb_filter_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cc_onehot.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_reset_ctrlr_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cf_math_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/clk_int_div.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/credit_counter.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/credit_counter.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/credit_counter.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/delta_counter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/ecc_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/edge_propagator_tx.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/exp_backoff.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/fifo_v3.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/gray_to_binary.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/isochronous_4phase_handshake.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/isochronous_4phase_handshake.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/isochronous_spill_register.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/isochronous_spill_register.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/lfsr.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/lfsr_16bit.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/lfsr_8bit.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/lossy_valid_to_stream.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/mv_filter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/onehot_to_bin.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/plru_tree.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/passthrough_stream_fifo.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/passthrough_stream_fifo.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/passthrough_stream_fifo.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/popcount.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/rr_arb_tree.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/rstgen_bypass.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/serial_deglitch.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/shift_reg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/shift_reg_gated.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/shift_reg_gated.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/spill_register_flushable.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_demux.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_filter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_fork.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_intf.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_join_dynamic.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_mux.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_throttle.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_throttle.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/sub_per_hash.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/sync.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/sync_wedge.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/unread.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/read.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/addr_decode_dync.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_2phase.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_4phase.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/clk_int_div_static.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/addr_decode.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/addr_decode_napot.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/multiaddr_decode.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cb_filter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_fifo_2phase.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/clk_mux_glitch_free.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/counter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/ecc_decode.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/ecc_encode.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/edge_detect.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/lzc.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/max_counter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/rstgen.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/spill_register.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_delay.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_fifo.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_fork_dynamic.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_join.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_reset_ctrlr.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_fifo_gray.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_fifo_gray.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/fall_through_register.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/id_queue.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_to_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_to_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_arbiter_flushable.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_fifo_optimal_wrap.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_register.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_register.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_xbar.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_fifo_gray_clearable.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_fifo_gray_clearable.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_2phase_clearable.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/cdc_2phase_clearable.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/mem_to_banks_detailed.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_arbiter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_omega_net.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/mem_to_banks.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/sram.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/clock_divider_counter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/clk_div.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/find_first_one.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/generic_LFSR_8bit.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/generic_fifo.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/prioarbiter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/pulp_sync.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/pulp_sync_wedge.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/rrarbiter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/clock_divider.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/fifo_v2.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/deprecated/fifo_v1.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/edge_propagator_ack.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/edge_propagator.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/edge_propagator_rx.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_intf.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_err_slv.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_err_slv.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_err_slv.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_regs.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_regs.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_regs.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_regs.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_cdc.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_cdc.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_cdc.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_demux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_demux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_test.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/test/tb_apb_regs.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/test/tb_apb_regs.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/test/tb_apb_cdc.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/test/tb_apb_cdc.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/test/tb_apb_demux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/include/apb/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/test/tb_apb_demux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_intf.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_intf.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_atop_filter.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_atop_filter.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_atop_filter.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_burst_splitter.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_burst_splitter.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_burst_splitter.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_bus_compare.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_bus_compare.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc_dst.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc_dst.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc_dst.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc_src.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc_src.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc_src.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cut.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cut.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cut.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_delayer.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_delayer.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_delayer.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux_simple.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux_simple.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux_simple.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux_simple.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_dw_downsizer.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_dw_upsizer.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_fifo.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_fifo.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_fifo.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_id_remap.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_id_remap.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_id_remap.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_id_remap.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_id_prepend.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_isolate.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_isolate.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_isolate.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_isolate.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_join.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_join.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_demux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_demux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_dw_converter.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_dw_converter.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_dw_converter.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_dw_converter.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_from_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_from_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_join.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_join.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_lfsr.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_lfsr.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_mailbox.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_mailbox.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_mailbox.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_mailbox.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_mux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_mux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_regs.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_regs.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_regs.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_regs.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_to_apb.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_to_apb.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_to_apb.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_to_apb.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_to_axi.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_modify_address.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_modify_address.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_modify_address.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_mux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_mux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_rw_join.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_rw_join.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_rw_join.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_rw_split.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_rw_split.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_rw_split.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_serializer.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_serializer.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_serializer.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_serializer.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_slave_compare.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_slave_compare.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_throttle.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_detailed_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_detailed_mem.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_detailed_mem.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_detailed_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_cdc.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_demux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_err_slv.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_dw_converter.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_dw_converter.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_dw_converter.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_from_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_from_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_id_serialize.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_id_serialize.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_id_serialize.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lfsr.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lfsr.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_multicut.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_multicut.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_multicut.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_axi_lite.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_axi_lite.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_axi_lite.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_zero_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_zero_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_interleaved_xbar.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_interleaved_xbar.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_interleaved_xbar.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_iw_converter.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_iw_converter.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_iw_converter.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_xbar.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_xbar.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_lite_xbar.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_xbar_unmuxed.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_banked.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_banked.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_banked.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_interleaved.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_interleaved.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_interleaved.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_split.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_split.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_to_mem_split.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_xbar.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_xbar.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_xbar.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_xp.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_xp.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_xp.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_xp.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_chan_compare.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_dumper.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_dumper.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_dumper.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_sim_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_sim_mem.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_sim_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_test.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_intf.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_cut.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_cut.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_cut.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_dw_downsizer.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_dw_downsizer.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_dw_downsizer.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_dw_upsizer.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_dw_upsizer.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_dw_upsizer.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_multicut.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_multicut.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_multicut.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/test/axi_stream_test.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/defs_div_sqrt_mvp.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/iteration_div_sqrt_mvp.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/control_mvp.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/norm_div_sqrt_mvp.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/norm_div_sqrt_mvp.sv, 44
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/preprocess_mvp.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/preprocess_mvp.sv, 35
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/nrbd_nrsc_mvp.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/nrbd_nrsc_mvp.sv, 34
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/div_sqrt_top_mvp.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/div_sqrt_top_mvp.sv, 35
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/div_sqrt_mvp_wrapper.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/hyouka/project/snitch/.bender/git/checkouts/fpu_div_sqrt_mvp-f65f24849edf041f/hdl/div_sqrt_mvp_wrapper.sv, 39
$unit
  Package 'defs_div_sqrt_mvp' already wildcard imported. 
  Ignoring defs_div_sqrt_mvp::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_intf.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_rready_converter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_atop_resolver.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_atop_resolver.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_atop_resolver.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_atop_resolver.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_cut.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_demux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_demux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_err_sbr.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_err_sbr.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_err_sbr.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_mux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_mux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_sram_shim.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_xbar.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_xbar.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_xbar.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/obi_asserter.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/obi_asserter.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/obi_test.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/obi_sim_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/obi_sim_mem.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/obi_sim_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/tb_obi_xbar.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/tb_obi_xbar.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/tb_obi_xbar.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/atop_golden_mem_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/tb_obi_atop_resolver.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/tb_obi_atop_resolver.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/tb_obi_atop_resolver.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_intf.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/apb_to_reg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/axi_lite_to_reg.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/axi_lite_to_reg.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/axi_lite_to_reg.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/axi_lite_to_reg.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/axi_lite_to_reg.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/axi_to_reg_v2.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/axi_to_reg_v2.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/periph_to_reg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_cdc.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_cut.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_cut.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_cut.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_demux.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_err_slv.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_filter_empty_writes.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_mux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_mux.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_to_apb.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_to_mem.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_to_mem.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_to_tlul.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_to_axi.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_to_axi.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_uniform.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/vendor/lowrisc_opentitan/src/prim_subreg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/deprecated/axi_to_reg.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/deprecated/axi_to_reg.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/src/reg_test.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1r_1w_test_wrap.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1w_64b_multi_port_read_32b_1row.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1w_multi_port_read_1row.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1r_1w_all.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1r_1w_all_test_wrap.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1r_1w_be.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1r_1w.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1r_1w_1row.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1w_128b_multi_port_read_32b.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1w_64b_multi_port_read_32b.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1w_64b_1r_32b.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1w_multi_port_read_be.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_1w_multi_port_read.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_2r_1w_asymm.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_2r_1w_asymm_test_wrap.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_2r_2w.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_3r_2w.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_3r_2w_be.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_multi_way_1w_64b_multi_port_read_32b.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/scm-99f06c847090d5db/latch_scm/register_file_multi_way_1w_multi_port_read.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_res_tbl.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_riscv_amos_alu.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_riscv_amos.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_riscv_lrsc.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_riscv_atomics.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_riscv_atomics.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_riscv_lrsc_wrap.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_riscv_amos_wrap.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/src/axi_riscv_atomics_wrap.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/test/tb_axi_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/test/golden_memory.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/test/axi_riscv_atomics_tb.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/test/axi_riscv_atomics_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/test/axi_riscv_lrsc_tb.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/test/axi_riscv_lrsc_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/riscv_instr_branch.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/multi_accept_rr_arb.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_axi_to_cache.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_axi_to_cache.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_refill.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_lfsr.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_lookup_parallel.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_lookup_parallel.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_lookup_serial.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_lookup_serial.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_handler.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_handler.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_read_only_cache.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_read_only_cache.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_read_only_cache.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/test/snitch_read_only_cache_tb.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/test/snitch_read_only_cache_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/test/snitch_read_only_cache_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/test/snitch_read_only_cache_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_cast_multi.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_cast_multi.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_classifier.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_divsqrt_th_32.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_divsqrt_th_32.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_divsqrt_multi.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_divsqrt_multi.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_fma.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_fma.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_fma_multi.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_fma_multi.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_sdotp_multi.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_sdotp_multi.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_sdotp_multi_wrapper.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_sdotp_multi_wrapper.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_noncomp.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_noncomp.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_opgroup_block.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_opgroup_fmt_slice.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_opgroup_multifmt_slice.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_opgroup_multifmt_slice.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_rounding.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/lfsr_sr.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_top.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/idma_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_axil_read.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_axil_write.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_axi_read.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_axi_read.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_axi_write.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_axi_write.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_axis_read.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_axis_write.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_channel_coupler.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_channel_coupler.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_channel_coupler.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_dataflow_element.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_error_handler.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_error_handler.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_error_handler.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_error_handler.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_init_read.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_init_write.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_legalizer_page_splitter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_legalizer_pow2_splitter.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_obi_read.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_obi_write.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_tilelink_read.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_tilelink_read.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_tilelink_write.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/backend/idma_tilelink_write.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/tilelink/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/tilelink/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/tilelink/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/tilelink/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/tilelink/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/include/axi_stream/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/include/obi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/tilelink/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/idma_generated.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/midend/idma_mp_dist_midend.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/midend/idma_mp_dist_midend.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/midend/idma_mp_split_midend.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/midend/idma_mp_split_midend.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/midend/idma_nd_midend.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/midend/idma_nd_midend.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/guard.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/midend/idma_nd_midend.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/midend/idma_rt_midend.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/inst64/idma_inst64_snitch_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_ar_gen.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_ar_gen.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_ar_gen.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_ar_gen_prefetch.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_ar_gen_prefetch.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_ar_gen_prefetch.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_reader.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_reader.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_reader_gater.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_reader_gater.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_reshaper.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/idma_transfer_id_gen.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/inst64/idma_inst64_events.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_reg_wrapper.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_reg_wrapper.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/inst64/idma_inst64_top.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/inst64/idma_inst64_top.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/include/idma/typedef.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/inst64/idma_inst64_top.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/target/rtl/include/idma/tracer.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/inst64/idma_inst64_top.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_top.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_top.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/.bender/git/checkouts/idma-bca94d2c15732af8/src/frontend/desc64/idma_desc64_top.sv'.
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dm_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/debug_rom/debug_rom.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/debug_rom/debug_rom_one_scratch.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dm_csrs.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dm_mem.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dmi_cdc.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dmi_jtag_tap.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dm_sba.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dm_top.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dmi_jtag.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dm_obi_top.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dmi_test.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dmi_intf.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/tb/jtag_dmi/jtag_intf.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/tb/jtag_dmi/jtag_test.sv'
Parsing design file '/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/tb/jtag_dmi/tb_jtag_dmi.sv'
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_intf.sv'
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/axi_to_reqrsp.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/axi_to_reqrsp.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/axi_to_reqrsp.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/axi_to_reqrsp.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/axi_to_reqrsp.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/axi_to_reqrsp.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/axi_to_reqrsp.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_cut.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_cut.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_cut.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_cut.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_demux.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_demux.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_demux.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_iso.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_iso.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_iso.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_iso.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_mux.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_mux.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_to_axi.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_to_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_to_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_to_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_to_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_to_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_to_axi.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_test.sv'
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/axi_to_reqrsp_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/axi_to_reqrsp_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/axi_to_reqrsp_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/axi_to_reqrsp_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/axi_to_reqrsp_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_demux_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_demux_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_idempotent_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_idempotent_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_mux_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_mux_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_to_axi_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_to_axi_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/reqrsp_interface/test/reqrsp_to_axi_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/mem_interface/src/mem_wide_narrow_mux.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/mem_interface/src/mem_wide_narrow_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/mem_interface/include/mem_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/mem_interface/src/mem_wide_narrow_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/mem_interface/include/mem_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/mem_interface/src/mem_wide_narrow_mux.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/mem_interface/src/mem_interface.sv'
Parsing design file '/home/hyouka/project/snitch/hw/mem_interface/src/mem_test.sv'
Parsing design file '/home/hyouka/project/snitch/hw/mem_interface/test/mem_wide_narrow_mux_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/mem_interface/include/mem_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/mem_interface/test/mem_wide_narrow_mux_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/tcdm_interface/src/tcdm_interface.sv'
Parsing design file '/home/hyouka/project/snitch/hw/tcdm_interface/src/axi_to_tcdm.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/axi_to_tcdm.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/tcdm_interface/src/reqrsp_to_tcdm.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/reqrsp_to_tcdm.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/reqrsp_to_tcdm.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/reqrsp_to_tcdm.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/reqrsp_to_tcdm.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/reqrsp_to_tcdm.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/tcdm_interface/src/tcdm_mux.sv'
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/tcdm_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/tcdm_mux.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/src/tcdm_mux.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/tcdm_interface/src/tcdm_test.sv'
Parsing design file '/home/hyouka/project/snitch/hw/tcdm_interface/test/reqrsp_to_tcdm_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/test/reqrsp_to_tcdm_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/test/reqrsp_to_tcdm_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/tcdm_interface/test/tcdm_mux_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/tcdm_interface/test/tcdm_mux_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch/src/snitch_pma_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch/src/riscv_instr.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch/src/snitch_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch/src/snitch_regfile_ff.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch/src/snitch_lsu.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch/src/snitch_lsu.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch/src/snitch_l0_tlb.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch/src/snitch_l0_tlb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch/src/snitch.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch/src/snitch.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch/src/snitch.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch/test/snitch_l0_tlb_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/snitch/include/snitch_vm/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch/test/snitch_l0_tlb_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_vm/src/snitch_ptw.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_vm/src/snitch_ptw.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_vm/src/snitch_ptw.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ipu/src/snitch_ipu_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ipu/src/snitch_ipu_alu.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ipu/src/snitch_int_ss.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ipu/src/snitch_int_ss.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_switch.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_credit_counter.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_credit_counter.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_credit_counter.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_indirector.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_indirector.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_indirector.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_intersector.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_intersector.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_addr_gen.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_addr_gen.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_addr_gen.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_streamer.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_streamer.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/snitch_ssr/include/snitch_ssr/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/src/snitch_ssr_streamer.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/test/fixture_ssr.sv'
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/test/fixture_ssr.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/test/fixture_ssr.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/snitch_ssr/include/snitch_ssr/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/test/fixture_ssr.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/test/fixture_ssr_streamer.sv'
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/test/fixture_ssr_streamer.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/test/fixture_ssr_streamer.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/snitch_ssr/include/snitch_ssr/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_ssr/test/fixture_ssr_streamer.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/test/tb_simple_ssr.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch_ssr/test/tb_simple_ssr_streamer.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_amo_shim.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_amo_shim.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_amo_shim.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_pkg.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_top.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_top.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_top.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_top.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_fpu.sv'
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_sequencer.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_sequencer.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_sequencer.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_tcdm_interconnect.sv'
Parsing included file '/home/hyouka/project/snitch/hw/mem_interface/include/mem_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_tcdm_interconnect.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_barrier.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_barrier.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_fp_ss.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_fp_ss.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_fp_ss.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_shared_muldiv.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_shared_muldiv.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cc.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cc.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cc.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/snitch/include/snitch_vm/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cc.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_clkdiv2.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_clkdiv2.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_hive.sv'
Parsing included file '/home/hyouka/project/snitch/hw/snitch/include/snitch_vm/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_hive.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/registers.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/mem_interface/include/mem_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/reqrsp_interface/include/reqrsp_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/snitch/include/snitch_vm/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/src/snitch_cluster.sv'.
Parsing design file '/home/hyouka/project/snitch/hw/snitch_cluster/test/snitch_tcdm_interconnect_tb.sv'
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/test/snitch_tcdm_interconnect_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/tcdm_interface/include/tcdm_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/test/snitch_tcdm_interconnect_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/mem_interface/include/mem_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/test/snitch_tcdm_interconnect_tb.sv'.
Parsing included file '/home/hyouka/project/snitch/hw/mem_interface/include/mem_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/hw/snitch_cluster/test/snitch_tcdm_interconnect_tb.sv'.
Parsing design file '/home/hyouka/project/snitch/snitch_cluster_wrapper.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/snitch_cluster_wrapper.sv'.
Parsing design file '/home/hyouka/project/snitch/test/tb_memory_axi.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/assign.svh'.
Back to file '/home/hyouka/project/snitch/test/tb_memory_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/test/tb_memory_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/typedef.svh'.
Back to file '/home/hyouka/project/snitch/test/tb_memory_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/test/tb_memory_axi.sv'.
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/include/common_cells/assertions.svh'.
Back to file '/home/hyouka/project/snitch/test/tb_memory_axi.sv'.
Parsing design file '/home/hyouka/project/snitch/test/tb_memory_regbus.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/register_interface-25e60bdb85519130/include/register_interface/assign.svh'.
Back to file '/home/hyouka/project/snitch/test/tb_memory_regbus.sv'.
Parsing design file '/home/hyouka/project/snitch/testharness.sv'
Parsing included file '/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/include/axi/typedef.svh'.
Back to file '/home/hyouka/project/snitch/testharness.sv'.
Parsing design file '/home/hyouka/project/snitch/top_tb.sv'
Top Level Modules:
       top_tb

Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/stream_intf.sv, 16
  Interface 'STREAM_DV' defined in logic library 'work' is never instantiated 
  in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_intf.sv, 13
  Interface 'APB' defined in logic library 'work' is never instantiated in 
  design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/apb-fff2c1aa9fcf2539/src/apb_intf.sv, 46
  Interface 'APB_DV' defined in logic library 'work' is never instantiated in 
  design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_intf.sv, 113
  Interface 'AXI_BUS_DV' defined in logic library 'work' is never instantiated
  in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_intf.sv, 269
  Interface 'AXI_BUS_ASYNC' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_intf.sv, 359
  Interface 'AXI_BUS_ASYNC_GRAY' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_intf.sv, 474
  Interface 'AXI_LITE_DV' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi-748ea77f6eda1e7b/src/axi_intf.sv, 540
  Interface 'AXI_LITE_ASYNC_GRAY' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_intf.sv, 8
  Interface 'AXI_STREAM_BUS' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi_stream-0676e821aabb04ed/src/axi_stream_intf.sv, 44
  Interface 'AXI_STREAM_BUS_DV' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_intf.sv, 7
  Interface 'OBI_BUS' defined in logic library 'work' is never instantiated in
  design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/obi_intf.sv, 101
  Interface 'OBI_BUS_DV' defined in logic library 'work' is never instantiated
  in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/obi-b673daa527717722/src/test/atop_golden_mem_pkg.sv, 7
  Interface 'OBI_ATOP_MONITOR_BUS' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/test/golden_memory.sv, 13
  Interface 'MONITOR_BUS' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/axi_riscv_atomics-2ded1ae7b24fd73c/test/golden_memory.sv, 54
  Interface 'MONITOR_BUS_DV' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/src/dmi_intf.sv, 9
  Interface 'DMI_BUS_DV' defined in logic library 'work' is never instantiated
  in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/.bender/git/checkouts/riscv-dbg-d1991d2f8f447149/tb/jtag_dmi/jtag_intf.sv, 5
  Interface 'JTAG_DV' defined in logic library 'work' is never instantiated in
  design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_intf.sv, 22
  Interface 'REQRSP_BUS' defined in logic library 'work' is never instantiated
  in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/hw/reqrsp_interface/src/reqrsp_intf.sv, 69
  Interface 'REQRSP_BUS_DV' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/hw/mem_interface/src/mem_interface.sv, 9
  Interface 'MEM_BUS' defined in logic library 'work' is never instantiated in
  design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/hw/mem_interface/src/mem_interface.sv, 57
  Interface 'MEM_BUS_DV' defined in logic library 'work' is never instantiated
  in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/hw/tcdm_interface/src/tcdm_interface.sv, 9
  Interface 'TCDM_BUS' defined in logic library 'work' is never instantiated 
  in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
/home/hyouka/project/snitch/hw/tcdm_interface/src/tcdm_interface.sv, 58
  Interface 'TCDM_BUS_DV' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.

No TimeScale specified

Warning-[SIOB] Select index out of bounds
/home/hyouka/project/snitch/.bender/git/checkouts/fpnew-ada121fb13725d96/src/fpnew_opgroup_multifmt_slice.sv, 453
"LANE_FORMATS[fmt]"
  The select index is out of declared bounds : [5:0].
  In module : fpnew_pkg.


Warning-[PCWM-W] Port connection width mismatch
/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/spill_register.sv, 34
"spill_register_flushable #(T, Bypass) spill_register_flushable_i( .flush_i (1'b0),  .data_i (data_i),  .data_o (data_o),  .clk_i (clk_i),  .rst_ni (rst_ni),  .valid_i (valid_i),  .ready_o (ready_o),  .valid_o (valid_o),  .ready_i (ready_i));"
  The following 519-bit expression is connected to 76-bit port "data_i" of 
  module "spill_register_flushable", instance "spill_register_flushable_i".
  Expression: data_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/spill_register.sv, 34
"spill_register_flushable #(T, Bypass) spill_register_flushable_i( .flush_i (1'b0),  .data_i (data_i),  .data_o (data_o),  .clk_i (clk_i),  .rst_ni (rst_ni),  .valid_i (valid_i),  .ready_o (ready_o),  .valid_o (valid_o),  .ready_i (ready_i));"
  The following 519-bit expression is connected to 76-bit port "data_o" of 
  module "spill_register_flushable", instance "spill_register_flushable_i".
  Expression: data_o
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/fall_through_register.sv, 39
"fifo_v3 #(1'b1, , 1, T, , ) i_fifo( .clk_i (clk_i),  .rst_ni (rst_ni),  .flush_i (clr_i),  .testmode_i (testmode_i),  .full_o (fifo_full),  .empty_o (fifo_empty),  .data_i (data_i),  .push_i ((valid_i & (~fifo_full))),  .data_o (data_o),  .pop_i ((ready_i & (~fifo_empty))));"
  The following 86-bit expression is connected to 91-bit port "data_i" of 
  module "fifo_v3", instance "i_fifo".
  Expression: data_i
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
/home/hyouka/project/snitch/.bender/git/checkouts/common_cells-972044434126250f/src/fall_through_register.sv, 39
"fifo_v3 #(1'b1, , 1, T, , ) i_fifo( .clk_i (clk_i),  .rst_ni (rst_ni),  .flush_i (clr_i),  .testmode_i (testmode_i),  .full_o (fifo_full),  .empty_o (fifo_empty),  .data_i (data_i),  .push_i ((valid_i & (~fifo_full))),  .data_o (data_o),  .pop_i ((ready_i & (~fifo_empty))));"
  The following 86-bit expression is connected to 91-bit port "data_o" of 
  module "fifo_v3", instance "i_fifo".
  Expression: data_o
  	use +lint=PCWM for more details

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
151 modules and 0 UDP read.
recompiling module axi_to_mem_interleaved
recompiling module tb_memory_regbus
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
make[1]: Entering directory '/home/hyouka/project/snitch/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../work-vcs.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x .././work-vcs ]; then chmod -x .././work-vcs; fi
g++  -o .././work-vcs -no-pie  -Wl,--no-as-needed    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/work-vcs.daidir/ \
-Wl,-rpath=./work-vcs.daidir/ -Wl,-rpath='$ORIGIN'/work-vcs.daidir//scsim.db.dir \
-L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed -rdynamic \
-Wl,-rpath=/home/hyouka/tools/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib -L/home/hyouka/tools/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib \
_4341_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lreader_common /home/hyouka/tools/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/libBA.a \
-luclinative /home/hyouka/tools/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       ./../work-vcs.daidir/vc_hdrs.o \
_vcs_pli_stub_.o   /home/hyouka/tools/synopsys/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/hyouka/tools/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
.././work-vcs up to date
make[1]: Leaving directory '/home/hyouka/project/snitch/csrc'
Command: /home/hyouka/project/snitch/./work-vcs +lint=TFIPC-L +notimingcheck +v2k -lca -a vcs.log +libext+.v +libext+.sv +define+TARGET_RTL +define+TARGET_SIMULATION +define+TARGET_SNITCH_CLUSTER +define+TARGET_TEST +define+TARGET_VCS
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Sep 11 13:35 2024
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'wave.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
[Tracer] Logging Hart          0 to logs/trace_hart_00000.dasm
[Tracer] Logging Hart          1 to logs/trace_hart_00001.dasm
[Tracer] Logging Hart          2 to logs/trace_hart_00002.dasm
[Tracer] Logging Hart          3 to logs/trace_hart_00003.dasm
[Tracer] Logging Hart          4 to logs/trace_hart_00004.dasm
[Tracer] Logging Hart          5 to logs/trace_hart_00005.dasm
[Tracer] Logging Hart          6 to logs/trace_hart_00006.dasm
[Tracer] Logging Hart          7 to logs/trace_hart_00007.dasm
[iDMA Tracer] Logging gen_backend[c].i_idma_backend_rw_axi to dma_trace_00008_00000.log
[Tracer] Logging Hart          8 to logs/trace_hart_00008.dasm

Error-[DPI-DIFNF] DPI import function not found
/home/hyouka/project/snitch/test/tb_memory_regbus.sv, 71
  The definition of DPI import function/task 'tb_memory_read' does not exist.
  Please check the stated DPI import function/task is defined, and its 
  definition is either passed in a source file at compile-time, or provided in
  a shared library specified using the LRM Annex-J options at run-time.

"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[8].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[7].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[6].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[5].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[4].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[3].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[2].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[1].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
"/home/hyouka/project/snitch/.bender/git/checkouts/cluster_icache-a3bd721fd90ead31/src/snitch_icache_l0.sv", 428: top_tb.dut.i_snitch_cluster.i_cluster.gen_hive[0].i_snitch_hive.i_snitch_icache.gen_prefetcher[0].i_snitch_icache_l0.HitEarlyNotOnehot, 5 attempts, 0 match
           V C S   S i m u l a t i o n   R e p o r t 
Time: 55
CPU Time:      0.740 seconds;       Data structure size:  10.6Mb
Wed Sep 11 13:35:52 2024
Note: Execution of ./work-vcs exited with code 1
CPU time: 14.495 seconds to compile + .412 seconds to elab + .241 seconds to link + .763 seconds in simulation
