{
  "module_name": "dpu_hw_top.h",
  "hash_id": "544a4b5ffe99972c5ae9de05ac844742e2da28dd13f75666b3433cc58cbcc05b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.h",
  "human_readable_source": " \n \n\n#ifndef _DPU_HW_TOP_H\n#define _DPU_HW_TOP_H\n\n#include \"dpu_hw_catalog.h\"\n#include \"dpu_hw_mdss.h\"\n#include \"dpu_hw_util.h\"\n\nstruct dpu_hw_mdp;\n\n \nstruct traffic_shaper_cfg {\n\tbool en;\n\tbool rd_client;\n\tu32 client_id;\n\tu32 bpc_denom;\n\tu64 bpc_numer;\n};\n\n \nstruct split_pipe_cfg {\n\tbool en;\n\tenum dpu_intf_mode mode;\n\tenum dpu_intf intf;\n\tbool split_flush_en;\n};\n\n \nstruct dpu_danger_safe_status {\n\tu8 mdp;\n\tu8 sspp[SSPP_MAX];\n};\n\n \nstruct dpu_vsync_source_cfg {\n\tu32 pp_count;\n\tu32 frame_rate;\n\tu32 ppnumber[PINGPONG_MAX];\n\tu32 vsync_source;\n};\n\n \nstruct dpu_hw_mdp_ops {\n\t \n\tvoid (*setup_split_pipe)(struct dpu_hw_mdp *mdp,\n\t\t\tstruct split_pipe_cfg *p);\n\n\t \n\tvoid (*setup_traffic_shaper)(struct dpu_hw_mdp *mdp,\n\t\t\tstruct traffic_shaper_cfg *cfg);\n\n\t \n\tbool (*setup_clk_force_ctrl)(struct dpu_hw_mdp *mdp,\n\t\t\tenum dpu_clk_ctrl_type clk_ctrl, bool enable);\n\n\t \n\tvoid (*get_danger_status)(struct dpu_hw_mdp *mdp,\n\t\t\tstruct dpu_danger_safe_status *status);\n\n\t \n\tvoid (*setup_vsync_source)(struct dpu_hw_mdp *mdp,\n\t\t\t\tstruct dpu_vsync_source_cfg *cfg);\n\n\t \n\tvoid (*get_safe_status)(struct dpu_hw_mdp *mdp,\n\t\t\tstruct dpu_danger_safe_status *status);\n\n\t \n\tvoid (*intf_audio_select)(struct dpu_hw_mdp *mdp);\n};\n\nstruct dpu_hw_mdp {\n\tstruct dpu_hw_blk base;\n\tstruct dpu_hw_blk_reg_map hw;\n\n\t \n\tconst struct dpu_mdp_cfg *caps;\n\n\t \n\tstruct dpu_hw_mdp_ops ops;\n};\n\n \nstruct dpu_hw_mdp *dpu_hw_mdptop_init(const struct dpu_mdp_cfg *cfg,\n\t\tvoid __iomem *addr,\n\t\tconst struct dpu_mdss_cfg *m);\n\nvoid dpu_hw_mdp_destroy(struct dpu_hw_mdp *mdp);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}