HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/48||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/50||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/52||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/54||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/56||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/58||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/60||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/62||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/64||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/66||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/68||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/70||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/72||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/74||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/76||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/78||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/80||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/82||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/84||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/86||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/88||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/90||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/92||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/94||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/96||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/98||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/100||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/102||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/104||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/106||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/108||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/110||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/112||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/114||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/116||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/118||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/120||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/122||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/124||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/126||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/128||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/130||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/132||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/134||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/136||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/138||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/140||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/142||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/144||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/146||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/148||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/150||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/152||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/154||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/156||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/158||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/160||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/162||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/164||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/166||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/168||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/170||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/172||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/174||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/176||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/178||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/180||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/182||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/184||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/186||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/188||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG1337||@W:Net axi_read_not_ready is not declared.||axi_lite_tut.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/215||AHBL_Ctrl.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v'/linenumber/297
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||axi_lite_tut.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/242||DWC_UpConv_AChannel.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/457
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||axi_lite_tut.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/243||DWC_UpConv_AChannel.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/461
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||axi_lite_tut.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/244||DWC_UpConv_AChannel.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/498
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||axi_lite_tut.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/278||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG1283||@W:Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value||axi_lite_tut.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/285||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/286||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/287||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/288||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/289||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/290||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/291||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/292||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/293||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/294||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/295||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/296||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/297||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/298||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/299||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/300||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/301||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/302||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/303||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/304||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/305||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/306||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/307||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/308||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/309||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/310||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/311||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/312||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/313||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/314||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/315||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/316||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/317||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/318||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/319||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/320||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/321||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/322||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/323||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/324||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/325||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/326||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/327||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/328||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/329||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/330||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/331||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/332||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/333||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/334||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/335||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/336||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/337||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/338||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/339||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/340||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/341||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/342||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/343||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/344||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/345||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/346||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/347||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/348||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/349||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/350||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/351||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/352||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/353||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/354||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/355||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/356||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/357||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/358||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/359||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/360||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/361||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/362||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/363||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/364||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/365||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/366||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/367||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/368||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/369||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/370||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/371||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/372||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/373||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/374||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/375||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/376||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/377||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/378||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/379||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/380||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_END_ADDR on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/381||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/382||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/383||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/384||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR_UPPER on the instance COREAXI4INTERCONNECT_C0_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||axi_lite_tut.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/385||COREAXI4INTERCONNECT_C0.v(4467);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREAXI4INTERCONNECT_C0\COREAXI4INTERCONNECT_C0.v'/linenumber/4467
Implementation;Synthesis||CG360||@W:Removing wire currRDataTransID, as there is no assignment to it.||axi_lite_tut.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/426||Axi4CrossBar.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/229
Implementation;Synthesis||CG360||@W:Removing wire openRTransDec, as there is no assignment to it.||axi_lite_tut.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/427||Axi4CrossBar.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/230
Implementation;Synthesis||CG360||@W:Removing wire currWDataTransID, as there is no assignment to it.||axi_lite_tut.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/428||Axi4CrossBar.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/232
Implementation;Synthesis||CG360||@W:Removing wire openWTransDec, as there is no assignment to it.||axi_lite_tut.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/429||Axi4CrossBar.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/233
Implementation;Synthesis||CG360||@W:Removing wire sysReset, as there is no assignment to it.||axi_lite_tut.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/430||Axi4CrossBar.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/235
Implementation;Synthesis||CG360||@W:Removing wire dataFifoWr, as there is no assignment to it.||axi_lite_tut.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/431||Axi4CrossBar.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/237
Implementation;Synthesis||CG360||@W:Removing wire srcPort, as there is no assignment to it.||axi_lite_tut.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/432||Axi4CrossBar.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/238
Implementation;Synthesis||CG360||@W:Removing wire destPort, as there is no assignment to it.||axi_lite_tut.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/433||Axi4CrossBar.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/239
Implementation;Synthesis||CG360||@W:Removing wire wrFifoFull, as there is no assignment to it.||axi_lite_tut.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/434||Axi4CrossBar.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/240
Implementation;Synthesis||CG360||@W:Removing wire rdDataFifoWr, as there is no assignment to it.||axi_lite_tut.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/435||Axi4CrossBar.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/242
Implementation;Synthesis||CG360||@W:Removing wire rdSrcPort, as there is no assignment to it.||axi_lite_tut.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/436||Axi4CrossBar.v(243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/243
Implementation;Synthesis||CG360||@W:Removing wire rdDestPort, as there is no assignment to it.||axi_lite_tut.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/437||Axi4CrossBar.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire rdFifoFull, as there is no assignment to it.||axi_lite_tut.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/438||Axi4CrossBar.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/245
Implementation;Synthesis||CG360||@W:Removing wire DERR_ARID, as there is no assignment to it.||axi_lite_tut.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/439||Axi4CrossBar.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire DERR_ARLEN, as there is no assignment to it.||axi_lite_tut.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/440||Axi4CrossBar.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/251
Implementation;Synthesis||CG360||@W:Removing wire DERR_ARVALID, as there is no assignment to it.||axi_lite_tut.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/441||Axi4CrossBar.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire DERR_ARREADY, as there is no assignment to it.||axi_lite_tut.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/442||Axi4CrossBar.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/253
Implementation;Synthesis||CG360||@W:Removing wire DERR_RID, as there is no assignment to it.||axi_lite_tut.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/443||Axi4CrossBar.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/255
Implementation;Synthesis||CG360||@W:Removing wire DERR_RDATA, as there is no assignment to it.||axi_lite_tut.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/444||Axi4CrossBar.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/256
Implementation;Synthesis||CG360||@W:Removing wire DERR_RRESP, as there is no assignment to it.||axi_lite_tut.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/445||Axi4CrossBar.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/257
Implementation;Synthesis||CG360||@W:Removing wire DERR_RLAST, as there is no assignment to it.||axi_lite_tut.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/446||Axi4CrossBar.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/258
Implementation;Synthesis||CG360||@W:Removing wire DERR_RUSER, as there is no assignment to it.||axi_lite_tut.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/447||Axi4CrossBar.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/259
Implementation;Synthesis||CG360||@W:Removing wire DERR_RVALID, as there is no assignment to it.||axi_lite_tut.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/448||Axi4CrossBar.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/260
Implementation;Synthesis||CG360||@W:Removing wire DERR_RREADY, as there is no assignment to it.||axi_lite_tut.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/449||Axi4CrossBar.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/261
Implementation;Synthesis||CG360||@W:Removing wire DERR_AWID, as there is no assignment to it.||axi_lite_tut.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/450||Axi4CrossBar.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/263
Implementation;Synthesis||CG360||@W:Removing wire DERR_AWLEN, as there is no assignment to it.||axi_lite_tut.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/451||Axi4CrossBar.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/264
Implementation;Synthesis||CG360||@W:Removing wire DERR_AWVALID, as there is no assignment to it.||axi_lite_tut.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/452||Axi4CrossBar.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/265
Implementation;Synthesis||CG360||@W:Removing wire DERR_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/453||Axi4CrossBar.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/266
Implementation;Synthesis||CG360||@W:Removing wire DERR_WID, as there is no assignment to it.||axi_lite_tut.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/454||Axi4CrossBar.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/268
Implementation;Synthesis||CG360||@W:Removing wire DERR_WDATA, as there is no assignment to it.||axi_lite_tut.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/455||Axi4CrossBar.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/269
Implementation;Synthesis||CG360||@W:Removing wire DERR_WSTRB, as there is no assignment to it.||axi_lite_tut.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/456||Axi4CrossBar.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/270
Implementation;Synthesis||CG360||@W:Removing wire DERR_WLAST, as there is no assignment to it.||axi_lite_tut.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/457||Axi4CrossBar.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/271
Implementation;Synthesis||CG360||@W:Removing wire DERR_WUSER, as there is no assignment to it.||axi_lite_tut.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/458||Axi4CrossBar.v(272);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/272
Implementation;Synthesis||CG360||@W:Removing wire DERR_WVALID, as there is no assignment to it.||axi_lite_tut.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/459||Axi4CrossBar.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/273
Implementation;Synthesis||CG360||@W:Removing wire DERR_WREADY, as there is no assignment to it.||axi_lite_tut.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/460||Axi4CrossBar.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire DERR_BID, as there is no assignment to it.||axi_lite_tut.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/461||Axi4CrossBar.v(276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/276
Implementation;Synthesis||CG360||@W:Removing wire DERR_BRESP, as there is no assignment to it.||axi_lite_tut.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/462||Axi4CrossBar.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/277
Implementation;Synthesis||CG360||@W:Removing wire DERR_BUSER, as there is no assignment to it.||axi_lite_tut.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/463||Axi4CrossBar.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/278
Implementation;Synthesis||CG360||@W:Removing wire DERR_BVALID, as there is no assignment to it.||axi_lite_tut.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/464||Axi4CrossBar.v(279);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/279
Implementation;Synthesis||CG360||@W:Removing wire DERR_BREADY, as there is no assignment to it.||axi_lite_tut.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/465||Axi4CrossBar.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/280
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||axi_lite_tut.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/466||Axi4CrossBar.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/318
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[9:0]. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2753||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=10||axi_lite_tut.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2754||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2757||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[36:0]. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2779||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=37||axi_lite_tut.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2780||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2783||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CG133||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||axi_lite_tut.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2814||SlvAxi4ProtConvWrite.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/163
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2816||SlvAxi4ProtConvWrite.v(569);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/569
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||axi_lite_tut.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2817||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL190||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||axi_lite_tut.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2818||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2819||SlvAxi4ProtConvWrite.v(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/665
Implementation;Synthesis||CL169||@W:Pruning unused register fifoRdDataQ1[35:0]. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2841||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=36||axi_lite_tut.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2842||DualPort_Ram_SyncWr_SyncRd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2845||FifoDualPort.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||CL169||@W:Pruning unused register latARID[1:0]. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2863||SlvAxi4ProtConvRead.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||CL169||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||axi_lite_tut.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2864||SlvAxi4ProtConvRead.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/442
Implementation;Synthesis||CG781||@W:Input int_slaveWID on instance u_AXILtePC is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||axi_lite_tut.srr(2881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2881||SlvProtocolConverter.v(336);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/336
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2930||CoreAxi4Interconnect.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/112
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2931||CoreAxi4Interconnect.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/126
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2932||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2933||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2934||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2935||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2936||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2937||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2938||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2939||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2940||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2941||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2942||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2943||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_AWREADY, as there is no assignment to it.||axi_lite_tut.srr(2944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2944||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2945||CoreAxi4Interconnect.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/326
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2946||CoreAxi4Interconnect.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/334
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2947||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2948||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2949||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2950||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2951||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2952||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2953||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2954||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2955||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2956||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2957||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2958||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_WREADY, as there is no assignment to it.||axi_lite_tut.srr(2959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2959||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_BID, as there is no assignment to it.||axi_lite_tut.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2960||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_BRESP, as there is no assignment to it.||axi_lite_tut.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2961||CoreAxi4Interconnect.v(448);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/448
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_BUSER, as there is no assignment to it.||axi_lite_tut.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2962||CoreAxi4Interconnect.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/449
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_BVALID, as there is no assignment to it.||axi_lite_tut.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2963||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BID, as there is no assignment to it.||axi_lite_tut.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2964||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BRESP, as there is no assignment to it.||axi_lite_tut.srr(2965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2965||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BUSER, as there is no assignment to it.||axi_lite_tut.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2966||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BVALID, as there is no assignment to it.||axi_lite_tut.srr(2967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2967||CoreAxi4Interconnect.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/456
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BID, as there is no assignment to it.||axi_lite_tut.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2968||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||axi_lite_tut.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2969||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||axi_lite_tut.srr(2970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2970||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||axi_lite_tut.srr(2971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2971||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BID, as there is no assignment to it.||axi_lite_tut.srr(2972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2972||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||axi_lite_tut.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2973||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||axi_lite_tut.srr(2974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2974||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||axi_lite_tut.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2975||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BID, as there is no assignment to it.||axi_lite_tut.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2976||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||axi_lite_tut.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2977||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||axi_lite_tut.srr(2978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2978||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||axi_lite_tut.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2979||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BID, as there is no assignment to it.||axi_lite_tut.srr(2980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2980||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||axi_lite_tut.srr(2981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2981||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||axi_lite_tut.srr(2982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2982||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||axi_lite_tut.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2983||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BID, as there is no assignment to it.||axi_lite_tut.srr(2984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2984||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BRESP, as there is no assignment to it.||axi_lite_tut.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2985||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BUSER, as there is no assignment to it.||axi_lite_tut.srr(2986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2986||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BVALID, as there is no assignment to it.||axi_lite_tut.srr(2987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2987||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BID, as there is no assignment to it.||axi_lite_tut.srr(2988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2988||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_BRESP, as there is no assignment to it.||axi_lite_tut.srr(2989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2989||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CL318||@W:*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(2993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2993||CoreAxi4Interconnect.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/112
Implementation;Synthesis||CL318||@W:*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2994||CoreAxi4Interconnect.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/126
Implementation;Synthesis||CL318||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(2995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2995||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CL318||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(2996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2996||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CL318||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2997||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CL318||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(2998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2998||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CL318||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(2999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/2999||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CL318||@W:*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3000||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CL318||@W:*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3001||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CL318||@W:*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3002||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CL318||@W:*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3003||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CL318||@W:*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3004||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CL318||@W:*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3005||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CL318||@W:*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3006||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CL318||@W:*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3007||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CL318||@W:*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3008||CoreAxi4Interconnect.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/326
Implementation;Synthesis||CL318||@W:*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3009||CoreAxi4Interconnect.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/334
Implementation;Synthesis||CL318||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3010||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CL318||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3011||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CL318||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3012||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CL318||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3013||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CL318||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3014||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CL318||@W:*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3015||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CL318||@W:*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3016||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CL318||@W:*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3017||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CL318||@W:*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3018||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CL318||@W:*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3019||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CL318||@W:*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3020||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CL318||@W:*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3021||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CL318||@W:*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3022||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CL318||@W:*Output MASTER1_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3023||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis||CL318||@W:*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3024||CoreAxi4Interconnect.v(448);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/448
Implementation;Synthesis||CL318||@W:*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3025||CoreAxi4Interconnect.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/449
Implementation;Synthesis||CL318||@W:*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3026||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis||CL318||@W:*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3027||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CL318||@W:*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3028||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CL318||@W:*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3029||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CL318||@W:*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3030||CoreAxi4Interconnect.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/456
Implementation;Synthesis||CL318||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3031||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CL318||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3032||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CL318||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3033||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CL318||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3034||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CL318||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3035||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CL318||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3036||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CL318||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3037||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CL318||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3038||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CL318||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3039||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CL318||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3040||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CL318||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3041||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CL318||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3042||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CL318||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3043||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CL318||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3044||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CL318||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3045||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CL318||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3046||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CL318||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3047||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CL318||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3048||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CL318||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3049||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CL318||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3050||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CL318||@W:*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3051||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CL318||@W:*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3052||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CL318||@W:*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3053||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CL318||@W:*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3054||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CL318||@W:*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3055||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CL318||@W:*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3056||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CL318||@W:*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3057||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CL318||@W:*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3058||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CL318||@W:*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3059||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CL318||@W:*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3060||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CL318||@W:*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3061||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CL318||@W:*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3062||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CL318||@W:*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3063||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CL318||@W:*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3064||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CL318||@W:*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3065||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CL318||@W:*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3066||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CL318||@W:*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3067||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CL318||@W:*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3068||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CL318||@W:*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3069||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CL318||@W:*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3070||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CL318||@W:*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3071||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CL318||@W:*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3072||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CL318||@W:*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3073||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CL318||@W:*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3074||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CL318||@W:*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3075||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CL318||@W:*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3076||CoreAxi4Interconnect.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/526
Implementation;Synthesis||CL318||@W:*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3077||CoreAxi4Interconnect.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/527
Implementation;Synthesis||CL318||@W:*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3078||CoreAxi4Interconnect.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/528
Implementation;Synthesis||CL318||@W:*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3079||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CL318||@W:*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3080||CoreAxi4Interconnect.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/532
Implementation;Synthesis||CL318||@W:*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3081||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CL318||@W:*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3082||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CL318||@W:*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3083||CoreAxi4Interconnect.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/565
Implementation;Synthesis||CL318||@W:*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3084||CoreAxi4Interconnect.v(579);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/579
Implementation;Synthesis||CL318||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3085||CoreAxi4Interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||CL318||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3086||CoreAxi4Interconnect.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/607
Implementation;Synthesis||CL318||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3087||CoreAxi4Interconnect.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/621
Implementation;Synthesis||CL318||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3088||CoreAxi4Interconnect.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/635
Implementation;Synthesis||CL318||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3089||CoreAxi4Interconnect.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/649
Implementation;Synthesis||CL318||@W:*Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3090||CoreAxi4Interconnect.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/663
Implementation;Synthesis||CL318||@W:*Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3091||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CL318||@W:*Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||axi_lite_tut.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3092||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal slave_axi_data[31:0]; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3109||mask_axi532.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/210
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal data_value[31:0]; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3111||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal S_MASK_ADDR[31:0]; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3113||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal n_value[4:0]; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3115||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal init_write; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3117||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3118||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3119||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3120||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3121||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3122||mask_axi532.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/210
Implementation;Synthesis||CL189||@N: Register bit slave_axi_bresp[0] is always 0.||axi_lite_tut.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3123||mask_axi532.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/143
Implementation;Synthesis||CL189||@N: Register bit slave_axi_bresp[1] is always 0.||axi_lite_tut.srr(3124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3124||mask_axi532.v(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/143
Implementation;Synthesis||CL189||@N: Register bit slave_axi_rresp[0] is always 0.||axi_lite_tut.srr(3125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3125||mask_axi532.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/199
Implementation;Synthesis||CL189||@N: Register bit slave_axi_rresp[1] is always 0.||axi_lite_tut.srr(3126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3126||mask_axi532.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/199
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal M_MASK_OUTPUT_ADDR_OUT[31:0]; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3135||master_AXI.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal M_MASK_DATA_OUT[31:0]; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3137||master_AXI.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal M_MASK_N_OUT[4:0]; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3139||master_AXI.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal M_MASK_VALID_OUT; possible missing assignment in an if or case statement.||axi_lite_tut.srr(3141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3141||master_AXI.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3142||master_AXI.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3143||master_AXI.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3144||master_AXI.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||CL217||@W:always_comb does not infer combinatorial logic||axi_lite_tut.srr(3145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3145||master_AXI.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||CL159||@N: Input S_AXI_WSTRB is unused.||axi_lite_tut.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3155||mask_axi532.v(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input ARESETN is unused.||axi_lite_tut.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3162||SlaveConvertor.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input SLV_CLK is unused.||axi_lite_tut.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3165||SlvClockDomainCrossing.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input XBAR_CLK is unused.||axi_lite_tut.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3166||SlvClockDomainCrossing.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||axi_lite_tut.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3167||SlvClockDomainCrossing.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input ACLK_syncReset is unused.||axi_lite_tut.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3168||SlvClockDomainCrossing.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v'/linenumber/38
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateARd.||axi_lite_tut.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3173||SlvAxi4ProtConvRead.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||CL159||@N: Input SLAVE_RLAST is unused.||axi_lite_tut.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3178||SlvAxi4ProtConvRead.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input int_slaveARREGION is unused.||axi_lite_tut.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3179||SlvAxi4ProtConvRead.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/78
Implementation;Synthesis||CL159||@N: Input int_slaveARQOS is unused.||axi_lite_tut.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3180||SlvAxi4ProtConvRead.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/79
Implementation;Synthesis||CL159||@N: Input int_slaveARUSER is unused.||axi_lite_tut.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3181||SlvAxi4ProtConvRead.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/80
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currStateAWr.||axi_lite_tut.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3188||SlvAxi4ProtConvWrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||CL159||@N: Input SLAVE_BID is unused.||axi_lite_tut.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3193||SlvAxi4ProtConvWrite.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input int_slaveAWREGION is unused.||axi_lite_tut.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3194||SlvAxi4ProtConvWrite.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/89
Implementation;Synthesis||CL159||@N: Input int_slaveAWQOS is unused.||axi_lite_tut.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3195||SlvAxi4ProtConvWrite.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input int_slaveAWUSER is unused.||axi_lite_tut.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3196||SlvAxi4ProtConvWrite.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input int_slaveWID is unused.||axi_lite_tut.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3197||SlvAxi4ProtConvWrite.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input int_slaveWUSER is unused.||axi_lite_tut.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3198||SlvAxi4ProtConvWrite.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input int_slaveWID is unused.||axi_lite_tut.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3209||SlvProtocolConverter.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SLAVE_RLAST is unused.||axi_lite_tut.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3210||SlvProtocolConverter.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input SLAVE_RUSER is unused.||axi_lite_tut.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3211||SlvProtocolConverter.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input SLAVE_BUSER is unused.||axi_lite_tut.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3212||SlvProtocolConverter.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v'/linenumber/163
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||axi_lite_tut.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3215||SlvDataWidthConverter.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||axi_lite_tut.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3216||SlvDataWidthConverter.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v'/linenumber/54
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||axi_lite_tut.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3219||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||axi_lite_tut.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3228||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||axi_lite_tut.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3237||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||axi_lite_tut.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3246||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||axi_lite_tut.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3257||MstrProtocolConverter.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||axi_lite_tut.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3258||MstrProtocolConverter.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input MASTER_ARLEN is unused.||axi_lite_tut.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3259||MstrProtocolConverter.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input MASTER_ARBURST is unused.||axi_lite_tut.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3260||MstrProtocolConverter.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input MASTER_ARLOCK is unused.||axi_lite_tut.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3261||MstrProtocolConverter.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input MASTER_ARCACHE is unused.||axi_lite_tut.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3262||MstrProtocolConverter.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input MASTER_AWID is unused.||axi_lite_tut.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3263||MstrProtocolConverter.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input MASTER_AWLEN is unused.||axi_lite_tut.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3264||MstrProtocolConverter.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input MASTER_AWBURST is unused.||axi_lite_tut.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3265||MstrProtocolConverter.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input MASTER_AWLOCK is unused.||axi_lite_tut.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3266||MstrProtocolConverter.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input MASTER_AWCACHE is unused.||axi_lite_tut.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3267||MstrProtocolConverter.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input MASTER_WID is unused.||axi_lite_tut.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3268||MstrProtocolConverter.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input MASTER_WLAST is unused.||axi_lite_tut.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3269||MstrProtocolConverter.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input ARESETN is unused.||axi_lite_tut.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3272||MasterConvertor.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/57
Implementation;Synthesis||CL159||@N: Input MASTER_HADDR is unused.||axi_lite_tut.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3273||MasterConvertor.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MASTER_HBURST is unused.||axi_lite_tut.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3274||MasterConvertor.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input MASTER_HMASTLOCK is unused.||axi_lite_tut.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3275||MasterConvertor.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MASTER_HPROT is unused.||axi_lite_tut.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3276||MasterConvertor.v(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/177
Implementation;Synthesis||CL159||@N: Input MASTER_HSIZE is unused.||axi_lite_tut.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3277||MasterConvertor.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/178
Implementation;Synthesis||CL159||@N: Input MASTER_HNONSEC is unused.||axi_lite_tut.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3278||MasterConvertor.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/179
Implementation;Synthesis||CL159||@N: Input MASTER_HTRANS is unused.||axi_lite_tut.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3279||MasterConvertor.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/180
Implementation;Synthesis||CL159||@N: Input MASTER_HWDATA is unused.||axi_lite_tut.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3280||MasterConvertor.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input MASTER_HWRITE is unused.||axi_lite_tut.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3281||MasterConvertor.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/183
Implementation;Synthesis||CL159||@N: Input MASTER_HSEL is unused.||axi_lite_tut.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3282||MasterConvertor.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/186
Implementation;Synthesis||CL159||@N: Input MST_CLK is unused.||axi_lite_tut.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3285||MstrClockDomainCrossing.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input XBAR_CLK is unused.||axi_lite_tut.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3286||MstrClockDomainCrossing.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||axi_lite_tut.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3287||MstrClockDomainCrossing.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input ACLK_syncReset is unused.||axi_lite_tut.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3288||MstrClockDomainCrossing.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v'/linenumber/38
Implementation;Synthesis||CL159||@N: Input ACLK is unused.||axi_lite_tut.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3291||MstrDataWidthConv.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input sysReset is unused.||axi_lite_tut.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3292||MstrDataWidthConv.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v'/linenumber/45
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||axi_lite_tut.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3295||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||axi_lite_tut.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3304||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||axi_lite_tut.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3313||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||axi_lite_tut.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3322||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input M_CLK0 is unused.||axi_lite_tut.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3333||CoreAxi4Interconnect.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/33
Implementation;Synthesis||CL159||@N: Input M_CLK1 is unused.||axi_lite_tut.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3334||CoreAxi4Interconnect.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input M_CLK2 is unused.||axi_lite_tut.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3335||CoreAxi4Interconnect.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input M_CLK3 is unused.||axi_lite_tut.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3336||CoreAxi4Interconnect.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input M_CLK4 is unused.||axi_lite_tut.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3337||CoreAxi4Interconnect.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input M_CLK5 is unused.||axi_lite_tut.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3338||CoreAxi4Interconnect.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/38
Implementation;Synthesis||CL159||@N: Input M_CLK6 is unused.||axi_lite_tut.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3339||CoreAxi4Interconnect.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/39
Implementation;Synthesis||CL159||@N: Input M_CLK7 is unused.||axi_lite_tut.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3340||CoreAxi4Interconnect.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/40
Implementation;Synthesis||CL159||@N: Input M_CLK8 is unused.||axi_lite_tut.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3341||CoreAxi4Interconnect.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input M_CLK9 is unused.||axi_lite_tut.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3342||CoreAxi4Interconnect.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input M_CLK10 is unused.||axi_lite_tut.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3343||CoreAxi4Interconnect.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input M_CLK11 is unused.||axi_lite_tut.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3344||CoreAxi4Interconnect.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input M_CLK12 is unused.||axi_lite_tut.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3345||CoreAxi4Interconnect.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input M_CLK13 is unused.||axi_lite_tut.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3346||CoreAxi4Interconnect.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input M_CLK14 is unused.||axi_lite_tut.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3347||CoreAxi4Interconnect.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/47
Implementation;Synthesis||CL159||@N: Input M_CLK15 is unused.||axi_lite_tut.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3348||CoreAxi4Interconnect.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/48
Implementation;Synthesis||CL159||@N: Input S_CLK0 is unused.||axi_lite_tut.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3349||CoreAxi4Interconnect.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input S_CLK1 is unused.||axi_lite_tut.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3350||CoreAxi4Interconnect.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input S_CLK2 is unused.||axi_lite_tut.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3351||CoreAxi4Interconnect.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input S_CLK3 is unused.||axi_lite_tut.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3352||CoreAxi4Interconnect.v(53);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/53
Implementation;Synthesis||CL159||@N: Input S_CLK4 is unused.||axi_lite_tut.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3353||CoreAxi4Interconnect.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input S_CLK5 is unused.||axi_lite_tut.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3354||CoreAxi4Interconnect.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input S_CLK6 is unused.||axi_lite_tut.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3355||CoreAxi4Interconnect.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input S_CLK7 is unused.||axi_lite_tut.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3356||CoreAxi4Interconnect.v(57);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/57
Implementation;Synthesis||CL159||@N: Input S_CLK8 is unused.||axi_lite_tut.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3357||CoreAxi4Interconnect.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/60
Implementation;Synthesis||CL159||@N: Input S_CLK9 is unused.||axi_lite_tut.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3358||CoreAxi4Interconnect.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input S_CLK10 is unused.||axi_lite_tut.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3359||CoreAxi4Interconnect.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input S_CLK11 is unused.||axi_lite_tut.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3360||CoreAxi4Interconnect.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/63
Implementation;Synthesis||CL159||@N: Input S_CLK12 is unused.||axi_lite_tut.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3361||CoreAxi4Interconnect.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/64
Implementation;Synthesis||CL159||@N: Input S_CLK13 is unused.||axi_lite_tut.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3362||CoreAxi4Interconnect.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input S_CLK14 is unused.||axi_lite_tut.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3363||CoreAxi4Interconnect.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input S_CLK15 is unused.||axi_lite_tut.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3364||CoreAxi4Interconnect.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input S_CLK16 is unused.||axi_lite_tut.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3365||CoreAxi4Interconnect.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input S_CLK17 is unused.||axi_lite_tut.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3366||CoreAxi4Interconnect.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/69
Implementation;Synthesis||CL159||@N: Input S_CLK18 is unused.||axi_lite_tut.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3367||CoreAxi4Interconnect.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input S_CLK19 is unused.||axi_lite_tut.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3368||CoreAxi4Interconnect.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/71
Implementation;Synthesis||CL159||@N: Input S_CLK20 is unused.||axi_lite_tut.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3369||CoreAxi4Interconnect.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input S_CLK21 is unused.||axi_lite_tut.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3370||CoreAxi4Interconnect.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input S_CLK22 is unused.||axi_lite_tut.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3371||CoreAxi4Interconnect.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input S_CLK23 is unused.||axi_lite_tut.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3372||CoreAxi4Interconnect.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input S_CLK24 is unused.||axi_lite_tut.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3373||CoreAxi4Interconnect.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input S_CLK25 is unused.||axi_lite_tut.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3374||CoreAxi4Interconnect.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/77
Implementation;Synthesis||CL159||@N: Input S_CLK26 is unused.||axi_lite_tut.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3375||CoreAxi4Interconnect.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/78
Implementation;Synthesis||CL159||@N: Input S_CLK27 is unused.||axi_lite_tut.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3376||CoreAxi4Interconnect.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/79
Implementation;Synthesis||CL159||@N: Input S_CLK28 is unused.||axi_lite_tut.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3377||CoreAxi4Interconnect.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/80
Implementation;Synthesis||CL159||@N: Input S_CLK29 is unused.||axi_lite_tut.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3378||CoreAxi4Interconnect.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input S_CLK30 is unused.||axi_lite_tut.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3379||CoreAxi4Interconnect.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input S_CLK31 is unused.||axi_lite_tut.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3380||CoreAxi4Interconnect.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/83
Implementation;Synthesis||CL247||@W:Input port bit 1 of SLAVE_BID[1:0] is unused||axi_lite_tut.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3385||Axi4CrossBar.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/166
Implementation;Synthesis||CL247||@W:Input port bit 1 of SLAVE_RID[1:0] is unused||axi_lite_tut.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3387||Axi4CrossBar.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/188
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s.||axi_lite_tut.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3425||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||axi_lite_tut.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3426||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||axi_lite_tut.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3427||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z10.||axi_lite_tut.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3428||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3429||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s.||axi_lite_tut.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3430||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z3.||axi_lite_tut.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3431||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z4.||axi_lite_tut.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3432||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s.||axi_lite_tut.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3475||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||axi_lite_tut.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3476||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||axi_lite_tut.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3477||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z10.||axi_lite_tut.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3478||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3479||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s.||axi_lite_tut.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3480||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z3.||axi_lite_tut.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3481||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z4.||axi_lite_tut.srr(3482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3482||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||axi_lite_tut.srr(3520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3520||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s.||axi_lite_tut.srr(3530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3530||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||axi_lite_tut.srr(3531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3531||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||axi_lite_tut.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3532||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z10.||axi_lite_tut.srr(3533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3533||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3534||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s.||axi_lite_tut.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3535||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z3.||axi_lite_tut.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3536||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z4.||axi_lite_tut.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3537||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||FX1171||@N: Found instance mask_axi532_0.init_write_output with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||axi_lite_tut.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3547||mask_axi532.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/242
Implementation;Synthesis||FX1171||@N: Found instance mask_axi532_0.slave_axi_rdata[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||axi_lite_tut.srr(3548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3548||mask_axi532.v(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/199
Implementation;Synthesis||FX1171||@N: Found instance master_AXI_0.master_axi_wdata[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||axi_lite_tut.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3549||master_axi.v(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/149
Implementation;Synthesis||FX1171||@N: Found instance master_AXI_0.master_axi_araddr[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||axi_lite_tut.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3550||master_axi.v(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/209
Implementation;Synthesis||FX1171||@N: Found instance master_AXI_0.master_axi_awaddr[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||axi_lite_tut.srr(3551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3551||master_axi.v(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/114
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s.||axi_lite_tut.srr(3552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3552||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||axi_lite_tut.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3553||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||axi_lite_tut.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3554||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z10.||axi_lite_tut.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3555||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3556||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s.||axi_lite_tut.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3557||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z3.||axi_lite_tut.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3558||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z4.||axi_lite_tut.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3559||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s.||axi_lite_tut.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3560||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||axi_lite_tut.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3561||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||axi_lite_tut.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3562||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z10.||axi_lite_tut.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3563||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3564||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s.||axi_lite_tut.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3565||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z3.||axi_lite_tut.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3566||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z4.||axi_lite_tut.srr(3567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3567||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s.||axi_lite_tut.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3574||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||axi_lite_tut.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3575||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||axi_lite_tut.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3576||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z10.||axi_lite_tut.srr(3577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3577||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3578||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_1_1s_1s.||axi_lite_tut.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3579||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z3.||axi_lite_tut.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3580||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z4.||axi_lite_tut.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3581||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WVALID (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WVALID (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3585||coreaxi4interconnect.v(1837);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1837
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WUSER_1 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WUSER_1 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3586||coreaxi4interconnect.v(1836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1836
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WSTRB_8 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WSTRB_8 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3587||coreaxi4interconnect.v(1834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1834
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WSTRB_7 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WSTRB_7 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3588||coreaxi4interconnect.v(1834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1834
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WSTRB_6 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WSTRB_6 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3589||coreaxi4interconnect.v(1834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1834
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WSTRB_5 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WSTRB_5 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3590||coreaxi4interconnect.v(1834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1834
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WSTRB_4 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WSTRB_4 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3591||coreaxi4interconnect.v(1834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1834
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WSTRB_3 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WSTRB_3 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3592||coreaxi4interconnect.v(1834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1834
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WSTRB_2 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WSTRB_2 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3593||coreaxi4interconnect.v(1834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1834
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_WSTRB_1 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) on net SLAVE31_WSTRB_1 (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) has its enable tied to GND.||axi_lite_tut.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3594||coreaxi4interconnect.v(1834);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/1834
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z5(verilog)) because it does not drive other instances.||axi_lite_tut.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3595||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z5(verilog)) because it does not drive other instances.||axi_lite_tut.srr(3596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3596||masterconvertor.v(760);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/760
Implementation;Synthesis||BN362||@N: Removing sequential instance latARLOCK[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3597||slvaxi4protconvread.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||BN362||@N: Removing sequential instance latARPROT[2:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3598||slvaxi4protconvread.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||BN362||@N: Removing sequential instance latARCACHE[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3599||slvaxi4protconvread.v(313);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/313
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_36s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3600||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_36s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3601||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_36s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3602||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_36s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3603||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_36s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3604||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3605||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3606||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3607||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3608||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3609||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance latAWLOCK[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3610||slvaxi4protconvwrite.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance latAWCACHE[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3611||slvaxi4protconvwrite.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance latAWPROT[2:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3612||slvaxi4protconvwrite.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance countWrData[3:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3613||slvaxi4protconvwrite.v(641);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/641
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3614||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3615||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3616||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3617||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_37s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3618||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3619||fifodualport.v(321);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/321
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdValid (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3620||fifodualport.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoNearFull (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3621||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3622||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3623||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z11(verilog)) because it does not drive other instances.||axi_lite_tut.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3624||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z11(verilog)) because it does not drive other instances.||axi_lite_tut.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3625||slaveconvertor.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/754
Implementation;Synthesis||BN115||@N: Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z2(verilog)) because it does not drive other instances.||axi_lite_tut.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3626||coreaxi4interconnect.v(9615);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/9615
Implementation;Synthesis||BN362||@N: Removing sequential instance sDat[1] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3627||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance holdDat[1] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3628||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance sDat[4:3] (in view: work.caxi4interconnect_RegSliceFull_5s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3629||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance holdDat[4:3] (in view: work.caxi4interconnect_RegSliceFull_5s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3630||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdAddrQ1[3:0] (in view: work.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||axi_lite_tut.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3631||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.DPRam (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_1(verilog)) because it does not drive other instances.||axi_lite_tut.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3632||fifodualport.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/403
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoWrAddr[3:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3633||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdAddr[3:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3634||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance latBID[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3635||slvaxi4protconvwrite.v(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdAddrQ1[3:0] (in view: work.caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_10s_0s_16s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||axi_lite_tut.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3636||dualport_ram_syncwr_syncrd.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/96
Implementation;Synthesis||BN115||@N: Removing instance genblk1\.DPRam (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0(verilog)) because it does not drive other instances.||axi_lite_tut.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3637||fifodualport.v(403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/403
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoWrAddr[3:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||axi_lite_tut.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3638||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance fifoRdAddr[3:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3639||fifodualport.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/171
Implementation;Synthesis||BN362||@N: Removing sequential instance sDat[1] (in view: work.caxi4interconnect_RegSliceFull_40s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3640||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance holdDat[1] (in view: work.caxi4interconnect_RegSliceFull_40s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3641||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN362||@N: Removing sequential instance sDat[1] (in view: work.caxi4interconnect_RegSliceFull_39s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3642||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN362||@N: Removing sequential instance holdDat[1] (in view: work.caxi4interconnect_RegSliceFull_39s_0_1_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||axi_lite_tut.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3643||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z5(verilog)) because it does not drive other instances.||axi_lite_tut.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3644||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||FP130||@N: Promoting Net aclk on CLKINT  I_1 ||axi_lite_tut.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3654||null;null
Implementation;Synthesis||FP130||@N: Promoting Net master_AXI_0.M_MASK_N_OUT5 on CLKINT  I_1 ||axi_lite_tut.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3655||null;null
Implementation;Synthesis||FP130||@N: Promoting Net master_AXI_0.M_MASK_N_OUT4 on CLKINT  I_2 ||axi_lite_tut.srr(3656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3656||null;null
Implementation;Synthesis||FP130||@N: Promoting Net mask_axi532_0.slave_axi_data13 on CLKINT  I_1 ||axi_lite_tut.srr(3657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3657||null;null
Implementation;Synthesis||FP130||@N: Promoting Net mask_axi532_0.n_value4 on CLKINT  I_2 ||axi_lite_tut.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3658||null;null
Implementation;Synthesis||FP130||@N: Promoting Net mask_axi532_0.n_value5 on CLKINT  I_3 ||axi_lite_tut.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3659||null;null
Implementation;Synthesis||FP130||@N: Promoting Net master_AXI_0.M_MASK_N_OUT3 on CLKINT  I_3 ||axi_lite_tut.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3660||null;null
Implementation;Synthesis||FP130||@N: Promoting Net mask_axi532_0.n_value3 on CLKINT  I_4 ||axi_lite_tut.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3661||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s.||axi_lite_tut.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3662||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||axi_lite_tut.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3663||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3664||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4 on compile point caxi4interconnect_SlaveConvertor_Z11 ||axi_lite_tut.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3665||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=308 on top level netlist axi_lite_tut ||axi_lite_tut.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3666||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock axi_lite_tut|aclk which controls 950 sequential elements including COREAXI4INTERCONNECT_C0_0.COREAXI4INTERCONNECT_C0_0.arst_aclk_sync.sysReset_f1. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3728||resetsycnc.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v'/linenumber/44
Implementation;Synthesis||MT530||@W:Found inferred clock master_AXI_32s_32s|M_MASK_N_OUT6_inferred_clock which controls 1 sequential elements including master_AXI_0.M_MASK_VALID_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3729||master_axi.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||MT530||@W:Found inferred clock master_AXI_32s_32s|N_1_inferred_clock which controls 32 sequential elements including master_AXI_0.M_MASK_OUTPUT_ADDR_OUT[31]. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3730||master_axi.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||MT530||@W:Found inferred clock master_AXI_32s_32s|N_2_inferred_clock which controls 32 sequential elements including master_AXI_0.M_MASK_DATA_OUT[31]. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3731||master_axi.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||MT530||@W:Found inferred clock master_AXI_32s_32s|N_3_inferred_clock which controls 5 sequential elements including master_AXI_0.M_MASK_N_OUT[4]. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3732||master_axi.v(241);liberoaction://cross_probe/hdl/file/'<project>\hdl\master_AXI.v'/linenumber/241
Implementation;Synthesis||MT530||@W:Found inferred clock mask_axi532_32s_32s|n_value6_inferred_clock which controls 1 sequential elements including mask_axi532_0.init_write. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3733||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||MT530||@W:Found inferred clock mask_axi532_32s_32s|N_2_inferred_clock which controls 32 sequential elements including mask_axi532_0.slave_axi_data[31]. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3734||mask_axi532.v(210);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/210
Implementation;Synthesis||MT530||@W:Found inferred clock mask_axi532_32s_32s|N_3_inferred_clock which controls 32 sequential elements including mask_axi532_0.data_value[31]. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3735||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||MT530||@W:Found inferred clock mask_axi532_32s_32s|N_4_inferred_clock which controls 32 sequential elements including mask_axi532_0.S_MASK_ADDR[31]. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3736||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||MT530||@W:Found inferred clock mask_axi532_32s_32s|N_5_inferred_clock which controls 5 sequential elements including mask_axi532_0.n_value[4]. This clock has no specified timing constraint which may adversely impact design performance. ||axi_lite_tut.srr(3737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3737||mask_axi532.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\mask_axi532.v'/linenumber/108
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||axi_lite_tut.srr(3739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3739||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3741||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_1(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3752||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_0(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3759||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_37s_0_1_3_2(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3766||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_39s_0_1_3_2(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3773||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_4s_0_1_3_2(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3780||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_1(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3787||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_0(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3794||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_38s_0_1_3_2(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3801||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_40s_0_1_3_2(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3808||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_5s_0_1_3_2(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3815||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z8(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3820||slvaxi4protconvwrite.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/429
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z9(verilog)); safe FSM implementation is not required.||axi_lite_tut.srr(3825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3825||slvaxi4protconvread.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/341
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s.||axi_lite_tut.srr(3826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3826||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||axi_lite_tut.srr(3827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3827||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s.||axi_lite_tut.srr(3828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3828||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.caxi4interconnect_SlaveConvertor_Z11(verilog) ||axi_lite_tut.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3883||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.caxi4interconnect_SlaveConvertor_Z11(verilog) unnecessary ||axi_lite_tut.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3888||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.axi_lite_tut(verilog) unnecessary ||axi_lite_tut.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3889||axi_lite_tut.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\axi_lite_tut\axi_lite_tut.v'/linenumber/9
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3932||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3933||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3934||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3935||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3936||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3937||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3938||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3939||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3940||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||axi_lite_tut.srr(3941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3941||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock axi_lite_tut|aclk with period 10.00ns. Please declare a user-defined clock on port aclk.||axi_lite_tut.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3951||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock master_AXI_32s_32s|M_MASK_N_OUT6_inferred_clock with period 10.00ns. Please declare a user-defined clock on net master_AXI_0.M_MASK_N_OUT6.||axi_lite_tut.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3952||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock master_AXI_32s_32s|N_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net master_AXI_0.N_1.||axi_lite_tut.srr(3953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3953||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock master_AXI_32s_32s|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net master_AXI_0.N_2_0.||axi_lite_tut.srr(3954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3954||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock master_AXI_32s_32s|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net master_AXI_0.N_3_0.||axi_lite_tut.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3955||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock mask_axi532_32s_32s|n_value6_inferred_clock with period 10.00ns. Please declare a user-defined clock on net mask_axi532_0.n_value6.||axi_lite_tut.srr(3956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3956||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock mask_axi532_32s_32s|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net mask_axi532_0.N_2.||axi_lite_tut.srr(3957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3957||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock mask_axi532_32s_32s|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net mask_axi532_0.N_3.||axi_lite_tut.srr(3958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3958||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock mask_axi532_32s_32s|N_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net mask_axi532_0.N_4.||axi_lite_tut.srr(3959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3959||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock mask_axi532_32s_32s|N_5_inferred_clock with period 10.00ns. Please declare a user-defined clock on net mask_axi532_0.N_5_0.||axi_lite_tut.srr(3960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\axi_lite_tut.srr'/linenumber/3960||null;null
