<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › clk › spear › clk.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Clock framework definitions for SPEAr platform</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 ST Microelectronics</span>
<span class="cm"> * Viresh Kumar &lt;viresh.linux@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __SPEAR_CLK_H</span>
<span class="cp">#define __SPEAR_CLK_H</span>

<span class="cp">#include &lt;linux/clk-provider.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock_types.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/* Auxiliary Synth clk */</span>
<span class="cm">/* Default masks */</span>
<span class="cp">#define AUX_EQ_SEL_SHIFT	30</span>
<span class="cp">#define AUX_EQ_SEL_MASK		1</span>
<span class="cp">#define AUX_EQ1_SEL		0</span>
<span class="cp">#define AUX_EQ2_SEL		1</span>
<span class="cp">#define AUX_XSCALE_SHIFT	16</span>
<span class="cp">#define AUX_XSCALE_MASK		0xFFF</span>
<span class="cp">#define AUX_YSCALE_SHIFT	0</span>
<span class="cp">#define AUX_YSCALE_MASK		0xFFF</span>
<span class="cp">#define AUX_SYNT_ENB		31</span>

<span class="k">struct</span> <span class="n">aux_clk_masks</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">eq_sel_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eq_sel_shift</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eq1_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">eq2_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">xscale_sel_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">xscale_sel_shift</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">yscale_sel_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">yscale_sel_shift</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enable_bit</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">aux_rate_tbl</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">xscale</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">yscale</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">eq</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk_aux</span> <span class="p">{</span>
	<span class="k">struct</span>			<span class="n">clk_hw</span> <span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aux_clk_masks</span>	<span class="o">*</span><span class="n">masks</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aux_rate_tbl</span>	<span class="o">*</span><span class="n">rtbl</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">rtbl_cnt</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="o">*</span><span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Fractional Synth clk */</span>
<span class="k">struct</span> <span class="n">frac_rate_tbl</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">div</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk_frac</span> <span class="p">{</span>
	<span class="k">struct</span>			<span class="n">clk_hw</span> <span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">frac_rate_tbl</span>	<span class="o">*</span><span class="n">rtbl</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">rtbl_cnt</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="o">*</span><span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* GPT clk */</span>
<span class="k">struct</span> <span class="n">gpt_rate_tbl</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">mscale</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nscale</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk_gpt</span> <span class="p">{</span>
	<span class="k">struct</span>			<span class="n">clk_hw</span> <span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpt_rate_tbl</span>	<span class="o">*</span><span class="n">rtbl</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">rtbl_cnt</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="o">*</span><span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* VCO-PLL clk */</span>
<span class="k">struct</span> <span class="n">pll_rate_tbl</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">mode</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">m</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">n</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">p</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk_vco</span> <span class="p">{</span>
	<span class="k">struct</span>			<span class="n">clk_hw</span> <span class="n">hw</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mode_reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">cfg_reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pll_rate_tbl</span>	<span class="o">*</span><span class="n">rtbl</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">rtbl_cnt</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="o">*</span><span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk_pll</span> <span class="p">{</span>
	<span class="k">struct</span>			<span class="n">clk_hw</span> <span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_vco</span>		<span class="o">*</span><span class="n">vco</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">parent</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">spinlock_t</span>		<span class="o">*</span><span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="p">(</span><span class="o">*</span><span class="n">clk_calc_rate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">index</span><span class="p">);</span>

<span class="cm">/* clk register routines */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_aux</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">aux_name</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">gate_name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">aux_clk_masks</span> <span class="o">*</span><span class="n">masks</span><span class="p">,</span> <span class="k">struct</span> <span class="n">aux_rate_tbl</span> <span class="o">*</span><span class="n">rtbl</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">rtbl_cnt</span><span class="p">,</span> <span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">**</span><span class="n">gate_clk</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_frac</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">frac_rate_tbl</span> <span class="o">*</span><span class="n">rtbl</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rtbl_cnt</span><span class="p">,</span> <span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_gpt</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span> <span class="kt">unsigned</span>
		<span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">gpt_rate_tbl</span> <span class="o">*</span><span class="n">rtbl</span><span class="p">,</span> <span class="n">u8</span>
		<span class="n">rtbl_cnt</span><span class="p">,</span> <span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_register_vco_pll</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">vco_name</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">pll_name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">vco_gate_name</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mode_reg</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span>
		<span class="o">*</span><span class="n">cfg_reg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pll_rate_tbl</span> <span class="o">*</span><span class="n">rtbl</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rtbl_cnt</span><span class="p">,</span>
		<span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">**</span><span class="n">pll_clk</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">clk</span> <span class="o">**</span><span class="n">vco_gate_clk</span><span class="p">);</span>

<span class="kt">long</span> <span class="n">clk_round_rate_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">drate</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">,</span> <span class="n">clk_calc_rate</span> <span class="n">calc_rate</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rtbl_cnt</span><span class="p">,</span>
		<span class="kt">int</span> <span class="o">*</span><span class="n">index</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __SPEAR_CLK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
