begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* $FreeBSD$ */
end_comment

begin_comment
comment|/*-  * Copyright (c) 2012 Hans Petter Selasky. All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_DWC_OTG_H_
end_ifndef

begin_define
define|#
directive|define
name|_DWC_OTG_H_
end_define

begin_define
define|#
directive|define
name|DWC_OTG_MAX_DEVICES
value|MIN(USB_MAX_DEVICES, 32)
end_define

begin_define
define|#
directive|define
name|DWC_OTG_FRAME_MASK
value|0x7FF
end_define

begin_define
define|#
directive|define
name|DWC_OTG_MAX_TXP
value|4
end_define

begin_define
define|#
directive|define
name|DWC_OTG_MAX_TXN
value|(0x200 * DWC_OTG_MAX_TXP)
end_define

begin_define
define|#
directive|define
name|DWC_OTG_MAX_CHANNELS
value|16
end_define

begin_define
define|#
directive|define
name|DWC_OTG_MAX_ENDPOINTS
value|16
end_define

begin_define
define|#
directive|define
name|DWC_OTG_HOST_TIMER_RATE
value|10
end_define

begin_comment
comment|/* ms */
end_comment

begin_define
define|#
directive|define
name|DWC_OTG_TT_SLOT_MAX
value|8
end_define

begin_define
define|#
directive|define
name|DWC_OTG_SLOT_IDLE_MAX
value|3
end_define

begin_define
define|#
directive|define
name|DWC_OTG_SLOT_IDLE_MIN
value|2
end_define

begin_define
define|#
directive|define
name|DWC_OTG_NAK_MAX
value|8
end_define

begin_comment
comment|/* 1 ms */
end_comment

begin_define
define|#
directive|define
name|DWC_OTG_READ_4
parameter_list|(
name|sc
parameter_list|,
name|reg
parameter_list|)
define|\
value|bus_space_read_4((sc)->sc_io_tag, (sc)->sc_io_hdl, reg)
end_define

begin_define
define|#
directive|define
name|DWC_OTG_WRITE_4
parameter_list|(
name|sc
parameter_list|,
name|reg
parameter_list|,
name|data
parameter_list|)
define|\
value|bus_space_write_4((sc)->sc_io_tag, (sc)->sc_io_hdl, reg, data)
end_define

begin_struct_decl
struct_decl|struct
name|dwc_otg_td
struct_decl|;
end_struct_decl

begin_struct_decl
struct_decl|struct
name|dwc_otg_softc
struct_decl|;
end_struct_decl

begin_typedef
typedef|typedef
name|uint8_t
function_decl|(
name|dwc_otg_cmd_t
function_decl|)
parameter_list|(
name|struct
name|dwc_otg_softc
modifier|*
name|sc
parameter_list|,
name|struct
name|dwc_otg_td
modifier|*
name|td
parameter_list|)
function_decl|;
end_typedef

begin_struct
struct|struct
name|dwc_otg_td
block|{
name|struct
name|dwc_otg_td
modifier|*
name|obj_next
decl_stmt|;
name|dwc_otg_cmd_t
modifier|*
name|func
decl_stmt|;
name|struct
name|usb_page_cache
modifier|*
name|pc
decl_stmt|;
name|uint32_t
name|tx_bytes
decl_stmt|;
name|uint32_t
name|offset
decl_stmt|;
name|uint32_t
name|remainder
decl_stmt|;
name|uint32_t
name|hcchar
decl_stmt|;
comment|/* HOST CFG */
name|uint32_t
name|hcsplt
decl_stmt|;
comment|/* HOST CFG */
name|uint16_t
name|max_packet_size
decl_stmt|;
comment|/* packet_size */
name|uint16_t
name|npkt
decl_stmt|;
name|uint8_t
name|max_packet_count
decl_stmt|;
comment|/* packet_count */
name|uint8_t
name|errcnt
decl_stmt|;
name|uint8_t
name|tmr_res
decl_stmt|;
name|uint8_t
name|tmr_val
decl_stmt|;
name|uint8_t
name|did_nak
decl_stmt|;
comment|/* NAK counter */
name|uint8_t
name|ep_no
decl_stmt|;
name|uint8_t
name|ep_type
decl_stmt|;
name|uint8_t
name|channel
decl_stmt|;
name|uint8_t
name|tt_index
decl_stmt|;
comment|/* TT data */
name|uint8_t
name|tt_start_slot
decl_stmt|;
comment|/* TT data */
name|uint8_t
name|tt_complete_slot
decl_stmt|;
comment|/* TT data */
name|uint8_t
name|tt_xactpos
decl_stmt|;
comment|/* TT data */
name|uint8_t
name|state
decl_stmt|;
define|#
directive|define
name|DWC_CHAN_ST_START
value|0
define|#
directive|define
name|DWC_CHAN_ST_WAIT_ANE
value|1
define|#
directive|define
name|DWC_CHAN_ST_WAIT_S_ANE
value|2
define|#
directive|define
name|DWC_CHAN_ST_WAIT_C_ANE
value|3
define|#
directive|define
name|DWC_CHAN_ST_WAIT_C_PKT
value|4
define|#
directive|define
name|DWC_CHAN_ST_TX_PKT_ISOC
value|5
define|#
directive|define
name|DWC_CHAN_ST_TX_WAIT_ISOC
value|6
name|uint8_t
name|error_any
range|:
literal|1
decl_stmt|;
name|uint8_t
name|error_stall
range|:
literal|1
decl_stmt|;
name|uint8_t
name|alt_next
range|:
literal|1
decl_stmt|;
name|uint8_t
name|short_pkt
range|:
literal|1
decl_stmt|;
name|uint8_t
name|did_stall
range|:
literal|1
decl_stmt|;
name|uint8_t
name|toggle
range|:
literal|1
decl_stmt|;
name|uint8_t
name|set_toggle
range|:
literal|1
decl_stmt|;
name|uint8_t
name|got_short
range|:
literal|1
decl_stmt|;
name|uint8_t
name|tt_scheduled
range|:
literal|1
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|dwc_otg_tt_info
block|{
name|uint8_t
name|slot_index
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|dwc_otg_std_temp
block|{
name|dwc_otg_cmd_t
modifier|*
name|func
decl_stmt|;
name|struct
name|usb_page_cache
modifier|*
name|pc
decl_stmt|;
name|struct
name|dwc_otg_td
modifier|*
name|td
decl_stmt|;
name|struct
name|dwc_otg_td
modifier|*
name|td_next
decl_stmt|;
name|uint32_t
name|len
decl_stmt|;
name|uint32_t
name|offset
decl_stmt|;
name|uint16_t
name|max_frame_size
decl_stmt|;
name|uint8_t
name|short_pkt
decl_stmt|;
comment|/* 	 * short_pkt = 0: transfer should be short terminated 	 * short_pkt = 1: transfer should not be short terminated 	 */
name|uint8_t
name|setup_alt_next
decl_stmt|;
name|uint8_t
name|did_stall
decl_stmt|;
name|uint8_t
name|bulk_or_control
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|dwc_otg_config_desc
block|{
name|struct
name|usb_config_descriptor
name|confd
decl_stmt|;
name|struct
name|usb_interface_descriptor
name|ifcd
decl_stmt|;
name|struct
name|usb_endpoint_descriptor
name|endpd
decl_stmt|;
block|}
name|__packed
struct|;
end_struct

begin_union
union|union
name|dwc_otg_hub_temp
block|{
name|uWord
name|wValue
decl_stmt|;
name|struct
name|usb_port_status
name|ps
decl_stmt|;
block|}
union|;
end_union

begin_struct
struct|struct
name|dwc_otg_flags
block|{
name|uint8_t
name|change_connect
range|:
literal|1
decl_stmt|;
name|uint8_t
name|change_suspend
range|:
literal|1
decl_stmt|;
name|uint8_t
name|change_reset
range|:
literal|1
decl_stmt|;
name|uint8_t
name|change_enabled
range|:
literal|1
decl_stmt|;
name|uint8_t
name|change_over_current
range|:
literal|1
decl_stmt|;
name|uint8_t
name|status_suspend
range|:
literal|1
decl_stmt|;
comment|/* set if suspended */
name|uint8_t
name|status_vbus
range|:
literal|1
decl_stmt|;
comment|/* set if present */
name|uint8_t
name|status_bus_reset
range|:
literal|1
decl_stmt|;
comment|/* set if reset complete */
name|uint8_t
name|status_high_speed
range|:
literal|1
decl_stmt|;
comment|/* set if High Speed is selected */
name|uint8_t
name|status_low_speed
range|:
literal|1
decl_stmt|;
comment|/* set if Low Speed is selected */
name|uint8_t
name|status_device_mode
range|:
literal|1
decl_stmt|;
comment|/* set if device mode */
name|uint8_t
name|self_powered
range|:
literal|1
decl_stmt|;
name|uint8_t
name|clocks_off
range|:
literal|1
decl_stmt|;
name|uint8_t
name|port_powered
range|:
literal|1
decl_stmt|;
name|uint8_t
name|port_enabled
range|:
literal|1
decl_stmt|;
name|uint8_t
name|port_over_current
range|:
literal|1
decl_stmt|;
name|uint8_t
name|d_pulled_up
range|:
literal|1
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|dwc_otg_profile
block|{
name|struct
name|usb_hw_ep_profile
name|usb
decl_stmt|;
name|uint16_t
name|max_buffer
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|dwc_otg_chan_state
block|{
name|uint16_t
name|allocated
decl_stmt|;
name|uint16_t
name|wait_sof
decl_stmt|;
name|uint32_t
name|hcint
decl_stmt|;
name|uint16_t
name|tx_p_size
decl_stmt|;
comment|/* periodic */
name|uint16_t
name|tx_np_size
decl_stmt|;
comment|/* non-periodic */
block|}
struct|;
end_struct

begin_struct
struct|struct
name|dwc_otg_softc
block|{
name|struct
name|usb_bus
name|sc_bus
decl_stmt|;
name|union
name|dwc_otg_hub_temp
name|sc_hub_temp
decl_stmt|;
name|struct
name|dwc_otg_profile
name|sc_hw_ep_profile
index|[
name|DWC_OTG_MAX_ENDPOINTS
index|]
decl_stmt|;
name|struct
name|dwc_otg_tt_info
name|sc_tt_info
index|[
name|DWC_OTG_MAX_DEVICES
index|]
decl_stmt|;
name|struct
name|usb_callout
name|sc_timer
decl_stmt|;
name|struct
name|usb_device
modifier|*
name|sc_devices
index|[
name|DWC_OTG_MAX_DEVICES
index|]
decl_stmt|;
name|struct
name|resource
modifier|*
name|sc_io_res
decl_stmt|;
name|struct
name|resource
modifier|*
name|sc_irq_res
decl_stmt|;
name|void
modifier|*
name|sc_intr_hdl
decl_stmt|;
name|bus_size_t
name|sc_io_size
decl_stmt|;
name|bus_space_tag_t
name|sc_io_tag
decl_stmt|;
name|bus_space_handle_t
name|sc_io_hdl
decl_stmt|;
name|uint32_t
name|sc_rx_bounce_buffer
index|[
literal|1024
operator|/
literal|4
index|]
decl_stmt|;
name|uint32_t
name|sc_tx_bounce_buffer
index|[
name|MAX
argument_list|(
literal|512
operator|*
name|DWC_OTG_MAX_TXP
argument_list|,
literal|1024
argument_list|)
operator|/
literal|4
index|]
decl_stmt|;
name|uint32_t
name|sc_fifo_size
decl_stmt|;
name|uint32_t
name|sc_tx_max_size
decl_stmt|;
name|uint32_t
name|sc_tx_cur_p_level
decl_stmt|;
comment|/* periodic */
name|uint32_t
name|sc_tx_cur_np_level
decl_stmt|;
comment|/* non-periodic */
name|uint32_t
name|sc_irq_mask
decl_stmt|;
name|uint32_t
name|sc_last_rx_status
decl_stmt|;
name|uint32_t
name|sc_out_ctl
index|[
name|DWC_OTG_MAX_ENDPOINTS
index|]
decl_stmt|;
name|uint32_t
name|sc_in_ctl
index|[
name|DWC_OTG_MAX_ENDPOINTS
index|]
decl_stmt|;
name|struct
name|dwc_otg_chan_state
name|sc_chan_state
index|[
name|DWC_OTG_MAX_CHANNELS
index|]
decl_stmt|;
name|uint32_t
name|sc_tmr_val
decl_stmt|;
name|uint32_t
name|sc_hprt_val
decl_stmt|;
name|uint32_t
name|sc_xfer_complete
decl_stmt|;
name|uint16_t
name|sc_active_rx_ep
decl_stmt|;
name|uint16_t
name|sc_last_frame_num
decl_stmt|;
name|uint8_t
name|sc_timer_active
decl_stmt|;
name|uint8_t
name|sc_dev_ep_max
decl_stmt|;
name|uint8_t
name|sc_dev_in_ep_max
decl_stmt|;
name|uint8_t
name|sc_host_ch_max
decl_stmt|;
name|uint8_t
name|sc_needsof
decl_stmt|;
name|uint8_t
name|sc_rt_addr
decl_stmt|;
comment|/* root HUB address */
name|uint8_t
name|sc_conf
decl_stmt|;
comment|/* root HUB config */
name|uint8_t
name|sc_mode
decl_stmt|;
comment|/* mode of operation */
define|#
directive|define
name|DWC_MODE_OTG
value|0
comment|/* both modes */
define|#
directive|define
name|DWC_MODE_DEVICE
value|1
comment|/* device only */
define|#
directive|define
name|DWC_MODE_HOST
value|2
comment|/* host only */
name|uint8_t
name|sc_hub_idata
index|[
literal|1
index|]
decl_stmt|;
name|struct
name|dwc_otg_flags
name|sc_flags
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/* prototypes */
end_comment

begin_decl_stmt
name|driver_filter_t
name|dwc_otg_filter_interrupt
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|driver_intr_t
name|dwc_otg_interrupt
decl_stmt|;
end_decl_stmt

begin_function_decl
name|int
name|dwc_otg_init
parameter_list|(
name|struct
name|dwc_otg_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
name|void
name|dwc_otg_uninit
parameter_list|(
name|struct
name|dwc_otg_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* _DWC_OTG_H_ */
end_comment

end_unit

