/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:25 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_USB_INTR2_H__
#define BCHP_USB_INTR2_H__

/***************************************************************************
 *USB_INTR2 - USB Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_USB_INTR2_CPU_STATUS                0x00480180 /* [RO] CPU interrupt Status Register */
#define BCHP_USB_INTR2_CPU_SET                   0x00480184 /* [WO] CPU interrupt Set Register */
#define BCHP_USB_INTR2_CPU_CLEAR                 0x00480188 /* [WO] CPU interrupt Clear Register */
#define BCHP_USB_INTR2_CPU_MASK_STATUS           0x0048018c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_USB_INTR2_CPU_MASK_SET              0x00480190 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_USB_INTR2_CPU_MASK_CLEAR            0x00480194 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_USB_INTR2_PCI_STATUS                0x00480198 /* [RO] PCI interrupt Status Register */
#define BCHP_USB_INTR2_PCI_SET                   0x0048019c /* [WO] PCI interrupt Set Register */
#define BCHP_USB_INTR2_PCI_CLEAR                 0x004801a0 /* [WO] PCI interrupt Clear Register */
#define BCHP_USB_INTR2_PCI_MASK_STATUS           0x004801a4 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_USB_INTR2_PCI_MASK_SET              0x004801a8 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_USB_INTR2_PCI_MASK_CLEAR            0x004801ac /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* USB_INTR2 :: CPU_STATUS :: reserved0 [31:04] */
#define BCHP_USB_INTR2_CPU_STATUS_reserved0_MASK                   0xfffffff0
#define BCHP_USB_INTR2_CPU_STATUS_reserved0_SHIFT                  4

/* USB_INTR2 :: CPU_STATUS :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_CPU_STATUS_USB_03_INTR_MASK                 0x00000008
#define BCHP_USB_INTR2_CPU_STATUS_USB_03_INTR_SHIFT                3
#define BCHP_USB_INTR2_CPU_STATUS_USB_03_INTR_DEFAULT              0x00000000

/* USB_INTR2 :: CPU_STATUS :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_CPU_STATUS_USB_02_INTR_MASK                 0x00000004
#define BCHP_USB_INTR2_CPU_STATUS_USB_02_INTR_SHIFT                2
#define BCHP_USB_INTR2_CPU_STATUS_USB_02_INTR_DEFAULT              0x00000000

/* USB_INTR2 :: CPU_STATUS :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_CPU_STATUS_USB_01_INTR_MASK                 0x00000002
#define BCHP_USB_INTR2_CPU_STATUS_USB_01_INTR_SHIFT                1
#define BCHP_USB_INTR2_CPU_STATUS_USB_01_INTR_DEFAULT              0x00000000

/* USB_INTR2 :: CPU_STATUS :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_CPU_STATUS_USB_00_INTR_MASK                 0x00000001
#define BCHP_USB_INTR2_CPU_STATUS_USB_00_INTR_SHIFT                0
#define BCHP_USB_INTR2_CPU_STATUS_USB_00_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* USB_INTR2 :: CPU_SET :: reserved0 [31:04] */
#define BCHP_USB_INTR2_CPU_SET_reserved0_MASK                      0xfffffff0
#define BCHP_USB_INTR2_CPU_SET_reserved0_SHIFT                     4

/* USB_INTR2 :: CPU_SET :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_CPU_SET_USB_03_INTR_MASK                    0x00000008
#define BCHP_USB_INTR2_CPU_SET_USB_03_INTR_SHIFT                   3
#define BCHP_USB_INTR2_CPU_SET_USB_03_INTR_DEFAULT                 0x00000000

/* USB_INTR2 :: CPU_SET :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_CPU_SET_USB_02_INTR_MASK                    0x00000004
#define BCHP_USB_INTR2_CPU_SET_USB_02_INTR_SHIFT                   2
#define BCHP_USB_INTR2_CPU_SET_USB_02_INTR_DEFAULT                 0x00000000

/* USB_INTR2 :: CPU_SET :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_CPU_SET_USB_01_INTR_MASK                    0x00000002
#define BCHP_USB_INTR2_CPU_SET_USB_01_INTR_SHIFT                   1
#define BCHP_USB_INTR2_CPU_SET_USB_01_INTR_DEFAULT                 0x00000000

/* USB_INTR2 :: CPU_SET :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_CPU_SET_USB_00_INTR_MASK                    0x00000001
#define BCHP_USB_INTR2_CPU_SET_USB_00_INTR_SHIFT                   0
#define BCHP_USB_INTR2_CPU_SET_USB_00_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* USB_INTR2 :: CPU_CLEAR :: reserved0 [31:04] */
#define BCHP_USB_INTR2_CPU_CLEAR_reserved0_MASK                    0xfffffff0
#define BCHP_USB_INTR2_CPU_CLEAR_reserved0_SHIFT                   4

/* USB_INTR2 :: CPU_CLEAR :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_CPU_CLEAR_USB_03_INTR_MASK                  0x00000008
#define BCHP_USB_INTR2_CPU_CLEAR_USB_03_INTR_SHIFT                 3
#define BCHP_USB_INTR2_CPU_CLEAR_USB_03_INTR_DEFAULT               0x00000000

/* USB_INTR2 :: CPU_CLEAR :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_CPU_CLEAR_USB_02_INTR_MASK                  0x00000004
#define BCHP_USB_INTR2_CPU_CLEAR_USB_02_INTR_SHIFT                 2
#define BCHP_USB_INTR2_CPU_CLEAR_USB_02_INTR_DEFAULT               0x00000000

/* USB_INTR2 :: CPU_CLEAR :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_CPU_CLEAR_USB_01_INTR_MASK                  0x00000002
#define BCHP_USB_INTR2_CPU_CLEAR_USB_01_INTR_SHIFT                 1
#define BCHP_USB_INTR2_CPU_CLEAR_USB_01_INTR_DEFAULT               0x00000000

/* USB_INTR2 :: CPU_CLEAR :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_CPU_CLEAR_USB_00_INTR_MASK                  0x00000001
#define BCHP_USB_INTR2_CPU_CLEAR_USB_00_INTR_SHIFT                 0
#define BCHP_USB_INTR2_CPU_CLEAR_USB_00_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* USB_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_USB_INTR2_CPU_MASK_STATUS_reserved0_MASK              0xfffffff0
#define BCHP_USB_INTR2_CPU_MASK_STATUS_reserved0_SHIFT             4

/* USB_INTR2 :: CPU_MASK_STATUS :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_03_INTR_MASK            0x00000008
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_03_INTR_SHIFT           3
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_03_INTR_DEFAULT         0x00000001

/* USB_INTR2 :: CPU_MASK_STATUS :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_02_INTR_MASK            0x00000004
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_02_INTR_SHIFT           2
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_02_INTR_DEFAULT         0x00000001

/* USB_INTR2 :: CPU_MASK_STATUS :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_01_INTR_MASK            0x00000002
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_01_INTR_SHIFT           1
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_01_INTR_DEFAULT         0x00000001

/* USB_INTR2 :: CPU_MASK_STATUS :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_00_INTR_MASK            0x00000001
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_00_INTR_SHIFT           0
#define BCHP_USB_INTR2_CPU_MASK_STATUS_USB_00_INTR_DEFAULT         0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* USB_INTR2 :: CPU_MASK_SET :: reserved0 [31:04] */
#define BCHP_USB_INTR2_CPU_MASK_SET_reserved0_MASK                 0xfffffff0
#define BCHP_USB_INTR2_CPU_MASK_SET_reserved0_SHIFT                4

/* USB_INTR2 :: CPU_MASK_SET :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_03_INTR_MASK               0x00000008
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_03_INTR_SHIFT              3
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_03_INTR_DEFAULT            0x00000001

/* USB_INTR2 :: CPU_MASK_SET :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_02_INTR_MASK               0x00000004
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_02_INTR_SHIFT              2
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_02_INTR_DEFAULT            0x00000001

/* USB_INTR2 :: CPU_MASK_SET :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_01_INTR_MASK               0x00000002
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_01_INTR_SHIFT              1
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_01_INTR_DEFAULT            0x00000001

/* USB_INTR2 :: CPU_MASK_SET :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_00_INTR_MASK               0x00000001
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_00_INTR_SHIFT              0
#define BCHP_USB_INTR2_CPU_MASK_SET_USB_00_INTR_DEFAULT            0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* USB_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:04] */
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_reserved0_MASK               0xfffffff0
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT              4

/* USB_INTR2 :: CPU_MASK_CLEAR :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_03_INTR_MASK             0x00000008
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_03_INTR_SHIFT            3
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_03_INTR_DEFAULT          0x00000001

/* USB_INTR2 :: CPU_MASK_CLEAR :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_02_INTR_MASK             0x00000004
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_02_INTR_SHIFT            2
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_02_INTR_DEFAULT          0x00000001

/* USB_INTR2 :: CPU_MASK_CLEAR :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_01_INTR_MASK             0x00000002
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_01_INTR_SHIFT            1
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_01_INTR_DEFAULT          0x00000001

/* USB_INTR2 :: CPU_MASK_CLEAR :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_00_INTR_MASK             0x00000001
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_00_INTR_SHIFT            0
#define BCHP_USB_INTR2_CPU_MASK_CLEAR_USB_00_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* USB_INTR2 :: PCI_STATUS :: reserved0 [31:04] */
#define BCHP_USB_INTR2_PCI_STATUS_reserved0_MASK                   0xfffffff0
#define BCHP_USB_INTR2_PCI_STATUS_reserved0_SHIFT                  4

/* USB_INTR2 :: PCI_STATUS :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_PCI_STATUS_USB_03_INTR_MASK                 0x00000008
#define BCHP_USB_INTR2_PCI_STATUS_USB_03_INTR_SHIFT                3
#define BCHP_USB_INTR2_PCI_STATUS_USB_03_INTR_DEFAULT              0x00000000

/* USB_INTR2 :: PCI_STATUS :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_PCI_STATUS_USB_02_INTR_MASK                 0x00000004
#define BCHP_USB_INTR2_PCI_STATUS_USB_02_INTR_SHIFT                2
#define BCHP_USB_INTR2_PCI_STATUS_USB_02_INTR_DEFAULT              0x00000000

/* USB_INTR2 :: PCI_STATUS :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_PCI_STATUS_USB_01_INTR_MASK                 0x00000002
#define BCHP_USB_INTR2_PCI_STATUS_USB_01_INTR_SHIFT                1
#define BCHP_USB_INTR2_PCI_STATUS_USB_01_INTR_DEFAULT              0x00000000

/* USB_INTR2 :: PCI_STATUS :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_PCI_STATUS_USB_00_INTR_MASK                 0x00000001
#define BCHP_USB_INTR2_PCI_STATUS_USB_00_INTR_SHIFT                0
#define BCHP_USB_INTR2_PCI_STATUS_USB_00_INTR_DEFAULT              0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* USB_INTR2 :: PCI_SET :: reserved0 [31:04] */
#define BCHP_USB_INTR2_PCI_SET_reserved0_MASK                      0xfffffff0
#define BCHP_USB_INTR2_PCI_SET_reserved0_SHIFT                     4

/* USB_INTR2 :: PCI_SET :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_PCI_SET_USB_03_INTR_MASK                    0x00000008
#define BCHP_USB_INTR2_PCI_SET_USB_03_INTR_SHIFT                   3
#define BCHP_USB_INTR2_PCI_SET_USB_03_INTR_DEFAULT                 0x00000000

/* USB_INTR2 :: PCI_SET :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_PCI_SET_USB_02_INTR_MASK                    0x00000004
#define BCHP_USB_INTR2_PCI_SET_USB_02_INTR_SHIFT                   2
#define BCHP_USB_INTR2_PCI_SET_USB_02_INTR_DEFAULT                 0x00000000

/* USB_INTR2 :: PCI_SET :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_PCI_SET_USB_01_INTR_MASK                    0x00000002
#define BCHP_USB_INTR2_PCI_SET_USB_01_INTR_SHIFT                   1
#define BCHP_USB_INTR2_PCI_SET_USB_01_INTR_DEFAULT                 0x00000000

/* USB_INTR2 :: PCI_SET :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_PCI_SET_USB_00_INTR_MASK                    0x00000001
#define BCHP_USB_INTR2_PCI_SET_USB_00_INTR_SHIFT                   0
#define BCHP_USB_INTR2_PCI_SET_USB_00_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* USB_INTR2 :: PCI_CLEAR :: reserved0 [31:04] */
#define BCHP_USB_INTR2_PCI_CLEAR_reserved0_MASK                    0xfffffff0
#define BCHP_USB_INTR2_PCI_CLEAR_reserved0_SHIFT                   4

/* USB_INTR2 :: PCI_CLEAR :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_PCI_CLEAR_USB_03_INTR_MASK                  0x00000008
#define BCHP_USB_INTR2_PCI_CLEAR_USB_03_INTR_SHIFT                 3
#define BCHP_USB_INTR2_PCI_CLEAR_USB_03_INTR_DEFAULT               0x00000000

/* USB_INTR2 :: PCI_CLEAR :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_PCI_CLEAR_USB_02_INTR_MASK                  0x00000004
#define BCHP_USB_INTR2_PCI_CLEAR_USB_02_INTR_SHIFT                 2
#define BCHP_USB_INTR2_PCI_CLEAR_USB_02_INTR_DEFAULT               0x00000000

/* USB_INTR2 :: PCI_CLEAR :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_PCI_CLEAR_USB_01_INTR_MASK                  0x00000002
#define BCHP_USB_INTR2_PCI_CLEAR_USB_01_INTR_SHIFT                 1
#define BCHP_USB_INTR2_PCI_CLEAR_USB_01_INTR_DEFAULT               0x00000000

/* USB_INTR2 :: PCI_CLEAR :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_PCI_CLEAR_USB_00_INTR_MASK                  0x00000001
#define BCHP_USB_INTR2_PCI_CLEAR_USB_00_INTR_SHIFT                 0
#define BCHP_USB_INTR2_PCI_CLEAR_USB_00_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* USB_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:04] */
#define BCHP_USB_INTR2_PCI_MASK_STATUS_reserved0_MASK              0xfffffff0
#define BCHP_USB_INTR2_PCI_MASK_STATUS_reserved0_SHIFT             4

/* USB_INTR2 :: PCI_MASK_STATUS :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_03_INTR_MASK            0x00000008
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_03_INTR_SHIFT           3
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_03_INTR_DEFAULT         0x00000001

/* USB_INTR2 :: PCI_MASK_STATUS :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_02_INTR_MASK            0x00000004
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_02_INTR_SHIFT           2
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_02_INTR_DEFAULT         0x00000001

/* USB_INTR2 :: PCI_MASK_STATUS :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_01_INTR_MASK            0x00000002
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_01_INTR_SHIFT           1
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_01_INTR_DEFAULT         0x00000001

/* USB_INTR2 :: PCI_MASK_STATUS :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_00_INTR_MASK            0x00000001
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_00_INTR_SHIFT           0
#define BCHP_USB_INTR2_PCI_MASK_STATUS_USB_00_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* USB_INTR2 :: PCI_MASK_SET :: reserved0 [31:04] */
#define BCHP_USB_INTR2_PCI_MASK_SET_reserved0_MASK                 0xfffffff0
#define BCHP_USB_INTR2_PCI_MASK_SET_reserved0_SHIFT                4

/* USB_INTR2 :: PCI_MASK_SET :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_03_INTR_MASK               0x00000008
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_03_INTR_SHIFT              3
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_03_INTR_DEFAULT            0x00000001

/* USB_INTR2 :: PCI_MASK_SET :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_02_INTR_MASK               0x00000004
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_02_INTR_SHIFT              2
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_02_INTR_DEFAULT            0x00000001

/* USB_INTR2 :: PCI_MASK_SET :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_01_INTR_MASK               0x00000002
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_01_INTR_SHIFT              1
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_01_INTR_DEFAULT            0x00000001

/* USB_INTR2 :: PCI_MASK_SET :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_00_INTR_MASK               0x00000001
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_00_INTR_SHIFT              0
#define BCHP_USB_INTR2_PCI_MASK_SET_USB_00_INTR_DEFAULT            0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* USB_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:04] */
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_reserved0_MASK               0xfffffff0
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT              4

/* USB_INTR2 :: PCI_MASK_CLEAR :: USB_03_INTR [03:03] */
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_03_INTR_MASK             0x00000008
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_03_INTR_SHIFT            3
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_03_INTR_DEFAULT          0x00000001

/* USB_INTR2 :: PCI_MASK_CLEAR :: USB_02_INTR [02:02] */
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_02_INTR_MASK             0x00000004
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_02_INTR_SHIFT            2
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_02_INTR_DEFAULT          0x00000001

/* USB_INTR2 :: PCI_MASK_CLEAR :: USB_01_INTR [01:01] */
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_01_INTR_MASK             0x00000002
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_01_INTR_SHIFT            1
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_01_INTR_DEFAULT          0x00000001

/* USB_INTR2 :: PCI_MASK_CLEAR :: USB_00_INTR [00:00] */
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_00_INTR_MASK             0x00000001
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_00_INTR_SHIFT            0
#define BCHP_USB_INTR2_PCI_MASK_CLEAR_USB_00_INTR_DEFAULT          0x00000001

#endif /* #ifndef BCHP_USB_INTR2_H__ */

/* End of File */
