//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35583870
// Cuda compilation tools, release 12.8, V12.8.93
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_80
.address_size 64

	// .globl	my_kernel_kernel1

.visible .entry my_kernel_kernel1(
	.param .u64 my_kernel_kernel1_param_0,
	.param .u64 my_kernel_kernel1_param_1
)
{
	.reg .f32 	%f<3>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [my_kernel_kernel1_param_0];
	ld.param.u64 	%rd2, [my_kernel_kernel1_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	mul.f32 	%f2, %f1, 0f3A800000;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.f32 	[%rd7], %f2;
	ret;

}
	// .globl	my_kernel_kernel0
.visible .entry my_kernel_kernel0(
	.param .u64 my_kernel_kernel0_param_0,
	.param .u64 my_kernel_kernel0_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<68>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd6, [my_kernel_kernel0_param_0];
	ld.param.u64 	%rd7, [my_kernel_kernel0_param_1];
	cvta.to.global.u64 	%rd11, %rd7;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r5, %r4, 3;
	mov.u32 	%r6, %tid.x;
	add.s32 	%r7, %r5, %r6;
	cvta.to.global.u64 	%rd8, %rd6;
	mul.wide.s32 	%rd9, %r7, 4;
	add.s64 	%rd2, %rd8, %rd9;
	mov.f32 	%f67, 0f00000000;
	mov.u32 	%r15, 0;
	st.global.u32 	[%rd2], %r15;
	mul.hi.s32 	%r8, %r7, 954437177;
	shr.u32 	%r9, %r8, 31;
	shr.s32 	%r10, %r8, 4;
	add.s32 	%r11, %r10, %r9;
	mul.lo.s32 	%r12, %r11, 72;
	sub.s32 	%r13, %r7, %r12;
	mad.lo.s32 	%r14, %r11, 73728, %r13;
	mul.wide.s32 	%rd3, %r14, 4;

$L__BB1_1:
	add.s64 	%rd10, %rd11, %rd3;
	ld.global.nc.f32 	%f4, [%rd10];
	add.f32 	%f5, %f67, %f4;
	ld.global.nc.f32 	%f6, [%rd10+288];
	add.f32 	%f7, %f5, %f6;
	ld.global.nc.f32 	%f8, [%rd10+576];
	add.f32 	%f9, %f7, %f8;
	ld.global.nc.f32 	%f10, [%rd10+864];
	add.f32 	%f11, %f9, %f10;
	ld.global.nc.f32 	%f12, [%rd10+1152];
	add.f32 	%f13, %f11, %f12;
	ld.global.nc.f32 	%f14, [%rd10+1440];
	add.f32 	%f15, %f13, %f14;
	ld.global.nc.f32 	%f16, [%rd10+1728];
	add.f32 	%f17, %f15, %f16;
	ld.global.nc.f32 	%f18, [%rd10+2016];
	add.f32 	%f19, %f17, %f18;
	ld.global.nc.f32 	%f20, [%rd10+2304];
	add.f32 	%f21, %f19, %f20;
	ld.global.nc.f32 	%f22, [%rd10+2592];
	add.f32 	%f23, %f21, %f22;
	ld.global.nc.f32 	%f24, [%rd10+2880];
	add.f32 	%f25, %f23, %f24;
	ld.global.nc.f32 	%f26, [%rd10+3168];
	add.f32 	%f27, %f25, %f26;
	ld.global.nc.f32 	%f28, [%rd10+3456];
	add.f32 	%f29, %f27, %f28;
	ld.global.nc.f32 	%f30, [%rd10+3744];
	add.f32 	%f31, %f29, %f30;
	ld.global.nc.f32 	%f32, [%rd10+4032];
	add.f32 	%f33, %f31, %f32;
	ld.global.nc.f32 	%f34, [%rd10+4320];
	add.f32 	%f35, %f33, %f34;
	ld.global.nc.f32 	%f36, [%rd10+4608];
	add.f32 	%f37, %f35, %f36;
	ld.global.nc.f32 	%f38, [%rd10+4896];
	add.f32 	%f39, %f37, %f38;
	ld.global.nc.f32 	%f40, [%rd10+5184];
	add.f32 	%f41, %f39, %f40;
	ld.global.nc.f32 	%f42, [%rd10+5472];
	add.f32 	%f43, %f41, %f42;
	ld.global.nc.f32 	%f44, [%rd10+5760];
	add.f32 	%f45, %f43, %f44;
	ld.global.nc.f32 	%f46, [%rd10+6048];
	add.f32 	%f47, %f45, %f46;
	ld.global.nc.f32 	%f48, [%rd10+6336];
	add.f32 	%f49, %f47, %f48;
	ld.global.nc.f32 	%f50, [%rd10+6624];
	add.f32 	%f51, %f49, %f50;
	ld.global.nc.f32 	%f52, [%rd10+6912];
	add.f32 	%f53, %f51, %f52;
	ld.global.nc.f32 	%f54, [%rd10+7200];
	add.f32 	%f55, %f53, %f54;
	ld.global.nc.f32 	%f56, [%rd10+7488];
	add.f32 	%f57, %f55, %f56;
	ld.global.nc.f32 	%f58, [%rd10+7776];
	add.f32 	%f59, %f57, %f58;
	ld.global.nc.f32 	%f60, [%rd10+8064];
	add.f32 	%f61, %f59, %f60;
	ld.global.nc.f32 	%f62, [%rd10+8352];
	add.f32 	%f63, %f61, %f62;
	ld.global.nc.f32 	%f64, [%rd10+8640];
	add.f32 	%f65, %f63, %f64;
	ld.global.nc.f32 	%f66, [%rd10+8928];
	add.f32 	%f67, %f65, %f66;
	add.s64 	%rd11, %rd11, 9216;
	add.s32 	%r15, %r15, 1;
	setp.ne.s32 	%p1, %r15, 32;
	@%p1 bra 	$L__BB1_1;

	st.global.f32 	[%rd2], %f67;
	ret;

}

