Vivado Simulator 2018.2
Time resolution is 1 ps
in4x[3] in4x[2] in4x[1] in4x[0]  out16x
0      0       0     0        0000000000000001
0      0       0     1        0000000000000010
0      0       1     0        0000000000000100
0      0       1     1        0000000000001000
0      1       0     0        0000000000010000
0      1       0     1        0000000000100000
0      1       1     0        0000000001000000
0      1       1     1        0000000010000000
1      0       0     0        0000000100000000
1      0       0     1        0000001000000000
1      0       1     0        0000010000000000
1      0       1     1        0000100000000000
1      1       0     0        0001000000000000
1      1       0     1        0010000000000000
1      1       1     0        0100000000000000
1      1       1     1        1000000000000000
$finish called at time : 160 ns : File "F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sim_1/new/binary_decoder_4x16_tb.v" Line 22
