
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000039                       # Number of seconds simulated
sim_ticks                                    38938000                       # Number of ticks simulated
final_tick                                   38938000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150644                       # Simulator instruction rate (inst/s)
host_op_rate                                   160944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50411930                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680212                       # Number of bytes of host memory used
host_seconds                                     0.77                       # Real time elapsed on the host
sim_insts                                      116352                       # Number of instructions simulated
sim_ops                                        124310                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              92416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            11                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 11                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         992757717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         553906210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          90400123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27941856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          90400123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          29585495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          88756485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          27941856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          88756485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          29585495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          90400123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          27941856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          90400123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          27941856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          87112846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          29585495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2373414146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    992757717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     90400123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     90400123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     88756485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     88756485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     90400123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     90400123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     87112846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1618984026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18080025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18080025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18080025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        992757717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        553906210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         90400123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27941856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         90400123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         29585495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         88756485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         27941856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         88756485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         29585495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         90400123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         27941856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         90400123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         27941856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         87112846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         29585495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2391494170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1445                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         11                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       11                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  91328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   92480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  704                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      38929500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1445                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   11                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.013841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.728742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.576432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          120     41.52%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     19.03%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      8.30%     68.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      5.19%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      5.54%     79.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      4.84%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.73%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.42%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33     11.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          289                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     30591250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                57347500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7135000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21437.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40187.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2345.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2375.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26737.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1141560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   622875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5452200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21435705                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                66750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30753330                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            977.848331                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        15000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30408250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20685015                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               698250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24813315                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.107149                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      2463500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29312500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9371                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7012                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              929                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6730                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3148                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            46.775632                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    884                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 131                       # Number of system calls
system.cpu0.numCycles                           77877                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18952                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         47098                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9371                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4032                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        24275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1965                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5679                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  609                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             44213                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.247755                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.651482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   34641     78.35%     78.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     797      1.80%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     942      2.13%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     662      1.50%     83.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     692      1.57%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     585      1.32%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     700      1.58%     88.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     945      2.14%     90.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4249      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               44213                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.120331                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.604774                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14709                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                21224                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6035                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1568                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   677                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1034                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  316                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 46836                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1168                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   677                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15641                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2914                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9811                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6637                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 8533                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 44963                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  2659                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   188                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  5508                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              51330                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               209899                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           54478                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                30803                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   20527                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               140                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           137                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     7618                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6995                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               6422                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              547                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             451                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     42442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                285                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    30916                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1903                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          16010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        57088                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            83                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        44213                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.699251                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.922148                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              27446     62.08%     62.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2618      5.92%     68.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              14149     32.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          44213                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                20408     66.01%     66.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 355      1.15%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                5135     16.61%     83.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               5015     16.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 30916                       # Type of FU issued
system.cpu0.iq.rate                          0.396985                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            107892                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            58736                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        29918                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 30888                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              67                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3145                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1736                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   677                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2299                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  449                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              42736                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6995                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                6422                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               131                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  421                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           120                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          536                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 656                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                30505                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 4967                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              411                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                        9859                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    4845                       # Number of branches executed
system.cpu0.iew.exec_stores                      4892                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.391707                       # Inst execution rate
system.cpu0.iew.wb_sent                         30123                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        29946                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    17131                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    38710                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.384529                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.442547                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          16022                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              624                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        41766                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.639683                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309010                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        29611     70.90%     70.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4721     11.30%     82.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4684     11.21%     93.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1014      2.43%     95.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          413      0.99%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          669      1.60%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          264      0.63%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          115      0.28%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          275      0.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        41766                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               22280                       # Number of instructions committed
system.cpu0.commit.committedOps                 26717                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8536                       # Number of memory references committed
system.cpu0.commit.loads                         3850                       # Number of loads committed
system.cpu0.commit.membars                        116                       # Number of memory barriers committed
system.cpu0.commit.branches                      4199                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    23066                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 314                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           17830     66.74%     66.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            348      1.30%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3850     14.41%     82.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4686     17.54%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            26717                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  275                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       83839                       # The number of ROB reads
system.cpu0.rob.rob_writes                      87937                       # The number of ROB writes
system.cpu0.timesIdled                            397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33664                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      22280                       # Number of Instructions Simulated
system.cpu0.committedOps                        26717                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.495377                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.495377                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.286092                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.286092                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   35790                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  17054                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   105277                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   17533                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  11180                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               25                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          176.077903                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7141                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              319                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.385580                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   176.077903                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.171951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.171951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          294                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            18974                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           18974                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4406                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4406                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2638                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2638                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7044                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7044                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7047                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7047                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          264                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          264                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1897                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1897                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2161                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2161                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2161                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2161                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14959024                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14959024                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    110319475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    110319475                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       127250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       127250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24999                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    125278499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    125278499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    125278499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    125278499                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         4670                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         4670                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4535                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4535                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9205                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9205                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9208                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9208                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.056531                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.056531                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.418302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.418302                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.234764                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.234764                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.234687                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.234687                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56662.969697                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56662.969697                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 58154.704797                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58154.704797                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 42416.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42416.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57972.465988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57972.465988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57972.465988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57972.465988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu0.dcache.writebacks::total               11                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          104                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1712                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1712                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1816                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1816                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1816                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1816                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          160                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          185                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9512748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9512748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     11509251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11509251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       117250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     21021999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     21021999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     21021999                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     21021999                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.034261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.034261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040794                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040794                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.037480                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037480                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.037467                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037467                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 59454.675000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59454.675000                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 62212.167568                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62212.167568                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8750.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 60933.330435                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60933.330435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 60933.330435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60933.330435                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              228                       # number of replacements
system.cpu0.icache.tags.tagsinuse          249.270600                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4902                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              604                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.115894                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   249.270600                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.486857                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.486857                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            11962                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           11962                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4902                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4902                       # number of overall hits
system.cpu0.icache.overall_hits::total           4902                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          777                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          777                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          777                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           777                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          777                       # number of overall misses
system.cpu0.icache.overall_misses::total          777                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43480000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43480000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43480000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43480000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43480000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43480000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5679                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.136820                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136820                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.136820                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136820                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.136820                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136820                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55958.815959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55958.815959                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55958.815959                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55958.815959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55958.815959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55958.815959                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          172                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          172                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          172                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          605                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          605                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          605                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          605                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          605                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          605                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33655500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33655500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33655500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33655500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33655500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33655500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.106533                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.106533                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.106533                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.106533                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.106533                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.106533                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55628.925620                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55628.925620                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55628.925620                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55628.925620                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55628.925620                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55628.925620                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4936                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4507                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              129                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3288                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2381                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            72.414842                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    158                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           16889                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2409                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         21558                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4936                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2539                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    303                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                      857                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   73                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             12155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.900370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.260990                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8712     71.67%     71.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     311      2.56%     74.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      55      0.45%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     131      1.08%     75.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      89      0.73%     76.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     139      1.14%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     116      0.95%     78.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     278      2.29%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2324     19.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               12155                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.292261                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.276452                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2313                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 6867                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                      971                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1882                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   122                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 196                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 21120                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   122                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3018                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    420                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1519                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     2128                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 4948                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 20659                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  4909                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              34452                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               100045                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           27863                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                29798                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    4654                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     9326                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                3133                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                750                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              183                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              65                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     20212                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    17882                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              446                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        12287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            25                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        12155                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.471164                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.866365                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3047     25.07%     25.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                334      2.75%     27.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               8774     72.18%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          12155                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                14442     80.76%     80.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 196      1.10%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2793     15.62%     97.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                451      2.52%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 17882                       # Type of FU issued
system.cpu1.iq.rate                          1.058796                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             48365                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            23481                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        17648                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 17882                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          618                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          340                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           42                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   122                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    334                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              20289                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 3133                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 750                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 108                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                17798                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2751                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               84                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        3190                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3948                       # Number of branches executed
system.cpu1.iew.exec_stores                       439                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.053822                       # Inst execution rate
system.cpu1.iew.wb_sent                         17677                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        17648                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    12734                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    25260                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.044940                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.504117                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3123                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              100                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11699                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.461321                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.744817                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4139     35.38%     35.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         3977     33.99%     69.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          997      8.52%     77.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1157      9.89%     87.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           29      0.25%     88.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1164      9.95%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           50      0.43%     98.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           70      0.60%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          116      0.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11699                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               16511                       # Number of instructions committed
system.cpu1.commit.committedOps                 17096                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2925                       # Number of memory references committed
system.cpu1.commit.loads                         2515                       # Number of loads committed
system.cpu1.commit.membars                         26                       # Number of memory barriers committed
system.cpu1.commit.branches                      3863                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    13335                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  64                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           13976     81.75%     81.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            195      1.14%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.89% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2515     14.71%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           410      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            17096                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  116                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       31581                       # The number of ROB reads
system.cpu1.rob.rob_writes                      40965                       # The number of ROB writes
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       60987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      16511                       # Number of Instructions Simulated
system.cpu1.committedOps                        17096                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.022894                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.022894                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.977619                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.977619                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   23944                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   8072                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    61293                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   22572                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3652                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            5.654933                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2982                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               36                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            82.833333                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.654933                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005522                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005522                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             6259                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            6259                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2603                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2603                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          378                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           378                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2981                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2981                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2983                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2983                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           85                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           23                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          108                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           108                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          109                       # number of overall misses
system.cpu1.dcache.overall_misses::total          109                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4284496                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4284496                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2226750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2226750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        81001                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        81001                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6511246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6511246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6511246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6511246                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2688                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2688                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          401                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          401                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         3089                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         3089                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         3092                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3092                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.031622                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.031622                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.057357                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.057357                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.034963                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034963                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035252                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 50405.835294                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50405.835294                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 96815.217391                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96815.217391                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 16200.200000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16200.200000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         9375                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 60289.314815                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60289.314815                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 59736.201835                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59736.201835                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          155                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          155                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           47                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           61                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           61                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           38                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           47                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           48                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1427752                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1427752                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       866000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       866000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        65999                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        65999                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2293752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2293752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2302752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2302752                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.022444                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.022444                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.015215                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.015215                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.015524                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.015524                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 37572.421053                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37572.421053                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 96222.222222                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96222.222222                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13199.800000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13199.800000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         7125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 48803.234043                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 48803.234043                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data        47974                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total        47974                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.285808                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                773                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.054545                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.285808                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016183                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016183                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1769                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1769                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          773                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            773                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          773                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             773                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          773                       # number of overall hits
system.cpu1.icache.overall_hits::total            773                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           84                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           84                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           84                       # number of overall misses
system.cpu1.icache.overall_misses::total           84                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      6641750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6641750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      6641750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6641750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      6641750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6641750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          857                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          857                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          857                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          857                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          857                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          857                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.098016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.098016                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.098016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.098016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.098016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.098016                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 79068.452381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79068.452381                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 79068.452381                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79068.452381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 79068.452381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79068.452381                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          162                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           81                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           29                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           29                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      5023750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5023750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      5023750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5023750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      5023750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5023750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.064177                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.064177                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.064177                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.064177                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.064177                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.064177                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 91340.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 91340.909091                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 91340.909091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 91340.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 91340.909091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 91340.909091                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   4506                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4073                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              132                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2670                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2175                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            81.460674                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    145                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           16370                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         19972                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       4506                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2320                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    309                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                      867                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   75                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             11386                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.895398                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.259962                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    8200     72.02%     72.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     241      2.12%     74.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      50      0.44%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     142      1.25%     75.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      87      0.76%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     146      1.28%     77.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     108      0.95%     78.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     208      1.83%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2204     19.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               11386                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.275260                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.220037                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2257                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 6330                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                      995                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1678                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   126                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 214                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 19657                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   126                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2886                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    390                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1587                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     2025                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 4372                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 19198                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  4336                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              31451                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups                92917                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           25823                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                26793                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    4657                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            49                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     8339                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                2913                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                875                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              180                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              81                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     18771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    16284                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              482                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           3376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        12991                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            27                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        11386                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.430177                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.886783                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3081     27.06%     27.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                326      2.86%     29.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               7979     70.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          11386                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                13072     80.28%     80.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 196      1.20%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                2578     15.83%     97.31% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                438      2.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 16284                       # Type of FU issued
system.cpu2.iq.rate                          0.994746                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             44434                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            22230                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        16069                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 16284                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          606                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          479                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   126                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    350                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              18848                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 2913                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 875                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 113                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                16206                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 2539                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               76                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        2965                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3556                       # Number of branches executed
system.cpu2.iew.exec_stores                       426                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.989982                       # Inst execution rate
system.cpu2.iew.wb_sent                         16099                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        16069                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    11572                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    22929                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.981613                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.504688                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           3315                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              104                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        10910                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.417874                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.739047                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4067     37.28%     37.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         3592     32.92%     70.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          929      8.52%     78.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1035      9.49%     88.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           30      0.27%     88.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1037      9.51%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           41      0.38%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           69      0.63%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          110      1.01%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        10910                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               14904                       # Number of instructions committed
system.cpu2.commit.committedOps                 15469                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          2703                       # Number of memory references committed
system.cpu2.commit.loads                         2307                       # Number of loads committed
system.cpu2.commit.membars                         26                       # Number of memory barriers committed
system.cpu2.commit.branches                      3464                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    12103                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  62                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           12571     81.27%     81.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            195      1.26%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.53% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           2307     14.91%     97.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           396      2.56%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            15469                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  110                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       29376                       # The number of ROB reads
system.cpu2.rob.rob_writes                      38110                       # The number of ROB writes
system.cpu2.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       61506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      14904                       # Number of Instructions Simulated
system.cpu2.committedOps                        15469                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.098363                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.098363                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.910446                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.910446                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   21772                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   7461                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    55917                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   20268                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   3430                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            5.691632                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2759                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            72.605263                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.691632                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.005558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5843                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5843                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         2393                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           2393                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          365                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           365                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         2758                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            2758                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         2760                       # number of overall hits
system.cpu2.dcache.overall_hits::total           2760                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          102                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          102                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          125                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          126                       # number of overall misses
system.cpu2.dcache.overall_misses::total          126                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4031469                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4031469                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1695000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1695000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        61500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        61500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5726469                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5726469                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5726469                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5726469                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         2495                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         2495                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         2883                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2883                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         2886                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2886                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.040882                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.040882                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.059278                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.059278                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.043358                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.043358                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.043659                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.043659                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 39524.205882                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39524.205882                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 73695.652174                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73695.652174                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12300                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12300                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 45811.752000                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45811.752000                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 45448.166667                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45448.166667                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           90                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           90                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           63                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           77                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           77                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           39                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           48                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           49                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1355756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1355756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       499000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       499000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        46500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1854756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1854756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1863756                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1863756                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.015631                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015631                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.023196                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023196                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.016649                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016649                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.016979                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016979                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 34762.974359                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 34762.974359                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 55444.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55444.444444                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9300                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9300                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 38640.750000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38640.750000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 38035.836735                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38035.836735                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.909184                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                780                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            14.181818                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.909184                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015448                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.015448                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             1789                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            1789                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          780                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            780                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          780                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             780                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          780                       # number of overall hits
system.cpu2.icache.overall_hits::total            780                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           87                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           87                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           87                       # number of overall misses
system.cpu2.icache.overall_misses::total           87                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      7260750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7260750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      7260750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7260750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      7260750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7260750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          867                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          867                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          867                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          867                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          867                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          867                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.100346                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.100346                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.100346                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.100346                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.100346                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.100346                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 83456.896552                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83456.896552                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 83456.896552                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83456.896552                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 83456.896552                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83456.896552                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           32                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           32                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4803750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4803750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4803750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4803750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4803750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4803750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.063437                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.063437                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.063437                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.063437                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.063437                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.063437                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 87340.909091                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 87340.909091                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 87340.909091                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 87340.909091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 87340.909091                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 87340.909091                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4188                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             3742                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              139                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                2392                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1978                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.692308                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    150                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           15798                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         18691                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4188                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2128                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    319                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                      858                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   73                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             10819                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.869581                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.225043                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    7733     71.48%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     315      2.91%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      67      0.62%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     121      1.12%     76.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      81      0.75%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     147      1.36%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     115      1.06%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     254      2.35%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1986     18.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               10819                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.265097                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.183124                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2218                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 5947                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1006                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 1517                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   131                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 216                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 18363                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  104                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   131                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2791                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    374                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1652                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     1934                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 3937                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 17918                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  3906                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              29125                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                86629                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           24063                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                24359                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    4762                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                46                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     7469                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                2830                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                784                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              148                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              56                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     17441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 70                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    14972                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              537                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        12887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            24                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        10819                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.383862                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.904827                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3149     29.11%     29.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                368      3.40%     32.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               7302     67.49%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          10819                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                11960     79.88%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 196      1.31%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2412     16.11%     97.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                404      2.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 14972                       # Type of FU issued
system.cpu3.iq.rate                          0.947715                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             41298                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            20929                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        14748                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 14972                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          715                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          421                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   131                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    357                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              17514                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 2830                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 784                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                34                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            25                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 123                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                14896                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 2380                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               74                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        2773                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3239                       # Number of branches executed
system.cpu3.iew.exec_stores                       393                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.942904                       # Inst execution rate
system.cpu3.iew.wb_sent                         14782                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        14748                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    10606                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    20954                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.933536                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.506156                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           3349                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              111                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        10332                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.364595                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.722877                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4080     39.49%     39.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         3293     31.87%     71.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          842      8.15%     79.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          947      9.17%     88.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           25      0.24%     88.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          937      9.07%     97.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           52      0.50%     98.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           64      0.62%     99.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           92      0.89%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        10332                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               13592                       # Number of instructions committed
system.cpu3.commit.committedOps                 14099                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          2478                       # Number of memory references committed
system.cpu3.commit.loads                         2115                       # Number of loads committed
system.cpu3.commit.membars                         24                       # Number of memory barriers committed
system.cpu3.commit.branches                      3141                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    11046                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  56                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           11426     81.04%     81.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            195      1.38%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.42% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           2115     15.00%     97.43% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           363      2.57%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            14099                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                   92                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       27506                       # The number of ROB reads
system.cpu3.rob.rob_writes                      35452                       # The number of ROB writes
system.cpu3.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       62078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      13592                       # Number of Instructions Simulated
system.cpu3.committedOps                        14099                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.162301                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.162301                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.860362                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.860362                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   20016                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   6937                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    51495                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   18425                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   3235                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            5.552103                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2551                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            67.131579                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     5.552103                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.005422                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.005422                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             5437                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            5437                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2223                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2223                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          327                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           327                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         2550                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            2550                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         2552                       # number of overall hits
system.cpu3.dcache.overall_hits::total           2552                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           98                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           25                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            7                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          123                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           123                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          124                       # number of overall misses
system.cpu3.dcache.overall_misses::total          124                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3765954                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3765954                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2303252                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2303252                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        94001                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        94001                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        38499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      6069206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      6069206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      6069206                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      6069206                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2321                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2321                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          352                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          352                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         2673                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2673                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         2676                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2676                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.042223                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.042223                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.071023                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.071023                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.046016                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046016                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.046338                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046338                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 38428.102041                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38428.102041                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 92130.080000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92130.080000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13428.714286                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13428.714286                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  7699.800000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7699.800000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 49343.138211                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49343.138211                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 48945.209677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48945.209677                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           60                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           75                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           75                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           38                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           48                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           49                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1189006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1189006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       679749                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       679749                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        71999                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        71999                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1868755                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1868755                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1878255                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1878255                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.016372                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.016372                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.028409                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.028409                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.017957                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017957                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.018311                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.018311                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 31289.631579                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31289.631579                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 67974.900000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67974.900000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10285.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10285.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  5600.200000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5600.200000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 38932.395833                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38932.395833                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 38331.734694                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 38331.734694                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.421267                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                773                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            14.314815                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.421267                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014495                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.014495                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1770                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1770                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          773                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            773                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          773                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             773                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          773                       # number of overall hits
system.cpu3.icache.overall_hits::total            773                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           85                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           85                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           85                       # number of overall misses
system.cpu3.icache.overall_misses::total           85                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      7753250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7753250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      7753250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7753250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      7753250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7753250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          858                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          858                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          858                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          858                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          858                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          858                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.099068                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.099068                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.099068                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.099068                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.099068                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.099068                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 91214.705882                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 91214.705882                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 91214.705882                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 91214.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 91214.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 91214.705882                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           31                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           31                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5069250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5069250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5069250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5069250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5069250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5069250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.062937                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.062937                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.062937                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.062937                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.062937                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.062937                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst        93875                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        93875                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst        93875                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        93875                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst        93875                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        93875                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   3930                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             3533                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              127                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                2271                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   1845                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            81.241744                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    145                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           14787                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         17541                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       3930                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              1990                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         7643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    293                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                      786                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   71                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             10174                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.859741                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.240436                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    7352     72.26%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     257      2.53%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      68      0.67%     75.46% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                      81      0.80%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                      63      0.62%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     135      1.33%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     103      1.01%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     180      1.77%     80.98% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    1935     19.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               10174                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.265774                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.186245                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2113                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 5576                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                      901                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 1466                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   118                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 196                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 17315                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   118                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    2655                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    330                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1483                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     1812                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 3776                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 16931                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                  3750                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              27605                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups                81935                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           22789                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                23451                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    4151                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     7203                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                2705                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                709                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              147                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              51                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     16524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    14219                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              461                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           3037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        11835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            25                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        10174                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.397582                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.899161                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               2894     28.45%     28.45% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                341      3.35%     31.80% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               6939     68.20%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          10174                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                11395     80.14%     80.14% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                 196      1.38%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.52% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                2260     15.89%     97.41% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                368      2.59%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 14219                       # Type of FU issued
system.cpu4.iq.rate                          0.961588                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             39071                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            19632                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        14049                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 14219                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          679                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          372                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   118                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    318                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              16592                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 2705                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 709                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                30                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            19                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 107                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                14156                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 2229                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts               61                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        2589                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    3088                       # Number of branches executed
system.cpu4.iew.exec_stores                       360                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.957327                       # Inst execution rate
system.cpu4.iew.wb_sent                         14072                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        14049                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    10113                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    19906                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.950091                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.508038                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           2975                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts               99                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples         9738                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.391662                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.716242                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3705     38.05%     38.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         3181     32.67%     70.71% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          801      8.23%     78.94% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          933      9.58%     88.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           21      0.22%     88.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5          910      9.34%     98.08% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           52      0.53%     98.61% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           56      0.58%     99.19% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8           79      0.81%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total         9738                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               13083                       # Number of instructions committed
system.cpu4.commit.committedOps                 13552                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          2363                       # Number of memory references committed
system.cpu4.commit.loads                         2026                       # Number of loads committed
system.cpu4.commit.membars                         22                       # Number of memory barriers committed
system.cpu4.commit.branches                      3018                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    10616                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  52                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           10994     81.12%     81.12% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult            195      1.44%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.56% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           2026     14.95%     97.51% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           337      2.49%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            13552                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                   79                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       26017                       # The number of ROB reads
system.cpu4.rob.rob_writes                      33555                       # The number of ROB writes
system.cpu4.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       63089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      13083                       # Number of Instructions Simulated
system.cpu4.committedOps                        13552                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.130245                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.130245                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.884764                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.884764                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   19095                       # number of integer regfile reads
system.cpu4.int_regfile_writes                   6575                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    48909                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   17636                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   3068                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            5.174702                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               2432                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               37                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            65.729730                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     5.174702                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.005053                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.005053                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.036133                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             5158                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            5158                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         2125                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           2125                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          306                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           306                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         2431                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            2431                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         2433                       # number of overall hits
system.cpu4.dcache.overall_hits::total           2433                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           86                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           23                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            4                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          109                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           109                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          110                       # number of overall misses
system.cpu4.dcache.overall_misses::total          110                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      2797717                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      2797717                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      1918250                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1918250                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        54999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        54999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      4715967                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      4715967                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      4715967                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      4715967                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         2211                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         2211                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          329                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          329                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         2540                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         2540                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         2543                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         2543                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.038896                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.038896                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.069909                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.069909                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.042913                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.042913                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.043256                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.043256                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 32531.593023                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 32531.593023                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 83402.173913                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83402.173913                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 13749.750000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 13749.750000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  9374.750000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 43265.752294                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 43265.752294                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 42872.427273                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 42872.427273                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           48                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           14                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           62                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           62                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           38                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           47                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           48                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1148003                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1148003                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       722500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       722500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        42001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        42001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1870503                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1870503                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1880003                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1880003                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.017187                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.017187                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.027356                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.027356                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.018504                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.018504                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.018875                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.018875                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 30210.605263                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 30210.605263                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 80277.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 80277.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 10500.250000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10500.250000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 39797.936170                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 39797.936170                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 39166.729167                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 39166.729167                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.006447                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                702                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                   13                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.006447                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.013684                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.013684                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1626                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1626                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst          702                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            702                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst          702                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             702                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst          702                       # number of overall hits
system.cpu4.icache.overall_hits::total            702                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           84                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           84                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           84                       # number of overall misses
system.cpu4.icache.overall_misses::total           84                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      6265750                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6265750                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      6265750                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6265750                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      6265750                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6265750                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst          786                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          786                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst          786                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          786                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst          786                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          786                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.106870                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.106870                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.106870                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.106870                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.106870                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.106870                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 74592.261905                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 74592.261905                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 74592.261905                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 74592.261905                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 74592.261905                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 74592.261905                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          222                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           30                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           30                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           30                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           54                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           54                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4741500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4741500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4741500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4741500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4741500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4741500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.068702                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.068702                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.068702                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.068702                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.068702                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.068702                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 87805.555556                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 87805.555556                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 87805.555556                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 87805.555556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 87805.555556                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 87805.555556                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   3810                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             3413                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              130                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                2084                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   1792                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            85.988484                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    157                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           14275                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2471                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         17091                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       3810                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              1949                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         7409                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    299                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                      799                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   80                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             10037                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.844475                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.224870                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    7261     72.34%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     251      2.50%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      71      0.71%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                      92      0.92%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                      61      0.61%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     137      1.36%     78.44% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     107      1.07%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     183      1.82%     81.33% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    1874     18.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               10037                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.266900                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.197268                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2081                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 5511                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                      914                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 1410                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   121                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 16956                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   121                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2598                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    344                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1573                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     1794                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 3607                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 16593                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                  3581                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              26836                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups                80283                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           22321                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                22509                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    4326                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     6881                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                2671                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                731                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              155                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              52                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     16147                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 64                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    13738                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              494                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           3162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        12351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            24                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        10037                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.368736                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.910739                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               2994     29.83%     29.83% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                348      3.47%     33.30% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               6695     66.70%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          10037                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                10974     79.88%     79.88% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                 196      1.43%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.31% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                2206     16.06%     97.36% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                362      2.64%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 13738                       # Type of FU issued
system.cpu5.iq.rate                          0.962382                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             38005                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            19379                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        13568                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 13738                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          708                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          394                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   121                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    332                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              16214                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 2671                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 731                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            22                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 113                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                13676                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 2178                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts               60                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        2532                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    2968                       # Number of branches executed
system.cpu5.iew.exec_stores                       354                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.958039                       # Inst execution rate
system.cpu5.iew.wb_sent                         13596                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        13568                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                     9756                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    19222                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.950473                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.507543                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           3101                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              102                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples         9584                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.361540                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.711483                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3778     39.42%     39.42% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         3056     31.89%     71.31% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          781      8.15%     79.46% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          894      9.33%     88.78% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           22      0.23%     89.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5          868      9.06%     98.07% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           52      0.54%     98.61% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           55      0.57%     99.19% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8           78      0.81%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total         9584                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               12580                       # Number of instructions committed
system.cpu5.commit.committedOps                 13049                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          2300                       # Number of memory references committed
system.cpu5.commit.loads                         1963                       # Number of loads committed
system.cpu5.commit.membars                         22                       # Number of memory barriers committed
system.cpu5.commit.branches                      2893                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    10238                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  52                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           10554     80.88%     80.88% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult            195      1.49%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           1963     15.04%     97.42% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           337      2.58%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            13049                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                   78                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       25487                       # The number of ROB reads
system.cpu5.rob.rob_writes                      32818                       # The number of ROB writes
system.cpu5.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       63601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      12580                       # Number of Instructions Simulated
system.cpu5.committedOps                        13049                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              1.134738                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        1.134738                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.881261                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.881261                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   18422                       # number of integer regfile reads
system.cpu5.int_regfile_writes                   6416                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    47322                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   16888                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   3017                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            5.069085                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               2383                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            62.710526                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     5.069085                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.004950                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.004950                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             5044                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            5044                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         2073                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           2073                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          306                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           306                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data         2379                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            2379                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         2381                       # number of overall hits
system.cpu5.dcache.overall_hits::total           2381                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           82                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           23                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          105                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           105                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          106                       # number of overall misses
system.cpu5.dcache.overall_misses::total          106                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2853244                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2853244                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2012500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2012500                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        68500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        68500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4865744                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4865744                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4865744                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4865744                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         2155                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         2155                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          329                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          329                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         2484                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         2484                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         2487                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         2487                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.038051                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.038051                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.069909                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.069909                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.042271                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.042271                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.042622                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.042622                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 34795.658537                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 34795.658537                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data        87500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        87500                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data        13700                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total        13700                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 46340.419048                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 46340.419048                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 45903.245283                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 45903.245283                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           44                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           58                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           58                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           38                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           47                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           48                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1170503                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1170503                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       624000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       624000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        53500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        53500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1794503                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1794503                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1804003                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1804003                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.017633                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.017633                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.027356                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.027356                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.018921                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.018921                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.019300                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.019300                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 30802.710526                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 30802.710526                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 69333.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69333.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data        10700                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10700                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 38180.914894                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 38180.914894                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 37583.395833                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 37583.395833                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.833962                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                709                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            12.890909                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.833962                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.013348                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.013348                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1653                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1653                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst          709                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            709                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst          709                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             709                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst          709                       # number of overall hits
system.cpu5.icache.overall_hits::total            709                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           90                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           90                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            90                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           90                       # number of overall misses
system.cpu5.icache.overall_misses::total           90                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      6597000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6597000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      6597000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6597000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      6597000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6597000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst          799                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          799                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst          799                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          799                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst          799                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          799                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.112641                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.112641                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.112641                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.112641                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.112641                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.112641                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst        73300                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total        73300                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst        73300                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total        73300                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst        73300                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total        73300                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           35                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           35                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           35                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4580750                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4580750                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4580750                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4580750                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4580750                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4580750                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.068836                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.068836                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.068836                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.068836                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.068836                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.068836                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 83286.363636                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 83286.363636                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 83286.363636                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 83286.363636                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 83286.363636                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 83286.363636                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   3729                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             3347                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              126                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                1979                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   1756                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            88.731683                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    153                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           13677                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         16717                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       3729                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              1909                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         7173                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    289                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                      775                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   72                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples              9616                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.880720                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.230545                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    6833     71.06%     71.06% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     319      3.32%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      68      0.71%     75.08% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                      89      0.93%     76.01% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                      61      0.63%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     129      1.34%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     104      1.08%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                     254      2.64%     81.71% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    1759     18.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                9616                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.272648                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.222271                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2022                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 5219                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                      870                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 1389                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   116                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 187                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 16481                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   116                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2534                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    318                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1367                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     1732                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 3549                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 16094                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                  3522                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              26120                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups                77890                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           21657                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                22060                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    4057                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            35                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     6727                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                2577                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                692                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              156                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     15679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 67                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    13446                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              453                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           2935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        11432                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            27                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples         9616                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.398295                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.898171                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               2726     28.35%     28.35% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                334      3.47%     31.82% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               6556     68.18%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total           9616                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                10735     79.84%     79.84% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                 196      1.46%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.30% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                2154     16.02%     97.32% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                361      2.68%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 13446                       # Type of FU issued
system.cpu6.iq.rate                          0.983110                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             36959                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            18686                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        13287                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 13446                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          643                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          355                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   116                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    305                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              15749                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 2577                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 692                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                29                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            22                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 110                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                13384                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 2129                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts               60                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        2481                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    2907                       # Number of branches executed
system.cpu6.iew.exec_stores                       352                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.978577                       # Inst execution rate
system.cpu6.iew.wb_sent                         13312                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        13287                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                     9549                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    18836                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.971485                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.506955                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           2871                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts               98                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples         9195                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.393257                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.716533                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3488     37.93%     37.93% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         2997     32.59%     70.53% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          785      8.54%     79.06% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          875      9.52%     88.58% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           20      0.22%     88.80% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5          851      9.26%     98.05% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           48      0.52%     98.58% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           52      0.57%     99.14% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8           79      0.86%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total         9195                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               12342                       # Number of instructions committed
system.cpu6.commit.committedOps                 12811                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          2271                       # Number of memory references committed
system.cpu6.commit.loads                         1934                       # Number of loads committed
system.cpu6.commit.membars                         22                       # Number of memory barriers committed
system.cpu6.commit.branches                      2833                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    10060                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  52                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           10345     80.75%     80.75% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult            195      1.52%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.27% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           1934     15.10%     97.37% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           337      2.63%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            12811                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                   79                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       24629                       # The number of ROB reads
system.cpu6.rob.rob_writes                      31855                       # The number of ROB writes
system.cpu6.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       64199                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      12342                       # Number of Instructions Simulated
system.cpu6.committedOps                        12811                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              1.108167                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        1.108167                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.902391                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.902391                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   18025                       # number of integer regfile reads
system.cpu6.int_regfile_writes                   6293                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    46329                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   16498                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   2963                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            4.833236                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               2336                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               37                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            63.135135                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     4.833236                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.004720                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.004720                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.036133                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             4958                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            4958                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         2031                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           2031                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          304                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           304                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         2335                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            2335                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         2337                       # number of overall hits
system.cpu6.dcache.overall_hits::total           2337                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           80                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           25                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          105                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           105                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          106                       # number of overall misses
system.cpu6.dcache.overall_misses::total          106                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2800744                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2800744                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1746750                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1746750                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        96000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        96000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4547494                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4547494                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4547494                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4547494                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         2111                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         2111                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          329                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          329                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         2440                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         2440                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         2443                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         2443                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.037897                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.037897                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.075988                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.075988                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.043033                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.043033                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.043389                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.043389                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 35009.300000                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 35009.300000                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data        69870                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        69870                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data        16000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total        16000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 43309.466667                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 43309.466667                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 42900.886792                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 42900.886792                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           42                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           57                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           57                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           38                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           48                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           49                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1218003                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1218003                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       555000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       555000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1773003                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1773003                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1782503                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1782503                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.018001                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.018001                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.030395                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.030395                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.019672                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.019672                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.020057                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.020057                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 32052.710526                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 32052.710526                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data        55500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        55500                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 12916.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12916.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 36937.562500                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 36937.562500                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 36377.612245                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 36377.612245                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.692699                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                692                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            12.581818                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.692699                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.013072                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.013072                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1605                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1605                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst          692                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            692                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst          692                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             692                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst          692                       # number of overall hits
system.cpu6.icache.overall_hits::total            692                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           83                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           83                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           83                       # number of overall misses
system.cpu6.icache.overall_misses::total           83                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5874243                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5874243                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5874243                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5874243                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5874243                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5874243                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst          775                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          775                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst          775                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          775                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst          775                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          775                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.107097                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.107097                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.107097                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.107097                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.107097                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.107097                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 70774.012048                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 70774.012048                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 70774.012048                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 70774.012048                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 70774.012048                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 70774.012048                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           75                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           28                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           28                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           28                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4389251                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4389251                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4389251                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4389251                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4389251                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4389251                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.070968                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.070968                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.070968                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.070968                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.070968                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.070968                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 79804.563636                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 79804.563636                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 79804.563636                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 79804.563636                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 79804.563636                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 79804.563636                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   3339                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             2950                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              119                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                3098                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   1536                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            49.580374                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    125                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           13216                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         15154                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       3339                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              1661                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         6610                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    279                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                      752                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   67                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples              9380                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.756183                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.167153                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    6893     73.49%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     240      2.56%     76.04% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      64      0.68%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                      77      0.82%     77.55% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                      66      0.70%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     109      1.16%     79.41% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     100      1.07%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     183      1.95%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    1648     17.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                9380                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.252648                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.146640                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2091                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 5137                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                      823                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 1220                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   109                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 183                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 14824                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   109                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2552                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    273                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1756                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     1569                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 3121                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 14439                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                  3094                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              23183                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups                69903                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           19459                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                19664                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    3513                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                31                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            34                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     5993                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                2349                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                634                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              153                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              65                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     14013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    12043                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              367                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           2559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        10189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            24                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples         9380                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.283902                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.941116                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3200     34.12%     34.12% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                317      3.38%     37.49% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               5863     62.51%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total           9380                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                 9534     79.17%     79.17% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                 196      1.63%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.79% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                1959     16.27%     97.06% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                354      2.94%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 12043                       # Type of FU issued
system.cpu7.iq.rate                          0.911244                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             33831                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            16644                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        11884                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 12043                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          585                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          302                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   109                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    260                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              14079                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 2349                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 634                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            14                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                  94                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                11984                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 1934                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts               57                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        2280                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    2556                       # Number of branches executed
system.cpu7.iew.exec_stores                       346                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.906780                       # Inst execution rate
system.cpu7.iew.wb_sent                         11909                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        11884                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                     8483                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    16611                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.899213                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.510686                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           2498                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts               89                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         9011                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.278105                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.702680                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3913     43.42%     43.42% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         2663     29.55%     72.98% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          716      7.95%     80.92% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          771      8.56%     89.48% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           21      0.23%     89.71% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5          745      8.27%     97.98% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           53      0.59%     98.57% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           50      0.55%     99.12% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8           79      0.88%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         9011                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               11060                       # Number of instructions committed
system.cpu7.commit.committedOps                 11517                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          2096                       # Number of memory references committed
system.cpu7.commit.loads                         1764                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                      2508                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                     9087                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  50                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu            9226     80.11%     80.11% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult            195      1.69%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.80% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           1764     15.32%     97.12% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           332      2.88%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            11517                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                   79                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       22765                       # The number of ROB reads
system.cpu7.rob.rob_writes                      28466                       # The number of ROB writes
system.cpu7.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           3836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       64660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      11060                       # Number of Instructions Simulated
system.cpu7.committedOps                        11517                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              1.194937                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        1.194937                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.836864                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.836864                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   16147                       # number of integer regfile reads
system.cpu7.int_regfile_writes                   5745                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    41526                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   14454                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   2773                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            5.041484                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               2161                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            52.707317                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     5.041484                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.004923                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.004923                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.040039                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             4549                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            4549                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         1853                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           1853                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          302                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           302                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         2155                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            2155                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         2157                       # number of overall hits
system.cpu7.dcache.overall_hits::total           2157                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           62                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           24                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           86                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           87                       # number of overall misses
system.cpu7.dcache.overall_misses::total           87                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      2166749                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      2166749                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1819750                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1819750                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        25000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        40499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        40499                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      3986499                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3986499                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      3986499                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3986499                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         1915                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         1915                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          326                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          326                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         2241                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         2241                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         2244                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         2244                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.032376                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.032376                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.073620                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.073620                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.038376                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.038376                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.038770                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.038770                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 34947.564516                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 34947.564516                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 75822.916667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 75822.916667                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12500                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 13499.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 13499.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 46354.639535                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 46354.639535                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 45821.827586                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 45821.827586                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           24                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           37                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           37                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           38                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           11                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           49                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           50                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1318251                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1318251                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       570000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       570000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        30001                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        30001                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1888251                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1888251                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1897751                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1897751                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.019843                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.019843                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.033742                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.033742                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.021865                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.021865                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.022282                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.022282                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 34690.815789                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 34690.815789                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 51818.181818                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 51818.181818                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 10000.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 10000.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 38535.734694                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 38535.734694                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 37955.020000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 37955.020000                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            6.322424                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                677                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            12.773585                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.322424                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.012348                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.012348                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             1557                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            1557                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst          677                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            677                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst          677                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             677                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst          677                       # number of overall hits
system.cpu7.icache.overall_hits::total            677                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           75                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           75                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           75                       # number of overall misses
system.cpu7.icache.overall_misses::total           75                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5026749                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5026749                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5026749                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5026749                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5026749                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5026749                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst          752                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          752                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst          752                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          752                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst          752                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          752                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.099734                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.099734                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.099734                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.099734                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.099734                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.099734                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 67023.320000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 67023.320000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 67023.320000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 67023.320000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 67023.320000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 67023.320000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           22                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           22                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           22                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           53                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           53                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      3864001                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3864001                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      3864001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3864001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      3864001                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3864001                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.070479                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.070479                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.070479                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.070479                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.070479                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.070479                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 72905.679245                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 72905.679245                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 72905.679245                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 72905.679245                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 72905.679245                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 72905.679245                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1457                       # Transaction distribution
system.membus.trans_dist::ReadResp               1456                       # Transaction distribution
system.membus.trans_dist::Writeback                11                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              38                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq               237                       # Transaction distribution
system.membus.trans_dist::ReadExResp              237                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           79                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port           73                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        22272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   93120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              281                       # Total snoops (count)
system.membus.snoop_fanout::samples              1747                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   1747    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                1747                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2136995                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3210500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1847995                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             292750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             277749                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             291750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            280244                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            289250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            301745                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer17.occupancy            286000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy            273495                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer21.occupancy            295750                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer22.occupancy            273997                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer25.occupancy            293249                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer26.occupancy            283997                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer29.occupancy            282499                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer30.occupancy            259248                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
