CORE
std_logic1.vhd
--bound 1
^EXIT=0$
^SIGNAL=0$
^\[Verilog::main.property.p1\] .* SUCCESS$
--
^warning: ignoring
