/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [31:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [30:0] _02_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 31'h00000000;
    else _02_ <= { _00_[2], celloutsig_0_8z, _00_[0], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z[8:1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_[31:16], _01_[14:0] } = _02_;
  assign celloutsig_1_8z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_3z);
  assign celloutsig_0_32z = ~celloutsig_0_17z;
  assign celloutsig_1_15z = ~in_data[177];
  assign celloutsig_1_2z = in_data[188] ^ celloutsig_1_1z;
  assign celloutsig_1_10z = celloutsig_1_1z ^ celloutsig_1_2z;
  assign celloutsig_1_16z = celloutsig_1_13z[0] ^ celloutsig_1_7z[5];
  assign celloutsig_0_5z = celloutsig_0_0z ^ in_data[91];
  assign celloutsig_0_17z = celloutsig_0_5z ^ celloutsig_0_14z;
  assign celloutsig_1_4z = { in_data[148:147], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } + { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[190:185], celloutsig_1_3z, celloutsig_1_3z } + { in_data[121:119], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  reg [3:0] _13_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 4'h0;
    else _13_ <= { in_data[20:19], celloutsig_0_1z, celloutsig_0_1z };
  assign { _00_[3:2], celloutsig_0_8z, _00_[0] } = _13_;
  assign celloutsig_0_6z = { _00_[3:2], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z[8:1], 1'h0 } === { in_data[22:14], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_8z, _00_[0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z[8:1], 1'h0 } >= { celloutsig_0_1z, celloutsig_0_6z, _00_[3:2], celloutsig_0_8z, _00_[0], _00_[3:2], celloutsig_0_8z, _00_[0], celloutsig_0_1z, _00_[3:2], celloutsig_0_8z, _00_[0] };
  assign celloutsig_0_10z = { _00_[3:2], celloutsig_0_8z, _00_[0], celloutsig_0_8z } >= { celloutsig_0_9z[4:1], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[58:42], celloutsig_0_0z } >= in_data[93:76];
  assign celloutsig_0_19z = { celloutsig_0_4z[7:3], celloutsig_0_13z } >= { celloutsig_0_15z[12], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[90:78] && in_data[36:24];
  assign celloutsig_0_14z = _01_[14:9] && _01_[14:8];
  assign celloutsig_1_7z = { celloutsig_1_6z[3:2], celloutsig_1_6z[3:1], celloutsig_1_6z[1] } % { 1'h1, celloutsig_1_5z[4:0] };
  assign celloutsig_0_15z = celloutsig_0_5z ? { _01_[7], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z } : { celloutsig_0_11z[9:0], celloutsig_0_13z, 1'h0, celloutsig_0_13z };
  assign celloutsig_1_1z = { in_data[148:123], celloutsig_1_0z } != in_data[171:145];
  assign celloutsig_0_31z = - { 1'h0, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_13z = { in_data[29:24], celloutsig_0_9z, _00_[3:2], celloutsig_0_8z, _00_[0], celloutsig_0_7z } !== { celloutsig_0_11z[8], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z[8:1], 1'h0 };
  assign celloutsig_0_2z = in_data[23:12] !== { in_data[83:74], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[133:125];
  assign celloutsig_1_3z = ~^ in_data[185:161];
  assign celloutsig_0_9z = in_data[43:38] << in_data[10:5];
  assign celloutsig_1_12z = { celloutsig_1_7z[5:4], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z } >>> celloutsig_1_4z;
  assign celloutsig_1_13z = celloutsig_1_4z[4:2] >>> { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_4z[4], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_16z } >>> { celloutsig_1_7z[4:2], celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = in_data[68:58] - { celloutsig_0_9z, celloutsig_0_1z, _00_[3:2], celloutsig_0_8z, _00_[0] };
  assign celloutsig_1_18z = { in_data[163], celloutsig_1_12z } ^ { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_16z };
  assign { celloutsig_0_4z[4:1], celloutsig_0_4z[8:5] } = { _00_[3:2], celloutsig_0_8z, _00_[0], in_data[85:82] } ^ { _00_[2], celloutsig_0_8z, _00_[0], celloutsig_0_2z, in_data[78:76], _00_[3] };
  assign { celloutsig_1_6z[1], celloutsig_1_6z[3:2] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } ^ { celloutsig_1_1z, in_data[189:188] };
  assign _00_[1] = celloutsig_0_8z;
  assign _01_[15] = 1'h0;
  assign celloutsig_0_4z[0] = 1'h0;
  assign celloutsig_1_6z[0] = celloutsig_1_6z[1];
  assign { out_data[133:128], out_data[103:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
