set_property -dict {PACKAGE_PIN W19 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]



set_property PACKAGE_PIN T15 [get_ports i_mode]
set_property PACKAGE_PIN Y16 [get_ports init_enable]
set_property PACKAGE_PIN Y17 [get_ports mode_set]
set_property PACKAGE_PIN AA3 [get_ports {result_imp[31]}]
set_property PACKAGE_PIN AA5 [get_ports {result_imp[30]}]
set_property PACKAGE_PIN AB5 [get_ports {result_imp[29]}]
set_property PACKAGE_PIN Y4 [get_ports {result_imp[28]}]
set_property PACKAGE_PIN AA4 [get_ports {result_imp[27]}]
set_property PACKAGE_PIN V4 [get_ports {result_imp[26]}]
set_property PACKAGE_PIN W4 [get_ports {result_imp[25]}]
set_property PACKAGE_PIN R4 [get_ports {result_imp[24]}]
set_property PACKAGE_PIN T4 [get_ports {result_imp[23]}]
set_property PACKAGE_PIN T5 [get_ports {result_imp[22]}]
set_property PACKAGE_PIN U5 [get_ports {result_imp[21]}]
set_property PACKAGE_PIN W6 [get_ports {result_imp[20]}]
set_property PACKAGE_PIN W5 [get_ports {result_imp[19]}]
set_property PACKAGE_PIN U6 [get_ports {result_imp[18]}]
set_property PACKAGE_PIN V5 [get_ports {result_imp[17]}]
set_property PACKAGE_PIN R6 [get_ports {result_imp[16]}]
set_property PACKAGE_PIN T6 [get_ports {result_imp[15]}]
set_property PACKAGE_PIN Y6 [get_ports {result_imp[14]}]
set_property PACKAGE_PIN AA6 [get_ports {result_imp[13]}]
set_property PACKAGE_PIN V7 [get_ports {result_imp[12]}]
set_property PACKAGE_PIN W7 [get_ports {result_imp[11]}]
set_property PACKAGE_PIN AB7 [get_ports {result_imp[10]}]
set_property PACKAGE_PIN AB6 [get_ports {result_imp[9]}]
set_property PACKAGE_PIN V9 [get_ports {result_imp[8]}]
set_property PACKAGE_PIN V8 [get_ports {result_imp[7]}]
set_property PACKAGE_PIN AA8 [get_ports {result_imp[6]}]
set_property PACKAGE_PIN AB8 [get_ports {result_imp[5]}]
set_property PACKAGE_PIN Y8 [get_ports {result_imp[4]}]
set_property PACKAGE_PIN Y7 [get_ports {result_imp[3]}]
set_property PACKAGE_PIN W9 [get_ports {result_imp[2]}]
set_property PACKAGE_PIN Y9 [get_ports {result_imp[1]}]
set_property PACKAGE_PIN U7 [get_ports {result_imp[0]}]
set_property PACKAGE_PIN F4 [get_ports {init_data[31]}]
set_property PACKAGE_PIN B1 [get_ports {init_data[30]}]
set_property PACKAGE_PIN A1 [get_ports {init_data[29]}]
set_property PACKAGE_PIN C2 [get_ports {init_data[28]}]
set_property PACKAGE_PIN B2 [get_ports {init_data[27]}]
set_property PACKAGE_PIN E1 [get_ports {init_data[26]}]
set_property PACKAGE_PIN D1 [get_ports {init_data[25]}]
set_property PACKAGE_PIN E2 [get_ports {init_data[24]}]
set_property PACKAGE_PIN D2 [get_ports {init_data[23]}]
set_property PACKAGE_PIN G1 [get_ports {init_data[22]}]
set_property PACKAGE_PIN F1 [get_ports {init_data[21]}]
set_property PACKAGE_PIN F3 [get_ports {init_data[20]}]
set_property PACKAGE_PIN E3 [get_ports {init_data[19]}]
set_property PACKAGE_PIN K1 [get_ports {init_data[18]}]
set_property PACKAGE_PIN J1 [get_ports {init_data[17]}]
set_property PACKAGE_PIN H2 [get_ports {init_data[16]}]
set_property PACKAGE_PIN G2 [get_ports {init_data[15]}]
set_property PACKAGE_PIN K2 [get_ports {init_data[14]}]
set_property PACKAGE_PIN J2 [get_ports {init_data[13]}]
set_property PACKAGE_PIN J5 [get_ports {init_data[12]}]
set_property PACKAGE_PIN H5 [get_ports {init_data[11]}]
set_property PACKAGE_PIN H3 [get_ports {init_data[10]}]
set_property PACKAGE_PIN G3 [get_ports {init_data[9]}]
set_property PACKAGE_PIN H4 [get_ports {init_data[8]}]
set_property PACKAGE_PIN G4 [get_ports {init_data[7]}]
set_property PACKAGE_PIN K4 [get_ports {init_data[6]}]
set_property PACKAGE_PIN J4 [get_ports {init_data[5]}]
set_property PACKAGE_PIN L3 [get_ports {init_data[4]}]
set_property PACKAGE_PIN K3 [get_ports {init_data[3]}]
set_property PACKAGE_PIN M1 [get_ports {init_data[2]}]
set_property PACKAGE_PIN L1 [get_ports {init_data[1]}]
set_property PACKAGE_PIN M3 [get_ports {init_data[0]}]
set_property PACKAGE_PIN AA1 [get_ports {i_SRAM_WR[3]}]
set_property PACKAGE_PIN AB1 [get_ports {i_SRAM_WR[2]}]
set_property PACKAGE_PIN AB3 [get_ports {i_SRAM_WR[1]}]
set_property PACKAGE_PIN AB2 [get_ports {i_SRAM_WR[0]}]
set_property PACKAGE_PIN F13 [get_ports {i_SRAM_DATA[127]}]
set_property PACKAGE_PIN F14 [get_ports {i_SRAM_DATA[126]}]
set_property PACKAGE_PIN F16 [get_ports {i_SRAM_DATA[125]}]
set_property PACKAGE_PIN E17 [get_ports {i_SRAM_DATA[124]}]
set_property PACKAGE_PIN C14 [get_ports {i_SRAM_DATA[123]}]
set_property PACKAGE_PIN C15 [get_ports {i_SRAM_DATA[122]}]
set_property PACKAGE_PIN E13 [get_ports {i_SRAM_DATA[121]}]
set_property PACKAGE_PIN E14 [get_ports {i_SRAM_DATA[120]}]
set_property PACKAGE_PIN E16 [get_ports {i_SRAM_DATA[119]}]
set_property PACKAGE_PIN D16 [get_ports {i_SRAM_DATA[118]}]
set_property PACKAGE_PIN D14 [get_ports {i_SRAM_DATA[117]}]
set_property PACKAGE_PIN D15 [get_ports {i_SRAM_DATA[116]}]
set_property PACKAGE_PIN B15 [get_ports {i_SRAM_DATA[115]}]
set_property PACKAGE_PIN B16 [get_ports {i_SRAM_DATA[114]}]
set_property PACKAGE_PIN C13 [get_ports {i_SRAM_DATA[113]}]
set_property PACKAGE_PIN B13 [get_ports {i_SRAM_DATA[112]}]
set_property PACKAGE_PIN A15 [get_ports {i_SRAM_DATA[111]}]
set_property PACKAGE_PIN A16 [get_ports {i_SRAM_DATA[110]}]
set_property PACKAGE_PIN A13 [get_ports {i_SRAM_DATA[109]}]
set_property PACKAGE_PIN A14 [get_ports {i_SRAM_DATA[108]}]
set_property PACKAGE_PIN B17 [get_ports {i_SRAM_DATA[107]}]
set_property PACKAGE_PIN B18 [get_ports {i_SRAM_DATA[106]}]
set_property PACKAGE_PIN D17 [get_ports {i_SRAM_DATA[105]}]
set_property PACKAGE_PIN C17 [get_ports {i_SRAM_DATA[104]}]
set_property PACKAGE_PIN C18 [get_ports {i_SRAM_DATA[103]}]
set_property PACKAGE_PIN C19 [get_ports {i_SRAM_DATA[102]}]
set_property PACKAGE_PIN E19 [get_ports {i_SRAM_DATA[101]}]
set_property PACKAGE_PIN D19 [get_ports {i_SRAM_DATA[100]}]
set_property PACKAGE_PIN F18 [get_ports {i_SRAM_DATA[99]}]
set_property PACKAGE_PIN E18 [get_ports {i_SRAM_DATA[98]}]
set_property PACKAGE_PIN B20 [get_ports {i_SRAM_DATA[97]}]
set_property PACKAGE_PIN A20 [get_ports {i_SRAM_DATA[96]}]
set_property PACKAGE_PIN A18 [get_ports {i_SRAM_DATA[95]}]
set_property PACKAGE_PIN A19 [get_ports {i_SRAM_DATA[94]}]
set_property PACKAGE_PIN F19 [get_ports {i_SRAM_DATA[93]}]
set_property PACKAGE_PIN F20 [get_ports {i_SRAM_DATA[92]}]
set_property PACKAGE_PIN D20 [get_ports {i_SRAM_DATA[91]}]
set_property PACKAGE_PIN C20 [get_ports {i_SRAM_DATA[90]}]
set_property PACKAGE_PIN V3 [get_ports {i_SRAM_DATA[89]}]
set_property PACKAGE_PIN C22 [get_ports {i_SRAM_DATA[88]}]
set_property PACKAGE_PIN B22 [get_ports {i_SRAM_DATA[87]}]
set_property PACKAGE_PIN B21 [get_ports {i_SRAM_DATA[86]}]
set_property PACKAGE_PIN A21 [get_ports {i_SRAM_DATA[85]}]
set_property PACKAGE_PIN E22 [get_ports {i_SRAM_DATA[84]}]
set_property PACKAGE_PIN D22 [get_ports {i_SRAM_DATA[83]}]
set_property PACKAGE_PIN E21 [get_ports {i_SRAM_DATA[82]}]
set_property PACKAGE_PIN D21 [get_ports {i_SRAM_DATA[81]}]
set_property PACKAGE_PIN G21 [get_ports {i_SRAM_DATA[80]}]
set_property PACKAGE_PIN G22 [get_ports {i_SRAM_DATA[79]}]
set_property PACKAGE_PIN F21 [get_ports {i_SRAM_DATA[78]}]
set_property PACKAGE_PIN J16 [get_ports {i_SRAM_DATA[77]}]
set_property PACKAGE_PIN H13 [get_ports {i_SRAM_DATA[76]}]
set_property PACKAGE_PIN G13 [get_ports {i_SRAM_DATA[75]}]
set_property PACKAGE_PIN G15 [get_ports {i_SRAM_DATA[74]}]
set_property PACKAGE_PIN G16 [get_ports {i_SRAM_DATA[73]}]
set_property PACKAGE_PIN J14 [get_ports {i_SRAM_DATA[72]}]
set_property PACKAGE_PIN H14 [get_ports {i_SRAM_DATA[71]}]
set_property PACKAGE_PIN G17 [get_ports {i_SRAM_DATA[70]}]
set_property PACKAGE_PIN G18 [get_ports {i_SRAM_DATA[69]}]
set_property PACKAGE_PIN J15 [get_ports {i_SRAM_DATA[68]}]
set_property PACKAGE_PIN H15 [get_ports {i_SRAM_DATA[67]}]
set_property PACKAGE_PIN H17 [get_ports {i_SRAM_DATA[66]}]
set_property PACKAGE_PIN H18 [get_ports {i_SRAM_DATA[65]}]
set_property PACKAGE_PIN J22 [get_ports {i_SRAM_DATA[64]}]
set_property PACKAGE_PIN H22 [get_ports {i_SRAM_DATA[63]}]
set_property PACKAGE_PIN H20 [get_ports {i_SRAM_DATA[62]}]
set_property PACKAGE_PIN G20 [get_ports {i_SRAM_DATA[61]}]
set_property PACKAGE_PIN K21 [get_ports {i_SRAM_DATA[60]}]
set_property PACKAGE_PIN K22 [get_ports {i_SRAM_DATA[59]}]
set_property PACKAGE_PIN M21 [get_ports {i_SRAM_DATA[58]}]
set_property PACKAGE_PIN L21 [get_ports {i_SRAM_DATA[57]}]
set_property PACKAGE_PIN J20 [get_ports {i_SRAM_DATA[56]}]
set_property PACKAGE_PIN J21 [get_ports {i_SRAM_DATA[55]}]
set_property PACKAGE_PIN J19 [get_ports {i_SRAM_DATA[54]}]
set_property PACKAGE_PIN H19 [get_ports {i_SRAM_DATA[53]}]
set_property PACKAGE_PIN K18 [get_ports {i_SRAM_DATA[52]}]
set_property PACKAGE_PIN K19 [get_ports {i_SRAM_DATA[51]}]
set_property PACKAGE_PIN L19 [get_ports {i_SRAM_DATA[50]}]
set_property PACKAGE_PIN L20 [get_ports {i_SRAM_DATA[49]}]
set_property PACKAGE_PIN N22 [get_ports {i_SRAM_DATA[48]}]
set_property PACKAGE_PIN M22 [get_ports {i_SRAM_DATA[47]}]
set_property PACKAGE_PIN M18 [get_ports {i_SRAM_DATA[46]}]
set_property PACKAGE_PIN L18 [get_ports {i_SRAM_DATA[45]}]
set_property PACKAGE_PIN N18 [get_ports {i_SRAM_DATA[44]}]
set_property PACKAGE_PIN N19 [get_ports {i_SRAM_DATA[43]}]
set_property PACKAGE_PIN N20 [get_ports {i_SRAM_DATA[42]}]
set_property PACKAGE_PIN M20 [get_ports {i_SRAM_DATA[41]}]
set_property PACKAGE_PIN K13 [get_ports {i_SRAM_DATA[40]}]
set_property PACKAGE_PIN K14 [get_ports {i_SRAM_DATA[39]}]
set_property PACKAGE_PIN M13 [get_ports {i_SRAM_DATA[38]}]
set_property PACKAGE_PIN L13 [get_ports {i_SRAM_DATA[37]}]
set_property PACKAGE_PIN K17 [get_ports {i_SRAM_DATA[36]}]
set_property PACKAGE_PIN J17 [get_ports {i_SRAM_DATA[35]}]
set_property PACKAGE_PIN L14 [get_ports {i_SRAM_DATA[34]}]
set_property PACKAGE_PIN L15 [get_ports {i_SRAM_DATA[33]}]
set_property PACKAGE_PIN L16 [get_ports {i_SRAM_DATA[32]}]
set_property PACKAGE_PIN K16 [get_ports {i_SRAM_DATA[31]}]
set_property PACKAGE_PIN M15 [get_ports {i_SRAM_DATA[30]}]
set_property PACKAGE_PIN M16 [get_ports {i_SRAM_DATA[29]}]
set_property PACKAGE_PIN M17 [get_ports {i_SRAM_DATA[28]}]
set_property PACKAGE_PIN AA16 [get_ports {i_SRAM_DATA[27]}]
set_property PACKAGE_PIN AB16 [get_ports {i_SRAM_DATA[26]}]
set_property PACKAGE_PIN AB17 [get_ports {i_SRAM_DATA[25]}]
set_property PACKAGE_PIN AA13 [get_ports {i_SRAM_DATA[24]}]
set_property PACKAGE_PIN AB13 [get_ports {i_SRAM_DATA[23]}]
set_property PACKAGE_PIN AA15 [get_ports {i_SRAM_DATA[22]}]
set_property PACKAGE_PIN AB15 [get_ports {i_SRAM_DATA[21]}]
set_property PACKAGE_PIN Y13 [get_ports {i_SRAM_DATA[20]}]
set_property PACKAGE_PIN AA14 [get_ports {i_SRAM_DATA[19]}]
set_property PACKAGE_PIN W14 [get_ports {i_SRAM_DATA[18]}]
set_property PACKAGE_PIN Y14 [get_ports {i_SRAM_DATA[17]}]
set_property PACKAGE_PIN AB11 [get_ports {i_SRAM_DATA[16]}]
set_property PACKAGE_PIN AB12 [get_ports {i_SRAM_DATA[15]}]
set_property PACKAGE_PIN AA9 [get_ports {i_SRAM_DATA[14]}]
set_property PACKAGE_PIN AB10 [get_ports {i_SRAM_DATA[13]}]
set_property PACKAGE_PIN AA10 [get_ports {i_SRAM_DATA[12]}]
set_property PACKAGE_PIN AA11 [get_ports {i_SRAM_DATA[11]}]
set_property PACKAGE_PIN V10 [get_ports {i_SRAM_DATA[10]}]
set_property PACKAGE_PIN W10 [get_ports {i_SRAM_DATA[9]}]
set_property PACKAGE_PIN Y11 [get_ports {i_SRAM_DATA[8]}]
set_property PACKAGE_PIN Y12 [get_ports {i_SRAM_DATA[7]}]
set_property PACKAGE_PIN W11 [get_ports {i_SRAM_DATA[6]}]
set_property PACKAGE_PIN W12 [get_ports {i_SRAM_DATA[5]}]
set_property PACKAGE_PIN V13 [get_ports {i_SRAM_DATA[4]}]
set_property PACKAGE_PIN V14 [get_ports {i_SRAM_DATA[3]}]
set_property PACKAGE_PIN U15 [get_ports {i_SRAM_DATA[2]}]
set_property PACKAGE_PIN V15 [get_ports {i_SRAM_DATA[1]}]
set_property PACKAGE_PIN T14 [get_ports {i_SRAM_DATA[0]}]
set_property PACKAGE_PIN W15 [get_ports {i_SRAM_CS[3]}]
set_property PACKAGE_PIN W16 [get_ports {i_SRAM_CS[2]}]
set_property PACKAGE_PIN T16 [get_ports {i_SRAM_CS[1]}]
set_property PACKAGE_PIN U16 [get_ports {i_SRAM_CS[0]}]
set_property PACKAGE_PIN M2 [get_ports {i_SRAM_ADDR[18]}]
set_property PACKAGE_PIN K6 [get_ports {i_SRAM_ADDR[17]}]
set_property PACKAGE_PIN J6 [get_ports {i_SRAM_ADDR[16]}]
set_property PACKAGE_PIN L5 [get_ports {i_SRAM_ADDR[15]}]
set_property PACKAGE_PIN L4 [get_ports {i_SRAM_ADDR[14]}]
set_property PACKAGE_PIN N4 [get_ports {i_SRAM_ADDR[13]}]
set_property PACKAGE_PIN N3 [get_ports {i_SRAM_ADDR[12]}]
set_property PACKAGE_PIN R1 [get_ports {i_SRAM_ADDR[11]}]
set_property PACKAGE_PIN P1 [get_ports {i_SRAM_ADDR[10]}]
set_property PACKAGE_PIN P5 [get_ports {i_SRAM_ADDR[9]}]
set_property PACKAGE_PIN P4 [get_ports {i_SRAM_ADDR[8]}]
set_property PACKAGE_PIN P2 [get_ports {i_SRAM_ADDR[7]}]
set_property PACKAGE_PIN N2 [get_ports {i_SRAM_ADDR[6]}]
set_property PACKAGE_PIN M6 [get_ports {i_SRAM_ADDR[5]}]
set_property PACKAGE_PIN M5 [get_ports {i_SRAM_ADDR[4]}]
set_property PACKAGE_PIN P6 [get_ports {i_SRAM_ADDR[3]}]
set_property PACKAGE_PIN N5 [get_ports {i_SRAM_ADDR[2]}]
set_property PACKAGE_PIN L6 [get_ports {i_SRAM_ADDR[1]}]
set_property PACKAGE_PIN Y3 [get_ports {i_SRAM_ADDR[0]}]
set_property PACKAGE_PIN P20 [get_ports {sel1[0]}]
set_property PACKAGE_PIN P22 [get_ports {sel1[1]}]
set_property PACKAGE_PIN R22 [get_ports {sel2[0]}]
set_property PACKAGE_PIN P21 [get_ports {sel2[1]}]
set_property PACKAGE_PIN R21 [get_ports {sel2[2]}]
set_property PACKAGE_PIN U22 [get_ports {sel2[3]}]
set_property PACKAGE_PIN V22 [get_ports {sel2[4]}]
set_property PACKAGE_PIN T21 [get_ports {sel2[5]}]
set_property PACKAGE_PIN U21 [get_ports {sel2[6]}]
set_property PACKAGE_PIN P19 [get_ports {sel2[7]}]
set_property PACKAGE_PIN R19 [get_ports {xyzInput[0]}]
set_property PACKAGE_PIN T19 [get_ports {xyzInput[1]}]
set_property PACKAGE_PIN T20 [get_ports {xyzInput[2]}]
set_property PACKAGE_PIN W21 [get_ports {xyzInput[3]}]
set_property PACKAGE_PIN W22 [get_ports {xyzInput[4]}]
set_property PACKAGE_PIN AA20 [get_ports {xyzInput[5]}]
set_property PACKAGE_PIN AA21 [get_ports {xyzInput[6]}]
set_property PACKAGE_PIN Y21 [get_ports {xyzInput[7]}]
set_property PACKAGE_PIN Y22 [get_ports {xyzInput[8]}]
set_property PACKAGE_PIN AB21 [get_ports {xyzInput[9]}]
set_property PACKAGE_PIN AB22 [get_ports {xyzInput[10]}]
set_property PACKAGE_PIN U20 [get_ports {xyzInput[11]}]
set_property PACKAGE_PIN V20 [get_ports {xyzInput[12]}]
set_property PACKAGE_PIN W20 [get_ports {xyzInput[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_ADDR[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_CS[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_CS[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_CS[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[127]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[126]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[125]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[124]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[123]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[122]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[121]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[120]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[119]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[118]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[117]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[116]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[115]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[114]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[113]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[112]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[111]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[110]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[109]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[108]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[107]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[106]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[105]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[104]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[103]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[102]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[101]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[100]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[99]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[98]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[97]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[96]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[95]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[94]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[93]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[92]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[91]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[90]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[89]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[88]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[87]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[86]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[85]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[84]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[83]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[82]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[81]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[80]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[79]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[78]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[77]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[76]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[75]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[74]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[73]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[72]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[71]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[70]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[69]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[68]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[67]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[66]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[65]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[64]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[63]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[62]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[61]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[60]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[59]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[58]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[57]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[56]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[55]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[54]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[53]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[52]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[51]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[50]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[49]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[48]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[47]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[46]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[45]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[44]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[43]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[42]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[41]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[40]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[39]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[38]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[37]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[36]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[35]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[34]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[33]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[32]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_DATA[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_WR[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_WR[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_WR[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_SRAM_WR[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {init_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {result_imp[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel2[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel2[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel2[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel2[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel2[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel2[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {xyzInput[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports i_mode]
set_property IOSTANDARD LVCMOS33 [get_ports init_enable]
set_property IOSTANDARD LVCMOS33 [get_ports mode_set]
