Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Jan 22 15:49:27 2018
| Host             : suharu0201 running 64-bit major release  (build 9200)
| Command          : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
| Design           : toplevel
| Device           : xc7k160tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.584 |
| Dynamic (W)              | 1.463 |
| Device Static (W)        | 0.121 |
| Total Off-Chip Power (W) | 0.078 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 82.0  |
| Junction Temperature (C) | 28.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.078 |       10 |       --- |             --- |
| Slice Logic              |     0.039 |    13993 |       --- |             --- |
|   LUT as Logic           |     0.034 |     5739 |    101400 |            5.66 |
|   Register               |     0.003 |     6681 |    202800 |            3.29 |
|   CARRY4                 |     0.001 |      313 |     25350 |            1.23 |
|   LUT as Shift Register  |    <0.001 |      101 |     35000 |            0.29 |
|   F7/F8 Muxes            |    <0.001 |      281 |    101400 |            0.28 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |        8 |     35000 |            0.02 |
|   Others                 |     0.000 |      570 |       --- |             --- |
| Signals                  |     0.050 |     9579 |       --- |             --- |
| Block RAM                |     0.007 |     11.5 |       325 |            3.54 |
| MMCM                     |     0.246 |        2 |         8 |           25.00 |
| I/O                      |     1.042 |      224 |       400 |           56.00 |
| Static Power             |     0.121 |          |           |                 |
| Total                    |     1.584 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.222 |       0.177 |      0.046 |
| Vccaux    |       1.800 |     0.158 |       0.139 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.009 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.602 |       0.601 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------------------+-----------------+
| Clock              | Domain                                    | Constraint (ns) |
+--------------------+-------------------------------------------+-----------------+
| CLKOSC             | CLKOSC                                    |            20.0 |
| clk_gtx            | u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0  |             8.0 |
| clk_int            | u_ClkMan_Trg_Inst/inst/clk_int            |            10.0 |
| clk_int            | u_ClkMan_Trg_Inst/inst/clk_int_clk_wiz_0  |            10.0 |
| clk_sys            | u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1  |             7.7 |
| clk_trg            | u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0  |             2.5 |
| clkfbout_clk_wiz_0 | u_ClkMan_Trg_Inst/inst/clkfbout_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_1 | u_ClkMan_Sys_Inst/inst/clkfbout_clk_wiz_1 |            50.0 |
+--------------------+-------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| toplevel                                    |     1.463 |
|   PHY_MDIO_IOBUF_inst                       |    <0.001 |
|   gen_BH2[0].u_BH2_Fixed_Delay_Inst         |    <0.001 |
|   gen_BH2[1].u_BH2_Fixed_Delay_Inst         |    <0.001 |
|   gen_BH2[2].u_BH2_Fixed_Delay_Inst         |    <0.001 |
|   gen_BH2[3].u_BH2_Fixed_Delay_Inst         |    <0.001 |
|   gen_BH2[4].u_BH2_Fixed_Delay_Inst         |    <0.001 |
|   gen_BH2[5].u_BH2_Fixed_Delay_Inst         |    <0.001 |
|   gen_BH2[6].u_BH2_Fixed_Delay_Inst         |    <0.001 |
|   gen_BH2[7].u_BH2_Fixed_Delay_Inst         |    <0.001 |
|   gen_fixed_d1[0].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[10].u_sync_fd1               |    <0.001 |
|   gen_fixed_d1[11].u_sync_fd1               |    <0.001 |
|   gen_fixed_d1[1].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[2].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[3].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[4].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[5].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[6].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[7].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[8].u_sync_fd1                |    <0.001 |
|   gen_fixed_d1[9].u_sync_fd1                |    <0.001 |
|   gen_fixed_d2[16].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[17].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[18].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[19].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[20].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[21].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[22].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[23].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[24].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[25].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[26].u_sync_fd2               |    <0.001 |
|   gen_fixed_d2[27].u_sync_fd2               |    <0.001 |
|   gen_fixed_nim[1].u_sync_nim               |    <0.001 |
|   gen_fixed_nim[2].u_sync_nim               |    <0.001 |
|   gen_fixed_nim[3].u_sync_nim               |    <0.001 |
|   gen_fixed_u1[0].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[10].u_sync_fu1               |    <0.001 |
|   gen_fixed_u1[11].u_sync_fu1               |    <0.001 |
|   gen_fixed_u1[1].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[2].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[3].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[4].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[5].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[6].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[7].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[8].u_sync_fu1                |    <0.001 |
|   gen_fixed_u1[9].u_sync_fu1                |    <0.001 |
|   gen_fixed_u2[16].u_sync_fu2               |    <0.001 |
|   gen_fixed_u2[17].u_sync_fu2               |    <0.001 |
|   gen_fixed_u2[18].u_sync_fu2               |    <0.001 |
|   gen_fixed_u2[19].u_sync_fu2               |    <0.001 |
|   gen_fixed_u2[20].u_sync_fu2               |    <0.001 |
|   u_BCT_Inst                                |     0.006 |
|   u_ClkMan_Sys_Inst                         |     0.123 |
|     inst                                    |     0.123 |
|   u_ClkMan_Trg_Inst                         |     0.124 |
|     inst                                    |     0.124 |
|   u_DCR_NetAssign_Out                       |    <0.001 |
|   u_IOM_NIM_Inst                            |    <0.001 |
|   u_LED_Inst                                |    <0.001 |
|   u_Region1_Inst                            |     0.018 |
|     BH1_Beam_Inst                           |     0.001 |
|     BH1_P_Inst                              |     0.001 |
|     BH1_Pi_Inst                             |     0.001 |
|     BH2_Beam_Inst                           |     0.001 |
|     BH2_P_Inst                              |     0.001 |
|     BH2_Pi_Inst                             |     0.001 |
|     Beam_BPS_Inst                           |    <0.001 |
|     K_Scat_BPS_Inst                         |    <0.001 |
|     K_Scat_Pre_Inst                         |     0.001 |
|     Lucite_K_Scat_Inst                      |     0.001 |
|     Other4_Inst                             |    <0.001 |
|     Other5_Inst                             |     0.001 |
|     SAC_K_Scat_Inst                         |     0.001 |
|     TOF_HT_K_Scat_Inst                      |     0.001 |
|     TOF_K_Scat_Inst                         |     0.001 |
|   u_Region2_1_Inst                          |     0.009 |
|     BH2_Pi_Inst                             |     0.001 |
|     Beam_TOF_BPS_Inst                       |    <0.001 |
|     Lucite_or_Inst                          |     0.001 |
|     Other4_Inst                             |     0.001 |
|     Other5_Inst                             |     0.001 |
|     SAC_or_Inst                             |    <0.001 |
|     TOF_High_Threshold_Inst                 |    <0.001 |
|     TOF_or_Inst                             |     0.001 |
|   u_Region2_2_Inst                          |     0.009 |
|     BH2_Pi_Inst                             |     0.001 |
|     Beam_Pi_BPS_Inst                        |    <0.001 |
|     Lucite_or_Inst                          |     0.001 |
|     Other4_Inst                             |    <0.001 |
|     Other5_Inst                             |    <0.001 |
|     SAC_or_Inst                             |     0.001 |
|     TOF_High_Threshold_Inst                 |     0.001 |
|     TOF_or_Inst                             |    <0.001 |
|   u_Region2_3_Inst                          |     0.008 |
|     BH2_Pi_Inst                             |     0.001 |
|     Beam_P_BPS_Inst                         |    <0.001 |
|     Lucite_or_Inst                          |     0.001 |
|     Other4_Inst                             |     0.001 |
|     Other5_Inst                             |     0.001 |
|     SAC_or_Inst                             |    <0.001 |
|     TOF_High_Threshold_Inst                 |    <0.001 |
|     TOF_or_Inst                             |    <0.001 |
|   u_Region2_4_Inst                          |     0.008 |
|     BH2_Pi_Inst                             |    <0.001 |
|     Coin1_BPS_Inst                          |    <0.001 |
|     Lucite_or_Inst                          |    <0.001 |
|     Other4_Inst                             |     0.001 |
|     Other5_Inst                             |     0.001 |
|     SAC_or_Inst                             |    <0.001 |
|     TOF_High_Threshold_Inst                 |     0.001 |
|     TOF_or_Inst                             |    <0.001 |
|   u_Region2_5_Inst                          |     0.009 |
|     BH2_Pi_Inst                             |     0.001 |
|     Coin2_BPS_Inst                          |    <0.001 |
|     Lucite_or_Inst                          |     0.001 |
|     Other4_Inst                             |     0.001 |
|     Other5_Inst                             |     0.001 |
|     SAC_or_Inst                             |    <0.001 |
|     TOF_High_Threshold_Inst                 |     0.001 |
|     TOF_or_Inst                             |     0.001 |
|   u_Region2_6_Inst                          |     0.009 |
|     BH2_Pi_Inst                             |    <0.001 |
|     K_Scat_BPS_Inst                         |    <0.001 |
|     Other1_Inst                             |     0.002 |
|     Other2_Inst                             |     0.002 |
|     Other3_Inst                             |     0.002 |
|     Other4_Inst                             |     0.001 |
|     Other5_Inst                             |     0.001 |
|   u_Region3_Inst                            |     0.015 |
|     BH2_Pi_PS_Inst                          |    <0.001 |
|     BH2_Pi_PS_PWC_Inst                      |    <0.001 |
|       PWM_EDG                               |    <0.001 |
|     Beam_P_PS_Inst                          |    <0.001 |
|     Beam_P_PS_PWC_Inst                      |    <0.001 |
|       PWM_EDG                               |    <0.001 |
|     Beam_Pi_PS_Inst                         |    <0.001 |
|     Beam_Pi_PS_PWC_Inst                     |    <0.001 |
|       PWM_EDG                               |    <0.001 |
|     Beam_TOF_PS_Inst                        |    <0.001 |
|     Beam_TOF_PS_PWC_Inst                    |    <0.001 |
|       PWM_EDG                               |    <0.001 |
|     Beam_dly_Inst                           |     0.001 |
|     Coin1_PS_Inst                           |    <0.001 |
|     Coin1_PS_PWC_Inst                       |    <0.001 |
|       PWM_EDG                               |    <0.001 |
|     Coin2_PS_Inst                           |    <0.001 |
|     Coin2_PS_PWC_Inst                       |    <0.001 |
|       PWM_EDG                               |    <0.001 |
|     Else_OR_Delay_Inst                      |     0.001 |
|     Else_OR_Inst                            |     0.002 |
|     For_E03_PS_Inst                         |    <0.001 |
|     For_E03_PS_PWC_Inst                     |    <0.001 |
|       PWM_EDG                               |    <0.001 |
|     K_Scat_Pre_Inst                         |     0.001 |
|     PS_OR_Else_OR_Inst                      |    <0.001 |
|   u_Region4_Inst                            |     0.026 |
|     gen_BH2_EDG[0].BH2_EDG_Inst             |    <0.001 |
|     gen_BH2_EDG[1].BH2_EDG_Inst             |    <0.001 |
|     gen_BH2_EDG[2].BH2_EDG_Inst             |    <0.001 |
|     gen_BH2_EDG[3].BH2_EDG_Inst             |    <0.001 |
|     gen_BH2_EDG[4].BH2_EDG_Inst             |    <0.001 |
|     gen_BH2_EDG[5].BH2_EDG_Inst             |    <0.001 |
|     gen_BH2_EDG[6].BH2_EDG_Inst             |    <0.001 |
|     gen_BH2_EDG[7].BH2_EDG_Inst             |    <0.001 |
|     gen_BH2_K_DLY[0].BH2_K_Inst             |    <0.001 |
|     gen_BH2_K_DLY[1].BH2_K_Inst             |    <0.001 |
|     gen_BH2_K_DLY[2].BH2_K_Inst             |    <0.001 |
|     gen_BH2_K_DLY[3].BH2_K_Inst             |    <0.001 |
|     gen_BH2_K_DLY[4].BH2_K_Inst             |    <0.001 |
|     gen_BH2_K_DLY[5].BH2_K_Inst             |    <0.001 |
|     gen_BH2_K_DLY[6].BH2_K_Inst             |    <0.001 |
|     gen_BH2_K_DLY[7].BH2_K_Inst             |    <0.001 |
|     gen_BH2_K_DPWM[0].BH2_K_Inst            |     0.002 |
|     gen_BH2_K_DPWM[1].BH2_K_Inst            |     0.002 |
|     gen_BH2_K_DPWM[2].BH2_K_Inst            |     0.002 |
|     gen_BH2_K_DPWM[3].BH2_K_Inst            |     0.002 |
|     gen_BH2_K_DPWM[4].BH2_K_Inst            |     0.002 |
|     gen_BH2_K_DPWM[5].BH2_K_Inst            |     0.002 |
|     gen_BH2_K_DPWM[6].BH2_K_Inst            |     0.002 |
|     gen_BH2_K_DPWM[7].BH2_K_Inst            |     0.002 |
|     gen_BH2_K_FDLY[0].BH2_K_Inst            |    <0.001 |
|     gen_BH2_K_FDLY[1].BH2_K_Inst            |    <0.001 |
|     gen_BH2_K_FDLY[2].BH2_K_Inst            |    <0.001 |
|     gen_BH2_K_FDLY[3].BH2_K_Inst            |    <0.001 |
|     gen_BH2_K_FDLY[4].BH2_K_Inst            |    <0.001 |
|     gen_BH2_K_FDLY[5].BH2_K_Inst            |    <0.001 |
|     gen_BH2_K_FDLY[6].BH2_K_Inst            |    <0.001 |
|     gen_BH2_K_FDLY[7].BH2_K_Inst            |    <0.001 |
|   u_SiTCP_Inst                              |     0.044 |
|     SiTCP                                   |     0.044 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1 |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2 |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3 |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4 |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5 |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6 |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7 |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8 |    <0.001 |
|     TIMER                                   |    <0.001 |
|   u_gTCP_inst                               |    <0.001 |
+---------------------------------------------+-----------+


