# ğŸ§© Phase 1 â€” AES Core RTL Design
