0.7
2020.2
Oct 13 2023
20:47:58
F:/VIVADO_CLASS/20240520_UART/20240520_UART.sim/sim_1/behav/xsim/glbl.v,1605673890,verilog,,,,glbl,,uvm,,,,,,
F:/VIVADO_CLASS/20240520_UART/20240520_UART.srcs/sim_1/new/tb_uart2.sv,1716548449,systemVerilog,,,,$unit_tb_uart2_sv;tb_uart;uart_interface,,uvm,,,,,,
F:/VIVADO_CLASS/20240520_UART/20240520_UART.srcs/sources_1/new/top_tx_rx_loop.v,1716185584,verilog,,F:/VIVADO_CLASS/20240520_UART/20240520_UART.srcs/sources_1/new/uart.v,,top_tx_rx_loop,,uvm,,,,,,
F:/VIVADO_CLASS/20240520_UART/20240520_UART.srcs/sources_1/new/uart.v,1716188922,verilog,,F:/VIVADO_CLASS/20240520_UART/20240520_UART.srcs/sim_1/new/tb_uart.v,,baudrate_generator;receiver;transmitter;uart,,uvm,,,,,,
