<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf538 › include › mach › defBF539.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defBF539.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2010 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the Clear BSD license or the GPL-2 (or later)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _DEF_BF539_H</span>
<span class="cp">#define _DEF_BF539_H</span>

<span class="cp">#include &quot;defBF538.h&quot;</span>

<span class="cm">/* Media Transceiver (MXVR)   (0xFFC02700 - 0xFFC028FF) */</span>

<span class="cp">#define	MXVR_CONFIG	      0xFFC02700  </span><span class="cm">/* MXVR Configuration	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_PLL_CTL_0	      0xFFC02704  </span><span class="cm">/* MXVR Phase	Lock Loop Control Register 0 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_STATE_0	      0xFFC02708  </span><span class="cm">/* MXVR State	Register 0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_STATE_1	      0xFFC0270C  </span><span class="cm">/* MXVR State	Register 1 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_INT_STAT_0	      0xFFC02710  </span><span class="cm">/* MXVR Interrupt Status Register 0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_INT_STAT_1	      0xFFC02714  </span><span class="cm">/* MXVR Interrupt Status Register 1 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_INT_EN_0	      0xFFC02718  </span><span class="cm">/* MXVR Interrupt Enable Register 0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_INT_EN_1	      0xFFC0271C  </span><span class="cm">/* MXVR Interrupt Enable Register 1 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_POSITION	      0xFFC02720  </span><span class="cm">/* MXVR Node Position	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_MAX_POSITION     0xFFC02724  </span><span class="cm">/* MXVR Maximum Node Position	Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DELAY	      0xFFC02728  </span><span class="cm">/* MXVR Node Frame Delay Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_MAX_DELAY	      0xFFC0272C  </span><span class="cm">/* MXVR Maximum Node Frame Delay Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_LADDR	      0xFFC02730  </span><span class="cm">/* MXVR Logical Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_GADDR	      0xFFC02734  </span><span class="cm">/* MXVR Group	Address	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_AADDR	      0xFFC02738  </span><span class="cm">/* MXVR Alternate Address Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_ALLOC_0	      0xFFC0273C  </span><span class="cm">/* MXVR Allocation Table Register 0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_1	      0xFFC02740  </span><span class="cm">/* MXVR Allocation Table Register 1 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_2	      0xFFC02744  </span><span class="cm">/* MXVR Allocation Table Register 2 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_3	      0xFFC02748  </span><span class="cm">/* MXVR Allocation Table Register 3 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_4	      0xFFC0274C  </span><span class="cm">/* MXVR Allocation Table Register 4 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_5	      0xFFC02750  </span><span class="cm">/* MXVR Allocation Table Register 5 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_6	      0xFFC02754  </span><span class="cm">/* MXVR Allocation Table Register 6 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_7	      0xFFC02758  </span><span class="cm">/* MXVR Allocation Table Register 7 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_8	      0xFFC0275C  </span><span class="cm">/* MXVR Allocation Table Register 8 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_9	      0xFFC02760  </span><span class="cm">/* MXVR Allocation Table Register 9 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_10	      0xFFC02764  </span><span class="cm">/* MXVR Allocation Table Register 10 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_11	      0xFFC02768  </span><span class="cm">/* MXVR Allocation Table Register 11 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_12	      0xFFC0276C  </span><span class="cm">/* MXVR Allocation Table Register 12 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_13	      0xFFC02770  </span><span class="cm">/* MXVR Allocation Table Register 13 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ALLOC_14	      0xFFC02774  </span><span class="cm">/* MXVR Allocation Table Register 14 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_SYNC_LCHAN_0     0xFFC02778  </span><span class="cm">/* MXVR Sync Data Logical Channel Assign Register 0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_SYNC_LCHAN_1     0xFFC0277C  </span><span class="cm">/* MXVR Sync Data Logical Channel Assign Register 1 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_SYNC_LCHAN_2     0xFFC02780  </span><span class="cm">/* MXVR Sync Data Logical Channel Assign Register 2 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_SYNC_LCHAN_3     0xFFC02784  </span><span class="cm">/* MXVR Sync Data Logical Channel Assign Register 3 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_SYNC_LCHAN_4     0xFFC02788  </span><span class="cm">/* MXVR Sync Data Logical Channel Assign Register 4 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_SYNC_LCHAN_5     0xFFC0278C  </span><span class="cm">/* MXVR Sync Data Logical Channel Assign Register 5 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_SYNC_LCHAN_6     0xFFC02790  </span><span class="cm">/* MXVR Sync Data Logical Channel Assign Register 6 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_SYNC_LCHAN_7     0xFFC02794  </span><span class="cm">/* MXVR Sync Data Logical Channel Assign Register 7 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DMA0_CONFIG      0xFFC02798  </span><span class="cm">/* MXVR Sync Data DMA0 Config	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA0_START_ADDR  0xFFC0279C  </span><span class="cm">/* MXVR Sync Data DMA0 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA0_COUNT	      0xFFC027A0  </span><span class="cm">/* MXVR Sync Data DMA0 Loop Count Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA0_CURR_ADDR   0xFFC027A4  </span><span class="cm">/* MXVR Sync Data DMA0 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA0_CURR_COUNT  0xFFC027A8  </span><span class="cm">/* MXVR Sync Data DMA0 Current Loop Count Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DMA1_CONFIG      0xFFC027AC  </span><span class="cm">/* MXVR Sync Data DMA1 Config	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA1_START_ADDR  0xFFC027B0  </span><span class="cm">/* MXVR Sync Data DMA1 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA1_COUNT	      0xFFC027B4  </span><span class="cm">/* MXVR Sync Data DMA1 Loop Count Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA1_CURR_ADDR   0xFFC027B8  </span><span class="cm">/* MXVR Sync Data DMA1 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA1_CURR_COUNT  0xFFC027BC  </span><span class="cm">/* MXVR Sync Data DMA1 Current Loop Count Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DMA2_CONFIG      0xFFC027C0  </span><span class="cm">/* MXVR Sync Data DMA2 Config	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA2_START_ADDR  0xFFC027C4  </span><span class="cm">/* MXVR Sync Data DMA2 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA2_COUNT	      0xFFC027C8  </span><span class="cm">/* MXVR Sync Data DMA2 Loop Count Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA2_CURR_ADDR   0xFFC027CC  </span><span class="cm">/* MXVR Sync Data DMA2 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA2_CURR_COUNT  0xFFC027D0  </span><span class="cm">/* MXVR Sync Data DMA2 Current Loop Count Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DMA3_CONFIG      0xFFC027D4  </span><span class="cm">/* MXVR Sync Data DMA3 Config	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA3_START_ADDR  0xFFC027D8  </span><span class="cm">/* MXVR Sync Data DMA3 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA3_COUNT	      0xFFC027DC  </span><span class="cm">/* MXVR Sync Data DMA3 Loop Count Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA3_CURR_ADDR   0xFFC027E0  </span><span class="cm">/* MXVR Sync Data DMA3 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA3_CURR_COUNT  0xFFC027E4  </span><span class="cm">/* MXVR Sync Data DMA3 Current Loop Count Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DMA4_CONFIG      0xFFC027E8  </span><span class="cm">/* MXVR Sync Data DMA4 Config	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA4_START_ADDR  0xFFC027EC  </span><span class="cm">/* MXVR Sync Data DMA4 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA4_COUNT	      0xFFC027F0  </span><span class="cm">/* MXVR Sync Data DMA4 Loop Count Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA4_CURR_ADDR   0xFFC027F4  </span><span class="cm">/* MXVR Sync Data DMA4 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA4_CURR_COUNT  0xFFC027F8  </span><span class="cm">/* MXVR Sync Data DMA4 Current Loop Count Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DMA5_CONFIG      0xFFC027FC  </span><span class="cm">/* MXVR Sync Data DMA5 Config	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA5_START_ADDR  0xFFC02800  </span><span class="cm">/* MXVR Sync Data DMA5 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA5_COUNT	      0xFFC02804  </span><span class="cm">/* MXVR Sync Data DMA5 Loop Count Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA5_CURR_ADDR   0xFFC02808  </span><span class="cm">/* MXVR Sync Data DMA5 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA5_CURR_COUNT  0xFFC0280C  </span><span class="cm">/* MXVR Sync Data DMA5 Current Loop Count Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DMA6_CONFIG      0xFFC02810  </span><span class="cm">/* MXVR Sync Data DMA6 Config	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA6_START_ADDR  0xFFC02814  </span><span class="cm">/* MXVR Sync Data DMA6 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA6_COUNT	      0xFFC02818  </span><span class="cm">/* MXVR Sync Data DMA6 Loop Count Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA6_CURR_ADDR   0xFFC0281C  </span><span class="cm">/* MXVR Sync Data DMA6 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA6_CURR_COUNT  0xFFC02820  </span><span class="cm">/* MXVR Sync Data DMA6 Current Loop Count Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_DMA7_CONFIG      0xFFC02824  </span><span class="cm">/* MXVR Sync Data DMA7 Config	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA7_START_ADDR  0xFFC02828  </span><span class="cm">/* MXVR Sync Data DMA7 Start Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA7_COUNT	      0xFFC0282C  </span><span class="cm">/* MXVR Sync Data DMA7 Loop Count Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA7_CURR_ADDR   0xFFC02830  </span><span class="cm">/* MXVR Sync Data DMA7 Current Address Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_DMA7_CURR_COUNT  0xFFC02834  </span><span class="cm">/* MXVR Sync Data DMA7 Current Loop Count Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_AP_CTL	      0xFFC02838  </span><span class="cm">/* MXVR Async	Packet Control Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_APRB_START_ADDR  0xFFC0283C  </span><span class="cm">/* MXVR Async	Packet RX Buffer Start Addr Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_APRB_CURR_ADDR   0xFFC02840  </span><span class="cm">/* MXVR Async	Packet RX Buffer Current Addr Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_APTB_START_ADDR  0xFFC02844  </span><span class="cm">/* MXVR Async	Packet TX Buffer Start Addr Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_APTB_CURR_ADDR   0xFFC02848  </span><span class="cm">/* MXVR Async	Packet TX Buffer Current Addr Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_CM_CTL	      0xFFC0284C  </span><span class="cm">/* MXVR Control Message Control Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_CMRB_START_ADDR  0xFFC02850  </span><span class="cm">/* MXVR Control Message RX Buffer Start Addr Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_CMRB_CURR_ADDR   0xFFC02854  </span><span class="cm">/* MXVR Control Message RX Buffer Current Address */</span><span class="cp"></span>
<span class="cp">#define	MXVR_CMTB_START_ADDR  0xFFC02858  </span><span class="cm">/* MXVR Control Message TX Buffer Start Addr Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_CMTB_CURR_ADDR   0xFFC0285C  </span><span class="cm">/* MXVR Control Message TX Buffer Current Address */</span><span class="cp"></span>

<span class="cp">#define	MXVR_RRDB_START_ADDR  0xFFC02860  </span><span class="cm">/* MXVR Remote Read Buffer Start Addr	Register */</span><span class="cp"></span>
<span class="cp">#define	MXVR_RRDB_CURR_ADDR   0xFFC02864  </span><span class="cm">/* MXVR Remote Read Buffer Current Addr Register */</span><span class="cp"></span>

<span class="cp">#define	MXVR_PAT_DATA_0	      0xFFC02868  </span><span class="cm">/* MXVR Pattern Data Register	0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_PAT_EN_0	      0xFFC0286C  </span><span class="cm">/* MXVR Pattern Enable Register 0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_PAT_DATA_1	      0xFFC02870  </span><span class="cm">/* MXVR Pattern Data Register	1 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_PAT_EN_1	      0xFFC02874  </span><span class="cm">/* MXVR Pattern Enable Register 1 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_FRAME_CNT_0      0xFFC02878  </span><span class="cm">/* MXVR Frame	Counter	0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_FRAME_CNT_1      0xFFC0287C  </span><span class="cm">/* MXVR Frame	Counter	1 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_ROUTING_0	      0xFFC02880  </span><span class="cm">/* MXVR Routing Table	Register 0 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_1	      0xFFC02884  </span><span class="cm">/* MXVR Routing Table	Register 1 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_2	      0xFFC02888  </span><span class="cm">/* MXVR Routing Table	Register 2 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_3	      0xFFC0288C  </span><span class="cm">/* MXVR Routing Table	Register 3 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_4	      0xFFC02890  </span><span class="cm">/* MXVR Routing Table	Register 4 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_5	      0xFFC02894  </span><span class="cm">/* MXVR Routing Table	Register 5 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_6	      0xFFC02898  </span><span class="cm">/* MXVR Routing Table	Register 6 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_7	      0xFFC0289C  </span><span class="cm">/* MXVR Routing Table	Register 7 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_8	      0xFFC028A0  </span><span class="cm">/* MXVR Routing Table	Register 8 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_9	      0xFFC028A4  </span><span class="cm">/* MXVR Routing Table	Register 9 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_10	      0xFFC028A8  </span><span class="cm">/* MXVR Routing Table	Register 10 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_11	      0xFFC028AC  </span><span class="cm">/* MXVR Routing Table	Register 11 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_12	      0xFFC028B0  </span><span class="cm">/* MXVR Routing Table	Register 12 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_13	      0xFFC028B4  </span><span class="cm">/* MXVR Routing Table	Register 13 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_ROUTING_14	      0xFFC028B8  </span><span class="cm">/* MXVR Routing Table	Register 14 */</span><span class="cp"></span>

<span class="cp">#define	MXVR_PLL_CTL_1	      0xFFC028BC  </span><span class="cm">/* MXVR Phase	Lock Loop Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define	MXVR_BLOCK_CNT	      0xFFC028C0  </span><span class="cm">/* MXVR Block	Counter */</span><span class="cp"></span>
<span class="cp">#define	MXVR_PLL_CTL_2	      0xFFC028C4  </span><span class="cm">/* MXVR Phase	Lock Loop Control Register 2 */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _DEF_BF539_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
