

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Tue Oct 21 19:35:40 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        cordiccart2pol.comp
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                   Modules                  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |                   & Loops                  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ cordiccart2pol                            |     -|  0.81|       36|  360.000|         -|       37|     -|        no|     -|   -|  135 (~0%)|  433 (~0%)|    -|
    | + cordiccart2pol_Pipeline_VITIS_LOOP_30_1  |     -|  0.81|       34|  340.000|         -|       34|     -|        no|     -|   -|   94 (~0%)|  319 (~0%)|    -|
    |  o VITIS_LOOP_30_1                         |    II|  7.30|       32|  320.000|         3|        2|    16|       yes|     -|   -|          -|          -|    -|
    +--------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| r     | ap_vld  | out       | 8        |
| theta | ap_vld  | out       | 8        |
| x     | ap_none | in        | 8        |
| y     | ap_none | in        | 8        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------+
| Argument | Direction | Datatype                            |
+----------+-----------+-------------------------------------+
| x        | in        | ap_fixed<8, 3, AP_TRN, AP_WRAP, 0>  |
| y        | in        | ap_fixed<8, 3, AP_TRN, AP_WRAP, 0>  |
| r        | out       | ap_fixed<8, 3, AP_TRN, AP_WRAP, 0>* |
| theta    | out       | ap_fixed<8, 3, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+-------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+-----------------+--------+----------+---------+
| Name                                       | DSP | Pragma | Variable        | Op     | Impl     | Latency |
+--------------------------------------------+-----+--------+-----------------+--------+----------+---------+
| + cordiccart2pol                           | 0   |        |                 |        |          |         |
|   sub_ln19_fu_109_p2                       |     |        | sub_ln19        | sub    | fabric   | 0       |
|   sub_ln24_fu_115_p2                       |     |        | sub_ln24        | sub    | fabric   | 0       |
|   select_ln18_fu_121_p3                    |     |        | select_ln18     | select | auto_sel | 0       |
|   x_new_fu_130_p3                          |     |        | x_new           | select | auto_sel | 0       |
|   y_new_fu_139_p3                          |     |        | y_new           | select | auto_sel | 0       |
|   mul_8s_6ns_13_1_1_U11                    |     |        | mul_ln50        | mul    | auto     | 0       |
|  + cordiccart2pol_Pipeline_VITIS_LOOP_30_1 | 0   |        |                 |        |          |         |
|    mul_6ns_8s_13_1_1_U1                    |     |        | mul_ln35        | mul    | auto     | 0       |
|    sub_ln35_fu_242_p2                      |     |        | sub_ln35        | sub    | fabric   | 0       |
|    mul_6ns_8s_13_1_1_U2                    |     |        | mul_ln36        | mul    | auto     | 0       |
|    add_ln36_fu_247_p2                      |     |        | add_ln36        | add    | fabric   | 0       |
|    current_theta_1_fu_252_p2               |     |        | current_theta_1 | sub    | fabric   | 0       |
|    add_ln41_fu_258_p2                      |     |        | add_ln41        | add    | fabric   | 0       |
|    sub_ln42_fu_263_p2                      |     |        | sub_ln42        | sub    | fabric   | 0       |
|    current_theta_2_fu_268_p2               |     |        | current_theta_2 | add    | fabric   | 0       |
|    current_theta_fu_274_p3                 |     |        | current_theta   | select | auto_sel | 0       |
|    current_y_fu_302_p3                     |     |        | current_y       | select | auto_sel | 0       |
|    x_new_1_out                             |     |        | current_x       | select | auto_sel | 0       |
|    i_fu_167_p2                             |     |        | i               | add    | fabric   | 0       |
|    icmp_ln30_fu_173_p2                     |     |        | icmp_ln30       | seteq  | auto     | 0       |
+--------------------------------------------+-----+--------+-----------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------------------------+--------+------+------+------+--------+----------+------+---------+------------------+
| Name                                       | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                                            |        |      |      |      |        |          |      |         | Banks            |
+--------------------------------------------+--------+------+------+------+--------+----------+------+---------+------------------+
| + cordiccart2pol                           |        |      | 0    | 0    |        |          |      |         |                  |
|  + cordiccart2pol_Pipeline_VITIS_LOOP_30_1 |        |      | 0    | 0    |        |          |      |         |                  |
|    Kvalues_U                               | rom_1p |      |      |      |        | Kvalues  | auto | 1       | 6, 16, 1         |
|    angles_U                                | rom_1p |      |      |      |        | angles   | auto | 1       | 5, 16, 1         |
+--------------------------------------------+--------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

