Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Simulation finished !!
Time: 5120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 10240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 15360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 20480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 25600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 30720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 35840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 40960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 46080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 51200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 56320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 61440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 66560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 71680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 76800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 81920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 87040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 92160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 97280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 102400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 107520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 112640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 117760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 122880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 128 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 133120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 138240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 143360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 148480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 153600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 158720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 163840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 168960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 174080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 179200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 184320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 189440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 194560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 199680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 204800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 209920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 215040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 220160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 225280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 230400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 235520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 240640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 245760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 250880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 256 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 261120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 266240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 271360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 276480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 281600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 286720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 291840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 296960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 302080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 307200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 312320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 317440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 322560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 327680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 332800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 337920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 343040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 348160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 353280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 358400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 363520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 368640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 373760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 378880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 384 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 389120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 394240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 399360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 404480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 409600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 414720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 419840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 424960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 430080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 435200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 440320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 445440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 450560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 455680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 460800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 465920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 471040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 476160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 481280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 486400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 491520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 496640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 501760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 506880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 512 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 517120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 522240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 527360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 532480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 537600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 542720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 547840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 552960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 558080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 563200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 568320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 573440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 578560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 583680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 588800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 593920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 599040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 604160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 609280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 614400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 619520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 624640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 629760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 634880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 640 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 645120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 650240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 655360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 660480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 665600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 670720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 675840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 680960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 686080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 691200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 696320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 701440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 706560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 711680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 716800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 721920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 727040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 732160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 737280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 742400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 747520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 752640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 757760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 762880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 768 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 773120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 778240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 783360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 788480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 793600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 798720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 803840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 808960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 814080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 819200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 824320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 829440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 834560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 839680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 844800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 849920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 855040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 860160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 865280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 870400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 875520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 880640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 885760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 890880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 896 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 901120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 906240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 911360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 916480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 921600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 926720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 931840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 936960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 942080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 947200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 952320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 957440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 962560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 967680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 972800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 977920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 983040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 988160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 993280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 998400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1003520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1008640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1013760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1018880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1024 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1029120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1034240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1039360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1044480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1049600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1054720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1059840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1064960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1070080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1075200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1080320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1085440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1090560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1095680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1100800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1105920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1111040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1116160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1121280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1126400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1131520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1136640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1141760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1146880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1152 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1157120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1162240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1167360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1172480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1177600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1182720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1187840 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1192960 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1198080 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1203200 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1208320 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1213440 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1218560 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1223680 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1228800 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1233920 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1239040 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1244160 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1249280 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1254400 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1259520 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1264640 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1269760 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1274880 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1280 us  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1285120 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1290240 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1295360 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1300480 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1305600 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
Note: Simulation finished !!
Time: 1310720 ns  Iteration: 0  Process: /FullAdder_8bits_tb/stimulus  File: C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sim_8bits/new/FullAdder_8bits_tb.vhd
