m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Verilog/HDL_homework/eight_bit_adder_reg/par/simulation/modelsim
T_opt
!s110 1553449187
VBRSfg^BA]0X26943b033J0
04 27 4 work eight_bit_adder_reg_vlg_tst fast 0
=1-645a0491c2ee-5c97c0e3-7c-2be0
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vadder_1bit
Z1 !s110 1553449185
!i10b 1
!s100 MN3Ob9SDJK=J0e7X;L5kH3
IP5OLnaH@0cfTbi4T5O8L<0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1553448428
8E:/Verilog/HDL_homework/eight_bit_adder_reg/par/adder_1bit.v
FE:/Verilog/HDL_homework/eight_bit_adder_reg/par/adder_1bit.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1553449185.793000
!s107 E:/Verilog/HDL_homework/eight_bit_adder_reg/par/adder_1bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/eight_bit_adder_reg/par|E:/Verilog/HDL_homework/eight_bit_adder_reg/par/adder_1bit.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 !s92 -vlog01compat -work work +incdir+E:/Verilog/HDL_homework/eight_bit_adder_reg/par -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
veight_bit_adder_reg
R1
!i10b 1
!s100 RJeQg]icC^f1[C@jE>^nY3
IVTJ=a<`2:6A`AUaac?>::3
R2
R0
w1553445206
8E:/Verilog/HDL_homework/eight_bit_adder_reg/par/eight_bit_adder_reg.v
FE:/Verilog/HDL_homework/eight_bit_adder_reg/par/eight_bit_adder_reg.v
L0 1
R3
r1
!s85 0
31
!s108 1553449185.611000
!s107 E:/Verilog/HDL_homework/eight_bit_adder_reg/par/eight_bit_adder_reg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/eight_bit_adder_reg/par|E:/Verilog/HDL_homework/eight_bit_adder_reg/par/eight_bit_adder_reg.v|
!i113 0
R4
R5
veight_bit_adder_reg_vlg_tst
!s110 1553449186
!i10b 1
!s100 eR<IW8BOU[fDSFGU2jK932
IVE^_KzFJ6F<3T2[_7dNMo2
R2
R0
w1553449129
8E:/Verilog/HDL_homework/eight_bit_adder_reg/par/simulation/modelsim/eight_bit_adder_reg.vt
FE:/Verilog/HDL_homework/eight_bit_adder_reg/par/simulation/modelsim/eight_bit_adder_reg.vt
L0 2
R3
r1
!s85 0
31
!s108 1553449186.470000
!s107 E:/Verilog/HDL_homework/eight_bit_adder_reg/par/simulation/modelsim/eight_bit_adder_reg.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Verilog/HDL_homework/eight_bit_adder_reg/par/simulation/modelsim|E:/Verilog/HDL_homework/eight_bit_adder_reg/par/simulation/modelsim/eight_bit_adder_reg.vt|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+E:/Verilog/HDL_homework/eight_bit_adder_reg/par/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
