global coverage_group 0 0 $unit(/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/gen.sv)::cg __coverage_cg unused_cg_loop_label $unit 1 0 0 1 $unit::/home/lorenzo9/Documents/ChipForge/udemy/sim/../hdl/and.sv::/home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/a53.sv...@1964072387 0  ( 0 
)
 1 1
 0 58 /home/lorenzo9/Documents/ChipForge/udemy/sim/../hvl/gen.sv
 16 0 0 0 0 0 0 0 0  0
0
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 3
 1 a 2 4 0 1
 1 b 2 4 0 1
 10 expected_y 2 4 0 1

3
0
0
0
 1 a 17 0 0 0 0 0 0 31 cg::_vcs_unit__1964072387_cg_fn 31 cg::_vcs_unit__1964072387_cg_fn 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 -1 2 4 0 0 1 0 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 10 all_values 18 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 33 cg::_vcs_unit__1964072387_cg_fn_0 0 33 cg::_vcs_unit__1964072387_cg_fn_1 0 0 0 0 0
 0

 1 b 20 0 0 0 0 0 0 33 cg::_vcs_unit__1964072387_cg_fn_2 33 cg::_vcs_unit__1964072387_cg_fn_2 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 -1 2 4 0 0 1 0 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 10 all_values 21 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 33 cg::_vcs_unit__1964072387_cg_fn_0 0 33 cg::_vcs_unit__1964072387_cg_fn_1 0 0 0 0 0
 0

 10 expected_y 23 0 0 0 0 0 0 33 cg::_vcs_unit__1964072387_cg_fn_3 33 cg::_vcs_unit__1964072387_cg_fn_3 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 -1 2 4 0 0 1 0 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 10 all_values 24 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 33 cg::_vcs_unit__1964072387_cg_fn_0 0 33 cg::_vcs_unit__1964072387_cg_fn_1 0 0 0 0 0
 0

end_coverage_group
