`include "B_DDRMC_MAIN_defines.vh"

reg [`DDRMC_MAIN_DATA_SZ-1:0] ATTR [0:`DDRMC_MAIN_ADDR_N-1];
reg CAL_MODE_REG = CAL_MODE;
reg [`DDRMC_MAIN__CPLX_CONFIG_SZ-1:0] CPLX_CONFIG_REG = CPLX_CONFIG;
reg [`DDRMC_MAIN__CPLX_CONFIG2_SZ-1:0] CPLX_CONFIG2_REG = CPLX_CONFIG2;
reg [`DDRMC_MAIN__CPLX_CONFIG3_SZ-1:0] CPLX_CONFIG3_REG = CPLX_CONFIG3;
reg [`DDRMC_MAIN__DEFAULT_PATTERN_SZ-1:0] DEFAULT_PATTERN_REG = DEFAULT_PATTERN;
reg [`DDRMC_MAIN__DLYCTL_EN_SZ-1:0] DLYCTL_EN_REG = DLYCTL_EN;
reg [`DDRMC_MAIN__DRAM_CONFIG_SZ-1:0] DRAM_CONFIG_REG = DRAM_CONFIG;
reg [`DDRMC_MAIN__FIFO_RDEN_SZ-1:0] FIFO_RDEN_REG = FIFO_RDEN;
reg [`DDRMC_MAIN__PHY_RDEN0_SZ-1:0] PHY_RDEN0_REG = PHY_RDEN0;
reg [`DDRMC_MAIN__PHY_RDEN1_SZ-1:0] PHY_RDEN1_REG = PHY_RDEN1;
reg [`DDRMC_MAIN__PHY_RDEN10_SZ-1:0] PHY_RDEN10_REG = PHY_RDEN10;
reg [`DDRMC_MAIN__PHY_RDEN11_SZ-1:0] PHY_RDEN11_REG = PHY_RDEN11;
reg [`DDRMC_MAIN__PHY_RDEN12_SZ-1:0] PHY_RDEN12_REG = PHY_RDEN12;
reg [`DDRMC_MAIN__PHY_RDEN13_SZ-1:0] PHY_RDEN13_REG = PHY_RDEN13;
reg [`DDRMC_MAIN__PHY_RDEN14_SZ-1:0] PHY_RDEN14_REG = PHY_RDEN14;
reg [`DDRMC_MAIN__PHY_RDEN15_SZ-1:0] PHY_RDEN15_REG = PHY_RDEN15;
reg [`DDRMC_MAIN__PHY_RDEN16_SZ-1:0] PHY_RDEN16_REG = PHY_RDEN16;
reg [`DDRMC_MAIN__PHY_RDEN17_SZ-1:0] PHY_RDEN17_REG = PHY_RDEN17;
reg [`DDRMC_MAIN__PHY_RDEN18_SZ-1:0] PHY_RDEN18_REG = PHY_RDEN18;
reg [`DDRMC_MAIN__PHY_RDEN19_SZ-1:0] PHY_RDEN19_REG = PHY_RDEN19;
reg [`DDRMC_MAIN__PHY_RDEN2_SZ-1:0] PHY_RDEN2_REG = PHY_RDEN2;
reg [`DDRMC_MAIN__PHY_RDEN20_SZ-1:0] PHY_RDEN20_REG = PHY_RDEN20;
reg [`DDRMC_MAIN__PHY_RDEN21_SZ-1:0] PHY_RDEN21_REG = PHY_RDEN21;
reg [`DDRMC_MAIN__PHY_RDEN22_SZ-1:0] PHY_RDEN22_REG = PHY_RDEN22;
reg [`DDRMC_MAIN__PHY_RDEN23_SZ-1:0] PHY_RDEN23_REG = PHY_RDEN23;
reg [`DDRMC_MAIN__PHY_RDEN24_SZ-1:0] PHY_RDEN24_REG = PHY_RDEN24;
reg [`DDRMC_MAIN__PHY_RDEN25_SZ-1:0] PHY_RDEN25_REG = PHY_RDEN25;
reg [`DDRMC_MAIN__PHY_RDEN26_SZ-1:0] PHY_RDEN26_REG = PHY_RDEN26;
reg [`DDRMC_MAIN__PHY_RDEN3_SZ-1:0] PHY_RDEN3_REG = PHY_RDEN3;
reg [`DDRMC_MAIN__PHY_RDEN4_SZ-1:0] PHY_RDEN4_REG = PHY_RDEN4;
reg [`DDRMC_MAIN__PHY_RDEN5_SZ-1:0] PHY_RDEN5_REG = PHY_RDEN5;
reg [`DDRMC_MAIN__PHY_RDEN6_SZ-1:0] PHY_RDEN6_REG = PHY_RDEN6;
reg [`DDRMC_MAIN__PHY_RDEN7_SZ-1:0] PHY_RDEN7_REG = PHY_RDEN7;
reg [`DDRMC_MAIN__PHY_RDEN8_SZ-1:0] PHY_RDEN8_REG = PHY_RDEN8;
reg [`DDRMC_MAIN__PHY_RDEN9_SZ-1:0] PHY_RDEN9_REG = PHY_RDEN9;
reg [`DDRMC_MAIN__REG_ADEC0_SZ-1:0] REG_ADEC0_REG = REG_ADEC0;
reg [`DDRMC_MAIN__REG_ADEC1_SZ-1:0] REG_ADEC1_REG = REG_ADEC1;
reg [`DDRMC_MAIN__REG_ADEC10_SZ-1:0] REG_ADEC10_REG = REG_ADEC10;
reg [`DDRMC_MAIN__REG_ADEC11_SZ-1:0] REG_ADEC11_REG = REG_ADEC11;
reg [`DDRMC_MAIN__REG_ADEC2_SZ-1:0] REG_ADEC2_REG = REG_ADEC2;
reg [`DDRMC_MAIN__REG_ADEC3_SZ-1:0] REG_ADEC3_REG = REG_ADEC3;
reg [`DDRMC_MAIN__REG_ADEC4_SZ-1:0] REG_ADEC4_REG = REG_ADEC4;
reg [`DDRMC_MAIN__REG_ADEC5_SZ-1:0] REG_ADEC5_REG = REG_ADEC5;
reg [`DDRMC_MAIN__REG_ADEC6_SZ-1:0] REG_ADEC6_REG = REG_ADEC6;
reg [`DDRMC_MAIN__REG_ADEC7_SZ-1:0] REG_ADEC7_REG = REG_ADEC7;
reg [`DDRMC_MAIN__REG_ADEC8_SZ-1:0] REG_ADEC8_REG = REG_ADEC8;
reg [`DDRMC_MAIN__REG_ADEC9_SZ-1:0] REG_ADEC9_REG = REG_ADEC9;
reg [`DDRMC_MAIN__REG_CMDQ_BER_RATE_CTRL_SZ-1:0] REG_CMDQ_BER_RATE_CTRL_REG = REG_CMDQ_BER_RATE_CTRL;
reg [`DDRMC_MAIN__REG_CMDQ_BEW_RATE_CTRL_SZ-1:0] REG_CMDQ_BEW_RATE_CTRL_REG = REG_CMDQ_BEW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_CMDQ_CTRL0_SZ-1:0] REG_CMDQ_CTRL0_REG = REG_CMDQ_CTRL0;
reg [`DDRMC_MAIN__REG_CMDQ_CTRL1_SZ-1:0] REG_CMDQ_CTRL1_REG = REG_CMDQ_CTRL1;
reg [`DDRMC_MAIN__REG_CMDQ_ISR_RATE_CTRL_SZ-1:0] REG_CMDQ_ISR_RATE_CTRL_REG = REG_CMDQ_ISR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_CMDQ_ISW_RATE_CTRL_SZ-1:0] REG_CMDQ_ISW_RATE_CTRL_REG = REG_CMDQ_ISW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_CMDQ_LLR_RATE_CTRL_SZ-1:0] REG_CMDQ_LLR_RATE_CTRL_REG = REG_CMDQ_LLR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_COM_1_SZ-1:0] REG_COM_1_REG = REG_COM_1;
reg [`DDRMC_MAIN__REG_COM_2_SZ-1:0] REG_COM_2_REG = REG_COM_2;
reg [`DDRMC_MAIN__REG_CONFIG0_SZ-1:0] REG_CONFIG0_REG = REG_CONFIG0;
reg [`DDRMC_MAIN__REG_CONFIG1_SZ-1:0] REG_CONFIG1_REG = REG_CONFIG1;
reg [`DDRMC_MAIN__REG_CONFIG2_SZ-1:0] REG_CONFIG2_REG = REG_CONFIG2;
reg [`DDRMC_MAIN__REG_CONFIG3_SZ-1:0] REG_CONFIG3_REG = REG_CONFIG3;
reg [`DDRMC_MAIN__REG_CONFIG4_SZ-1:0] REG_CONFIG4_REG = REG_CONFIG4;
reg [`DDRMC_MAIN__REG_DRAM_ARB_SZ-1:0] REG_DRAM_ARB_REG = REG_DRAM_ARB;
reg [`DDRMC_MAIN__REG_MRS_0_SZ-1:0] REG_MRS_0_REG = REG_MRS_0;
reg [`DDRMC_MAIN__REG_MRS_1_SZ-1:0] REG_MRS_1_REG = REG_MRS_1;
reg [`DDRMC_MAIN__REG_MRS_2_SZ-1:0] REG_MRS_2_REG = REG_MRS_2;
reg [`DDRMC_MAIN__REG_NSU_0_EGR_SZ-1:0] REG_NSU_0_EGR_REG = REG_NSU_0_EGR;
reg [`DDRMC_MAIN__REG_NSU_0_ING_SZ-1:0] REG_NSU_0_ING_REG = REG_NSU_0_ING;
reg [`DDRMC_MAIN__REG_NSU_0_R_EGR_SZ-1:0] REG_NSU_0_R_EGR_REG = REG_NSU_0_R_EGR;
reg [`DDRMC_MAIN__REG_NSU_0_W_EGR_SZ-1:0] REG_NSU_0_W_EGR_REG = REG_NSU_0_W_EGR;
reg [`DDRMC_MAIN__REG_NSU_1_EGR_SZ-1:0] REG_NSU_1_EGR_REG = REG_NSU_1_EGR;
reg [`DDRMC_MAIN__REG_NSU_1_ING_SZ-1:0] REG_NSU_1_ING_REG = REG_NSU_1_ING;
reg [`DDRMC_MAIN__REG_NSU_1_R_EGR_SZ-1:0] REG_NSU_1_R_EGR_REG = REG_NSU_1_R_EGR;
reg [`DDRMC_MAIN__REG_NSU_1_W_EGR_SZ-1:0] REG_NSU_1_W_EGR_REG = REG_NSU_1_W_EGR;
reg [`DDRMC_MAIN__REG_NSU_2_EGR_SZ-1:0] REG_NSU_2_EGR_REG = REG_NSU_2_EGR;
reg [`DDRMC_MAIN__REG_NSU_2_ING_SZ-1:0] REG_NSU_2_ING_REG = REG_NSU_2_ING;
reg [`DDRMC_MAIN__REG_NSU_2_R_EGR_SZ-1:0] REG_NSU_2_R_EGR_REG = REG_NSU_2_R_EGR;
reg [`DDRMC_MAIN__REG_NSU_2_W_EGR_SZ-1:0] REG_NSU_2_W_EGR_REG = REG_NSU_2_W_EGR;
reg [`DDRMC_MAIN__REG_NSU_3_EGR_SZ-1:0] REG_NSU_3_EGR_REG = REG_NSU_3_EGR;
reg [`DDRMC_MAIN__REG_NSU_3_ING_SZ-1:0] REG_NSU_3_ING_REG = REG_NSU_3_ING;
reg [`DDRMC_MAIN__REG_NSU_3_R_EGR_SZ-1:0] REG_NSU_3_R_EGR_REG = REG_NSU_3_R_EGR;
reg [`DDRMC_MAIN__REG_NSU_3_W_EGR_SZ-1:0] REG_NSU_3_W_EGR_REG = REG_NSU_3_W_EGR;
reg [`DDRMC_MAIN__REG_P0_BER_RATE_CTRL_SZ-1:0] REG_P0_BER_RATE_CTRL_REG = REG_P0_BER_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P0_BEW_RATE_CTRL_SZ-1:0] REG_P0_BEW_RATE_CTRL_REG = REG_P0_BEW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P0_ISR_RATE_CTRL_SZ-1:0] REG_P0_ISR_RATE_CTRL_REG = REG_P0_ISR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P0_ISW_RATE_CTRL_SZ-1:0] REG_P0_ISW_RATE_CTRL_REG = REG_P0_ISW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P0_LLR_RATE_CTRL_SZ-1:0] REG_P0_LLR_RATE_CTRL_REG = REG_P0_LLR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P1_BER_RATE_CTRL_SZ-1:0] REG_P1_BER_RATE_CTRL_REG = REG_P1_BER_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P1_BEW_RATE_CTRL_SZ-1:0] REG_P1_BEW_RATE_CTRL_REG = REG_P1_BEW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P1_ISR_RATE_CTRL_SZ-1:0] REG_P1_ISR_RATE_CTRL_REG = REG_P1_ISR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P1_ISW_RATE_CTRL_SZ-1:0] REG_P1_ISW_RATE_CTRL_REG = REG_P1_ISW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P1_LLR_RATE_CTRL_SZ-1:0] REG_P1_LLR_RATE_CTRL_REG = REG_P1_LLR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P2_BER_RATE_CTRL_SZ-1:0] REG_P2_BER_RATE_CTRL_REG = REG_P2_BER_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P2_BEW_RATE_CTRL_SZ-1:0] REG_P2_BEW_RATE_CTRL_REG = REG_P2_BEW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P2_ISR_RATE_CTRL_SZ-1:0] REG_P2_ISR_RATE_CTRL_REG = REG_P2_ISR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P2_ISW_RATE_CTRL_SZ-1:0] REG_P2_ISW_RATE_CTRL_REG = REG_P2_ISW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P2_LLR_RATE_CTRL_SZ-1:0] REG_P2_LLR_RATE_CTRL_REG = REG_P2_LLR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P3_BER_RATE_CTRL_SZ-1:0] REG_P3_BER_RATE_CTRL_REG = REG_P3_BER_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P3_BEW_RATE_CTRL_SZ-1:0] REG_P3_BEW_RATE_CTRL_REG = REG_P3_BEW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P3_ISR_RATE_CTRL_SZ-1:0] REG_P3_ISR_RATE_CTRL_REG = REG_P3_ISR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P3_ISW_RATE_CTRL_SZ-1:0] REG_P3_ISW_RATE_CTRL_REG = REG_P3_ISW_RATE_CTRL;
reg [`DDRMC_MAIN__REG_P3_LLR_RATE_CTRL_SZ-1:0] REG_P3_LLR_RATE_CTRL_REG = REG_P3_LLR_RATE_CTRL;
reg [`DDRMC_MAIN__REG_PINOUT_SZ-1:0] REG_PINOUT_REG = REG_PINOUT;
reg [`DDRMC_MAIN__REG_PT_CONFIG_SZ-1:0] REG_PT_CONFIG_REG = REG_PT_CONFIG;
reg [`DDRMC_MAIN__REG_QOS0_SZ-1:0] REG_QOS0_REG = REG_QOS0;
reg [`DDRMC_MAIN__REG_QOS1_SZ-1:0] REG_QOS1_REG = REG_QOS1;
reg [`DDRMC_MAIN__REG_QOS2_SZ-1:0] REG_QOS2_REG = REG_QOS2;
reg [`DDRMC_MAIN__REG_QOS_TIMEOUT0_SZ-1:0] REG_QOS_TIMEOUT0_REG = REG_QOS_TIMEOUT0;
reg [`DDRMC_MAIN__REG_QOS_TIMEOUT1_SZ-1:0] REG_QOS_TIMEOUT1_REG = REG_QOS_TIMEOUT1;
reg [`DDRMC_MAIN__REG_QOS_TIMEOUT2_SZ-1:0] REG_QOS_TIMEOUT2_REG = REG_QOS_TIMEOUT2;
reg [`DDRMC_MAIN__REG_RATE_CTRL_SCALE_SZ-1:0] REG_RATE_CTRL_SCALE_REG = REG_RATE_CTRL_SCALE;
reg [`DDRMC_MAIN__REG_RD_CONFIG_SZ-1:0] REG_RD_CONFIG_REG = REG_RD_CONFIG;
reg [`DDRMC_MAIN__REG_RD_DRR_TKN_P0_SZ-1:0] REG_RD_DRR_TKN_P0_REG = REG_RD_DRR_TKN_P0;
reg [`DDRMC_MAIN__REG_RD_DRR_TKN_P1_SZ-1:0] REG_RD_DRR_TKN_P1_REG = REG_RD_DRR_TKN_P1;
reg [`DDRMC_MAIN__REG_RD_DRR_TKN_P2_SZ-1:0] REG_RD_DRR_TKN_P2_REG = REG_RD_DRR_TKN_P2;
reg [`DDRMC_MAIN__REG_RD_DRR_TKN_P3_SZ-1:0] REG_RD_DRR_TKN_P3_REG = REG_RD_DRR_TKN_P3;
reg [`DDRMC_MAIN__REG_REF_0_SZ-1:0] REG_REF_0_REG = REG_REF_0;
reg [`DDRMC_MAIN__REG_REF_1_SZ-1:0] REG_REF_1_REG = REG_REF_1;
reg [`DDRMC_MAIN__REG_REF_2_SZ-1:0] REG_REF_2_REG = REG_REF_2;
reg [`DDRMC_MAIN__REG_REF_3_SZ-1:0] REG_REF_3_REG = REG_REF_3;
reg [`DDRMC_MAIN__REG_RETRY_0_SZ-1:0] REG_RETRY_0_REG = REG_RETRY_0;
reg [`DDRMC_MAIN__REG_RETRY_1_SZ-1:0] REG_RETRY_1_REG = REG_RETRY_1;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG0_SZ-1:0] REG_SAFE_CONFIG0_REG = REG_SAFE_CONFIG0;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG1_SZ-1:0] REG_SAFE_CONFIG1_REG = REG_SAFE_CONFIG1;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG2_SZ-1:0] REG_SAFE_CONFIG2_REG = REG_SAFE_CONFIG2;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG3_SZ-1:0] REG_SAFE_CONFIG3_REG = REG_SAFE_CONFIG3;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG4_SZ-1:0] REG_SAFE_CONFIG4_REG = REG_SAFE_CONFIG4;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG5_SZ-1:0] REG_SAFE_CONFIG5_REG = REG_SAFE_CONFIG5;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG6_SZ-1:0] REG_SAFE_CONFIG6_REG = REG_SAFE_CONFIG6;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG7_SZ-1:0] REG_SAFE_CONFIG7_REG = REG_SAFE_CONFIG7;
reg [`DDRMC_MAIN__REG_SAFE_CONFIG8_SZ-1:0] REG_SAFE_CONFIG8_REG = REG_SAFE_CONFIG8;
reg [`DDRMC_MAIN__REG_SCRUB0_SZ-1:0] REG_SCRUB0_REG = REG_SCRUB0;
reg [`DDRMC_MAIN__REG_SCRUB1_SZ-1:0] REG_SCRUB1_REG = REG_SCRUB1;
reg [`DDRMC_MAIN__REG_TXN_CONFIG_SZ-1:0] REG_TXN_CONFIG_REG = REG_TXN_CONFIG;
reg [`DDRMC_MAIN__REG_WR_CONFIG_SZ-1:0] REG_WR_CONFIG_REG = REG_WR_CONFIG;
reg [`DDRMC_MAIN__REG_WR_DRR_TKN_P0_SZ-1:0] REG_WR_DRR_TKN_P0_REG = REG_WR_DRR_TKN_P0;
reg [`DDRMC_MAIN__REG_WR_DRR_TKN_P1_SZ-1:0] REG_WR_DRR_TKN_P1_REG = REG_WR_DRR_TKN_P1;
reg [`DDRMC_MAIN__REG_WR_DRR_TKN_P2_SZ-1:0] REG_WR_DRR_TKN_P2_REG = REG_WR_DRR_TKN_P2;
reg [`DDRMC_MAIN__REG_WR_DRR_TKN_P3_SZ-1:0] REG_WR_DRR_TKN_P3_REG = REG_WR_DRR_TKN_P3;
reg SEQ_ADDR_DEFAULT_REG = SEQ_ADDR_DEFAULT;
reg SEQ_BA_DEFAULT_REG = SEQ_BA_DEFAULT;
reg SEQ_BG_DEFAULT_REG = SEQ_BG_DEFAULT;
reg SEQ_CBIT_DEFAULT_REG = SEQ_CBIT_DEFAULT;
reg [`DDRMC_MAIN__SEQ_CMD_DEFAULT_SZ-1:0] SEQ_CMD_DEFAULT_REG = SEQ_CMD_DEFAULT;
reg [`DDRMC_MAIN__SEQ_CMD_POR_SZ-1:0] SEQ_CMD_POR_REG = SEQ_CMD_POR;
reg SEQ_INIT_CONFIG_REG = SEQ_INIT_CONFIG;
reg [`DDRMC_MAIN__XMPU_CONFIG0_SZ-1:0] XMPU_CONFIG0_REG = XMPU_CONFIG0;
reg [`DDRMC_MAIN__XMPU_CONFIG1_SZ-1:0] XMPU_CONFIG1_REG = XMPU_CONFIG1;
reg [`DDRMC_MAIN__XMPU_CONFIG10_SZ-1:0] XMPU_CONFIG10_REG = XMPU_CONFIG10;
reg [`DDRMC_MAIN__XMPU_CONFIG11_SZ-1:0] XMPU_CONFIG11_REG = XMPU_CONFIG11;
reg [`DDRMC_MAIN__XMPU_CONFIG12_SZ-1:0] XMPU_CONFIG12_REG = XMPU_CONFIG12;
reg [`DDRMC_MAIN__XMPU_CONFIG13_SZ-1:0] XMPU_CONFIG13_REG = XMPU_CONFIG13;
reg [`DDRMC_MAIN__XMPU_CONFIG14_SZ-1:0] XMPU_CONFIG14_REG = XMPU_CONFIG14;
reg [`DDRMC_MAIN__XMPU_CONFIG15_SZ-1:0] XMPU_CONFIG15_REG = XMPU_CONFIG15;
reg [`DDRMC_MAIN__XMPU_CONFIG2_SZ-1:0] XMPU_CONFIG2_REG = XMPU_CONFIG2;
reg [`DDRMC_MAIN__XMPU_CONFIG3_SZ-1:0] XMPU_CONFIG3_REG = XMPU_CONFIG3;
reg [`DDRMC_MAIN__XMPU_CONFIG4_SZ-1:0] XMPU_CONFIG4_REG = XMPU_CONFIG4;
reg [`DDRMC_MAIN__XMPU_CONFIG5_SZ-1:0] XMPU_CONFIG5_REG = XMPU_CONFIG5;
reg [`DDRMC_MAIN__XMPU_CONFIG6_SZ-1:0] XMPU_CONFIG6_REG = XMPU_CONFIG6;
reg [`DDRMC_MAIN__XMPU_CONFIG7_SZ-1:0] XMPU_CONFIG7_REG = XMPU_CONFIG7;
reg [`DDRMC_MAIN__XMPU_CONFIG8_SZ-1:0] XMPU_CONFIG8_REG = XMPU_CONFIG8;
reg [`DDRMC_MAIN__XMPU_CONFIG9_SZ-1:0] XMPU_CONFIG9_REG = XMPU_CONFIG9;
reg [`DDRMC_MAIN__XMPU_CTRL_SZ-1:0] XMPU_CTRL_REG = XMPU_CTRL;
reg [`DDRMC_MAIN__XMPU_END_HI0_SZ-1:0] XMPU_END_HI0_REG = XMPU_END_HI0;
reg [`DDRMC_MAIN__XMPU_END_HI1_SZ-1:0] XMPU_END_HI1_REG = XMPU_END_HI1;
reg [`DDRMC_MAIN__XMPU_END_HI10_SZ-1:0] XMPU_END_HI10_REG = XMPU_END_HI10;
reg [`DDRMC_MAIN__XMPU_END_HI11_SZ-1:0] XMPU_END_HI11_REG = XMPU_END_HI11;
reg [`DDRMC_MAIN__XMPU_END_HI12_SZ-1:0] XMPU_END_HI12_REG = XMPU_END_HI12;
reg [`DDRMC_MAIN__XMPU_END_HI13_SZ-1:0] XMPU_END_HI13_REG = XMPU_END_HI13;
reg [`DDRMC_MAIN__XMPU_END_HI14_SZ-1:0] XMPU_END_HI14_REG = XMPU_END_HI14;
reg [`DDRMC_MAIN__XMPU_END_HI15_SZ-1:0] XMPU_END_HI15_REG = XMPU_END_HI15;
reg [`DDRMC_MAIN__XMPU_END_HI2_SZ-1:0] XMPU_END_HI2_REG = XMPU_END_HI2;
reg [`DDRMC_MAIN__XMPU_END_HI3_SZ-1:0] XMPU_END_HI3_REG = XMPU_END_HI3;
reg [`DDRMC_MAIN__XMPU_END_HI4_SZ-1:0] XMPU_END_HI4_REG = XMPU_END_HI4;
reg [`DDRMC_MAIN__XMPU_END_HI5_SZ-1:0] XMPU_END_HI5_REG = XMPU_END_HI5;
reg [`DDRMC_MAIN__XMPU_END_HI6_SZ-1:0] XMPU_END_HI6_REG = XMPU_END_HI6;
reg [`DDRMC_MAIN__XMPU_END_HI7_SZ-1:0] XMPU_END_HI7_REG = XMPU_END_HI7;
reg [`DDRMC_MAIN__XMPU_END_HI8_SZ-1:0] XMPU_END_HI8_REG = XMPU_END_HI8;
reg [`DDRMC_MAIN__XMPU_END_HI9_SZ-1:0] XMPU_END_HI9_REG = XMPU_END_HI9;
reg [`DDRMC_MAIN__XMPU_END_LO0_SZ-1:0] XMPU_END_LO0_REG = XMPU_END_LO0;
reg [`DDRMC_MAIN__XMPU_END_LO1_SZ-1:0] XMPU_END_LO1_REG = XMPU_END_LO1;
reg [`DDRMC_MAIN__XMPU_END_LO10_SZ-1:0] XMPU_END_LO10_REG = XMPU_END_LO10;
reg [`DDRMC_MAIN__XMPU_END_LO11_SZ-1:0] XMPU_END_LO11_REG = XMPU_END_LO11;
reg [`DDRMC_MAIN__XMPU_END_LO12_SZ-1:0] XMPU_END_LO12_REG = XMPU_END_LO12;
reg [`DDRMC_MAIN__XMPU_END_LO13_SZ-1:0] XMPU_END_LO13_REG = XMPU_END_LO13;
reg [`DDRMC_MAIN__XMPU_END_LO14_SZ-1:0] XMPU_END_LO14_REG = XMPU_END_LO14;
reg [`DDRMC_MAIN__XMPU_END_LO15_SZ-1:0] XMPU_END_LO15_REG = XMPU_END_LO15;
reg [`DDRMC_MAIN__XMPU_END_LO2_SZ-1:0] XMPU_END_LO2_REG = XMPU_END_LO2;
reg [`DDRMC_MAIN__XMPU_END_LO3_SZ-1:0] XMPU_END_LO3_REG = XMPU_END_LO3;
reg [`DDRMC_MAIN__XMPU_END_LO4_SZ-1:0] XMPU_END_LO4_REG = XMPU_END_LO4;
reg [`DDRMC_MAIN__XMPU_END_LO5_SZ-1:0] XMPU_END_LO5_REG = XMPU_END_LO5;
reg [`DDRMC_MAIN__XMPU_END_LO6_SZ-1:0] XMPU_END_LO6_REG = XMPU_END_LO6;
reg [`DDRMC_MAIN__XMPU_END_LO7_SZ-1:0] XMPU_END_LO7_REG = XMPU_END_LO7;
reg [`DDRMC_MAIN__XMPU_END_LO8_SZ-1:0] XMPU_END_LO8_REG = XMPU_END_LO8;
reg [`DDRMC_MAIN__XMPU_END_LO9_SZ-1:0] XMPU_END_LO9_REG = XMPU_END_LO9;
reg [`DDRMC_MAIN__XMPU_MASTER0_SZ-1:0] XMPU_MASTER0_REG = XMPU_MASTER0;
reg [`DDRMC_MAIN__XMPU_MASTER1_SZ-1:0] XMPU_MASTER1_REG = XMPU_MASTER1;
reg [`DDRMC_MAIN__XMPU_MASTER10_SZ-1:0] XMPU_MASTER10_REG = XMPU_MASTER10;
reg [`DDRMC_MAIN__XMPU_MASTER11_SZ-1:0] XMPU_MASTER11_REG = XMPU_MASTER11;
reg [`DDRMC_MAIN__XMPU_MASTER12_SZ-1:0] XMPU_MASTER12_REG = XMPU_MASTER12;
reg [`DDRMC_MAIN__XMPU_MASTER13_SZ-1:0] XMPU_MASTER13_REG = XMPU_MASTER13;
reg [`DDRMC_MAIN__XMPU_MASTER14_SZ-1:0] XMPU_MASTER14_REG = XMPU_MASTER14;
reg [`DDRMC_MAIN__XMPU_MASTER15_SZ-1:0] XMPU_MASTER15_REG = XMPU_MASTER15;
reg [`DDRMC_MAIN__XMPU_MASTER2_SZ-1:0] XMPU_MASTER2_REG = XMPU_MASTER2;
reg [`DDRMC_MAIN__XMPU_MASTER3_SZ-1:0] XMPU_MASTER3_REG = XMPU_MASTER3;
reg [`DDRMC_MAIN__XMPU_MASTER4_SZ-1:0] XMPU_MASTER4_REG = XMPU_MASTER4;
reg [`DDRMC_MAIN__XMPU_MASTER5_SZ-1:0] XMPU_MASTER5_REG = XMPU_MASTER5;
reg [`DDRMC_MAIN__XMPU_MASTER6_SZ-1:0] XMPU_MASTER6_REG = XMPU_MASTER6;
reg [`DDRMC_MAIN__XMPU_MASTER7_SZ-1:0] XMPU_MASTER7_REG = XMPU_MASTER7;
reg [`DDRMC_MAIN__XMPU_MASTER8_SZ-1:0] XMPU_MASTER8_REG = XMPU_MASTER8;
reg [`DDRMC_MAIN__XMPU_MASTER9_SZ-1:0] XMPU_MASTER9_REG = XMPU_MASTER9;
reg [`DDRMC_MAIN__XMPU_START_HI0_SZ-1:0] XMPU_START_HI0_REG = XMPU_START_HI0;
reg [`DDRMC_MAIN__XMPU_START_HI1_SZ-1:0] XMPU_START_HI1_REG = XMPU_START_HI1;
reg [`DDRMC_MAIN__XMPU_START_HI10_SZ-1:0] XMPU_START_HI10_REG = XMPU_START_HI10;
reg [`DDRMC_MAIN__XMPU_START_HI11_SZ-1:0] XMPU_START_HI11_REG = XMPU_START_HI11;
reg [`DDRMC_MAIN__XMPU_START_HI12_SZ-1:0] XMPU_START_HI12_REG = XMPU_START_HI12;
reg [`DDRMC_MAIN__XMPU_START_HI13_SZ-1:0] XMPU_START_HI13_REG = XMPU_START_HI13;
reg [`DDRMC_MAIN__XMPU_START_HI14_SZ-1:0] XMPU_START_HI14_REG = XMPU_START_HI14;
reg [`DDRMC_MAIN__XMPU_START_HI15_SZ-1:0] XMPU_START_HI15_REG = XMPU_START_HI15;
reg [`DDRMC_MAIN__XMPU_START_HI2_SZ-1:0] XMPU_START_HI2_REG = XMPU_START_HI2;
reg [`DDRMC_MAIN__XMPU_START_HI3_SZ-1:0] XMPU_START_HI3_REG = XMPU_START_HI3;
reg [`DDRMC_MAIN__XMPU_START_HI4_SZ-1:0] XMPU_START_HI4_REG = XMPU_START_HI4;
reg [`DDRMC_MAIN__XMPU_START_HI5_SZ-1:0] XMPU_START_HI5_REG = XMPU_START_HI5;
reg [`DDRMC_MAIN__XMPU_START_HI6_SZ-1:0] XMPU_START_HI6_REG = XMPU_START_HI6;
reg [`DDRMC_MAIN__XMPU_START_HI7_SZ-1:0] XMPU_START_HI7_REG = XMPU_START_HI7;
reg [`DDRMC_MAIN__XMPU_START_HI8_SZ-1:0] XMPU_START_HI8_REG = XMPU_START_HI8;
reg [`DDRMC_MAIN__XMPU_START_HI9_SZ-1:0] XMPU_START_HI9_REG = XMPU_START_HI9;
reg [`DDRMC_MAIN__XMPU_START_LO0_SZ-1:0] XMPU_START_LO0_REG = XMPU_START_LO0;
reg [`DDRMC_MAIN__XMPU_START_LO1_SZ-1:0] XMPU_START_LO1_REG = XMPU_START_LO1;
reg [`DDRMC_MAIN__XMPU_START_LO10_SZ-1:0] XMPU_START_LO10_REG = XMPU_START_LO10;
reg [`DDRMC_MAIN__XMPU_START_LO11_SZ-1:0] XMPU_START_LO11_REG = XMPU_START_LO11;
reg [`DDRMC_MAIN__XMPU_START_LO12_SZ-1:0] XMPU_START_LO12_REG = XMPU_START_LO12;
reg [`DDRMC_MAIN__XMPU_START_LO13_SZ-1:0] XMPU_START_LO13_REG = XMPU_START_LO13;
reg [`DDRMC_MAIN__XMPU_START_LO14_SZ-1:0] XMPU_START_LO14_REG = XMPU_START_LO14;
reg [`DDRMC_MAIN__XMPU_START_LO15_SZ-1:0] XMPU_START_LO15_REG = XMPU_START_LO15;
reg [`DDRMC_MAIN__XMPU_START_LO2_SZ-1:0] XMPU_START_LO2_REG = XMPU_START_LO2;
reg [`DDRMC_MAIN__XMPU_START_LO3_SZ-1:0] XMPU_START_LO3_REG = XMPU_START_LO3;
reg [`DDRMC_MAIN__XMPU_START_LO4_SZ-1:0] XMPU_START_LO4_REG = XMPU_START_LO4;
reg [`DDRMC_MAIN__XMPU_START_LO5_SZ-1:0] XMPU_START_LO5_REG = XMPU_START_LO5;
reg [`DDRMC_MAIN__XMPU_START_LO6_SZ-1:0] XMPU_START_LO6_REG = XMPU_START_LO6;
reg [`DDRMC_MAIN__XMPU_START_LO7_SZ-1:0] XMPU_START_LO7_REG = XMPU_START_LO7;
reg [`DDRMC_MAIN__XMPU_START_LO8_SZ-1:0] XMPU_START_LO8_REG = XMPU_START_LO8;
reg [`DDRMC_MAIN__XMPU_START_LO9_SZ-1:0] XMPU_START_LO9_REG = XMPU_START_LO9;
reg [`DDRMC_MAIN__XPI_DATA_NIB_CHAN_SZ-1:0] XPI_DATA_NIB_CHAN_REG = XPI_DATA_NIB_CHAN;
reg [`DDRMC_MAIN__XPI_DQS_SZ-1:0] XPI_DQS_REG = XPI_DQS;
reg [`DDRMC_MAIN__XPI_NIB_CHAN_SZ-1:0] XPI_NIB_CHAN_REG = XPI_NIB_CHAN;
reg [`DDRMC_MAIN__XPI_OE_SZ-1:0] XPI_OE_REG = XPI_OE;
reg [`DDRMC_MAIN__XPI_OE_ALL_NIB_SZ-1:0] XPI_OE_ALL_NIB_REG = XPI_OE_ALL_NIB;
reg [`DDRMC_MAIN__XPI_WRDATA_ALL_NIB_SZ-1:0] XPI_WRDATA_ALL_NIB_REG = XPI_WRDATA_ALL_NIB;

initial begin
  ATTR[`DDRMC_MAIN__CAL_MODE] = CAL_MODE;
  ATTR[`DDRMC_MAIN__CPLX_CONFIG2] = CPLX_CONFIG2;
  ATTR[`DDRMC_MAIN__CPLX_CONFIG3] = CPLX_CONFIG3;
  ATTR[`DDRMC_MAIN__CPLX_CONFIG] = CPLX_CONFIG;
  ATTR[`DDRMC_MAIN__DEFAULT_PATTERN] = DEFAULT_PATTERN;
  ATTR[`DDRMC_MAIN__DLYCTL_EN] = DLYCTL_EN;
  ATTR[`DDRMC_MAIN__DRAM_CONFIG] = DRAM_CONFIG;
  ATTR[`DDRMC_MAIN__FIFO_RDEN] = FIFO_RDEN;
  ATTR[`DDRMC_MAIN__PHY_RDEN0] = PHY_RDEN0;
  ATTR[`DDRMC_MAIN__PHY_RDEN10] = PHY_RDEN10;
  ATTR[`DDRMC_MAIN__PHY_RDEN11] = PHY_RDEN11;
  ATTR[`DDRMC_MAIN__PHY_RDEN12] = PHY_RDEN12;
  ATTR[`DDRMC_MAIN__PHY_RDEN13] = PHY_RDEN13;
  ATTR[`DDRMC_MAIN__PHY_RDEN14] = PHY_RDEN14;
  ATTR[`DDRMC_MAIN__PHY_RDEN15] = PHY_RDEN15;
  ATTR[`DDRMC_MAIN__PHY_RDEN16] = PHY_RDEN16;
  ATTR[`DDRMC_MAIN__PHY_RDEN17] = PHY_RDEN17;
  ATTR[`DDRMC_MAIN__PHY_RDEN18] = PHY_RDEN18;
  ATTR[`DDRMC_MAIN__PHY_RDEN19] = PHY_RDEN19;
  ATTR[`DDRMC_MAIN__PHY_RDEN1] = PHY_RDEN1;
  ATTR[`DDRMC_MAIN__PHY_RDEN20] = PHY_RDEN20;
  ATTR[`DDRMC_MAIN__PHY_RDEN21] = PHY_RDEN21;
  ATTR[`DDRMC_MAIN__PHY_RDEN22] = PHY_RDEN22;
  ATTR[`DDRMC_MAIN__PHY_RDEN23] = PHY_RDEN23;
  ATTR[`DDRMC_MAIN__PHY_RDEN24] = PHY_RDEN24;
  ATTR[`DDRMC_MAIN__PHY_RDEN25] = PHY_RDEN25;
  ATTR[`DDRMC_MAIN__PHY_RDEN26] = PHY_RDEN26;
  ATTR[`DDRMC_MAIN__PHY_RDEN2] = PHY_RDEN2;
  ATTR[`DDRMC_MAIN__PHY_RDEN3] = PHY_RDEN3;
  ATTR[`DDRMC_MAIN__PHY_RDEN4] = PHY_RDEN4;
  ATTR[`DDRMC_MAIN__PHY_RDEN5] = PHY_RDEN5;
  ATTR[`DDRMC_MAIN__PHY_RDEN6] = PHY_RDEN6;
  ATTR[`DDRMC_MAIN__PHY_RDEN7] = PHY_RDEN7;
  ATTR[`DDRMC_MAIN__PHY_RDEN8] = PHY_RDEN8;
  ATTR[`DDRMC_MAIN__PHY_RDEN9] = PHY_RDEN9;
  ATTR[`DDRMC_MAIN__REG_ADEC0] = REG_ADEC0;
  ATTR[`DDRMC_MAIN__REG_ADEC10] = REG_ADEC10;
  ATTR[`DDRMC_MAIN__REG_ADEC11] = REG_ADEC11;
  ATTR[`DDRMC_MAIN__REG_ADEC1] = REG_ADEC1;
  ATTR[`DDRMC_MAIN__REG_ADEC2] = REG_ADEC2;
  ATTR[`DDRMC_MAIN__REG_ADEC3] = REG_ADEC3;
  ATTR[`DDRMC_MAIN__REG_ADEC4] = REG_ADEC4;
  ATTR[`DDRMC_MAIN__REG_ADEC5] = REG_ADEC5;
  ATTR[`DDRMC_MAIN__REG_ADEC6] = REG_ADEC6;
  ATTR[`DDRMC_MAIN__REG_ADEC7] = REG_ADEC7;
  ATTR[`DDRMC_MAIN__REG_ADEC8] = REG_ADEC8;
  ATTR[`DDRMC_MAIN__REG_ADEC9] = REG_ADEC9;
  ATTR[`DDRMC_MAIN__REG_CMDQ_BER_RATE_CTRL] = REG_CMDQ_BER_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_CMDQ_BEW_RATE_CTRL] = REG_CMDQ_BEW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_CMDQ_CTRL0] = REG_CMDQ_CTRL0;
  ATTR[`DDRMC_MAIN__REG_CMDQ_CTRL1] = REG_CMDQ_CTRL1;
  ATTR[`DDRMC_MAIN__REG_CMDQ_ISR_RATE_CTRL] = REG_CMDQ_ISR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_CMDQ_ISW_RATE_CTRL] = REG_CMDQ_ISW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_CMDQ_LLR_RATE_CTRL] = REG_CMDQ_LLR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_COM_1] = REG_COM_1;
  ATTR[`DDRMC_MAIN__REG_COM_2] = REG_COM_2;
  ATTR[`DDRMC_MAIN__REG_CONFIG0] = REG_CONFIG0;
  ATTR[`DDRMC_MAIN__REG_CONFIG1] = REG_CONFIG1;
  ATTR[`DDRMC_MAIN__REG_CONFIG2] = REG_CONFIG2;
  ATTR[`DDRMC_MAIN__REG_CONFIG3] = REG_CONFIG3;
  ATTR[`DDRMC_MAIN__REG_CONFIG4] = REG_CONFIG4;
  ATTR[`DDRMC_MAIN__REG_DRAM_ARB] = REG_DRAM_ARB;
  ATTR[`DDRMC_MAIN__REG_MRS_0] = REG_MRS_0;
  ATTR[`DDRMC_MAIN__REG_MRS_1] = REG_MRS_1;
  ATTR[`DDRMC_MAIN__REG_MRS_2] = REG_MRS_2;
  ATTR[`DDRMC_MAIN__REG_NSU_0_EGR] = REG_NSU_0_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_0_ING] = REG_NSU_0_ING;
  ATTR[`DDRMC_MAIN__REG_NSU_0_R_EGR] = REG_NSU_0_R_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_0_W_EGR] = REG_NSU_0_W_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_1_EGR] = REG_NSU_1_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_1_ING] = REG_NSU_1_ING;
  ATTR[`DDRMC_MAIN__REG_NSU_1_R_EGR] = REG_NSU_1_R_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_1_W_EGR] = REG_NSU_1_W_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_2_EGR] = REG_NSU_2_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_2_ING] = REG_NSU_2_ING;
  ATTR[`DDRMC_MAIN__REG_NSU_2_R_EGR] = REG_NSU_2_R_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_2_W_EGR] = REG_NSU_2_W_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_3_EGR] = REG_NSU_3_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_3_ING] = REG_NSU_3_ING;
  ATTR[`DDRMC_MAIN__REG_NSU_3_R_EGR] = REG_NSU_3_R_EGR;
  ATTR[`DDRMC_MAIN__REG_NSU_3_W_EGR] = REG_NSU_3_W_EGR;
  ATTR[`DDRMC_MAIN__REG_P0_BER_RATE_CTRL] = REG_P0_BER_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P0_BEW_RATE_CTRL] = REG_P0_BEW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P0_ISR_RATE_CTRL] = REG_P0_ISR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P0_ISW_RATE_CTRL] = REG_P0_ISW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P0_LLR_RATE_CTRL] = REG_P0_LLR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P1_BER_RATE_CTRL] = REG_P1_BER_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P1_BEW_RATE_CTRL] = REG_P1_BEW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P1_ISR_RATE_CTRL] = REG_P1_ISR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P1_ISW_RATE_CTRL] = REG_P1_ISW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P1_LLR_RATE_CTRL] = REG_P1_LLR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P2_BER_RATE_CTRL] = REG_P2_BER_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P2_BEW_RATE_CTRL] = REG_P2_BEW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P2_ISR_RATE_CTRL] = REG_P2_ISR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P2_ISW_RATE_CTRL] = REG_P2_ISW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P2_LLR_RATE_CTRL] = REG_P2_LLR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P3_BER_RATE_CTRL] = REG_P3_BER_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P3_BEW_RATE_CTRL] = REG_P3_BEW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P3_ISR_RATE_CTRL] = REG_P3_ISR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P3_ISW_RATE_CTRL] = REG_P3_ISW_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_P3_LLR_RATE_CTRL] = REG_P3_LLR_RATE_CTRL;
  ATTR[`DDRMC_MAIN__REG_PINOUT] = REG_PINOUT;
  ATTR[`DDRMC_MAIN__REG_PT_CONFIG] = REG_PT_CONFIG;
  ATTR[`DDRMC_MAIN__REG_QOS0] = REG_QOS0;
  ATTR[`DDRMC_MAIN__REG_QOS1] = REG_QOS1;
  ATTR[`DDRMC_MAIN__REG_QOS2] = REG_QOS2;
  ATTR[`DDRMC_MAIN__REG_QOS_TIMEOUT0] = REG_QOS_TIMEOUT0;
  ATTR[`DDRMC_MAIN__REG_QOS_TIMEOUT1] = REG_QOS_TIMEOUT1;
  ATTR[`DDRMC_MAIN__REG_QOS_TIMEOUT2] = REG_QOS_TIMEOUT2;
  ATTR[`DDRMC_MAIN__REG_RATE_CTRL_SCALE] = REG_RATE_CTRL_SCALE;
  ATTR[`DDRMC_MAIN__REG_RD_CONFIG] = REG_RD_CONFIG;
  ATTR[`DDRMC_MAIN__REG_RD_DRR_TKN_P0] = REG_RD_DRR_TKN_P0;
  ATTR[`DDRMC_MAIN__REG_RD_DRR_TKN_P1] = REG_RD_DRR_TKN_P1;
  ATTR[`DDRMC_MAIN__REG_RD_DRR_TKN_P2] = REG_RD_DRR_TKN_P2;
  ATTR[`DDRMC_MAIN__REG_RD_DRR_TKN_P3] = REG_RD_DRR_TKN_P3;
  ATTR[`DDRMC_MAIN__REG_REF_0] = REG_REF_0;
  ATTR[`DDRMC_MAIN__REG_REF_1] = REG_REF_1;
  ATTR[`DDRMC_MAIN__REG_REF_2] = REG_REF_2;
  ATTR[`DDRMC_MAIN__REG_REF_3] = REG_REF_3;
  ATTR[`DDRMC_MAIN__REG_RETRY_0] = REG_RETRY_0;
  ATTR[`DDRMC_MAIN__REG_RETRY_1] = REG_RETRY_1;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG0] = REG_SAFE_CONFIG0;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG1] = REG_SAFE_CONFIG1;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG2] = REG_SAFE_CONFIG2;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG3] = REG_SAFE_CONFIG3;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG4] = REG_SAFE_CONFIG4;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG5] = REG_SAFE_CONFIG5;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG6] = REG_SAFE_CONFIG6;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG7] = REG_SAFE_CONFIG7;
  ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG8] = REG_SAFE_CONFIG8;
  ATTR[`DDRMC_MAIN__REG_SCRUB0] = REG_SCRUB0;
  ATTR[`DDRMC_MAIN__REG_SCRUB1] = REG_SCRUB1;
  ATTR[`DDRMC_MAIN__REG_TXN_CONFIG] = REG_TXN_CONFIG;
  ATTR[`DDRMC_MAIN__REG_WR_CONFIG] = REG_WR_CONFIG;
  ATTR[`DDRMC_MAIN__REG_WR_DRR_TKN_P0] = REG_WR_DRR_TKN_P0;
  ATTR[`DDRMC_MAIN__REG_WR_DRR_TKN_P1] = REG_WR_DRR_TKN_P1;
  ATTR[`DDRMC_MAIN__REG_WR_DRR_TKN_P2] = REG_WR_DRR_TKN_P2;
  ATTR[`DDRMC_MAIN__REG_WR_DRR_TKN_P3] = REG_WR_DRR_TKN_P3;
  ATTR[`DDRMC_MAIN__SEQ_ADDR_DEFAULT] = SEQ_ADDR_DEFAULT;
  ATTR[`DDRMC_MAIN__SEQ_BA_DEFAULT] = SEQ_BA_DEFAULT;
  ATTR[`DDRMC_MAIN__SEQ_BG_DEFAULT] = SEQ_BG_DEFAULT;
  ATTR[`DDRMC_MAIN__SEQ_CBIT_DEFAULT] = SEQ_CBIT_DEFAULT;
  ATTR[`DDRMC_MAIN__SEQ_CMD_DEFAULT] = SEQ_CMD_DEFAULT;
  ATTR[`DDRMC_MAIN__SEQ_CMD_POR] = SEQ_CMD_POR;
  ATTR[`DDRMC_MAIN__SEQ_INIT_CONFIG] = SEQ_INIT_CONFIG;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG0] = XMPU_CONFIG0;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG10] = XMPU_CONFIG10;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG11] = XMPU_CONFIG11;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG12] = XMPU_CONFIG12;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG13] = XMPU_CONFIG13;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG14] = XMPU_CONFIG14;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG15] = XMPU_CONFIG15;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG1] = XMPU_CONFIG1;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG2] = XMPU_CONFIG2;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG3] = XMPU_CONFIG3;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG4] = XMPU_CONFIG4;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG5] = XMPU_CONFIG5;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG6] = XMPU_CONFIG6;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG7] = XMPU_CONFIG7;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG8] = XMPU_CONFIG8;
  ATTR[`DDRMC_MAIN__XMPU_CONFIG9] = XMPU_CONFIG9;
  ATTR[`DDRMC_MAIN__XMPU_CTRL] = XMPU_CTRL;
  ATTR[`DDRMC_MAIN__XMPU_END_HI0] = XMPU_END_HI0;
  ATTR[`DDRMC_MAIN__XMPU_END_HI10] = XMPU_END_HI10;
  ATTR[`DDRMC_MAIN__XMPU_END_HI11] = XMPU_END_HI11;
  ATTR[`DDRMC_MAIN__XMPU_END_HI12] = XMPU_END_HI12;
  ATTR[`DDRMC_MAIN__XMPU_END_HI13] = XMPU_END_HI13;
  ATTR[`DDRMC_MAIN__XMPU_END_HI14] = XMPU_END_HI14;
  ATTR[`DDRMC_MAIN__XMPU_END_HI15] = XMPU_END_HI15;
  ATTR[`DDRMC_MAIN__XMPU_END_HI1] = XMPU_END_HI1;
  ATTR[`DDRMC_MAIN__XMPU_END_HI2] = XMPU_END_HI2;
  ATTR[`DDRMC_MAIN__XMPU_END_HI3] = XMPU_END_HI3;
  ATTR[`DDRMC_MAIN__XMPU_END_HI4] = XMPU_END_HI4;
  ATTR[`DDRMC_MAIN__XMPU_END_HI5] = XMPU_END_HI5;
  ATTR[`DDRMC_MAIN__XMPU_END_HI6] = XMPU_END_HI6;
  ATTR[`DDRMC_MAIN__XMPU_END_HI7] = XMPU_END_HI7;
  ATTR[`DDRMC_MAIN__XMPU_END_HI8] = XMPU_END_HI8;
  ATTR[`DDRMC_MAIN__XMPU_END_HI9] = XMPU_END_HI9;
  ATTR[`DDRMC_MAIN__XMPU_END_LO0] = XMPU_END_LO0;
  ATTR[`DDRMC_MAIN__XMPU_END_LO10] = XMPU_END_LO10;
  ATTR[`DDRMC_MAIN__XMPU_END_LO11] = XMPU_END_LO11;
  ATTR[`DDRMC_MAIN__XMPU_END_LO12] = XMPU_END_LO12;
  ATTR[`DDRMC_MAIN__XMPU_END_LO13] = XMPU_END_LO13;
  ATTR[`DDRMC_MAIN__XMPU_END_LO14] = XMPU_END_LO14;
  ATTR[`DDRMC_MAIN__XMPU_END_LO15] = XMPU_END_LO15;
  ATTR[`DDRMC_MAIN__XMPU_END_LO1] = XMPU_END_LO1;
  ATTR[`DDRMC_MAIN__XMPU_END_LO2] = XMPU_END_LO2;
  ATTR[`DDRMC_MAIN__XMPU_END_LO3] = XMPU_END_LO3;
  ATTR[`DDRMC_MAIN__XMPU_END_LO4] = XMPU_END_LO4;
  ATTR[`DDRMC_MAIN__XMPU_END_LO5] = XMPU_END_LO5;
  ATTR[`DDRMC_MAIN__XMPU_END_LO6] = XMPU_END_LO6;
  ATTR[`DDRMC_MAIN__XMPU_END_LO7] = XMPU_END_LO7;
  ATTR[`DDRMC_MAIN__XMPU_END_LO8] = XMPU_END_LO8;
  ATTR[`DDRMC_MAIN__XMPU_END_LO9] = XMPU_END_LO9;
  ATTR[`DDRMC_MAIN__XMPU_MASTER0] = XMPU_MASTER0;
  ATTR[`DDRMC_MAIN__XMPU_MASTER10] = XMPU_MASTER10;
  ATTR[`DDRMC_MAIN__XMPU_MASTER11] = XMPU_MASTER11;
  ATTR[`DDRMC_MAIN__XMPU_MASTER12] = XMPU_MASTER12;
  ATTR[`DDRMC_MAIN__XMPU_MASTER13] = XMPU_MASTER13;
  ATTR[`DDRMC_MAIN__XMPU_MASTER14] = XMPU_MASTER14;
  ATTR[`DDRMC_MAIN__XMPU_MASTER15] = XMPU_MASTER15;
  ATTR[`DDRMC_MAIN__XMPU_MASTER1] = XMPU_MASTER1;
  ATTR[`DDRMC_MAIN__XMPU_MASTER2] = XMPU_MASTER2;
  ATTR[`DDRMC_MAIN__XMPU_MASTER3] = XMPU_MASTER3;
  ATTR[`DDRMC_MAIN__XMPU_MASTER4] = XMPU_MASTER4;
  ATTR[`DDRMC_MAIN__XMPU_MASTER5] = XMPU_MASTER5;
  ATTR[`DDRMC_MAIN__XMPU_MASTER6] = XMPU_MASTER6;
  ATTR[`DDRMC_MAIN__XMPU_MASTER7] = XMPU_MASTER7;
  ATTR[`DDRMC_MAIN__XMPU_MASTER8] = XMPU_MASTER8;
  ATTR[`DDRMC_MAIN__XMPU_MASTER9] = XMPU_MASTER9;
  ATTR[`DDRMC_MAIN__XMPU_START_HI0] = XMPU_START_HI0;
  ATTR[`DDRMC_MAIN__XMPU_START_HI10] = XMPU_START_HI10;
  ATTR[`DDRMC_MAIN__XMPU_START_HI11] = XMPU_START_HI11;
  ATTR[`DDRMC_MAIN__XMPU_START_HI12] = XMPU_START_HI12;
  ATTR[`DDRMC_MAIN__XMPU_START_HI13] = XMPU_START_HI13;
  ATTR[`DDRMC_MAIN__XMPU_START_HI14] = XMPU_START_HI14;
  ATTR[`DDRMC_MAIN__XMPU_START_HI15] = XMPU_START_HI15;
  ATTR[`DDRMC_MAIN__XMPU_START_HI1] = XMPU_START_HI1;
  ATTR[`DDRMC_MAIN__XMPU_START_HI2] = XMPU_START_HI2;
  ATTR[`DDRMC_MAIN__XMPU_START_HI3] = XMPU_START_HI3;
  ATTR[`DDRMC_MAIN__XMPU_START_HI4] = XMPU_START_HI4;
  ATTR[`DDRMC_MAIN__XMPU_START_HI5] = XMPU_START_HI5;
  ATTR[`DDRMC_MAIN__XMPU_START_HI6] = XMPU_START_HI6;
  ATTR[`DDRMC_MAIN__XMPU_START_HI7] = XMPU_START_HI7;
  ATTR[`DDRMC_MAIN__XMPU_START_HI8] = XMPU_START_HI8;
  ATTR[`DDRMC_MAIN__XMPU_START_HI9] = XMPU_START_HI9;
  ATTR[`DDRMC_MAIN__XMPU_START_LO0] = XMPU_START_LO0;
  ATTR[`DDRMC_MAIN__XMPU_START_LO10] = XMPU_START_LO10;
  ATTR[`DDRMC_MAIN__XMPU_START_LO11] = XMPU_START_LO11;
  ATTR[`DDRMC_MAIN__XMPU_START_LO12] = XMPU_START_LO12;
  ATTR[`DDRMC_MAIN__XMPU_START_LO13] = XMPU_START_LO13;
  ATTR[`DDRMC_MAIN__XMPU_START_LO14] = XMPU_START_LO14;
  ATTR[`DDRMC_MAIN__XMPU_START_LO15] = XMPU_START_LO15;
  ATTR[`DDRMC_MAIN__XMPU_START_LO1] = XMPU_START_LO1;
  ATTR[`DDRMC_MAIN__XMPU_START_LO2] = XMPU_START_LO2;
  ATTR[`DDRMC_MAIN__XMPU_START_LO3] = XMPU_START_LO3;
  ATTR[`DDRMC_MAIN__XMPU_START_LO4] = XMPU_START_LO4;
  ATTR[`DDRMC_MAIN__XMPU_START_LO5] = XMPU_START_LO5;
  ATTR[`DDRMC_MAIN__XMPU_START_LO6] = XMPU_START_LO6;
  ATTR[`DDRMC_MAIN__XMPU_START_LO7] = XMPU_START_LO7;
  ATTR[`DDRMC_MAIN__XMPU_START_LO8] = XMPU_START_LO8;
  ATTR[`DDRMC_MAIN__XMPU_START_LO9] = XMPU_START_LO9;
  ATTR[`DDRMC_MAIN__XPI_DATA_NIB_CHAN] = XPI_DATA_NIB_CHAN;
  ATTR[`DDRMC_MAIN__XPI_DQS] = XPI_DQS;
  ATTR[`DDRMC_MAIN__XPI_NIB_CHAN] = XPI_NIB_CHAN;
  ATTR[`DDRMC_MAIN__XPI_OE] = XPI_OE;
  ATTR[`DDRMC_MAIN__XPI_OE_ALL_NIB] = XPI_OE_ALL_NIB;
  ATTR[`DDRMC_MAIN__XPI_WRDATA_ALL_NIB] = XPI_WRDATA_ALL_NIB;
end

always @(trig_attr) begin
  CAL_MODE_REG = ATTR[`DDRMC_MAIN__CAL_MODE];
  CPLX_CONFIG2_REG = ATTR[`DDRMC_MAIN__CPLX_CONFIG2];
  CPLX_CONFIG3_REG = ATTR[`DDRMC_MAIN__CPLX_CONFIG3];
  CPLX_CONFIG_REG = ATTR[`DDRMC_MAIN__CPLX_CONFIG];
  DEFAULT_PATTERN_REG = ATTR[`DDRMC_MAIN__DEFAULT_PATTERN];
  DLYCTL_EN_REG = ATTR[`DDRMC_MAIN__DLYCTL_EN];
  DRAM_CONFIG_REG = ATTR[`DDRMC_MAIN__DRAM_CONFIG];
  FIFO_RDEN_REG = ATTR[`DDRMC_MAIN__FIFO_RDEN];
  PHY_RDEN0_REG = ATTR[`DDRMC_MAIN__PHY_RDEN0];
  PHY_RDEN10_REG = ATTR[`DDRMC_MAIN__PHY_RDEN10];
  PHY_RDEN11_REG = ATTR[`DDRMC_MAIN__PHY_RDEN11];
  PHY_RDEN12_REG = ATTR[`DDRMC_MAIN__PHY_RDEN12];
  PHY_RDEN13_REG = ATTR[`DDRMC_MAIN__PHY_RDEN13];
  PHY_RDEN14_REG = ATTR[`DDRMC_MAIN__PHY_RDEN14];
  PHY_RDEN15_REG = ATTR[`DDRMC_MAIN__PHY_RDEN15];
  PHY_RDEN16_REG = ATTR[`DDRMC_MAIN__PHY_RDEN16];
  PHY_RDEN17_REG = ATTR[`DDRMC_MAIN__PHY_RDEN17];
  PHY_RDEN18_REG = ATTR[`DDRMC_MAIN__PHY_RDEN18];
  PHY_RDEN19_REG = ATTR[`DDRMC_MAIN__PHY_RDEN19];
  PHY_RDEN1_REG = ATTR[`DDRMC_MAIN__PHY_RDEN1];
  PHY_RDEN20_REG = ATTR[`DDRMC_MAIN__PHY_RDEN20];
  PHY_RDEN21_REG = ATTR[`DDRMC_MAIN__PHY_RDEN21];
  PHY_RDEN22_REG = ATTR[`DDRMC_MAIN__PHY_RDEN22];
  PHY_RDEN23_REG = ATTR[`DDRMC_MAIN__PHY_RDEN23];
  PHY_RDEN24_REG = ATTR[`DDRMC_MAIN__PHY_RDEN24];
  PHY_RDEN25_REG = ATTR[`DDRMC_MAIN__PHY_RDEN25];
  PHY_RDEN26_REG = ATTR[`DDRMC_MAIN__PHY_RDEN26];
  PHY_RDEN2_REG = ATTR[`DDRMC_MAIN__PHY_RDEN2];
  PHY_RDEN3_REG = ATTR[`DDRMC_MAIN__PHY_RDEN3];
  PHY_RDEN4_REG = ATTR[`DDRMC_MAIN__PHY_RDEN4];
  PHY_RDEN5_REG = ATTR[`DDRMC_MAIN__PHY_RDEN5];
  PHY_RDEN6_REG = ATTR[`DDRMC_MAIN__PHY_RDEN6];
  PHY_RDEN7_REG = ATTR[`DDRMC_MAIN__PHY_RDEN7];
  PHY_RDEN8_REG = ATTR[`DDRMC_MAIN__PHY_RDEN8];
  PHY_RDEN9_REG = ATTR[`DDRMC_MAIN__PHY_RDEN9];
  REG_ADEC0_REG = ATTR[`DDRMC_MAIN__REG_ADEC0];
  REG_ADEC10_REG = ATTR[`DDRMC_MAIN__REG_ADEC10];
  REG_ADEC11_REG = ATTR[`DDRMC_MAIN__REG_ADEC11];
  REG_ADEC1_REG = ATTR[`DDRMC_MAIN__REG_ADEC1];
  REG_ADEC2_REG = ATTR[`DDRMC_MAIN__REG_ADEC2];
  REG_ADEC3_REG = ATTR[`DDRMC_MAIN__REG_ADEC3];
  REG_ADEC4_REG = ATTR[`DDRMC_MAIN__REG_ADEC4];
  REG_ADEC5_REG = ATTR[`DDRMC_MAIN__REG_ADEC5];
  REG_ADEC6_REG = ATTR[`DDRMC_MAIN__REG_ADEC6];
  REG_ADEC7_REG = ATTR[`DDRMC_MAIN__REG_ADEC7];
  REG_ADEC8_REG = ATTR[`DDRMC_MAIN__REG_ADEC8];
  REG_ADEC9_REG = ATTR[`DDRMC_MAIN__REG_ADEC9];
  REG_CMDQ_BER_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_CMDQ_BER_RATE_CTRL];
  REG_CMDQ_BEW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_CMDQ_BEW_RATE_CTRL];
  REG_CMDQ_CTRL0_REG = ATTR[`DDRMC_MAIN__REG_CMDQ_CTRL0];
  REG_CMDQ_CTRL1_REG = ATTR[`DDRMC_MAIN__REG_CMDQ_CTRL1];
  REG_CMDQ_ISR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_CMDQ_ISR_RATE_CTRL];
  REG_CMDQ_ISW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_CMDQ_ISW_RATE_CTRL];
  REG_CMDQ_LLR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_CMDQ_LLR_RATE_CTRL];
  REG_COM_1_REG = ATTR[`DDRMC_MAIN__REG_COM_1];
  REG_COM_2_REG = ATTR[`DDRMC_MAIN__REG_COM_2];
  REG_CONFIG0_REG = ATTR[`DDRMC_MAIN__REG_CONFIG0];
  REG_CONFIG1_REG = ATTR[`DDRMC_MAIN__REG_CONFIG1];
  REG_CONFIG2_REG = ATTR[`DDRMC_MAIN__REG_CONFIG2];
  REG_CONFIG3_REG = ATTR[`DDRMC_MAIN__REG_CONFIG3];
  REG_CONFIG4_REG = ATTR[`DDRMC_MAIN__REG_CONFIG4];
  REG_DRAM_ARB_REG = ATTR[`DDRMC_MAIN__REG_DRAM_ARB];
  REG_MRS_0_REG = ATTR[`DDRMC_MAIN__REG_MRS_0];
  REG_MRS_1_REG = ATTR[`DDRMC_MAIN__REG_MRS_1];
  REG_MRS_2_REG = ATTR[`DDRMC_MAIN__REG_MRS_2];
  REG_NSU_0_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_0_EGR];
  REG_NSU_0_ING_REG = ATTR[`DDRMC_MAIN__REG_NSU_0_ING];
  REG_NSU_0_R_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_0_R_EGR];
  REG_NSU_0_W_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_0_W_EGR];
  REG_NSU_1_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_1_EGR];
  REG_NSU_1_ING_REG = ATTR[`DDRMC_MAIN__REG_NSU_1_ING];
  REG_NSU_1_R_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_1_R_EGR];
  REG_NSU_1_W_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_1_W_EGR];
  REG_NSU_2_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_2_EGR];
  REG_NSU_2_ING_REG = ATTR[`DDRMC_MAIN__REG_NSU_2_ING];
  REG_NSU_2_R_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_2_R_EGR];
  REG_NSU_2_W_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_2_W_EGR];
  REG_NSU_3_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_3_EGR];
  REG_NSU_3_ING_REG = ATTR[`DDRMC_MAIN__REG_NSU_3_ING];
  REG_NSU_3_R_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_3_R_EGR];
  REG_NSU_3_W_EGR_REG = ATTR[`DDRMC_MAIN__REG_NSU_3_W_EGR];
  REG_P0_BER_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P0_BER_RATE_CTRL];
  REG_P0_BEW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P0_BEW_RATE_CTRL];
  REG_P0_ISR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P0_ISR_RATE_CTRL];
  REG_P0_ISW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P0_ISW_RATE_CTRL];
  REG_P0_LLR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P0_LLR_RATE_CTRL];
  REG_P1_BER_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P1_BER_RATE_CTRL];
  REG_P1_BEW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P1_BEW_RATE_CTRL];
  REG_P1_ISR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P1_ISR_RATE_CTRL];
  REG_P1_ISW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P1_ISW_RATE_CTRL];
  REG_P1_LLR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P1_LLR_RATE_CTRL];
  REG_P2_BER_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P2_BER_RATE_CTRL];
  REG_P2_BEW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P2_BEW_RATE_CTRL];
  REG_P2_ISR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P2_ISR_RATE_CTRL];
  REG_P2_ISW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P2_ISW_RATE_CTRL];
  REG_P2_LLR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P2_LLR_RATE_CTRL];
  REG_P3_BER_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P3_BER_RATE_CTRL];
  REG_P3_BEW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P3_BEW_RATE_CTRL];
  REG_P3_ISR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P3_ISR_RATE_CTRL];
  REG_P3_ISW_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P3_ISW_RATE_CTRL];
  REG_P3_LLR_RATE_CTRL_REG = ATTR[`DDRMC_MAIN__REG_P3_LLR_RATE_CTRL];
  REG_PINOUT_REG = ATTR[`DDRMC_MAIN__REG_PINOUT];
  REG_PT_CONFIG_REG = ATTR[`DDRMC_MAIN__REG_PT_CONFIG];
  REG_QOS0_REG = ATTR[`DDRMC_MAIN__REG_QOS0];
  REG_QOS1_REG = ATTR[`DDRMC_MAIN__REG_QOS1];
  REG_QOS2_REG = ATTR[`DDRMC_MAIN__REG_QOS2];
  REG_QOS_TIMEOUT0_REG = ATTR[`DDRMC_MAIN__REG_QOS_TIMEOUT0];
  REG_QOS_TIMEOUT1_REG = ATTR[`DDRMC_MAIN__REG_QOS_TIMEOUT1];
  REG_QOS_TIMEOUT2_REG = ATTR[`DDRMC_MAIN__REG_QOS_TIMEOUT2];
  REG_RATE_CTRL_SCALE_REG = ATTR[`DDRMC_MAIN__REG_RATE_CTRL_SCALE];
  REG_RD_CONFIG_REG = ATTR[`DDRMC_MAIN__REG_RD_CONFIG];
  REG_RD_DRR_TKN_P0_REG = ATTR[`DDRMC_MAIN__REG_RD_DRR_TKN_P0];
  REG_RD_DRR_TKN_P1_REG = ATTR[`DDRMC_MAIN__REG_RD_DRR_TKN_P1];
  REG_RD_DRR_TKN_P2_REG = ATTR[`DDRMC_MAIN__REG_RD_DRR_TKN_P2];
  REG_RD_DRR_TKN_P3_REG = ATTR[`DDRMC_MAIN__REG_RD_DRR_TKN_P3];
  REG_REF_0_REG = ATTR[`DDRMC_MAIN__REG_REF_0];
  REG_REF_1_REG = ATTR[`DDRMC_MAIN__REG_REF_1];
  REG_REF_2_REG = ATTR[`DDRMC_MAIN__REG_REF_2];
  REG_REF_3_REG = ATTR[`DDRMC_MAIN__REG_REF_3];
  REG_RETRY_0_REG = ATTR[`DDRMC_MAIN__REG_RETRY_0];
  REG_RETRY_1_REG = ATTR[`DDRMC_MAIN__REG_RETRY_1];
  REG_SAFE_CONFIG0_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG0];
  REG_SAFE_CONFIG1_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG1];
  REG_SAFE_CONFIG2_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG2];
  REG_SAFE_CONFIG3_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG3];
  REG_SAFE_CONFIG4_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG4];
  REG_SAFE_CONFIG5_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG5];
  REG_SAFE_CONFIG6_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG6];
  REG_SAFE_CONFIG7_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG7];
  REG_SAFE_CONFIG8_REG = ATTR[`DDRMC_MAIN__REG_SAFE_CONFIG8];
  REG_SCRUB0_REG = ATTR[`DDRMC_MAIN__REG_SCRUB0];
  REG_SCRUB1_REG = ATTR[`DDRMC_MAIN__REG_SCRUB1];
  REG_TXN_CONFIG_REG = ATTR[`DDRMC_MAIN__REG_TXN_CONFIG];
  REG_WR_CONFIG_REG = ATTR[`DDRMC_MAIN__REG_WR_CONFIG];
  REG_WR_DRR_TKN_P0_REG = ATTR[`DDRMC_MAIN__REG_WR_DRR_TKN_P0];
  REG_WR_DRR_TKN_P1_REG = ATTR[`DDRMC_MAIN__REG_WR_DRR_TKN_P1];
  REG_WR_DRR_TKN_P2_REG = ATTR[`DDRMC_MAIN__REG_WR_DRR_TKN_P2];
  REG_WR_DRR_TKN_P3_REG = ATTR[`DDRMC_MAIN__REG_WR_DRR_TKN_P3];
  SEQ_ADDR_DEFAULT_REG = ATTR[`DDRMC_MAIN__SEQ_ADDR_DEFAULT];
  SEQ_BA_DEFAULT_REG = ATTR[`DDRMC_MAIN__SEQ_BA_DEFAULT];
  SEQ_BG_DEFAULT_REG = ATTR[`DDRMC_MAIN__SEQ_BG_DEFAULT];
  SEQ_CBIT_DEFAULT_REG = ATTR[`DDRMC_MAIN__SEQ_CBIT_DEFAULT];
  SEQ_CMD_DEFAULT_REG = ATTR[`DDRMC_MAIN__SEQ_CMD_DEFAULT];
  SEQ_CMD_POR_REG = ATTR[`DDRMC_MAIN__SEQ_CMD_POR];
  SEQ_INIT_CONFIG_REG = ATTR[`DDRMC_MAIN__SEQ_INIT_CONFIG];
  XMPU_CONFIG0_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG0];
  XMPU_CONFIG10_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG10];
  XMPU_CONFIG11_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG11];
  XMPU_CONFIG12_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG12];
  XMPU_CONFIG13_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG13];
  XMPU_CONFIG14_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG14];
  XMPU_CONFIG15_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG15];
  XMPU_CONFIG1_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG1];
  XMPU_CONFIG2_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG2];
  XMPU_CONFIG3_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG3];
  XMPU_CONFIG4_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG4];
  XMPU_CONFIG5_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG5];
  XMPU_CONFIG6_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG6];
  XMPU_CONFIG7_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG7];
  XMPU_CONFIG8_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG8];
  XMPU_CONFIG9_REG = ATTR[`DDRMC_MAIN__XMPU_CONFIG9];
  XMPU_CTRL_REG = ATTR[`DDRMC_MAIN__XMPU_CTRL];
  XMPU_END_HI0_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI0];
  XMPU_END_HI10_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI10];
  XMPU_END_HI11_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI11];
  XMPU_END_HI12_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI12];
  XMPU_END_HI13_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI13];
  XMPU_END_HI14_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI14];
  XMPU_END_HI15_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI15];
  XMPU_END_HI1_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI1];
  XMPU_END_HI2_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI2];
  XMPU_END_HI3_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI3];
  XMPU_END_HI4_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI4];
  XMPU_END_HI5_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI5];
  XMPU_END_HI6_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI6];
  XMPU_END_HI7_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI7];
  XMPU_END_HI8_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI8];
  XMPU_END_HI9_REG = ATTR[`DDRMC_MAIN__XMPU_END_HI9];
  XMPU_END_LO0_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO0];
  XMPU_END_LO10_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO10];
  XMPU_END_LO11_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO11];
  XMPU_END_LO12_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO12];
  XMPU_END_LO13_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO13];
  XMPU_END_LO14_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO14];
  XMPU_END_LO15_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO15];
  XMPU_END_LO1_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO1];
  XMPU_END_LO2_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO2];
  XMPU_END_LO3_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO3];
  XMPU_END_LO4_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO4];
  XMPU_END_LO5_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO5];
  XMPU_END_LO6_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO6];
  XMPU_END_LO7_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO7];
  XMPU_END_LO8_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO8];
  XMPU_END_LO9_REG = ATTR[`DDRMC_MAIN__XMPU_END_LO9];
  XMPU_MASTER0_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER0];
  XMPU_MASTER10_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER10];
  XMPU_MASTER11_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER11];
  XMPU_MASTER12_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER12];
  XMPU_MASTER13_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER13];
  XMPU_MASTER14_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER14];
  XMPU_MASTER15_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER15];
  XMPU_MASTER1_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER1];
  XMPU_MASTER2_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER2];
  XMPU_MASTER3_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER3];
  XMPU_MASTER4_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER4];
  XMPU_MASTER5_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER5];
  XMPU_MASTER6_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER6];
  XMPU_MASTER7_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER7];
  XMPU_MASTER8_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER8];
  XMPU_MASTER9_REG = ATTR[`DDRMC_MAIN__XMPU_MASTER9];
  XMPU_START_HI0_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI0];
  XMPU_START_HI10_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI10];
  XMPU_START_HI11_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI11];
  XMPU_START_HI12_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI12];
  XMPU_START_HI13_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI13];
  XMPU_START_HI14_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI14];
  XMPU_START_HI15_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI15];
  XMPU_START_HI1_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI1];
  XMPU_START_HI2_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI2];
  XMPU_START_HI3_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI3];
  XMPU_START_HI4_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI4];
  XMPU_START_HI5_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI5];
  XMPU_START_HI6_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI6];
  XMPU_START_HI7_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI7];
  XMPU_START_HI8_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI8];
  XMPU_START_HI9_REG = ATTR[`DDRMC_MAIN__XMPU_START_HI9];
  XMPU_START_LO0_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO0];
  XMPU_START_LO10_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO10];
  XMPU_START_LO11_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO11];
  XMPU_START_LO12_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO12];
  XMPU_START_LO13_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO13];
  XMPU_START_LO14_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO14];
  XMPU_START_LO15_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO15];
  XMPU_START_LO1_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO1];
  XMPU_START_LO2_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO2];
  XMPU_START_LO3_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO3];
  XMPU_START_LO4_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO4];
  XMPU_START_LO5_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO5];
  XMPU_START_LO6_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO6];
  XMPU_START_LO7_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO7];
  XMPU_START_LO8_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO8];
  XMPU_START_LO9_REG = ATTR[`DDRMC_MAIN__XMPU_START_LO9];
  XPI_DATA_NIB_CHAN_REG = ATTR[`DDRMC_MAIN__XPI_DATA_NIB_CHAN];
  XPI_DQS_REG = ATTR[`DDRMC_MAIN__XPI_DQS];
  XPI_NIB_CHAN_REG = ATTR[`DDRMC_MAIN__XPI_NIB_CHAN];
  XPI_OE_ALL_NIB_REG = ATTR[`DDRMC_MAIN__XPI_OE_ALL_NIB];
  XPI_OE_REG = ATTR[`DDRMC_MAIN__XPI_OE];
  XPI_WRDATA_ALL_NIB_REG = ATTR[`DDRMC_MAIN__XPI_WRDATA_ALL_NIB];
end

// procedures to override, read attribute values

task write_attr;
  input  [`DDRMC_MAIN_ADDR_SZ-1:0] addr;
  input  [`DDRMC_MAIN_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`DDRMC_MAIN_DATA_SZ-1:0] read_attr;
  input  [`DDRMC_MAIN_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
