Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Jul 18 13:57:19 2024
| Host         : DESKTOP-RESLQB1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   73          inf        0.000                      0                   73           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputFF/jk4/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 4.340ns (50.947%)  route 4.179ns (49.053%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk4/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk4/q0_reg/Q
                         net (fo=10, routed)          1.097     1.553    outputFF/Q4
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.152     1.705 r  outputFF/Z1/O
                         net (fo=1, routed)           3.082     4.787    Z1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.732     8.519 r  Z1_OBUF_inst/O
                         net (fo=0)                   0.000     8.519    Z1
    H17                                                               r  Z1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk4/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.113ns (49.853%)  route 4.137ns (50.147%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk4/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk4/q0_reg/Q
                         net (fo=10, routed)          1.097     1.553    outputFF/Q4
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.124     1.677 r  outputFF/Z3/O
                         net (fo=1, routed)           3.041     4.717    Z3_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.533     8.250 r  Z3_OBUF_inst/O
                         net (fo=0)                   0.000     8.250    Z3
    J13                                                               r  Z3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk1/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.124ns (53.711%)  route 3.554ns (46.289%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk1/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk1/q0_reg/Q
                         net (fo=16, routed)          1.409     1.865    outputFF/Q1
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.124     1.989 r  outputFF/Z5/O
                         net (fo=1, routed)           2.145     4.134    Z5_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.544     7.679 r  Z5_OBUF_inst/O
                         net (fo=0)                   0.000     7.679    Z5
    R18                                                               r  Z5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk3/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z11
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.351ns (57.041%)  route 3.277ns (42.959%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk3/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk3/q0_reg/Q
                         net (fo=13, routed)          1.046     1.502    inputFF/jk3/q0_reg_0
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.152     1.654 r  inputFF/jk3/Z11_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.230     3.885    Z11_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.743     7.627 r  Z11_OBUF_inst/O
                         net (fo=0)                   0.000     7.627    Z11
    U14                                                               r  Z11 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk2/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.577ns  (logic 4.123ns (54.413%)  route 3.454ns (45.587%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  inputFF/jk2/q0_reg/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk2/q0_reg/Q
                         net (fo=12, routed)          0.927     1.383    inputFF/jk3/q0_reg_6
    SLICE_X0Y25          LUT3 (Prop_lut3_I2_O)        0.124     1.507 r  inputFF/jk3/Z2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.528     4.034    Z2_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.543     7.577 r  Z2_OBUF_inst/O
                         net (fo=0)                   0.000     7.577    Z2
    K15                                                               r  Z2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk1/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 4.353ns (58.102%)  route 3.139ns (41.898%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk1/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk1/q0_reg/Q
                         net (fo=16, routed)          1.409     1.865    outputFF/Q1
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.154     2.019 r  outputFF/Z7/O
                         net (fo=1, routed)           1.730     3.749    Z7_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.743     7.491 r  Z7_OBUF_inst/O
                         net (fo=0)                   0.000     7.491    Z7
    U17                                                               r  Z7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk3/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 4.343ns (59.710%)  route 2.931ns (40.290%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk3/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk3/q0_reg/Q
                         net (fo=13, routed)          1.054     1.510    inputFF/jk1/q0_reg_3
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.150     1.660 r  inputFF/jk1/Z6_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.876     3.537    Z6_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.737     7.274 r  Z6_OBUF_inst/O
                         net (fo=0)                   0.000     7.274    Z6
    V17                                                               r  Z6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk2/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.113ns (56.785%)  route 3.130ns (43.215%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  inputFF/jk2/q0_reg/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk2/q0_reg/Q
                         net (fo=12, routed)          1.460     1.916    inputFF/jk1/Z12
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.040 r  inputFF/jk1/Z12_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     3.710    Z12_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533     7.244 r  Z12_OBUF_inst/O
                         net (fo=0)                   0.000     7.244    Z12
    T16                                                               r  Z12 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk2/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 4.106ns (57.880%)  route 2.988ns (42.120%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  inputFF/jk2/q0_reg/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inputFF/jk2/q0_reg/Q
                         net (fo=12, routed)          0.921     1.377    outputFF/Q2
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.124     1.501 r  outputFF/Z4/O
                         net (fo=1, routed)           2.067     3.568    Z4_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.526     7.094 r  Z4_OBUF_inst/O
                         net (fo=0)                   0.000     7.094    Z4
    N14                                                               r  Z4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk2/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Z8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.068ns  (logic 4.117ns (58.252%)  route 2.951ns (41.748%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  inputFF/jk2/q0_reg/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inputFF/jk2/q0_reg/Q
                         net (fo=12, routed)          1.065     1.521    inputFF/jk1/Z12
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     1.645 r  inputFF/jk1/Z8_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.886     3.531    Z8_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537     7.068 r  Z8_OBUF_inst/O
                         net (fo=0)                   0.000     7.068    Z8
    U16                                                               r  Z8 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputFF/jk4/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputFF/jk2/q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.227%)  route 0.095ns (33.773%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk4/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inputFF/jk4/q0_reg/Q
                         net (fo=10, routed)          0.095     0.236    inputFF/jk3/q0_reg_4
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.045     0.281 r  inputFF/jk3/q0_i_1__0/O
                         net (fo=1, routed)           0.000     0.281    inputFF/jk2/q0_reg_1
    SLICE_X0Y25          FDCE                                         r  inputFF/jk2/q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk2/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputFF/jk1/q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.150%)  route 0.145ns (43.850%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE                         0.000     0.000 r  inputFF/jk2/q0_reg/C
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inputFF/jk2/q0_reg/Q
                         net (fo=12, routed)          0.145     0.286    inputFF/jk3/q0_reg_6
    SLICE_X1Y25          LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  inputFF/jk3/q0_i_1/O
                         net (fo=1, routed)           0.000     0.331    inputFF/jk1/q0_reg_2
    SLICE_X1Y25          FDCE                                         r  inputFF/jk1/q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE                         0.000     0.000 r  clk_div/clk_out_reg/C
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div/clk_out_reg/Q
                         net (fo=6, routed)           0.199     0.340    clk_div/c1_OBUF
    SLICE_X0Y26          LUT2 (Prop_lut2_I1_O)        0.045     0.385 r  clk_div/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.385    clk_div/clk_out_i_1_n_0
    SLICE_X0Y26          FDCE                                         r  clk_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk3/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputFF/jk4/q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.706%)  route 0.204ns (52.294%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk3/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inputFF/jk3/q0_reg/Q
                         net (fo=13, routed)          0.204     0.345    inputFF/jk4/Q3
    SLICE_X1Y25          LUT6 (Prop_lut6_I3_O)        0.045     0.390 r  inputFF/jk4/q0_i_1__2/O
                         net (fo=1, routed)           0.000     0.390    inputFF/jk4/q0_i_1__2_n_0
    SLICE_X1Y25          FDCE                                         r  inputFF/jk4/q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputFF/jk3/q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputFF/jk3/q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.272%)  route 0.225ns (54.728%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE                         0.000     0.000 r  inputFF/jk3/q0_reg/C
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inputFF/jk3/q0_reg/Q
                         net (fo=13, routed)          0.225     0.366    inputFF/jk1/q0_reg_3
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.045     0.411 r  inputFF/jk1/q0_i_1__1/O
                         net (fo=1, routed)           0.000     0.411    inputFF/jk3/q0_reg_3
    SLICE_X1Y25          FDCE                                         r  inputFF/jk3/q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.189ns (36.513%)  route 0.329ns (63.487%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDCE                         0.000     0.000 r  clk_div/counter_reg[0]/C
    SLICE_X1Y27          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clk_div/counter_reg[0]/Q
                         net (fo=3, routed)           0.109     0.250    clk_div/counter[0]
    SLICE_X0Y27          LUT1 (Prop_lut1_I0_O)        0.048     0.298 r  clk_div/counter[0]_i_1/O
                         net (fo=1, routed)           0.220     0.518    clk_div/counter_0[0]
    SLICE_X1Y27          FDCE                                         r  clk_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  clk_div/counter_reg[12]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div/counter_reg[12]/Q
                         net (fo=2, routed)           0.065     0.206    clk_div/counter[12]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.314 r  clk_div/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.226     0.540    clk_div/data0[12]
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.110     0.650 r  clk_div/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.650    clk_div/counter_0[12]
    SLICE_X0Y28          FDCE                                         r  clk_div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  clk_div/counter_reg[16]/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.065     0.206    clk_div/counter[16]
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.314 r  clk_div/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.226     0.540    clk_div/data0[16]
    SLICE_X0Y29          LUT2 (Prop_lut2_I1_O)        0.110     0.650 r  clk_div/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.650    clk_div/counter_0[16]
    SLICE_X0Y29          FDCE                                         r  clk_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE                         0.000     0.000 r  clk_div/counter_reg[20]/C
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div/counter_reg[20]/Q
                         net (fo=2, routed)           0.065     0.206    clk_div/counter[20]
    SLICE_X1Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.314 r  clk_div/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.226     0.540    clk_div/data0[20]
    SLICE_X0Y30          LUT2 (Prop_lut2_I1_O)        0.110     0.650 r  clk_div/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     0.650    clk_div/counter_0[20]
    SLICE_X0Y30          FDCE                                         r  clk_div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_div/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.359ns (55.144%)  route 0.292ns (44.856%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE                         0.000     0.000 r  clk_div/counter_reg[24]/C
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_div/counter_reg[24]/Q
                         net (fo=2, routed)           0.066     0.207    clk_div/counter[24]
    SLICE_X1Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.315 r  clk_div/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.226     0.541    clk_div/data0[24]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.110     0.651 r  clk_div/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     0.651    clk_div/counter_0[24]
    SLICE_X0Y31          FDCE                                         r  clk_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





