$date
	Wed Oct 31 18:56:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testQuadMux $end
$scope module mux $end
$var wire 32 ! din_0 [31:0] $end
$var wire 32 " din_1 [31:0] $end
$var wire 32 # din_2 [31:0] $end
$var wire 32 $ din_3 [31:0] $end
$var wire 2 % sel [1:0] $end
$var reg 32 & mux_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#50000
b100010 &
b0 %
b10100 $
b1001101 #
b1010 "
b100010 !
#100000
b1010 &
b1 %
#150000
b1001101 &
b10 %
#200000
b10100 &
b11 %
#250000
