m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.0
Ealu
Z0 w1587389785
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1
Z7 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ALU.vhd
Z8 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ALU.vhd
l0
L6
V_GeX1UPBgjI6Wz1A1zKPL0
!s100 FnamOmDm6VDNCJO>?SnE13
Z9 OV;C;10.5b;63
32
Z10 !s110 1587390414
!i10b 1
Z11 !s108 1587390414.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ALU.vhd|
Z13 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ALU.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 3 alu 0 22 _GeX1UPBgjI6Wz1A1zKPL0
l42
L22
Vn]E=j_<Ri_Ln4[`^>ZnZ^3
!s100 WS^JH]_QJS^9RQWZ7V_3i2
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ebinarytobcd
Z17 w1587036259
R1
R4
R5
R6
Z18 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/BinaryToBCD.vhd
Z19 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/BinaryToBCD.vhd
l0
L5
Vl>h6bj=Q:P:k]if27QgT[1
!s100 YK;8j5:Ld0NZ^a1o7ab922
R9
32
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/BinaryToBCD.vhd|
Z21 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/BinaryToBCD.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z22 DEx4 work 11 binarytobcd 0 22 l>h6bj=Q:P:k]if27QgT[1
l35
L12
V`V@eEXDCa2oWDLA1bYCHb1
!s100 la[W4e;c^@`CXE>5[@P433
R9
32
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Eclockdividermodule
Z23 w1586945273
Z24 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R4
R5
R6
Z25 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ClockDividerModule.vhd
Z26 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R9
32
R10
!i10b 1
R11
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ClockDividerModule.vhd|
Z28 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ClockDividerModule.vhd|
!i113 1
R14
R15
Asim
R24
R1
R2
R4
R5
Z29 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R9
32
R10
!i10b 1
R11
R27
R28
!i113 1
R14
R15
Ecu
R0
R2
R24
R4
R5
R6
Z30 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/CU.vhd
Z31 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/CU.vhd
l0
L5
VSd`>;eWlE?AW3GZ;8b[lO3
!s100 H8hE?nYoQA3:Q[f2?Z_QF1
R9
32
Z32 !s110 1587390415
!i10b 1
Z33 !s108 1587390415.000000
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/CU.vhd|
Z35 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/CU.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z36 DEx4 work 2 cu 0 22 Sd`>;eWlE?AW3GZ;8b[lO3
l25
L20
V<ia50z:Po6l@zYDbfRe`E1
!s100 h`?`VUCAP@YP?zW772jgC1
R9
32
R32
!i10b 1
R33
R34
R35
!i113 1
R14
R15
Edisplay
R17
R1
R4
R5
R6
Z37 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Display.vhd
Z38 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Display.vhd
l0
L5
Vh<T0k]6^JWl;^BGY14:8L3
!s100 ;E:j_`]T_J<Pf@1lSK[[72
R9
32
R32
!i10b 1
R33
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Display.vhd|
Z40 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Display.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z41 DEx4 work 7 display 0 22 h<T0k]6^JWl;^BGY14:8L3
l24
L16
V?WP[9nkM3nYV:<o=e>mAh2
!s100 zQb96cXHVnU5c?Ff^O]zY3
R9
32
R32
!i10b 1
R33
R39
R40
!i113 1
R14
R15
Ememory
Z42 w1587150461
R2
R24
R4
R5
R6
Z43 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Memory.vhd
Z44 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Memory.vhd
l0
L5
VR3;d=z97S[2h2ec5PE02b1
!s100 1RG1ngQG4_02R=R^j6:S:0
R9
32
R32
!i10b 1
R33
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Memory.vhd|
Z46 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Memory.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z47 DEx4 work 6 memory 0 22 R3;d=z97S[2h2ec5PE02b1
l31
L24
VKZzZ?PbOZC4nF^kCKMC3o2
!s100 iSS6:d@2CM_?CGcTL;[aM1
R9
32
R32
!i10b 1
R33
R45
R46
!i113 1
R14
R15
Enumpad
R17
R1
R4
R5
R6
Z48 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Numpad.vhd
Z49 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Numpad.vhd
l0
L5
V62R@h1RTAID?CAdjAQYF12
!s100 OgTWGjzG1EV[OEoRJT^g33
R9
32
R32
!i10b 1
R33
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Numpad.vhd|
Z51 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/Numpad.vhd|
!i113 1
R14
R15
Asim
R1
R4
R5
Z52 DEx4 work 6 numpad 0 22 62R@h1RTAID?CAdjAQYF12
l40
L18
VWz?6oNd`n_0TT19:PXEIB1
!s100 GD<SRVe4dC6GKo8?J6LIL3
R9
32
R32
!i10b 1
R33
R50
R51
!i113 1
R14
R15
Eprogramcode
R42
R2
R24
R4
R5
R6
Z53 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ProgramCode.vhd
Z54 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ProgramCode.vhd
l0
L5
VEL`3fQ8[:Uf2d[CL_X9Fh0
!s100 ei>fmEU75LHN6^`KU3FfB1
R9
32
R32
!i10b 1
R33
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ProgramCode.vhd|
Z56 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R24
R4
R5
Z57 DEx4 work 11 programcode 0 22 EL`3fQ8[:Uf2d[CL_X9Fh0
l17
L12
V7;^8WVk5A5kC=Xl2gJ>z<1
!s100 b]h@7KG;@l_N_j]SK_`Pd0
R9
32
R32
!i10b 1
R33
R55
R56
!i113 1
R14
R15
Etestbench
Z58 w1587390411
R1
R4
R5
R6
Z59 8C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/TestBench.vhd
Z60 FC:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/TestBench.vhd
l0
L5
VHKE8B9bBlz<mgSDbBU5gh1
!s100 3YHC>;3z0@kjD9QD`JO[i3
R9
32
R32
!i10b 1
R33
Z61 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/TestBench.vhd|
Z62 !s107 C:/Users/marie/Documents/GitHub/EIT4-414/Projekt-Design-FPGA/Flet v1.1/TestBench.vhd|
!i113 1
R14
R15
Asim
R47
R57
R36
R3
R16
R52
R41
R22
R24
R2
R29
R1
R4
R5
Z63 DEx4 work 9 testbench 0 22 HKE8B9bBlz<mgSDbBU5gh1
l42
L8
Ve_H4YkXaU_TON`zkjJjW=1
!s100 ?Gd9[Mb4g@:WGieGVbHf]1
R9
32
R32
!i10b 1
R33
R61
R62
!i113 1
R14
R15
