# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do perspective_transform_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb {C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/signed_divide_delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:35 on Jun 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb" C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/signed_divide_delay.v 
# -- Compiling module signed_divide_delay
# 
# Top level modules:
# 	signed_divide_delay
# End time: 12:17:35 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb {C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:35 on Jun 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb" C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform.v 
# -- Compiling module perspective_transform
# 
# Top level modules:
# 	perspective_transform
# End time: 12:17:35 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb {C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:17:35 on Jun 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb" C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v 
# -- Compiling module perspective_transform_tb
# 
# Top level modules:
# 	perspective_transform_tb
# End time: 12:17:36 on Jun 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  perspective_transform_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" perspective_transform_tb 
# Start time: 12:17:36 on Jun 13,2021
# Loading work.perspective_transform_tb
# Loading work.perspective_transform
# Loading work.signed_divide_delay
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# ** Warning: (vsim-3017) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Too few port connections. Expected 17, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /perspective_transform_tb/dut File: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform.v
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'x_coord_temp_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'y_coord_temp_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'x_coord_temp2_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'y_coord_temp2_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'M1_temp_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'M2_temp_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'M4_temp_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'M5_temp_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'M7_temp_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'M8_temp_check'.
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(97): [TFMPC] - Missing connection for port 'w_check'.
# ** Warning: (vsim-3017) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform.v(87): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /perspective_transform_tb/dut/dx File: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/signed_divide_delay.v
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform.v(87): [TFMPC] - Missing connection for port 'remain'.
# ** Warning: (vsim-3017) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform.v(95): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /perspective_transform_tb/dut/dy File: C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/signed_divide_delay.v
# ** Warning: (vsim-3722) C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform.v(95): [TFMPC] - Missing connection for port 'remain'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# x_coord_adj= 595, y_coord_adj= 662
# x_coord_adj= 117, y_coord_adj= 125
# x_coord_adj= 536, y_coord_adj= 125
# x_coord_adj=   6, y_coord_adj= 478
# x_coord_adj= 648, y_coord_adj= 478
# x_coord_adj= 181, y_coord_adj= 361
# x_coord_adj= 473, y_coord_adj= 361
# x_coord_adj=  14, y_coord_adj= 445
# x_coord_adj= 570, y_coord_adj= 445
# x_coord_adj= 570, y_coord_adj= 445
# ** Note: $finish    : C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v(94)
#    Time: 441 ns  Iteration: 0  Instance: /perspective_transform_tb
# 1
# Break in Module perspective_transform_tb at C:/Users/tansi/Documents/Imperial_College_London/Year2_Project/Group7_design_project/Vision_Subsystem/testing/perspective_transform/perspective_transform_tb/perspective_transform_tb.v line 94
# End time: 12:20:08 on Jun 13,2021, Elapsed time: 0:02:32
# Errors: 0, Warnings: 16
