<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p683" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_683{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_683{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_683{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_683{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#t5_683{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_683{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_683{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_683{left:491px;bottom:1036px;}
#t9_683{left:507px;bottom:1030px;letter-spacing:-0.31px;}
#ta_683{left:541px;bottom:1036px;}
#tb_683{left:556px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tc_683{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_683{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#te_683{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tf_683{left:70px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_683{left:70px;bottom:928px;}
#th_683{left:96px;bottom:932px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#ti_683{left:96px;bottom:915px;letter-spacing:-0.12px;}
#tj_683{left:70px;bottom:889px;}
#tk_683{left:96px;bottom:892px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#tl_683{left:96px;bottom:875px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tm_683{left:70px;bottom:849px;}
#tn_683{left:96px;bottom:852px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#to_683{left:96px;bottom:836px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tp_683{left:96px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_683{left:70px;bottom:792px;}
#tr_683{left:96px;bottom:796px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#ts_683{left:96px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_683{left:70px;bottom:753px;}
#tu_683{left:96px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tv_683{left:96px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_683{left:70px;bottom:681px;letter-spacing:0.14px;}
#tx_683{left:152px;bottom:681px;letter-spacing:0.16px;}
#ty_683{left:70px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_683{left:70px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t10_683{left:394px;bottom:640px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#t11_683{left:576px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.59px;}
#t12_683{left:70px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t13_683{left:70px;bottom:606px;letter-spacing:-0.17px;word-spacing:-0.92px;}
#t14_683{left:70px;bottom:590px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t15_683{left:70px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t16_683{left:70px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_683{left:70px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_683{left:70px;bottom:515px;}
#t19_683{left:77px;bottom:515px;letter-spacing:-0.15px;}
#t1a_683{left:165px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_683{left:70px;bottom:498px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#t1c_683{left:70px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_683{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_683{left:70px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_683{left:70px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_683{left:70px;bottom:399px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1h_683{left:70px;bottom:372px;}
#t1i_683{left:96px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1j_683{left:96px;bottom:359px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1k_683{left:70px;bottom:333px;}
#t1l_683{left:96px;bottom:336px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1m_683{left:70px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1n_683{left:70px;bottom:285px;}
#t1o_683{left:96px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1p_683{left:96px;bottom:272px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1q_683{left:70px;bottom:245px;}
#t1r_683{left:96px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t1s_683{left:96px;bottom:232px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1t_683{left:96px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1u_683{left:70px;bottom:157px;letter-spacing:0.14px;}
#t1v_683{left:152px;bottom:157px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1w_683{left:70px;bottom:133px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1x_683{left:70px;bottom:116px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_683{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_683{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_683{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_683{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_683{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_683{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_683{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_683{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts683" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg683Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg683" style="-webkit-user-select: none;"><object width="935" height="1210" data="683/683.svg" type="image/svg+xml" id="pdf683" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_683" class="t s1_683">Vol. 3B </span><span id="t2_683" class="t s1_683">18-45 </span>
<span id="t3_683" class="t s2_683">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_683" class="t s3_683">Cache Monitoring Technology (CMT) allows an Operating System, Hypervisor or similar system management agent </span>
<span id="t5_683" class="t s3_683">to determine the usage of cache by applications running on the platform. The initial implementation is directed at </span>
<span id="t6_683" class="t s3_683">L3 cache monitoring (currently the last level cache in most server platforms). </span>
<span id="t7_683" class="t s3_683">Memory Bandwidth Monitoring (MBM), introduced in the Intel </span>
<span id="t8_683" class="t s4_683">® </span>
<span id="t9_683" class="t s3_683">Xeon </span>
<span id="ta_683" class="t s4_683">® </span>
<span id="tb_683" class="t s3_683">processor E5 v4 family, builds on the CMT </span>
<span id="tc_683" class="t s3_683">infrastructure to allow monitoring of bandwidth from one level of the cache hierarchy to the next - in this case </span>
<span id="td_683" class="t s3_683">focusing on the L3 cache, which is typically backed directly by system memory. As a result of this implementation, </span>
<span id="te_683" class="t s3_683">memory bandwidth can be monitored. </span>
<span id="tf_683" class="t s3_683">The monitoring mechanisms described provide the following key shared infrastructure features: </span>
<span id="tg_683" class="t s5_683">• </span><span id="th_683" class="t s3_683">A mechanism to enumerate the presence of the monitoring capabilities within the platform (via a CPUID feature </span>
<span id="ti_683" class="t s3_683">bit). </span>
<span id="tj_683" class="t s5_683">• </span><span id="tk_683" class="t s3_683">A framework to enumerate the details of each sub-feature (including CMT and MBM, as discussed later, via </span>
<span id="tl_683" class="t s3_683">CPUID leaves and sub-leaves). </span>
<span id="tm_683" class="t s5_683">• </span><span id="tn_683" class="t s3_683">A mechanism for the OS or Hypervisor to indicate a software-defined ID for each of the software threads (appli- </span>
<span id="to_683" class="t s3_683">cations, virtual machines, etc.) that are scheduled to run on a logical processor. These identifiers are known as </span>
<span id="tp_683" class="t s3_683">Resource Monitoring IDs (RMIDs). </span>
<span id="tq_683" class="t s5_683">• </span><span id="tr_683" class="t s3_683">Mechanisms in hardware to monitor cache occupancy and bandwidth statistics as applicable to a given product </span>
<span id="ts_683" class="t s3_683">generation on a per software-id basis. </span>
<span id="tt_683" class="t s5_683">• </span><span id="tu_683" class="t s3_683">Mechanisms for the OS or Hypervisor to read back the collected metrics such as L3 occupancy or Memory </span>
<span id="tv_683" class="t s3_683">Bandwidth for a given software ID at any point during runtime. </span>
<span id="tw_683" class="t s6_683">18.18.1 </span><span id="tx_683" class="t s6_683">Overview of Cache Monitoring Technology and Memory Bandwidth Monitoring </span>
<span id="ty_683" class="t s3_683">The shared resource monitoring features described in this chapter provide a layer of abstraction between applica- </span>
<span id="tz_683" class="t s3_683">tions and logical processors through the use of </span><span id="t10_683" class="t s7_683">Resource Monitoring ID</span><span id="t11_683" class="t s3_683">s (RMIDs). Each logical processor in the </span>
<span id="t12_683" class="t s3_683">system can be assigned an RMID independently, or multiple logical processors can be assigned to the same RMID </span>
<span id="t13_683" class="t s3_683">value (e.g., to track an application with multiple threads). For each logical processor, only one RMID value is active </span>
<span id="t14_683" class="t s3_683">at a time. This is enforced by the IA32_PQR_ASSOC MSR, which specifies the active RMID of a logical processor. </span>
<span id="t15_683" class="t s3_683">Writing to this MSR by software changes the active RMID of the logical processor from an old value to a new value. </span>
<span id="t16_683" class="t s3_683">The underlying platform shared resource monitoring hardware tracks cache metrics such as cache utilization and </span>
<span id="t17_683" class="t s3_683">misses as a result of memory accesses according to the RMIDs and reports monitored data via a counter register </span>
<span id="t18_683" class="t s3_683">(</span><span id="t19_683" class="t s8_683">IA32_QM_CTR)</span><span id="t1a_683" class="t s3_683">. The specific event types supported vary by generation and can be enumerated via CPUID. Before </span>
<span id="t1b_683" class="t s3_683">reading back monitored data software must configure an event selection MSR (IA32_QM_EVTSEL) to specify which </span>
<span id="t1c_683" class="t s3_683">metric is to be reported, and the specific RMID for which the data should be returned. </span>
<span id="t1d_683" class="t s3_683">Processor support of the monitoring framework and sub-features such as CMT is reported via the CPUID instruc- </span>
<span id="t1e_683" class="t s3_683">tion. The resource type available to the monitoring framework is enumerated via a new leaf function in CPUID. </span>
<span id="t1f_683" class="t s3_683">Reading and writing to the monitoring MSRs requires the RDMSR and WRMSR instructions. </span>
<span id="t1g_683" class="t s3_683">The Cache Monitoring Technology feature set provides the following unique mechanisms: </span>
<span id="t1h_683" class="t s5_683">• </span><span id="t1i_683" class="t s3_683">A mechanism to enumerate the presence and details of the CMT feature as applicable to a given level of the </span>
<span id="t1j_683" class="t s3_683">cache hierarchy, independent of other monitoring features. </span>
<span id="t1k_683" class="t s5_683">• </span><span id="t1l_683" class="t s3_683">CMT-specific event codes to read occupancy for a given level of the cache hierarchy. </span>
<span id="t1m_683" class="t s3_683">The Memory Bandwidth Monitoring feature provides the following unique mechanisms: </span>
<span id="t1n_683" class="t s5_683">• </span><span id="t1o_683" class="t s3_683">A mechanism to enumerate the presence and details of the MBM feature as applicable to a given level of the </span>
<span id="t1p_683" class="t s3_683">cache hierarchy, independent of other monitoring features. </span>
<span id="t1q_683" class="t s5_683">• </span><span id="t1r_683" class="t s3_683">MBM-specific event codes to read bandwidth out to the next level of the hierarchy and various sub-event codes </span>
<span id="t1s_683" class="t s3_683">to read more specific metrics as discussed later (e.g., total bandwidth vs. bandwidth only from local memory </span>
<span id="t1t_683" class="t s3_683">controllers on the same package). </span>
<span id="t1u_683" class="t s6_683">18.18.2 </span><span id="t1v_683" class="t s6_683">Enabling Monitoring: Usage Flow </span>
<span id="t1w_683" class="t s3_683">Figure 18-19 illustrates the key steps for OS/VMM to detect support of shared resource monitoring features such </span>
<span id="t1x_683" class="t s3_683">as CMT and enable resource monitoring for available resource types and monitoring events. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
