E. M. Clarke , E. A. Emerson , A. P. Sistla, Automatic verification of finite-state concurrent systems using temporal logic specifications, ACM Transactions on Programming Languages and Systems (TOPLAS), v.8 n.2, p.244-263, April 1986[doi>10.1145/5397.5399]
Edmund M. Clarke , Thomas Filkorn , Somesh Jha, Exploiting Symmetry In Temporal Logic Model Checking, Proceedings of the 5th International Conference on Computer Aided Verification, p.450-462, June 28-July 01, 1993
Clarke, E. M. and Jha, S. 1995. Symmetry and induction in model checking. Lecture Notes in Computer Science, vol. 1000, Springer-Verlag, New York.
E. Allen Emerson, Temporal and modal logic, Handbook of theoretical computer science (vol. B): formal models and semantics, MIT Press, Cambridge, MA, 1991
E. Allen Emerson , John W. Havlicek , Richard J. Trefler, Virtual Symmetry Reduction, Proceedings of the 15th Annual IEEE Symposium on Logic in Computer Science, p.121, June 26-29, 2000
E. Allen Emerson , Chin-Laung Lei, Modalities for model checking (extended abstract): branching time strikes back, Proceedings of the 12th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.84-96, January 14-16, 1985, New Orleans, Louisiana, USA[doi>10.1145/318593.318620]
E. Allen Emerson , A. Prasad Sistla, Symmetry and model checking, Formal Methods in System Design, v.9 n.1-2, p.105-131, Aug. 1996[doi>10.1007/BF00625970]
E. A. Emerson , A. P. Sistla, Utilizing symmetry when model-checking under fairness assumptions: an automata-theoretic approach, ACM Transactions on Programming Languages and Systems (TOPLAS), v.19 n.4, p.617-638, July 1997[doi>10.1145/262004.262008]
Emerson, E. A. and Trefler, R. J. 1999. From asymmetry to full symmetry: New techniques for symmetry reduction in model checking. In Proceedings of the Conference on Correct Hardware Design and Verification Methods. 142--156.
Patrice Godefroid, Exploiting Symmetry when Model-Checking Software, Proceedings of the IFIP TC6 WG6.1 Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols (FORTE XII) and Protocol Specification, Testing and Verification (PSTV XIX), p.257-275, October 05-08, 1999
Viktor Gyuris , A. Prasad Sistla, On-the-Fly Model Checking Under Fairness that Exploits Symmetry, Formal Methods in System Design, v.15 n.3, p.217-238, Nov. 1999[doi>10.1023/A:1008701202999]
IEEE. 1995. IEEE Standard for High Performance Serial Bus. IEEE Standard 1394. Institution of Eletrical and Eletronic Engineering.
C. Norris Ip , David L. Dill, Better Verification Through Symmetry, Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications, p.97-111, April 26-28, 1993
Robert P. Kurshan, Computer-aided verification of coordinating processes: the automata-theoretic approach, Princeton University Press, Princeton, NJ, 1994
Sighireanu, M. and Mateescu, R. 1999. Validation of the link layer protocol of the IEEE-1394 serial bus ("firewire"): an experiment with E-LOTOS.
Sistla, A. P. and Godefroid, P. 2001. Symmetry and reduced symmetry in model checking. In Lecture Notes in Computer Science, Springer-Verlag, New York, 2102
A. Prasad Sistla , Viktor Gyuris , E. Allen Emerson, SMC: a symmetry-based model checker for verification of safety and liveness properties, ACM Transactions on Software Engineering and Methodology (TOSEM), v.9 n.2, p.133-166, April 2000[doi>10.1145/350887.350891]
