// Seed: 44246236
module module_0 (
    id_1
);
  inout wire id_1;
  logic [7:0][1 'b0] id_2;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3
);
  id_5(
      .id_0(-1),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_2),
      .id_4(id_2),
      .id_5(id_3 || id_3),
      .id_6(id_0),
      .id_7(id_3)
  );
  wire id_6;
  module_0 modCall_1 (id_6);
endmodule
