// Seed: 3811597551
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout id_17;
  inout id_16;
  output id_15;
  output id_14;
  inout id_13;
  inout id_12;
  inout id_11;
  inout id_10;
  input id_9;
  output id_8;
  inout id_7;
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  wire id_17, id_18;
  reg id_19;
  assign id_8 = 1;
  assign id_16[1] = id_19 || id_1[1];
  logic id_20;
  type_26(
      1, 1'b0, id_17[1], 1'b0
  );
  reg id_21 = id_19;
  assign id_12 = id_7 & 1;
  always @(negedge 1) begin
    id_4 <= 1;
    #1 begin
      id_19 <= id_2;
    end
    id_19 <= id_19 & id_7;
  end
  type_0 id_22 (
      .id_0(1),
      .id_1(id_8)
  );
endmodule
