<HTML>

<HEAD>
<TITLE>Classic Timing Analyzer report for Design1</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Classic Timing Analyzer report for Design1</H1>
<H3>Mon Dec 18 10:51:45 2023<BR>
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Timing Analyzer Summary</A></LI>
<LI><A HREF="#3">Timing Analyzer Settings</A></LI>
<LI><A HREF="#4">Clock Settings Summary</A></LI>
<LI><A HREF="#5">Parallel Compilation</A></LI>
<LI><A HREF="#6">Clock Setup: 'OSC_50'</A></LI>
<LI><A HREF="#7">tsu</A></LI>
<LI><A HREF="#8">tco</A></LI>
<LI><A HREF="#9">th</A></LI>
<LI><A HREF="#10">Timing Analyzer Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Slack</TH>
<TH>Required Time</TH>
<TH>Actual Time</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Failed Paths</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tsu</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.749 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5]</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tco</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.904 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v</TD>
<TD ALIGN="LEFT">VGA_SYNC</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case th</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.967 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_end</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Setup: 'OSC_50'</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">155.47 MHz ( period = 6.432 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total number of failed paths</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>From</TH>
<TH>To</TH>
<TH>Entity Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device Name</TD>
<TD ALIGN="LEFT">EP2C35F672C6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing Models</TD>
<TD ALIGN="LEFT">Final</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Default hold multicycle</TD>
<TD ALIGN="LEFT">Same as Multicycle</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut paths between unrelated clock domains</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off read during write signal paths</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off feedback from I/O pins</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Combined Fast/Slow Timing</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore Clock Settings</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Analyze latches as synchronous elements</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Recovery/Removal analysis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Clock Latency</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use TimeQuest Timing Analyzer</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Minimum Core Junction Temperature</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum Core Junction Temperature</TD>
<TD ALIGN="LEFT">85</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of source nodes to report per destination node</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of destination nodes to report</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of paths to report</TD>
<TD ALIGN="LEFT">200</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Minimum Timing Checks</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use Fast Timing Models</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report IO Paths Separately</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform Multicorner Analysis</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Reports the worst-case path for each clock domain and analysis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Reports worst-case timing paths for each clock domain and analysis</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis</TD>
<TD ALIGN="LEFT">100</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Removes common clock path pessimism (CCPP) during slack computation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Output I/O Timing Endpoint</TD>
<TD ALIGN="LEFT">Near End</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Settings Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Clock Node Name</TH>
<TH>Clock Setting Name</TH>
<TH>Type</TH>
<TH>Fmax Requirement</TH>
<TH>Early Latency</TH>
<TH>Late Latency</TH>
<TH>Based on</TH>
<TH>Multiply Base Fmax by</TH>
<TH>Divide Base Fmax by</TH>
<TH>Offset</TH>
<TH>Phase offset</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">User Pin</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parallel Compilation</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Processors</TH>
<TH>Number</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number detected on machine</TD>
<TD ALIGN="LEFT">4</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum allowed</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
</TABLE>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Setup: 'OSC_50'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Actual fmax (period)</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Setup Relationship</TH>
<TH>Required Longest P2P Time</TH>
<TH>Actual Longest P2P Time</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">155.47 MHz ( period = 6.432 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.000 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">155.47 MHz ( period = 6.432 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.000 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.47 MHz ( period = 6.080 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.825 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.47 MHz ( period = 6.080 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.825 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.53 MHz ( period = 6.078 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.wait0</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.826 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">165.23 MHz ( period = 6.052 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.810 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">165.23 MHz ( period = 6.052 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.810 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.94 MHz ( period = 5.850 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|x_int[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.717 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">171.76 MHz ( period = 5.822 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[12]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.607 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.41 MHz ( period = 5.800 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.41 MHz ( period = 5.800 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.41 MHz ( period = 5.800 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.41 MHz ( period = 5.800 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.41 MHz ( period = 5.800 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.65 MHz ( period = 5.792 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[3]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.680 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.65 MHz ( period = 5.792 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[3]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.680 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.07 MHz ( period = 5.778 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.563 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.25 MHz ( period = 5.772 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.950 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.25 MHz ( period = 5.772 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.950 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.61 MHz ( period = 5.760 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.666 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.67 MHz ( period = 5.758 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.665 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.35 MHz ( period = 5.703 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[13]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.488 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.44 MHz ( period = 5.700 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.635 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.44 MHz ( period = 5.700 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.635 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.50 MHz ( period = 5.698 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.wait0</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.636 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.87 MHz ( period = 5.686 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[12]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.471 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.87 MHz ( period = 5.686 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|x_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.628 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.87 MHz ( period = 5.686 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|x_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.628 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.90 MHz ( period = 5.685 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.850 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.90 MHz ( period = 5.685 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.850 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.90 MHz ( period = 5.685 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.850 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.90 MHz ( period = 5.685 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.850 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">175.90 MHz ( period = 5.685 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.850 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">176.06 MHz ( period = 5.680 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[0]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.626 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">176.12 MHz ( period = 5.678 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[0]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.625 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">176.77 MHz ( period = 5.657 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.858 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">176.77 MHz ( period = 5.657 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.858 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">177.24 MHz ( period = 5.642 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.427 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">178.09 MHz ( period = 5.615 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.372 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">178.09 MHz ( period = 5.615 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.372 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">178.09 MHz ( period = 5.615 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.372 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">178.09 MHz ( period = 5.615 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.372 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">178.09 MHz ( period = 5.615 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.372 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">178.19 MHz ( period = 5.612 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.590 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">178.99 MHz ( period = 5.587 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.380 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">178.99 MHz ( period = 5.587 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.380 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">179.12 MHz ( period = 5.583 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.748 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">179.12 MHz ( period = 5.583 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.748 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">179.12 MHz ( period = 5.583 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.748 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">179.12 MHz ( period = 5.583 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.748 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">179.12 MHz ( period = 5.583 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.748 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">179.44 MHz ( period = 5.573 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[12]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.358 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">179.63 MHz ( period = 5.567 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[13]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.352 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">180.02 MHz ( period = 5.555 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.756 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">180.02 MHz ( period = 5.555 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.756 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">180.02 MHz ( period = 5.555 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.699 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">180.70 MHz ( period = 5.534 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[0]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.551 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">180.70 MHz ( period = 5.534 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[0]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.551 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">180.86 MHz ( period = 5.529 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.314 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">181.95 MHz ( period = 5.496 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.659 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">181.95 MHz ( period = 5.496 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.659 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">181.95 MHz ( period = 5.496 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.659 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">181.95 MHz ( period = 5.496 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.659 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">181.95 MHz ( period = 5.496 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.659 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">181.95 MHz ( period = 5.496 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.659 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">182.82 MHz ( period = 5.470 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|x_int[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.527 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.22 MHz ( period = 5.458 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s66a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.260 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.28 MHz ( period = 5.456 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s66a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.258 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.32 MHz ( period = 5.455 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s66a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.257 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.35 MHz ( period = 5.454 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[13]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.239 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.45 MHz ( period = 5.451 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.235 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.52 MHz ( period = 5.449 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.233 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.55 MHz ( period = 5.448 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s06a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.232 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.82 MHz ( period = 5.440 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.607 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.82 MHz ( period = 5.440 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[3]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.505 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.82 MHz ( period = 5.440 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[3]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.505 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.89 MHz ( period = 5.438 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s02a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.231 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.89 MHz ( period = 5.438 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[3]</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.wait0</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.506 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.96 MHz ( period = 5.436 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s02a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.229 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">183.99 MHz ( period = 5.435 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s02a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.228 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">184.23 MHz ( period = 5.428 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.500 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">184.30 MHz ( period = 5.426 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">184.84 MHz ( period = 5.410 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s64a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.202 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">184.91 MHz ( period = 5.408 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s64a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.200 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">184.95 MHz ( period = 5.407 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s64a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.199 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.19 MHz ( period = 5.400 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s44a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.221 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.25 MHz ( period = 5.398 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s44a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.219 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.29 MHz ( period = 5.397 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s44a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.218 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.39 MHz ( period = 5.394 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s37a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.178 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.39 MHz ( period = 5.394 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s00a</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.557 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.46 MHz ( period = 5.392 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s37a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.176 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.49 MHz ( period = 5.391 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s37a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.175 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.84 MHz ( period = 5.381 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.567 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.84 MHz ( period = 5.381 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.567 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.84 MHz ( period = 5.381 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.567 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.84 MHz ( period = 5.381 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.567 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.84 MHz ( period = 5.381 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.567 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">185.84 MHz ( period = 5.381 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.567 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">186.22 MHz ( period = 5.370 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.129 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.09 MHz ( period = 5.345 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|new_code_int</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s_cursor_b</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.508 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.23 MHz ( period = 5.341 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.507 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.23 MHz ( period = 5.341 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.507 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.23 MHz ( period = 5.341 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.507 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.23 MHz ( period = 5.341 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.507 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.23 MHz ( period = 5.341 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.507 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.34 MHz ( period = 5.338 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.505 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.41 MHz ( period = 5.336 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.41 MHz ( period = 5.336 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.41 MHz ( period = 5.336 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.41 MHz ( period = 5.336 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.41 MHz ( period = 5.336 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.41 MHz ( period = 5.336 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.wait1</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.455 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.69 MHz ( period = 5.328 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.69 MHz ( period = 5.328 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.69 MHz ( period = 5.328 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.69 MHz ( period = 5.328 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">187.69 MHz ( period = 5.328 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.093 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.22 MHz ( period = 5.313 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.515 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.22 MHz ( period = 5.313 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.515 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.29 MHz ( period = 5.311 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.089 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.29 MHz ( period = 5.311 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.089 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.29 MHz ( period = 5.311 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.089 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.29 MHz ( period = 5.311 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.089 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.29 MHz ( period = 5.311 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.089 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.29 MHz ( period = 5.311 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.089 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.39 MHz ( period = 5.308 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.101 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.39 MHz ( period = 5.308 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.101 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.47 MHz ( period = 5.306 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|x_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.438 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.47 MHz ( period = 5.306 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|x_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.438 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.68 MHz ( period = 5.300 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.101 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">188.68 MHz ( period = 5.300 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.101 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.21 MHz ( period = 5.285 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s62a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.062 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.29 MHz ( period = 5.283 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s62a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.060 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.32 MHz ( period = 5.282 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s62a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.059 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.39 MHz ( period = 5.280 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check1</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.427 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.43 MHz ( period = 5.279 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s46a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.081 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.43 MHz ( period = 5.279 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s00a</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.465 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.43 MHz ( period = 5.279 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.465 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.43 MHz ( period = 5.279 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.465 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.43 MHz ( period = 5.279 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.465 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.43 MHz ( period = 5.279 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.465 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.43 MHz ( period = 5.279 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.465 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.43 MHz ( period = 5.279 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.465 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.50 MHz ( period = 5.277 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s46a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.079 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.54 MHz ( period = 5.276 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s46a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.078 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.79 MHz ( period = 5.269 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s75a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.053 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.86 MHz ( period = 5.267 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s75a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.051 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">189.90 MHz ( period = 5.266 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s75a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.050 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.40 MHz ( period = 5.252 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.009 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.40 MHz ( period = 5.252 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.009 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.40 MHz ( period = 5.252 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.009 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.40 MHz ( period = 5.252 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.009 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.40 MHz ( period = 5.252 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.009 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.48 MHz ( period = 5.250 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s52a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.028 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.51 MHz ( period = 5.249 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s24a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.080 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.59 MHz ( period = 5.247 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s24a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.078 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.62 MHz ( period = 5.246 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s24a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.077 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">190.66 MHz ( period = 5.245 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s52a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.023 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.13 MHz ( period = 5.232 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|y_int[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.400 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.20 MHz ( period = 5.230 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s_cursor_b</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.416 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.35 MHz ( period = 5.226 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s14a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.048 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.39 MHz ( period = 5.225 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s23a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.046 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.42 MHz ( period = 5.224 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.017 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.42 MHz ( period = 5.224 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.017 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.46 MHz ( period = 5.223 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s23a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.044 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.50 MHz ( period = 5.222 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s23a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.043 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.53 MHz ( period = 5.221 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s14a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.043 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.61 MHz ( period = 5.219 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s52a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.996 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.64 MHz ( period = 5.218 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s51a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.031 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.68 MHz ( period = 5.217 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s52a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.994 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.72 MHz ( period = 5.216 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s52a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.993 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.72 MHz ( period = 5.216 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s51a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.029 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.75 MHz ( period = 5.215 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s51a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.028 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.94 MHz ( period = 5.210 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[3]</TD>
<TD ALIGN="LEFT">kb_xy_module:inst8|x_int[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.397 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.98 MHz ( period = 5.209 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s00a</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.987 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.98 MHz ( period = 5.209 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.375 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.98 MHz ( period = 5.209 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.375 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.98 MHz ( period = 5.209 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.375 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.98 MHz ( period = 5.209 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.375 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">191.98 MHz ( period = 5.209 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.375 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.09 MHz ( period = 5.206 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s01a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.999 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.16 MHz ( period = 5.204 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s01a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.997 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.20 MHz ( period = 5.203 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s01a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.996 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.20 MHz ( period = 5.203 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.989 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.20 MHz ( period = 5.203 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.989 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.20 MHz ( period = 5.203 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.989 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.20 MHz ( period = 5.203 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.989 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.20 MHz ( period = 5.203 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.989 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.49 MHz ( period = 5.195 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s14a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.016 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.57 MHz ( period = 5.193 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s14a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.014 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.60 MHz ( period = 5.192 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s22a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.969 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.60 MHz ( period = 5.192 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s14a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.013 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.68 MHz ( period = 5.190 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s22a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.967 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.72 MHz ( period = 5.189 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s22a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.966 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.90 MHz ( period = 5.184 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s66a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.987 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.98 MHz ( period = 5.182 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[0]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.376 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">192.98 MHz ( period = 5.182 ns )</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[0]</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.376 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">193.01 MHz ( period = 5.181 ns )</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|st_square.s66a</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.990 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">193.01 MHz ( period = 5.181 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.383 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">193.01 MHz ( period = 5.181 ns )</TD>
<TD ALIGN="LEFT">keytest_h_v2:inst7|keycode_int[1]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">OSC_50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.383 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing analysis restricted to 200 rows.</TD>
<TD ALIGN="LEFT">To change the limit use Settings (Assignments menu)</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tsu</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tsu</TH>
<TH>Actual tsu</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.749 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.749 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.036 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.036 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.036 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.036 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.036 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.036 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.036 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.036 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.032 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.032 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.032 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.032 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.032 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.032 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.013 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.013 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.013 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.013 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.013 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.938 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.938 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.938 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.938 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.938 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.910 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.910 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.868 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.868 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.868 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.868 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.693 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.635 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[8]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.635 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[9]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.635 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[10]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.635 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[11]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.635 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[12]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.635 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[13]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.635 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.634 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|data[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.634 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.634 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.634 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.634 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.634 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.634 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.634 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|data[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.366 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.366 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.366 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.366 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.366 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.366 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.978 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.978 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.978 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.912 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.912 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.912 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.912 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.912 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.912 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.912 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.733 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|state.rx_shift</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.733 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|state.rx_idle</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.528 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.528 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.528 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.528 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.526 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.526 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.525 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|j[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.525 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|j[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.525 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|j[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.525 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.525 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.525 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.525 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|j[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.525 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.505 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|color_t[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.505 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.505 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.505 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.505 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.505 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.505 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|color_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.489 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.489 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.489 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.379 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|internal_sel</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.332 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|baud[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.332 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|baud[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.332 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|baud[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.157 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.150 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.150 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.147 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.017 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|state.rx_start</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.981 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.981 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.981 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.981 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.981 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.981 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.981 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.981 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.949 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.895 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.838 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataT[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.838 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataT[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.838 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataT[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.838 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataT[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.836 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataH[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.836 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataH[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.836 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataH[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.836 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataH[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.778 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.776 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.660 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataU[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.660 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataU[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.660 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataU[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.660 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataU[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.645 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.645 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.645 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.175 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.174 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.172 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.171 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.121 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.121 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.120 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.120 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.970 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|frame_type[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.970 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|frame_type[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.970 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|frame_type[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.970 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|frame_type[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.931 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">tx_module:inst6|bit_count[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.931 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">tx_module:inst6|bit_count[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.931 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">tx_module:inst6|bit_count[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.741 ns</TD>
<TD ALIGN="LEFT">COL[1]</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.672 ns</TD>
<TD ALIGN="LEFT">COL[3]</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.602 ns</TD>
<TD ALIGN="LEFT">COL[2]</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.486 ns</TD>
<TD ALIGN="LEFT">COL[0]</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.060 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_W_Keypress</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.324 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_W_Keypress</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.784 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_wait</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.048 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_wait</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.088 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_W_Keypress</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.095 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_W_Keypress</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.496 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_Get_Key</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.496 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_Get_Key</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.735 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_Get_Key</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.735 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_Get_Key</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.736 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_end</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.737 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_end</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tco</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tco</TH>
<TH>Actual tco</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.904 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v</TD>
<TD ALIGN="LEFT">VGA_SYNC</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.656 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_h</TD>
<TD ALIGN="LEFT">VGA_SYNC</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.442 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check1</TD>
<TD ALIGN="LEFT">ROW[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.348 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check1</TD>
<TD ALIGN="LEFT">ROW[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.305 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.kra3</TD>
<TD ALIGN="LEFT">ROW[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.183 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check0</TD>
<TD ALIGN="LEFT">ROW[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.097 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.kra0</TD>
<TD ALIGN="LEFT">ROW[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.096 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check0</TD>
<TD ALIGN="LEFT">ROW[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.015 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.kra1</TD>
<TD ALIGN="LEFT">ROW[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">9.951 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check1</TD>
<TD ALIGN="LEFT">ROW[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">9.707 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check1</TD>
<TD ALIGN="LEFT">ROW[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">9.699 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check0</TD>
<TD ALIGN="LEFT">ROW[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">9.536 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_hs</TD>
<TD ALIGN="LEFT">VGA_HS</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">9.536 ns</TD>
<TD ALIGN="LEFT">tx_module:inst6|tx</TD>
<TD ALIGN="LEFT">UART_TXD</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">9.454 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.check0</TD>
<TD ALIGN="LEFT">ROW[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">9.369 ns</TD>
<TD ALIGN="LEFT">keypad:inst2|current_state.kra2</TD>
<TD ALIGN="LEFT">ROW[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">9.220 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_vs</TD>
<TD ALIGN="LEFT">VGA_VS</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.240 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[0]</TD>
<TD ALIGN="LEFT">VGA_R[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.231 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[9]</TD>
<TD ALIGN="LEFT">VGA_B[9]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.228 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[1]</TD>
<TD ALIGN="LEFT">VGA_B[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.225 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[0]</TD>
<TD ALIGN="LEFT">VGA_B[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.217 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[1]</TD>
<TD ALIGN="LEFT">VGA_G[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.212 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[0]</TD>
<TD ALIGN="LEFT">VGA_G[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.209 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[8]</TD>
<TD ALIGN="LEFT">VGA_B[8]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.203 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[9]</TD>
<TD ALIGN="LEFT">VGA_R[9]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.202 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[7]</TD>
<TD ALIGN="LEFT">VGA_R[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.201 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[8]</TD>
<TD ALIGN="LEFT">VGA_G[8]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.197 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[9]</TD>
<TD ALIGN="LEFT">VGA_G[9]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.188 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[6]</TD>
<TD ALIGN="LEFT">VGA_R[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.187 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[8]</TD>
<TD ALIGN="LEFT">VGA_R[8]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.174 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[3]</TD>
<TD ALIGN="LEFT">VGA_B[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.031 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[4]</TD>
<TD ALIGN="LEFT">VGA_B[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.027 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[5]</TD>
<TD ALIGN="LEFT">VGA_B[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.022 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[2]</TD>
<TD ALIGN="LEFT">VGA_R[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.021 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[1]</TD>
<TD ALIGN="LEFT">VGA_R[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.001 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[6]</TD>
<TD ALIGN="LEFT">VGA_B[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.001 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[7]</TD>
<TD ALIGN="LEFT">VGA_B[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.995 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[5]</TD>
<TD ALIGN="LEFT">VGA_R[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.993 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[4]</TD>
<TD ALIGN="LEFT">VGA_G[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.991 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[5]</TD>
<TD ALIGN="LEFT">VGA_G[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.988 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[3]</TD>
<TD ALIGN="LEFT">VGA_R[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.983 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[2]</TD>
<TD ALIGN="LEFT">VGA_G[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.982 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_r[4]</TD>
<TD ALIGN="LEFT">VGA_R[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.981 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[3]</TD>
<TD ALIGN="LEFT">VGA_G[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.972 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[7]</TD>
<TD ALIGN="LEFT">VGA_G[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.971 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_b[2]</TD>
<TD ALIGN="LEFT">VGA_B[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.953 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_g[6]</TD>
<TD ALIGN="LEFT">VGA_G[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.949 ns</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int</TD>
<TD ALIGN="LEFT">VGA_CLK</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>th</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Minimum Slack</TH>
<TH>Required th</TH>
<TH>Actual th</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.967 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_end</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.966 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_end</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.965 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_Get_Key</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.965 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_Get_Key</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.726 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_Get_Key</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.726 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_Get_Key</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.325 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_W_Keypress</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.325 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_W_Keypress</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.318 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_W_Keypress</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.318 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:USER_CODE|state.st_W_Keypress</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.278 ns</TD>
<TD ALIGN="LEFT">pin_name14</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_wait</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.014 ns</TD>
<TD ALIGN="LEFT">pin_name</TD>
<TD ALIGN="LEFT">register_bank2:GUESS_CODE|state.st_wait</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.256 ns</TD>
<TD ALIGN="LEFT">COL[0]</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.372 ns</TD>
<TD ALIGN="LEFT">COL[2]</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.442 ns</TD>
<TD ALIGN="LEFT">COL[3]</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.511 ns</TD>
<TD ALIGN="LEFT">COL[1]</TD>
<TD ALIGN="LEFT">keypad:inst2|colq[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.701 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">tx_module:inst6|bit_count[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.701 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">tx_module:inst6|bit_count[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.701 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">tx_module:inst6|bit_count[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.740 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|frame_type[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.740 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|frame_type[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.740 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|frame_type[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.740 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|frame_type[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.880 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|state.rx_shift</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.890 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.890 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.891 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.891 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.941 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.942 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.944 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.945 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.268 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|state.rx_idle</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.415 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.415 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.415 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.430 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataU[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.430 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataU[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.430 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataU[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.430 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataU[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.546 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.548 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.606 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataH[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.606 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataH[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.606 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataH[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.606 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataH[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.608 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataT[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.608 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataT[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.608 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataT[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.608 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|dataT[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.665 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.719 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.751 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.751 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.751 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.751 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.751 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.751 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.751 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.751 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_rx:inst4|frame_type[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.787 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|state.rx_start</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.917 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.920 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.920 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.927 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">rx_module2:inst5|rx_data[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.102 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|baud[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.102 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|baud[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.102 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|baud[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.149 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|internal_sel</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.259 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.259 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.259 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.275 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|color_t[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.275 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.275 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.275 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.275 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.275 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.275 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|color_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.295 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|j[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.295 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|j[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.295 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|j[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.295 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.295 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.295 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.295 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|j[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.295 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|i[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.296 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.296 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.298 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.298 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.298 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|x_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.298 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|y_t[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.682 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.682 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.682 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.682 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.682 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.682 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.682 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.748 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.748 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.748 ns</TD>
<TD ALIGN="LEFT">UART_RXD</TD>
<TD ALIGN="LEFT">rx_module2:inst5|bit_count[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.136 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.136 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.136 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.136 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.136 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.136 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|t_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.404 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|data[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.404 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.404 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.404 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.404 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.404 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.404 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.404 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|data[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.405 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[8]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.405 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[9]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.405 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[10]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.405 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[11]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.405 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[12]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.405 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[13]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.405 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.417 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.417 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.463 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.638 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.638 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.638 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.638 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">protocol_tx:inst3|tx_data[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.680 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.680 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.708 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.708 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.708 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.708 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.708 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|sel_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.783 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.783 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.783 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.783 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.783 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.802 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.802 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.802 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.802 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.802 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.802 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.806 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[7]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.806 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.806 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.806 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[4]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.806 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.806 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[1]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.806 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[3]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.806 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[6]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.519 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[2]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.519 ns</TD>
<TD ALIGN="LEFT">KEY[0]</TD>
<TD ALIGN="LEFT">i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5]</TD>
<TD ALIGN="LEFT">OSC_50</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 18 10:51:45 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "OSC_50" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "f_div:inst1|clkout" as buffer
    Info: Detected ripple clock "i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int" as buffer
Info: Clock "OSC_50" has Internal fmax of 155.47 MHz between source register "keypad:inst2|colq[1]" and destination register "kb_xy_module:inst8|y_int[0]" (period= 6.432 ns)
    Info: + Longest register to register delay is 3.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y26_N15; Fanout = 10; REG Node = 'keypad:inst2|colq[1]'
        Info: 2: + IC(0.505 ns) + CELL(0.410 ns) = 0.915 ns; Loc. = LCCOMB_X35_Y26_N8; Fanout = 13; COMB Node = 'keypad:inst2|kpressed~0'
        Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 1.480 ns; Loc. = LCCOMB_X35_Y26_N30; Fanout = 5; COMB Node = 'keypad:inst2|key~1'
        Info: 4: + IC(0.272 ns) + CELL(0.150 ns) = 1.902 ns; Loc. = LCCOMB_X35_Y26_N6; Fanout = 3; COMB Node = 'kb_xy_module:inst8|y_int[0]~1'
        Info: 5: + IC(0.438 ns) + CELL(0.660 ns) = 3.000 ns; Loc. = LCFF_X34_Y26_N11; Fanout = 8; REG Node = 'kb_xy_module:inst8|y_int[0]'
        Info: Total cell delay = 1.495 ns ( 49.83 % )
        Info: Total interconnect delay = 1.505 ns ( 50.17 % )
    Info: - Smallest clock skew is -0.002 ns
        Info: + Shortest clock path from clock "OSC_50" to destination register is 4.265 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'f_div:inst1|clkout'
            Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk'
            Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 4.265 ns; Loc. = LCFF_X34_Y26_N11; Fanout = 8; REG Node = 'kb_xy_module:inst8|y_int[0]'
            Info: Total cell delay = 2.323 ns ( 54.47 % )
            Info: Total interconnect delay = 1.942 ns ( 45.53 % )
        Info: - Longest clock path from clock "OSC_50" to source register is 4.267 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'f_div:inst1|clkout'
            Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk'
            Info: 4: + IC(0.987 ns) + CELL(0.537 ns) = 4.267 ns; Loc. = LCFF_X35_Y26_N15; Fanout = 10; REG Node = 'keypad:inst2|colq[1]'
            Info: Total cell delay = 2.323 ns ( 54.44 % )
            Info: Total interconnect delay = 1.944 ns ( 45.56 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[2]" (data pin = "KEY[0]", clock pin = "OSC_50") is 6.749 ns
    Info: + Longest pin to register delay is 9.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 369; PIN Node = 'KEY[0]'
        Info: 2: + IC(5.733 ns) + CELL(0.420 ns) = 7.015 ns; Loc. = LCCOMB_X30_Y25_N22; Fanout = 8; COMB Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19'
        Info: 3: + IC(0.688 ns) + CELL(0.150 ns) = 7.853 ns; Loc. = LCCOMB_X28_Y25_N30; Fanout = 8; COMB Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22'
        Info: 4: + IC(0.953 ns) + CELL(0.660 ns) = 9.466 ns; Loc. = LCFF_X30_Y24_N25; Fanout = 26; REG Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[2]'
        Info: Total cell delay = 2.092 ns ( 22.10 % )
        Info: Total interconnect delay = 7.374 ns ( 77.90 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "OSC_50" to destination register is 2.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 663; COMB Node = 'OSC_50~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X30_Y24_N25; Fanout = 26; REG Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[2]'
        Info: Total cell delay = 1.536 ns ( 57.29 % )
        Info: Total interconnect delay = 1.145 ns ( 42.71 % )
Info: tco from clock "OSC_50" to destination pin "VGA_SYNC" through register "i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v" is 10.904 ns
    Info: + Longest clock path from clock "OSC_50" to source register is 4.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 2; REG Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|clk_div_two:inst9|clk_int'
        Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G1; Fanout = 393; COMB Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|clk_video:inst3|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk'
        Info: 4: + IC(1.044 ns) + CELL(0.537 ns) = 4.324 ns; Loc. = LCFF_X27_Y19_N1; Fanout = 1; REG Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v'
        Info: Total cell delay = 2.323 ns ( 53.72 % )
        Info: Total interconnect delay = 2.001 ns ( 46.28 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y19_N1; Fanout = 1; REG Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|video_on_v'
        Info: 2: + IC(0.309 ns) + CELL(0.393 ns) = 0.702 ns; Loc. = LCCOMB_X27_Y19_N28; Fanout = 4; COMB Node = 'i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|VGA_SYNC:inst2|vga_sync'
        Info: 3: + IC(2.820 ns) + CELL(2.808 ns) = 6.330 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'VGA_SYNC'
        Info: Total cell delay = 3.201 ns ( 50.57 % )
        Info: Total interconnect delay = 3.129 ns ( 49.43 % )
Info: th for register "register_bank2:USER_CODE|state.st_end" (data pin = "pin_name14", clock pin = "OSC_50") is 1.967 ns
    Info: + Longest clock path from clock "OSC_50" to destination register is 4.290 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 1; REG Node = 'f_div:inst1|clkout'
        Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk'
        Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 4.290 ns; Loc. = LCFF_X35_Y22_N5; Fanout = 2; REG Node = 'register_bank2:USER_CODE|state.st_end'
        Info: Total cell delay = 2.323 ns ( 54.15 % )
        Info: Total interconnect delay = 1.967 ns ( 45.85 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.589 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; PIN Node = 'pin_name14'
        Info: 2: + IC(1.255 ns) + CELL(0.271 ns) = 2.505 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 1; COMB Node = 'register_bank2:USER_CODE|Selector16~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.589 ns; Loc. = LCFF_X35_Y22_N5; Fanout = 2; REG Node = 'register_bank2:USER_CODE|state.st_end'
        Info: Total cell delay = 1.334 ns ( 51.53 % )
        Info: Total interconnect delay = 1.255 ns ( 48.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Mon Dec 18 10:51:46 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

