// Seed: 4233470364
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9,
    output wor id_10
);
  uwire id_12 = id_9;
  wire  id_13;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    output tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7
);
  assign id_4 = 1;
  module_0(
      id_1, id_5, id_4, id_0, id_6, id_4, id_5, id_6, id_6, id_0, id_3
  );
  assign id_1 = 1;
endmodule
