<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="myEFB" module="myEFB" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 03 11 21:54:10.062" version="1.0" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="myEFB.lpc" type="lpc" modified="2012 03 11 21:54:07.578"/>
		<File name="myEFB.v" type="top_level_verilog" modified="2012 03 11 21:54:07.859"/>
		<File name="myEFB_tmpl.v" type="template_verilog" modified="2012 03 11 21:54:07.859"/>
  </Package>
</DiamondModule>
