

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop2'
================================================================
* Date:           Mon Jun 26 15:21:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  24.661 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                              |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |squared_sum_V_2_macply_fu_73  |macply  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        3|        3|         1|          1|          1|     3|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     182|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     182|     70|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_86_1_1_U136  |mux_32_86_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_99_p2   |         +|   0|  0|  10|           2|           1|
    |icmp_ln35_fu_93_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  20|           5|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_40                  |   9|          2|    2|          4|
    |squared_sum_V_fu_44      |   9|          2|  177|        354|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  181|        362|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_40                  |    2|   0|    2|          0|
    |squared_sum_V_fu_44      |  177|   0|  177|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  182|   0|  182|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|grp_macply_fu_1913_p_din1     |  out|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|grp_macply_fu_1913_p_din2     |  out|   85|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|grp_macply_fu_1913_p_din3     |  out|   85|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|grp_macply_fu_1913_p_dout0    |   in|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|grp_macply_fu_1913_p_ready    |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop2|  return value|
|r_in_V_0_2_3_reload           |   in|   86|     ap_none|                   r_in_V_0_2_3_reload|        scalar|
|r_in_V_1_2_3_reload           |   in|   86|     ap_none|                   r_in_V_1_2_3_reload|        scalar|
|r_in_V_2_2_3_reload           |   in|   86|     ap_none|                   r_in_V_2_2_3_reload|        scalar|
|squared_sum_V_4_0_out         |  out|  177|      ap_vld|                 squared_sum_V_4_0_out|       pointer|
|squared_sum_V_4_0_out_ap_vld  |  out|    1|      ap_vld|                 squared_sum_V_4_0_out|       pointer|
+------------------------------+-----+-----+------------+--------------------------------------+--------------+

