/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdmi_rx_fe_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/27/11 10:45p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 16:57:09 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_hdmi_rx_fe_0.h $
 * 
 * Hydra_Software_Devel/1   10/27/11 10:45p vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_RX_FE_0_H__
#define BCHP_HDMI_RX_FE_0_H__

/***************************************************************************
 *HDMI_RX_FE_0 - HDMI Receiver Front End Control Registers 0
 ***************************************************************************/
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL          0x006a6400 /* Software Resets for HDMI Reciever Core */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_3             0x006a6404 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2             0x006a6408 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1             0x006a640c /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0             0x006a6410 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1           0x006a6414 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0           0x006a6418 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL         0x006a641c /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG       0x006a6420 /* Phy Clock Configuration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1   0x006a6424 /* Analog Calibration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2   0x006a6428 /* Analog Calibration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3           0x006a642c /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4           0x006a6430 /* Analog Configuration Register */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_18           0x006a6434 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18       0x006a6438 /* Setting for Range = 18 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_17           0x006a643c /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17       0x006a6440 /* Setting for Range = 17 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_16           0x006a6444 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16       0x006a6448 /* Setting for Range = 16 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_15           0x006a644c /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15       0x006a6450 /* Setting for Range = 15 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_14           0x006a6454 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14       0x006a6458 /* Setting for Range = 14 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_13           0x006a645c /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13       0x006a6460 /* Setting for Range = 13 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_12           0x006a6464 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12       0x006a6468 /* Setting for Range = 12 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_11           0x006a646c /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11       0x006a6470 /* Setting for Range = 11 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_10           0x006a6474 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10       0x006a6478 /* Setting for Range = 10 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_9            0x006a647c /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9        0x006a6480 /* Setting for Range = 9 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_8            0x006a6484 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8        0x006a6488 /* Setting for Range = 8 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_7            0x006a648c /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7        0x006a6490 /* Setting for Range = 7 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_6            0x006a6494 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6        0x006a6498 /* Setting for Range = 6 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_5            0x006a649c /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5        0x006a64a0 /* Setting for Range = 5 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_4            0x006a64a4 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4        0x006a64a8 /* Setting for Range = 4 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_3            0x006a64ac /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3        0x006a64b0 /* Setting for Range = 3 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_2            0x006a64b4 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2        0x006a64b8 /* Setting for Range = 2 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_1            0x006a64bc /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1        0x006a64c0 /* Setting for Range = 1 */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_0            0x006a64c4 /* Ref Range */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0        0x006a64c8 /* Setting for Range = 0 */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0        0x006a64cc /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1        0x006a64d0 /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2        0x006a64d4 /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3        0x006a64d8 /* Analog Status Register */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL             0x006a64dc /* AnalogControl */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0  0x006a64e0 /* Samples 0-5 of HDMI Receiver Phy ADC */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1  0x006a64e4 /* Samples 6-11 of HDMI Receiver Phy ADC */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2  0x006a64e8 /* Samples 12-17 of HDMI Receiver Phy ADC */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3  0x006a64ec /* Samples 18-23 of HDMI Receiver Phy ADC */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0 0x006a64f0 /* Samples 0-7 of HDMI Receiver Phy EQ data */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1 0x006a64f4 /* Samples 8-15 of HDMI Receiver Phy EQ data */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2 0x006a64f8 /* Samples 16-23 of HDMI Receiver Phy EQ data */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS      0x006a64fc /* Monitor current address in the input FIFO */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1 0x006a6500 /* Config registers for reset controller circuit */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2 0x006a6504 /* Config registers for reset controller circuit */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3 0x006a6508 /* Config registers for reset controller circuit */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4 0x006a650c /* Config registers for reset controller circuit */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5 0x006a6510 /* Config registers for reset controller circuit */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL 0x006a6514 /* Mapping controls for HDMI channels */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL        0x006a6518 /* Pixel Clock Frequency Estimation Control Register */
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL      0x006a651c /* Pixel Clock Stopped Threshold */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT            0x006a6520 /* Pixel Clock Count */
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT      0x006a6524 /* Channel 0 Clock Count */
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT      0x006a6528 /* Channel 1 Clock Count */
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT      0x006a652c /* Channel 2 Clock Count */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS         0x006a6530 /* Clock Count Status */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS         0x006a6534 /* Hotplug Status */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL        0x006a6538 /* Hotplug Control */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1        0x006a653c /* Hotplug Config1 */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL  0x006a6540 /* Compare Count */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS   0x006a6544 /* Compare Count */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG     0x006a6548 /* Frequency change configuration */
#define BCHP_HDMI_RX_FE_0_CLOCK_SWITCH_CONFIG    0x006a654c /* Clock switch configuration */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1  0x006a65fc /* SPARE_REG    Register */

/***************************************************************************
 *RESET_CONTROL - Software Resets for HDMI Reciever Core
 ***************************************************************************/
/* HDMI_RX_FE_0 :: RESET_CONTROL :: reserved0 [31:23] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_reserved0_MASK             0xff800000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_reserved0_SHIFT            23

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_ADC_POWER_DOWN [22:22] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ADC_POWER_DOWN_MASK 0x00400000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ADC_POWER_DOWN_SHIFT 22
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_ADC_POWER_DOWN_DEFAULT 1

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_BIAS_POWER_DOWN [21:21] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_BIAS_POWER_DOWN_MASK 0x00200000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_BIAS_POWER_DOWN_SHIFT 21
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_BIAS_POWER_DOWN_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_2_POWER_DOWN [20:20] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_POWER_DOWN_MASK 0x00100000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_POWER_DOWN_SHIFT 20
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_POWER_DOWN_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_1_POWER_DOWN [19:19] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_POWER_DOWN_MASK 0x00080000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_POWER_DOWN_SHIFT 19
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_POWER_DOWN_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_0_POWER_DOWN [18:18] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_POWER_DOWN_MASK 0x00040000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_POWER_DOWN_SHIFT 18
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_POWER_DOWN_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_CLOCK_POWER_DOWN [17:17] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_POWER_DOWN_MASK 0x00020000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_POWER_DOWN_SHIFT 17
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_POWER_DOWN_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_PLL_POWER_DOWN [16:16] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_POWER_DOWN_MASK 0x00010000
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_POWER_DOWN_SHIFT 16
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_POWER_DOWN_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: reserved1 [15:06] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_reserved1_MASK             0x0000ffc0
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_reserved1_SHIFT            6

/* HDMI_RX_FE_0 :: RESET_CONTROL :: MD_REGISTERS_RESET [05:05] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_MD_REGISTERS_RESET_MASK    0x00000020
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_MD_REGISTERS_RESET_SHIFT   5
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_MD_REGISTERS_RESET_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_2_RESET [04:04] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_RESET_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_RESET_SHIFT 4
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_2_RESET_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_1_RESET [03:03] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_RESET_MASK 0x00000008
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_RESET_SHIFT 3
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_1_RESET_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_0_RESET [02:02] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_RESET_MASK 0x00000004
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_RESET_SHIFT 2
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_0_RESET_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_CHANNEL_CLOCK_RESET [01:01] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_RESET_MASK 0x00000002
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_RESET_SHIFT 1
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_CHANNEL_CLOCK_RESET_DEFAULT 0

/* HDMI_RX_FE_0 :: RESET_CONTROL :: ANALOG_PLL_RESET [00:00] */
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_RESET_MASK      0x00000001
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_RESET_SHIFT     0
#define BCHP_HDMI_RX_FE_0_RESET_CONTROL_ANALOG_PLL_RESET_DEFAULT   0

/***************************************************************************
 *PLL_CTRL_3 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CTRL_3 :: reserved0 [31:08] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_3_reserved0_MASK                0xffffff00
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_3_reserved0_SHIFT               8

/* HDMI_RX_FE_0 :: PLL_CTRL_3 :: ANALOG_SPARE_16 [07:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_3_ANALOG_SPARE_16_MASK          0x000000ff
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_3_ANALOG_SPARE_16_SHIFT         0
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_3_ANALOG_SPARE_16_DEFAULT       0

/***************************************************************************
 *PLL_CTRL_2 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CTRL_2 :: ANALOG_SPARE_15 [31:26] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_ANALOG_SPARE_15_MASK          0xfc000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_ANALOG_SPARE_15_SHIFT         26
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_ANALOG_SPARE_15_DEFAULT       0

/* HDMI_RX_FE_0 :: PLL_CTRL_2 :: i_ssc_limit [25:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_i_ssc_limit_MASK              0x03ffffff
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_i_ssc_limit_SHIFT             0
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_2_i_ssc_limit_DEFAULT           0

/***************************************************************************
 *PLL_CTRL_1 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: ANALOG_SPARE_14 [31:29] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_14_MASK          0xe0000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_14_SHIFT         29
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_14_DEFAULT       0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: bypass_por [28:28] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_bypass_por_MASK               0x10000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_bypass_por_SHIFT              28
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_bypass_por_DEFAULT            0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: ndiv_relock [27:27] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ndiv_relock_MASK              0x08000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ndiv_relock_SHIFT             27
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ndiv_relock_DEFAULT           0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: fast_lock [26:26] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_fast_lock_MASK                0x04000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_fast_lock_SHIFT               26
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_fast_lock_DEFAULT             0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: ANALOG_SPARE_19 [25:25] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_19_MASK          0x02000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_19_SHIFT         25
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_19_DEFAULT       0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: pwm_rate [24:23] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_pwm_rate_MASK                 0x01800000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_pwm_rate_SHIFT                23
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_pwm_rate_DEFAULT              0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: ANALOG_SPARE_20 [22:21] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_20_MASK          0x00600000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_20_SHIFT         21
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_ANALOG_SPARE_20_DEFAULT       0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: stat_mode [20:19] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_stat_mode_MASK                0x00180000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_stat_mode_SHIFT               19
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_stat_mode_DEFAULT             0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: stat_select [18:16] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_stat_select_MASK              0x00070000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_stat_select_SHIFT             16
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_stat_select_DEFAULT           0

/* HDMI_RX_FE_0 :: PLL_CTRL_1 :: i_ssc_step [15:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_i_ssc_step_MASK               0x0000ffff
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_i_ssc_step_SHIFT              0
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_1_i_ssc_step_DEFAULT            0

/***************************************************************************
 *PLL_CTRL_0 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: i_ssc_mode [31:31] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_i_ssc_mode_MASK               0x80000000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_i_ssc_mode_SHIFT              31
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_i_ssc_mode_DEFAULT            0

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: ANALOG_SPARE_21 [30:21] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ANALOG_SPARE_21_MASK          0x7fe00000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ANALOG_SPARE_21_SHIFT         21
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ANALOG_SPARE_21_DEFAULT       0

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: inv_clksel [20:20] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_inv_clksel_MASK               0x00100000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_inv_clksel_SHIFT              20
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_inv_clksel_DEFAULT            0

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: ico_aux_ctrl [19:19] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ico_aux_ctrl_MASK             0x00080000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ico_aux_ctrl_SHIFT            19
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ico_aux_ctrl_DEFAULT          0

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: refclk_en [18:18] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_refclk_en_MASK                0x00040000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_refclk_en_SHIFT               18
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_refclk_en_DEFAULT             1

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: stat_update [17:17] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_stat_update_MASK              0x00020000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_stat_update_SHIFT             17
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_stat_update_DEFAULT           0

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: ANALOG_SPARE_13 [16:14] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ANALOG_SPARE_13_MASK          0x0001c000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ANALOG_SPARE_13_SHIFT         14
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_ANALOG_SPARE_13_DEFAULT       0

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: stat_reset [13:13] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_stat_reset_MASK               0x00002000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_stat_reset_SHIFT              13
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_stat_reset_DEFAULT            0

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: dco_ctrl_bypass_en [12:12] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_dco_ctrl_bypass_en_MASK       0x00001000
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_dco_ctrl_bypass_en_SHIFT      12
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_dco_ctrl_bypass_en_DEFAULT    0

/* HDMI_RX_FE_0 :: PLL_CTRL_0 :: dco_ctrl_bypass [11:00] */
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_dco_ctrl_bypass_MASK          0x00000fff
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_dco_ctrl_bypass_SHIFT         0
#define BCHP_HDMI_RX_FE_0_PLL_CTRL_0_dco_ctrl_bypass_DEFAULT       0

/***************************************************************************
 *ANALOG_CFG_1 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: ANALOG_SPARE_12 [31:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ANALOG_SPARE_12_MASK        0xffff0000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ANALOG_SPARE_12_SHIFT       16
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_ANALOG_SPARE_12_DEFAULT     0

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: adc_prog [15:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_adc_prog_MASK               0x0000f000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_adc_prog_SHIFT              12
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_adc_prog_DEFAULT            0

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: rcal_testr [11:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_testr_MASK             0x00000c00
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_testr_SHIFT            10
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_testr_DEFAULT          0

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: i_test_sel [09:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_i_test_sel_MASK             0x00000380
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_i_test_sel_SHIFT            7
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_i_test_sel_DEFAULT          0

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: vrefsel [06:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_vrefsel_MASK                0x00000070
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_vrefsel_SHIFT               4
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_vrefsel_DEFAULT             0

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: rcal_seldiv [03:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_seldiv_MASK            0x0000000c
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_seldiv_SHIFT           2
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_seldiv_DEFAULT         0

/* HDMI_RX_FE_0 :: ANALOG_CFG_1 :: rcal_selavg [01:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_selavg_MASK            0x00000003
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_selavg_SHIFT           0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_1_rcal_selavg_DEFAULT         0

/***************************************************************************
 *ANALOG_CFG_0 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ANALOG_SPARE_11 [31:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ANALOG_SPARE_11_MASK        0xffffff00
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ANALOG_SPARE_11_SHIFT       8
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ANALOG_SPARE_11_DEFAULT     0

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: eq_enb [07:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_eq_enb_MASK                 0x00000080
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_eq_enb_SHIFT                7
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_eq_enb_DEFAULT              0

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: pi_ctrl [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_pi_ctrl_MASK                0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_pi_ctrl_SHIFT               6
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_pi_ctrl_DEFAULT             0

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: idacstep [05:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_idacstep_MASK               0x00000030
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_idacstep_SHIFT              4
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_idacstep_DEFAULT            0

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: prog_constgm [03:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_prog_constgm_MASK           0x0000000c
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_prog_constgm_SHIFT          2
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_prog_constgm_DEFAULT        0

/* HDMI_RX_FE_0 :: ANALOG_CFG_0 :: ANALOG_SPARE_10 [01:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ANALOG_SPARE_10_MASK        0x00000003
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ANALOG_SPARE_10_SHIFT       0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_0_ANALOG_SPARE_10_DEFAULT     0

/***************************************************************************
 *LOOP_FILT_CTRL - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: eqhf_en [31:31] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eqhf_en_MASK              0x80000000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eqhf_en_SHIFT             31
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eqhf_en_DEFAULT           1

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: eqmf_en [30:30] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eqmf_en_MASK              0x40000000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eqmf_en_SHIFT             30
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eqmf_en_DEFAULT           1

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: eq_frange_enb [29:29] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eq_frange_enb_MASK        0x20000000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eq_frange_enb_SHIFT       29
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_eq_frange_enb_DEFAULT     0

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: aeq_enable [28:28] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_aeq_enable_MASK           0x10000000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_aeq_enable_SHIFT          28
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_aeq_enable_DEFAULT        1

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: aeq_freeze [27:27] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_aeq_freeze_MASK           0x08000000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_aeq_freeze_SHIFT          27
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_aeq_freeze_DEFAULT        0

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: i_eqst [26:23] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_i_eqst_MASK               0x07800000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_i_eqst_SHIFT              23
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_i_eqst_DEFAULT            0

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: i_exteq_en [22:22] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_i_exteq_en_MASK           0x00400000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_i_exteq_en_SHIFT          22
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_i_exteq_en_DEFAULT        0

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: ANALOG_SPARE_9 [21:19] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_ANALOG_SPARE_9_MASK       0x00380000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_ANALOG_SPARE_9_SHIFT      19
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_ANALOG_SPARE_9_DEFAULT    0

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: vofs_inv [18:18] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_vofs_inv_MASK             0x00040000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_vofs_inv_SHIFT            18
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_vofs_inv_DEFAULT          0

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: pi_div2 [17:17] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_pi_div2_MASK              0x00020000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_pi_div2_SHIFT             17
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_pi_div2_DEFAULT           0

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: pi_div2_en [16:16] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_pi_div2_en_MASK           0x00010000
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_pi_div2_en_SHIFT          16
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_pi_div2_en_DEFAULT        0

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: rclkratio_map [15:08] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_rclkratio_map_MASK        0x0000ff00
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_rclkratio_map_SHIFT       8
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_rclkratio_map_DEFAULT     106

/* HDMI_RX_FE_0 :: LOOP_FILT_CTRL :: datarate_map [07:00] */
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_datarate_map_MASK         0x000000ff
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_datarate_map_SHIFT        0
#define BCHP_HDMI_RX_FE_0_LOOP_FILT_CTRL_datarate_map_DEFAULT      164

/***************************************************************************
 *PHY_CLOCK_CONFIG - Phy Clock Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: reserved0 [31:10] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_reserved0_MASK          0xfffffc00
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_reserved0_SHIFT         10

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: INV_ADC_CLK [09:09] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_ADC_CLK_MASK        0x00000200
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_ADC_CLK_SHIFT       9
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_ADC_CLK_DEFAULT     0

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: INV_CH_2_CLK [08:08] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_2_CLK_MASK       0x00000100
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_2_CLK_SHIFT      8
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_2_CLK_DEFAULT    1

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: INV_CH_1_CLK [07:07] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_1_CLK_MASK       0x00000080
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_1_CLK_SHIFT      7
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_1_CLK_DEFAULT    1

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: INV_CH_0_CLK [06:06] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_0_CLK_MASK       0x00000040
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_0_CLK_SHIFT      6
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_INV_CH_0_CLK_DEFAULT    1

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: ALLOW_CLK_BYPASS [05:05] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_ALLOW_CLK_BYPASS_MASK   0x00000020
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_ALLOW_CLK_BYPASS_SHIFT  5
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_ALLOW_CLK_BYPASS_DEFAULT 1

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: BYPASS_PIX_CLK_EN [04:04] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_PIX_CLK_EN_MASK  0x00000010
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_PIX_CLK_EN_SHIFT 4
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_PIX_CLK_EN_DEFAULT 0

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: CH_BYPASS_CLK_EN [03:03] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CH_BYPASS_CLK_EN_MASK   0x00000008
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CH_BYPASS_CLK_EN_SHIFT  3
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_CH_BYPASS_CLK_EN_DEFAULT 0

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: BYPASS_CH_2_INPUT [02:02] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_2_INPUT_MASK  0x00000004
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_2_INPUT_SHIFT 2
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_2_INPUT_DEFAULT 0

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: BYPASS_CH_1_INPUT [01:01] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_1_INPUT_MASK  0x00000002
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_1_INPUT_SHIFT 1
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_1_INPUT_DEFAULT 0

/* HDMI_RX_FE_0 :: PHY_CLOCK_CONFIG :: BYPASS_CH_0_INPUT [00:00] */
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_0_INPUT_MASK  0x00000001
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_0_INPUT_SHIFT 0
#define BCHP_HDMI_RX_FE_0_PHY_CLOCK_CONFIG_BYPASS_CH_0_INPUT_DEFAULT 0

/***************************************************************************
 *ANALOG_CALIBRATION_1 - Analog Calibration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved0_MASK      0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved0_SHIFT     30

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: cal50_override_data [29:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_cal50_override_data_MASK 0x3f000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_cal50_override_data_SHIFT 24
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_cal50_override_data_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: reserved1 [23:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved1_MASK      0x00c00000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved1_SHIFT     22

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: i_phy_cal50_master_data [21:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_i_phy_cal50_master_data_MASK 0x003f0000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_i_phy_cal50_master_data_SHIFT 16

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: reserved2 [15:14] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved2_MASK      0x0000c000
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved2_SHIFT     14

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: o_phy_cal50_master_data [13:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_o_phy_cal50_master_data_MASK 0x00003f00
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_o_phy_cal50_master_data_SHIFT 8

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: reserved3 [07:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved3_MASK      0x000000fc
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_reserved3_SHIFT     2

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: enable_cal_override_data [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_enable_cal_override_data_MASK 0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_enable_cal_override_data_SHIFT 1
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_enable_cal_override_data_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_1 :: cal_master [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_cal_master_MASK     0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_1_cal_master_SHIFT    0

/***************************************************************************
 *ANALOG_CALIBRATION_2 - Analog Calibration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_2 :: reserved0 [31:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_reserved0_MASK      0xfffffffe
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_reserved0_SHIFT     1

/* HDMI_RX_FE_0 :: ANALOG_CALIBRATION_2 :: RESET [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_RESET_MASK          0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_RESET_SHIFT         0
#define BCHP_HDMI_RX_FE_0_ANALOG_CALIBRATION_2_RESET_DEFAULT       0

/***************************************************************************
 *ANALOG_CFG_3 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: USE_TP_IN_FOR_ADC_DATA [31:31] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_TP_IN_FOR_ADC_DATA_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_TP_IN_FOR_ADC_DATA_SHIFT 31
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_TP_IN_FOR_ADC_DATA_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: ADC_CAPTURE_BEGIN [30:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_ADC_CAPTURE_BEGIN_MASK      0x40000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_ADC_CAPTURE_BEGIN_SHIFT     30
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_ADC_CAPTURE_BEGIN_DEFAULT   0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: USE_CDR_LOCK [29:29] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_CDR_LOCK_MASK           0x20000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_CDR_LOCK_SHIFT          29
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_USE_CDR_LOCK_DEFAULT        0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_PLL_ON_REF_UPDATE [28:28] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_REF_UPDATE_MASK 0x10000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_REF_UPDATE_SHIFT 28
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_REF_UPDATE_DEFAULT 1

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_PLL_ON_CLOCK_STOP [27:27] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_CLOCK_STOP_MASK 0x08000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_CLOCK_STOP_SHIFT 27
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_PLL_ON_CLOCK_STOP_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_CH_ON_PLL_LOCK_P [26:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_P_MASK 0x04000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_P_SHIFT 26
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_P_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_CH_ON_PLL_LOCK_N [25:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_N_MASK 0x02000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_N_SHIFT 25
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_PLL_LOCK_N_DEFAULT 1

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_CH_ON_SYMBOL_LOSS [24:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_SYMBOL_LOSS_MASK 0x01000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_SYMBOL_LOSS_SHIFT 24
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_SYMBOL_LOSS_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: RESET_CH_ON_CLOCK_MISMATCH [23:23] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_CLOCK_MISMATCH_MASK 0x00800000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_CLOCK_MISMATCH_SHIFT 23
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_RESET_CH_ON_CLOCK_MISMATCH_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: PLL_RESET_TIME [22:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_PLL_RESET_TIME_MASK         0x00400000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_PLL_RESET_TIME_SHIFT        22
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_PLL_RESET_TIME_DEFAULT      0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: reserved0 [21:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_reserved0_MASK              0x003fff00
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_reserved0_SHIFT             8

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: FORCE_PLL_LOCK_LOW [07:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_LOW_MASK     0x00000080
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_LOW_SHIFT    7
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_LOW_DEFAULT  0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: FORCE_PLL_LOCK_HIGH [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_HIGH_MASK    0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_HIGH_SHIFT   6
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_FORCE_PLL_LOCK_HIGH_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: OVER_RIDE_REF_RANGE [05:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_OVER_RIDE_REF_RANGE_MASK    0x00000020
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_OVER_RIDE_REF_RANGE_SHIFT   5
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_OVER_RIDE_REF_RANGE_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CFG_3 :: REF_RANGE_FORCE_VALUE [04:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REF_RANGE_FORCE_VALUE_MASK  0x0000001f
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REF_RANGE_FORCE_VALUE_SHIFT 0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_3_REF_RANGE_FORCE_VALUE_DEFAULT 1

/***************************************************************************
 *ANALOG_CFG_4 - Analog Configuration Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CFG_4 :: reserved0 [31:27] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_reserved0_MASK              0xf8000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_reserved0_SHIFT             27

/* HDMI_RX_FE_0 :: ANALOG_CFG_4 :: VDD1V_SEL [26:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_VDD1V_SEL_MASK              0x04000000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_VDD1V_SEL_SHIFT             26
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_VDD1V_SEL_DEFAULT           0

/* HDMI_RX_FE_0 :: ANALOG_CFG_4 :: reserved1 [25:23] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_reserved1_MASK              0x03800000
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_reserved1_SHIFT             23

/* HDMI_RX_FE_0 :: ANALOG_CFG_4 :: PLL_NDIV_FRAC [22:03] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_PLL_NDIV_FRAC_MASK          0x007ffff8
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_PLL_NDIV_FRAC_SHIFT         3
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_PLL_NDIV_FRAC_DEFAULT       0

/* HDMI_RX_FE_0 :: ANALOG_CFG_4 :: RX3_RESETB [02:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_RX3_RESETB_MASK             0x00000004
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_RX3_RESETB_SHIFT            2
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_RX3_RESETB_DEFAULT          0

/* HDMI_RX_FE_0 :: ANALOG_CFG_4 :: RX3_POWERDOWN [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_RX3_POWERDOWN_MASK          0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_RX3_POWERDOWN_SHIFT         1
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_RX3_POWERDOWN_DEFAULT       1

/* HDMI_RX_FE_0 :: ANALOG_CFG_4 :: DP_HDMI_MODE_SEL [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_DP_HDMI_MODE_SEL_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_DP_HDMI_MODE_SEL_SHIFT      0
#define BCHP_HDMI_RX_FE_0_ANALOG_CFG_4_DP_HDMI_MODE_SEL_DEFAULT    0

/***************************************************************************
 *REF_RANGE_18 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_18 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_18_reserved0_MASK              0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_18_reserved0_SHIFT             16

/* HDMI_RX_FE_0 :: REF_RANGE_18 :: RANGE_18_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_18_RANGE_18_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_18_RANGE_18_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_18_RANGE_18_MIN_DEFAULT        1

/***************************************************************************
 *SETTING_RANGE_18 - Setting for Range = 18
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_FREQSEL_DEFAULT         63

/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_PDIV_DEFAULT            3

/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_NDIV_DEFAULT            30

/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KP_DEFAULT              11

/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KI_DEFAULT              4

/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_VCO_DIV2_DEFAULT        1

/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_REF_DOUBLE_EN_DEFAULT   1

/* HDMI_RX_FE_0 :: SETTING_RANGE_18 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_18_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_17 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_17 :: RANGE_17_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_17_RANGE_17_MAX_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_17_RANGE_17_MAX_SHIFT          16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_17_RANGE_17_MAX_DEFAULT        65535

/* HDMI_RX_FE_0 :: REF_RANGE_17 :: RANGE_17_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_17_RANGE_17_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_17_RANGE_17_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_17_RANGE_17_MIN_DEFAULT        1

/***************************************************************************
 *SETTING_RANGE_17 - Setting for Range = 17
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_FREQSEL_DEFAULT         62

/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_PDIV_DEFAULT            3

/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_NDIV_DEFAULT            30

/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KP_DEFAULT              9

/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KI_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_VCO_DIV2_DEFAULT        0

/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_REF_DOUBLE_EN_DEFAULT   0

/* HDMI_RX_FE_0 :: SETTING_RANGE_17 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_17_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_16 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_16 :: RANGE_16_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_16_RANGE_16_MAX_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_16_RANGE_16_MAX_SHIFT          16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_16_RANGE_16_MAX_DEFAULT        1

/* HDMI_RX_FE_0 :: REF_RANGE_16 :: RANGE_16_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_16_RANGE_16_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_16_RANGE_16_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_16_RANGE_16_MIN_DEFAULT        2969

/***************************************************************************
 *SETTING_RANGE_16 - Setting for Range = 16
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_FREQSEL_DEFAULT         63

/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_PDIV_DEFAULT            4

/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_NDIV_DEFAULT            40

/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KP_DEFAULT              10

/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KI_DEFAULT              4

/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_VCO_DIV2_DEFAULT        0

/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_REF_DOUBLE_EN_DEFAULT   0

/* HDMI_RX_FE_0 :: SETTING_RANGE_16 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_16_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_15 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_15 :: RANGE_15_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_15_RANGE_15_MAX_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_15_RANGE_15_MAX_SHIFT          16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_15_RANGE_15_MAX_DEFAULT        2949

/* HDMI_RX_FE_0 :: REF_RANGE_15 :: RANGE_15_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_15_RANGE_15_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_15_RANGE_15_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_15_RANGE_15_MIN_DEFAULT        2999

/***************************************************************************
 *SETTING_RANGE_15 - Setting for Range = 15
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_FREQSEL_DEFAULT         62

/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_PDIV_DEFAULT            3

/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_NDIV_DEFAULT            30

/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KP_DEFAULT              10

/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KI_DEFAULT              4

/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_VCO_DIV2_DEFAULT        0

/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_REF_DOUBLE_EN_DEFAULT   0

/* HDMI_RX_FE_0 :: SETTING_RANGE_15 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_15_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_14 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_14 :: RANGE_14_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_14_RANGE_14_MAX_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_14_RANGE_14_MAX_SHIFT          16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_14_RANGE_14_MAX_DEFAULT        2979

/* HDMI_RX_FE_0 :: REF_RANGE_14 :: RANGE_14_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_14_RANGE_14_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_14_RANGE_14_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_14_RANGE_14_MIN_DEFAULT        3259

/***************************************************************************
 *SETTING_RANGE_14 - Setting for Range = 14
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_FREQSEL_DEFAULT         61

/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_PDIV_DEFAULT            3

/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_NDIV_DEFAULT            30

/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KP_DEFAULT              10

/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KI_DEFAULT              4

/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_VCO_DIV2_DEFAULT        0

/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_REF_DOUBLE_EN_DEFAULT   0

/* HDMI_RX_FE_0 :: SETTING_RANGE_14 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_14_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_13 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_13 :: RANGE_13_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_13_RANGE_13_MAX_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_13_RANGE_13_MAX_SHIFT          16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_13_RANGE_13_MAX_DEFAULT        3235

/* HDMI_RX_FE_0 :: REF_RANGE_13 :: RANGE_13_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_13_RANGE_13_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_13_RANGE_13_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_13_RANGE_13_MIN_DEFAULT        3567

/***************************************************************************
 *SETTING_RANGE_13 - Setting for Range = 13
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_FREQSEL_DEFAULT         60

/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_PDIV_DEFAULT            3

/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_NDIV_DEFAULT            30

/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KP_DEFAULT              10

/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KI_DEFAULT              4

/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_VCO_DIV2_DEFAULT        0

/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_REF_DOUBLE_EN_DEFAULT   0

/* HDMI_RX_FE_0 :: SETTING_RANGE_13 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_13_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_12 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_12 :: RANGE_12_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_12_RANGE_12_MAX_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_12_RANGE_12_MAX_SHIFT          16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_12_RANGE_12_MAX_DEFAULT        3539

/* HDMI_RX_FE_0 :: REF_RANGE_12 :: RANGE_12_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_12_RANGE_12_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_12_RANGE_12_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_12_RANGE_12_MIN_DEFAULT        3941

/***************************************************************************
 *SETTING_RANGE_12 - Setting for Range = 12
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_FREQSEL_DEFAULT         59

/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_PDIV_DEFAULT            3

/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_NDIV_DEFAULT            30

/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KP_DEFAULT              10

/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KI_DEFAULT              4

/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_VCO_DIV2_DEFAULT        0

/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_REF_DOUBLE_EN_DEFAULT   0

/* HDMI_RX_FE_0 :: SETTING_RANGE_12 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_12_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_11 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_11 :: RANGE_11_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_11_RANGE_11_MAX_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_11_RANGE_11_MAX_SHIFT          16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_11_RANGE_11_MAX_DEFAULT        3906

/* HDMI_RX_FE_0 :: REF_RANGE_11 :: RANGE_11_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_11_RANGE_11_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_11_RANGE_11_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_11_RANGE_11_MIN_DEFAULT        4402

/***************************************************************************
 *SETTING_RANGE_11 - Setting for Range = 11
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_FREQSEL_DEFAULT         58

/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_PDIV_DEFAULT            3

/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_NDIV_DEFAULT            30

/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KP_DEFAULT              10

/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KI_DEFAULT              4

/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_VCO_DIV2_DEFAULT        0

/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_REF_DOUBLE_EN_DEFAULT   0

/* HDMI_RX_FE_0 :: SETTING_RANGE_11 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_11_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_10 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_10 :: RANGE_10_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_10_RANGE_10_MAX_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_10_RANGE_10_MAX_SHIFT          16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_10_RANGE_10_MAX_DEFAULT        4358

/* HDMI_RX_FE_0 :: REF_RANGE_10 :: RANGE_10_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_10_RANGE_10_MIN_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_10_RANGE_10_MIN_SHIFT          0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_10_RANGE_10_MIN_DEFAULT        4943

/***************************************************************************
 *SETTING_RANGE_10 - Setting for Range = 10
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_FREQSEL_MASK            0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_FREQSEL_SHIFT           26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_FREQSEL_DEFAULT         57

/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_PDIV_MASK               0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_PDIV_SHIFT              23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_PDIV_DEFAULT            3

/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_NDIV_MASK               0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_NDIV_SHIFT              13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_NDIV_DEFAULT            30

/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KP_MASK                 0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KP_SHIFT                9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KP_DEFAULT              10

/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KI_MASK                 0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KI_SHIFT                6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KI_DEFAULT              4

/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KA_MASK                 0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KA_SHIFT                3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_KA_DEFAULT              3

/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_VCO_DIV2_MASK           0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_VCO_DIV2_SHIFT          2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_VCO_DIV2_DEFAULT        0

/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_REF_DOUBLE_EN_MASK      0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_REF_DOUBLE_EN_SHIFT     1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_REF_DOUBLE_EN_DEFAULT   0

/* HDMI_RX_FE_0 :: SETTING_RANGE_10 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_REF_ALT_OFFS_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_REF_ALT_OFFS_SHIFT      0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_10_REF_ALT_OFFS_DEFAULT    0

/***************************************************************************
 *REF_RANGE_9 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_9 :: RANGE_9_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_9_RANGE_9_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_9_RANGE_9_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_9_RANGE_9_MAX_DEFAULT          4888

/* HDMI_RX_FE_0 :: REF_RANGE_9 :: RANGE_9_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_9_RANGE_9_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_9_RANGE_9_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_9_RANGE_9_MIN_DEFAULT          5600

/***************************************************************************
 *SETTING_RANGE_9 - Setting for Range = 9
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_FREQSEL_DEFAULT          56

/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_PDIV_DEFAULT             3

/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_NDIV_DEFAULT             30

/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KP_DEFAULT               10

/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KI_DEFAULT               4

/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_KA_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_REF_DOUBLE_EN_DEFAULT    0

/* HDMI_RX_FE_0 :: SETTING_RANGE_9 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_9_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_8 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_8 :: RANGE_8_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_8_RANGE_8_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_8_RANGE_8_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_8_RANGE_8_MAX_DEFAULT          5530

/* HDMI_RX_FE_0 :: REF_RANGE_8 :: RANGE_8_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_8_RANGE_8_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_8_RANGE_8_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_8_RANGE_8_MIN_DEFAULT          6365

/***************************************************************************
 *SETTING_RANGE_8 - Setting for Range = 8
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_FREQSEL_DEFAULT          54

/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_PDIV_DEFAULT             2

/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_NDIV_DEFAULT             40

/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KP_DEFAULT               10

/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KI_DEFAULT               4

/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_KA_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_REF_DOUBLE_EN_DEFAULT    0

/* HDMI_RX_FE_0 :: SETTING_RANGE_8 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_8_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_7 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_7 :: RANGE_7_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_7_RANGE_7_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_7_RANGE_7_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_7_RANGE_7_MAX_DEFAULT          6275

/* HDMI_RX_FE_0 :: REF_RANGE_7 :: RANGE_7_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_7_RANGE_7_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_7_RANGE_7_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_7_RANGE_7_MIN_DEFAULT          7373

/***************************************************************************
 *SETTING_RANGE_7 - Setting for Range = 7
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_FREQSEL_DEFAULT          52

/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_PDIV_DEFAULT             2

/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_NDIV_DEFAULT             40

/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KP_DEFAULT               10

/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KI_DEFAULT               4

/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_KA_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_REF_DOUBLE_EN_DEFAULT    0

/* HDMI_RX_FE_0 :: SETTING_RANGE_7 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_7_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_6 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_6 :: RANGE_6_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_6_RANGE_6_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_6_RANGE_6_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_6_RANGE_6_MAX_DEFAULT          7252

/* HDMI_RX_FE_0 :: REF_RANGE_6 :: RANGE_6_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_6_RANGE_6_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_6_RANGE_6_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_6_RANGE_6_MIN_DEFAULT          8892

/***************************************************************************
 *SETTING_RANGE_6 - Setting for Range = 6
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_FREQSEL_DEFAULT          50

/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_PDIV_DEFAULT             2

/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_NDIV_DEFAULT             40

/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KP_DEFAULT               10

/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KI_DEFAULT               4

/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_KA_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_REF_DOUBLE_EN_DEFAULT    0

/* HDMI_RX_FE_0 :: SETTING_RANGE_6 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_6_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_5 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_5 :: RANGE_5_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_5_RANGE_5_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_5_RANGE_5_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_5_RANGE_5_MAX_DEFAULT          8717

/* HDMI_RX_FE_0 :: REF_RANGE_5 :: RANGE_5_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_5_RANGE_5_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_5_RANGE_5_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_5_RANGE_5_MIN_DEFAULT          11199

/***************************************************************************
 *SETTING_RANGE_5 - Setting for Range = 5
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_FREQSEL_DEFAULT          48

/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_PDIV_DEFAULT             1

/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_NDIV_DEFAULT             20

/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KP_DEFAULT               10

/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KI_DEFAULT               4

/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_KA_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_REF_DOUBLE_EN_DEFAULT    0

/* HDMI_RX_FE_0 :: SETTING_RANGE_5 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_5_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_4 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_4 :: RANGE_4_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_4_RANGE_4_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_4_RANGE_4_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_4_RANGE_4_MAX_DEFAULT          11059

/* HDMI_RX_FE_0 :: REF_RANGE_4 :: RANGE_4_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_4_RANGE_4_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_4_RANGE_4_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_4_RANGE_4_MIN_DEFAULT          18056

/***************************************************************************
 *SETTING_RANGE_4 - Setting for Range = 4
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_FREQSEL_DEFAULT          44

/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_PDIV_DEFAULT             1

/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_NDIV_DEFAULT             40

/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KP_DEFAULT               10

/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KI_DEFAULT               4

/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_KA_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_REF_DOUBLE_EN_DEFAULT    0

/* HDMI_RX_FE_0 :: SETTING_RANGE_4 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_4_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_3 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_3 :: RANGE_3_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_3_RANGE_3_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_3_RANGE_3_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_3_RANGE_3_MAX_DEFAULT          17348

/* HDMI_RX_FE_0 :: REF_RANGE_3 :: RANGE_3_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_3_RANGE_3_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_3_RANGE_3_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_3_RANGE_3_MIN_DEFAULT          22686

/***************************************************************************
 *SETTING_RANGE_3 - Setting for Range = 3
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_FREQSEL_DEFAULT          40

/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_PDIV_DEFAULT             1

/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_NDIV_DEFAULT             20

/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KP_DEFAULT               10

/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KI_DEFAULT               4

/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_KA_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_REF_DOUBLE_EN_DEFAULT    1

/* HDMI_RX_FE_0 :: SETTING_RANGE_3 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_3_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_2 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_2 :: RANGE_2_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_2_RANGE_2_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_2_RANGE_2_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_2_RANGE_2_MAX_DEFAULT          22118

/* HDMI_RX_FE_0 :: REF_RANGE_2 :: RANGE_2_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_2_RANGE_2_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_2_RANGE_2_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_2_RANGE_2_MIN_DEFAULT          36864

/***************************************************************************
 *SETTING_RANGE_2 - Setting for Range = 2
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_FREQSEL_DEFAULT          32

/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_PDIV_DEFAULT             1

/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_NDIV_DEFAULT             40

/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KP_DEFAULT               10

/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KI_DEFAULT               4

/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_KA_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_REF_DOUBLE_EN_DEFAULT    1

/* HDMI_RX_FE_0 :: SETTING_RANGE_2 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_2_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_1 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_1 :: RANGE_1_MAX [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_1_RANGE_1_MAX_MASK             0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_1_RANGE_1_MAX_SHIFT            16
#define BCHP_HDMI_RX_FE_0_REF_RANGE_1_RANGE_1_MAX_DEFAULT          34028

/* HDMI_RX_FE_0 :: REF_RANGE_1 :: RANGE_1_MIN [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_1_RANGE_1_MIN_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_1_RANGE_1_MIN_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_1_RANGE_1_MIN_DEFAULT          46565

/***************************************************************************
 *SETTING_RANGE_1 - Setting for Range = 1
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_FREQSEL_DEFAULT          32

/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_PDIV_DEFAULT             1

/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_NDIV_DEFAULT             40

/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KP_DEFAULT               8

/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KI_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_KA_DEFAULT               2

/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_REF_DOUBLE_EN_DEFAULT    1

/* HDMI_RX_FE_0 :: SETTING_RANGE_1 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_1_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *REF_RANGE_0 - Ref Range
 ***************************************************************************/
/* HDMI_RX_FE_0 :: REF_RANGE_0 :: reserved0 [31:16] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_0_reserved0_MASK               0xffff0000
#define BCHP_HDMI_RX_FE_0_REF_RANGE_0_reserved0_SHIFT              16

/* HDMI_RX_FE_0 :: REF_RANGE_0 :: RANGE_0_MAX [15:00] */
#define BCHP_HDMI_RX_FE_0_REF_RANGE_0_RANGE_0_MAX_MASK             0x0000ffff
#define BCHP_HDMI_RX_FE_0_REF_RANGE_0_RANGE_0_MAX_SHIFT            0
#define BCHP_HDMI_RX_FE_0_REF_RANGE_0_RANGE_0_MAX_DEFAULT          44237

/***************************************************************************
 *SETTING_RANGE_0 - Setting for Range = 0
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: FREQSEL [31:26] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_FREQSEL_MASK             0xfc000000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_FREQSEL_SHIFT            26
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_FREQSEL_DEFAULT          0

/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: PDIV [25:23] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_PDIV_MASK                0x03800000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_PDIV_SHIFT               23
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_PDIV_DEFAULT             1

/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: NDIV [22:13] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_NDIV_MASK                0x007fe000
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_NDIV_SHIFT               13
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_NDIV_DEFAULT             80

/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: KP [12:09] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KP_MASK                  0x00001e00
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KP_SHIFT                 9
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KP_DEFAULT               8

/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: KI [08:06] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KI_MASK                  0x000001c0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KI_SHIFT                 6
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KI_DEFAULT               3

/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: KA [05:03] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KA_MASK                  0x00000038
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KA_SHIFT                 3
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_KA_DEFAULT               2

/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: VCO_DIV2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_VCO_DIV2_MASK            0x00000004
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_VCO_DIV2_SHIFT           2
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_VCO_DIV2_DEFAULT         0

/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: REF_DOUBLE_EN [01:01] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_REF_DOUBLE_EN_MASK       0x00000002
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_REF_DOUBLE_EN_SHIFT      1
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_REF_DOUBLE_EN_DEFAULT    1

/* HDMI_RX_FE_0 :: SETTING_RANGE_0 :: REF_ALT_OFFS [00:00] */
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_REF_ALT_OFFS_MASK        0x00000001
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_REF_ALT_OFFS_SHIFT       0
#define BCHP_HDMI_RX_FE_0_SETTING_RANGE_0_REF_ALT_OFFS_DEFAULT     0

/***************************************************************************
 *ANALOG_STATUS_0 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: ANALOG_SPARE_18 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_ANALOG_SPARE_18_MASK     0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_ANALOG_SPARE_18_SHIFT    30

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: cdr3_lock [29:29] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_cdr3_lock_MASK           0x20000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_cdr3_lock_SHIFT          29

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: cdr2_lock [28:28] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_cdr2_lock_MASK           0x10000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_cdr2_lock_SHIFT          28

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: cdr1_lock [27:27] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_cdr1_lock_MASK           0x08000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_cdr1_lock_SHIFT          27

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: cdr0_lock [26:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_cdr0_lock_MASK           0x04000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_cdr0_lock_SHIFT          26

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: freqsel [25:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_freqsel_MASK             0x03f00000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_freqsel_SHIFT            20

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: pll_lock [19:19] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_pll_lock_MASK            0x00080000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_pll_lock_SHIFT           19

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: pll_stat [18:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_pll_stat_MASK            0x0007ff80
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_pll_stat_SHIFT           7

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: ANALOG_SPARE_17 [06:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_ANALOG_SPARE_17_MASK     0x00000060
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_ANALOG_SPARE_17_SHIFT    5

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: rcal_code [04:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_rcal_code_MASK           0x0000001e
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_rcal_code_SHIFT          1

/* HDMI_RX_FE_0 :: ANALOG_STATUS_0 :: rcal_done [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_rcal_done_MASK           0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0_rcal_done_SHIFT          0

/***************************************************************************
 *ANALOG_STATUS_1 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: pmd1_tmux [31:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_pmd1_tmux_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_pmd1_tmux_SHIFT          16

/* HDMI_RX_FE_0 :: ANALOG_STATUS_1 :: pmd0_tmux [15:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_pmd0_tmux_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1_pmd0_tmux_SHIFT          0

/***************************************************************************
 *ANALOG_STATUS_2 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_RXRESET_N [31:29] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_RXRESET_N_MASK       0xe0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_RXRESET_N_SHIFT      29

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_RX_PWRDN [28:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_RX_PWRDN_MASK        0x1c000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_RX_PWRDN_SHIFT       26

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_CAL_RESET_N [25:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_CAL_RESET_N_MASK     0x02000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_CAL_RESET_N_SHIFT    25

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_PLLRESET_N [24:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_PLLRESET_N_MASK      0x01000000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_PLLRESET_N_SHIFT     24

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PHY_PLLPWRDN [23:23] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_PLLPWRDN_MASK        0x00800000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PHY_PLLPWRDN_SHIFT       23

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: reserved0 [22:18] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_reserved0_MASK           0x007c0000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_reserved0_SHIFT          18

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: RANGE_SETTING_UPDATED [17:17] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_RANGE_SETTING_UPDATED_MASK 0x00020000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_RANGE_SETTING_UPDATED_SHIFT 17

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: PLL_LOCK [16:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PLL_LOCK_MASK            0x00010000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_PLL_LOCK_SHIFT           16

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: RANGE_SETTING [15:11] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_RANGE_SETTING_MASK       0x0000f800
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_RANGE_SETTING_SHIFT      11

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: reserved1 [10:03] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_reserved1_MASK           0x000007f8
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_reserved1_SHIFT          3

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: CDR_2_LOCK [02:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_2_LOCK_MASK          0x00000004
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_2_LOCK_SHIFT         2

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: CDR_1_LOCK [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_1_LOCK_MASK          0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_1_LOCK_SHIFT         1

/* HDMI_RX_FE_0 :: ANALOG_STATUS_2 :: CDR_0_LOCK [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_0_LOCK_MASK          0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2_CDR_0_LOCK_SHIFT         0

/***************************************************************************
 *ANALOG_STATUS_3 - Analog Status Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: pmd3_tmux [31:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_pmd3_tmux_MASK           0xffff0000
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_pmd3_tmux_SHIFT          16

/* HDMI_RX_FE_0 :: ANALOG_STATUS_3 :: pmd2_tmux [15:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_pmd2_tmux_MASK           0x0000ffff
#define BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3_pmd2_tmux_SHIFT          0

/***************************************************************************
 *ANALOG_CTL - AnalogControl
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved0 [31:17] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved0_MASK                0xfffe0000
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved0_SHIFT               17

/* HDMI_RX_FE_0 :: ANALOG_CTL :: CH_RESET_SELECT [16:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CH_RESET_SELECT_MASK          0x00010000
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CH_RESET_SELECT_SHIFT         16
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CH_RESET_SELECT_DEFAULT       0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved1 [15:13] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved1_MASK                0x0000e000
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved1_SHIFT               13

/* HDMI_RX_FE_0 :: ANALOG_CTL :: CLEAR_RANGE_SETTING_UPDATED [12:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CLEAR_RANGE_SETTING_UPDATED_MASK 0x00001000
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CLEAR_RANGE_SETTING_UPDATED_SHIFT 12
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_CLEAR_RANGE_SETTING_UPDATED_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved2 [11:11] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved2_MASK                0x00000800
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved2_SHIFT               11

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_DFE_ON_HOTPLUG_IN [10:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_HOTPLUG_IN_MASK   0x00000400
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_HOTPLUG_IN_SHIFT  10
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_HOTPLUG_IN_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_HDCP_ON_HOTPLUG_IN [09:09] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_HOTPLUG_IN_MASK  0x00000200
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_HOTPLUG_IN_SHIFT 9
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_HOTPLUG_IN_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_PKT_RCV_ON_HOTPLUG_IN [08:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_HOTPLUG_IN_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_HOTPLUG_IN_SHIFT 8
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_HOTPLUG_IN_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved3 [07:07] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved3_MASK                0x00000080
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved3_SHIFT               7

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_DFE_ON_FREQ_CHANGE [06:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_FREQ_CHANGE_MASK  0x00000040
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_FREQ_CHANGE_SHIFT 6
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_FREQ_CHANGE_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_HDCP_ON_FREQ_CHANGE [05:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_FREQ_CHANGE_MASK 0x00000020
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_FREQ_CHANGE_SHIFT 5
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_FREQ_CHANGE_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_PKT_RCV_ON_FREQ_CHANGE [04:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_FREQ_CHANGE_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_FREQ_CHANGE_SHIFT 4
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_FREQ_CHANGE_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: reserved4 [03:03] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved4_MASK                0x00000008
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_reserved4_SHIFT               3

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_DFE_ON_CH_RESET [02:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_CH_RESET_MASK     0x00000004
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_CH_RESET_SHIFT    2
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_DFE_ON_CH_RESET_DEFAULT  0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_HDCP_ON_CH_RESET [01:01] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_CH_RESET_MASK    0x00000002
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_CH_RESET_SHIFT   1
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_HDCP_ON_CH_RESET_DEFAULT 0

/* HDMI_RX_FE_0 :: ANALOG_CTL :: INIT_PKT_RCV_ON_CH_RESET [00:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_CH_RESET_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_CH_RESET_SHIFT 0
#define BCHP_HDMI_RX_FE_0_ANALOG_CTL_INIT_PKT_RCV_ON_CH_RESET_DEFAULT 0

/***************************************************************************
 *ANALOG_ADC_READBACK_0 - Samples 0-5 of HDMI Receiver Phy ADC
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_0 :: ADC_CAPTURE_DONE [31:31] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_CAPTURE_DONE_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_CAPTURE_DONE_SHIFT 31

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_0 :: reserved0 [30:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_reserved0_MASK     0x40000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_reserved0_SHIFT    30

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_0 :: ADC_SAMPLE_5 [29:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_5_MASK  0x3e000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_5_SHIFT 25

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_0 :: ADC_SAMPLE_4 [24:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_4_MASK  0x01f00000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_4_SHIFT 20

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_0 :: ADC_SAMPLE_3 [19:15] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_3_MASK  0x000f8000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_3_SHIFT 15

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_0 :: ADC_SAMPLE_2 [14:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_2_MASK  0x00007c00
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_2_SHIFT 10

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_0 :: ADC_SAMPLE_1 [09:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_1_MASK  0x000003e0
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_1_SHIFT 5

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_0 :: ADC_SAMPLE_0 [04:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_0_MASK  0x0000001f
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_0_ADC_SAMPLE_0_SHIFT 0

/***************************************************************************
 *ANALOG_ADC_READBACK_1 - Samples 6-11 of HDMI Receiver Phy ADC
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_1 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_reserved0_MASK     0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_reserved0_SHIFT    30

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_1 :: ADC_SAMPLE_11 [29:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_11_MASK 0x3e000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_11_SHIFT 25

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_1 :: ADC_SAMPLE_10 [24:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_10_MASK 0x01f00000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_10_SHIFT 20

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_1 :: ADC_SAMPLE_9 [19:15] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_9_MASK  0x000f8000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_9_SHIFT 15

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_1 :: ADC_SAMPLE_8 [14:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_8_MASK  0x00007c00
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_8_SHIFT 10

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_1 :: ADC_SAMPLE_7 [09:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_7_MASK  0x000003e0
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_7_SHIFT 5

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_1 :: ADC_SAMPLE_6 [04:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_6_MASK  0x0000001f
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_1_ADC_SAMPLE_6_SHIFT 0

/***************************************************************************
 *ANALOG_ADC_READBACK_2 - Samples 12-17 of HDMI Receiver Phy ADC
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_2 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_reserved0_MASK     0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_reserved0_SHIFT    30

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_2 :: ADC_SAMPLE_17 [29:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_17_MASK 0x3e000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_17_SHIFT 25

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_2 :: ADC_SAMPLE_16 [24:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_16_MASK 0x01f00000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_16_SHIFT 20

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_2 :: ADC_SAMPLE_15 [19:15] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_15_MASK 0x000f8000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_15_SHIFT 15

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_2 :: ADC_SAMPLE_14 [14:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_14_MASK 0x00007c00
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_14_SHIFT 10

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_2 :: ADC_SAMPLE_13 [09:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_13_MASK 0x000003e0
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_13_SHIFT 5

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_2 :: ADC_SAMPLE_12 [04:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_12_MASK 0x0000001f
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_2_ADC_SAMPLE_12_SHIFT 0

/***************************************************************************
 *ANALOG_ADC_READBACK_3 - Samples 18-23 of HDMI Receiver Phy ADC
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_3 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_reserved0_MASK     0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_reserved0_SHIFT    30

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_3 :: ADC_SAMPLE_23 [29:25] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_23_MASK 0x3e000000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_23_SHIFT 25

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_3 :: ADC_SAMPLE_22 [24:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_22_MASK 0x01f00000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_22_SHIFT 20

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_3 :: ADC_SAMPLE_21 [19:15] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_21_MASK 0x000f8000
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_21_SHIFT 15

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_3 :: ADC_SAMPLE_20 [14:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_20_MASK 0x00007c00
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_20_SHIFT 10

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_3 :: ADC_SAMPLE_19 [09:05] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_19_MASK 0x000003e0
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_19_SHIFT 5

/* HDMI_RX_FE_0 :: ANALOG_ADC_READBACK_3 :: ADC_SAMPLE_18 [04:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_18_MASK 0x0000001f
#define BCHP_HDMI_RX_FE_0_ANALOG_ADC_READBACK_3_ADC_SAMPLE_18_SHIFT 0

/***************************************************************************
 *ANALOG_EQDATA_READBACK_0 - Samples 0-7 of HDMI Receiver Phy EQ data
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved0_MASK  0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved0_SHIFT 30

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: TRANSITION_SAMPLE_7 [29:28] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_7_MASK 0x30000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_7_SHIFT 28

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: reserved1 [27:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved1_MASK  0x0c000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved1_SHIFT 26

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: TRANSITION_SAMPLE_6 [25:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_6_MASK 0x03000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_6_SHIFT 24

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: reserved2 [23:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved2_MASK  0x00c00000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved2_SHIFT 22

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: TRANSITION_SAMPLE_5 [21:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_5_MASK 0x00300000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_5_SHIFT 20

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: reserved3 [19:18] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved3_MASK  0x000c0000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved3_SHIFT 18

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: TRANSITION_SAMPLE_4 [17:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_4_MASK 0x00030000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_4_SHIFT 16

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: reserved4 [15:14] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved4_MASK  0x0000c000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved4_SHIFT 14

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: TRANSITION_SAMPLE_3 [13:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_3_MASK 0x00003000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_3_SHIFT 12

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: reserved5 [11:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved5_MASK  0x00000c00
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved5_SHIFT 10

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: TRANSITION_SAMPLE_2 [09:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_2_MASK 0x00000300
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_2_SHIFT 8

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: reserved6 [07:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved6_MASK  0x000000c0
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved6_SHIFT 6

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: TRANSITION_SAMPLE_1 [05:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_1_MASK 0x00000030
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_1_SHIFT 4

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: reserved7 [03:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved7_MASK  0x0000000c
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_reserved7_SHIFT 2

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_0 :: TRANSITION_SAMPLE_0 [01:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_0_MASK 0x00000003
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_0_TRANSITION_SAMPLE_0_SHIFT 0

/***************************************************************************
 *ANALOG_EQDATA_READBACK_1 - Samples 8-15 of HDMI Receiver Phy EQ data
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved0_MASK  0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved0_SHIFT 30

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: TRANSITION_SAMPLE_15 [29:28] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_15_MASK 0x30000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_15_SHIFT 28

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: reserved1 [27:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved1_MASK  0x0c000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved1_SHIFT 26

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: TRANSITION_SAMPLE_14 [25:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_14_MASK 0x03000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_14_SHIFT 24

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: reserved2 [23:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved2_MASK  0x00c00000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved2_SHIFT 22

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: TRANSITION_SAMPLE_13 [21:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_13_MASK 0x00300000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_13_SHIFT 20

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: reserved3 [19:18] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved3_MASK  0x000c0000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved3_SHIFT 18

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: TRANSITION_SAMPLE_12 [17:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_12_MASK 0x00030000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_12_SHIFT 16

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: reserved4 [15:14] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved4_MASK  0x0000c000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved4_SHIFT 14

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: TRANSITION_SAMPLE_11 [13:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_11_MASK 0x00003000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_11_SHIFT 12

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: reserved5 [11:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved5_MASK  0x00000c00
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved5_SHIFT 10

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: TRANSITION_SAMPLE_10 [09:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_10_MASK 0x00000300
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_10_SHIFT 8

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: reserved6 [07:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved6_MASK  0x000000c0
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved6_SHIFT 6

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: TRANSITION_SAMPLE_9 [05:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_9_MASK 0x00000030
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_9_SHIFT 4

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: reserved7 [03:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved7_MASK  0x0000000c
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_reserved7_SHIFT 2

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_1 :: TRANSITION_SAMPLE_8 [01:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_8_MASK 0x00000003
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_1_TRANSITION_SAMPLE_8_SHIFT 0

/***************************************************************************
 *ANALOG_EQDATA_READBACK_2 - Samples 16-23 of HDMI Receiver Phy EQ data
 ***************************************************************************/
/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved0_MASK  0xc0000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved0_SHIFT 30

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: TRANSITION_SAMPLE_23 [29:28] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_23_MASK 0x30000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_23_SHIFT 28

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: reserved1 [27:26] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved1_MASK  0x0c000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved1_SHIFT 26

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: TRANSITION_SAMPLE_22 [25:24] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_22_MASK 0x03000000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_22_SHIFT 24

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: reserved2 [23:22] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved2_MASK  0x00c00000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved2_SHIFT 22

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: TRANSITION_SAMPLE_21 [21:20] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_21_MASK 0x00300000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_21_SHIFT 20

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: reserved3 [19:18] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved3_MASK  0x000c0000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved3_SHIFT 18

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: TRANSITION_SAMPLE_20 [17:16] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_20_MASK 0x00030000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_20_SHIFT 16

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: reserved4 [15:14] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved4_MASK  0x0000c000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved4_SHIFT 14

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: TRANSITION_SAMPLE_19 [13:12] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_19_MASK 0x00003000
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_19_SHIFT 12

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: reserved5 [11:10] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved5_MASK  0x00000c00
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved5_SHIFT 10

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: TRANSITION_SAMPLE_18 [09:08] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_18_MASK 0x00000300
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_18_SHIFT 8

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: reserved6 [07:06] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved6_MASK  0x000000c0
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved6_SHIFT 6

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: TRANSITION_SAMPLE_17 [05:04] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_17_MASK 0x00000030
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_17_SHIFT 4

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: reserved7 [03:02] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved7_MASK  0x0000000c
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_reserved7_SHIFT 2

/* HDMI_RX_FE_0 :: ANALOG_EQDATA_READBACK_2 :: TRANSITION_SAMPLE_16 [01:00] */
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_16_MASK 0x00000003
#define BCHP_HDMI_RX_FE_0_ANALOG_EQDATA_READBACK_2_TRANSITION_SAMPLE_16_SHIFT 0

/***************************************************************************
 *INPUT_FIFO_STATUS - Monitor current address in the input FIFO
 ***************************************************************************/
/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: reserved0 [31:21] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_reserved0_MASK         0xffe00000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_reserved0_SHIFT        21

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: SYMBOL_UPDATING_CH0 [20:20] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH0_MASK 0x00100000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH0_SHIFT 20

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: SYMBOL_UPDATING_CH1 [19:19] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH1_MASK 0x00080000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH1_SHIFT 19

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: SYMBOL_UPDATING_CH2 [18:18] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH2_MASK 0x00040000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_SYMBOL_UPDATING_CH2_SHIFT 18

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: WRITE_ADDR_CH0 [17:15] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH0_MASK    0x00038000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH0_SHIFT   15

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: WRITE_ADDR_CH1 [14:12] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH1_MASK    0x00007000
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH1_SHIFT   12

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: WRITE_ADDR_CH2 [11:09] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH2_MASK    0x00000e00
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_WRITE_ADDR_CH2_SHIFT   9

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: READ_ADDR_CH0 [08:06] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH0_MASK     0x000001c0
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH0_SHIFT    6

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: READ_ADDR_CH1 [05:03] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH1_MASK     0x00000038
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH1_SHIFT    3

/* HDMI_RX_FE_0 :: INPUT_FIFO_STATUS :: READ_ADDR_CH2 [02:00] */
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH2_MASK     0x00000007
#define BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS_READ_ADDR_CH2_SHIFT    0

/***************************************************************************
 *HDMI_RX_PHY_RESET_AND_POWER_CFG_1 - Config registers for reset controller circuit
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_1 :: ALLOW_CLOCK_STOPPED_TO_RESET_PHY [31:31] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_CLOCK_STOPPED_TO_RESET_PHY_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_CLOCK_STOPPED_TO_RESET_PHY_SHIFT 31
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_CLOCK_STOPPED_TO_RESET_PHY_DEFAULT 0

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_1 :: ALLOW_HOTPLUG_TO_POWER_DOWN_PHY [30:30] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_HOTPLUG_TO_POWER_DOWN_PHY_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_HOTPLUG_TO_POWER_DOWN_PHY_SHIFT 30
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_ALLOW_HOTPLUG_TO_POWER_DOWN_PHY_DEFAULT 1

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_1 :: RX_PHY_ANALOG_CHANNEL_RST_PULSE_WIDTH [29:20] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_RX_PHY_ANALOG_CHANNEL_RST_PULSE_WIDTH_MASK 0x3ff00000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_RX_PHY_ANALOG_CHANNEL_RST_PULSE_WIDTH_SHIFT 20
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_RX_PHY_ANALOG_CHANNEL_RST_PULSE_WIDTH_DEFAULT 9

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_1 :: PLL_RST_PULSE_WIDTH [19:10] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_PLL_RST_PULSE_WIDTH_MASK 0x000ffc00
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_PLL_RST_PULSE_WIDTH_SHIFT 10
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_PLL_RST_PULSE_WIDTH_DEFAULT 9

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_1 :: RX_PHY_CAL_RST_PULSE_WIDTH [09:00] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_RX_PHY_CAL_RST_PULSE_WIDTH_MASK 0x000003ff
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_RX_PHY_CAL_RST_PULSE_WIDTH_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_1_RX_PHY_CAL_RST_PULSE_WIDTH_DEFAULT 9

/***************************************************************************
 *HDMI_RX_PHY_RESET_AND_POWER_CFG_2 - Config registers for reset controller circuit
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_2 :: RC_FAST_MS [31:31] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RC_FAST_MS_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RC_FAST_MS_SHIFT 31
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RC_FAST_MS_DEFAULT 0

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_2 :: WAIT_FOR_CDR_LOCK [30:30] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_WAIT_FOR_CDR_LOCK_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_WAIT_FOR_CDR_LOCK_SHIFT 30
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_WAIT_FOR_CDR_LOCK_DEFAULT 1

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_2 :: PLL_SETTLING_TIME [29:20] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_PLL_SETTLING_TIME_MASK 0x3ff00000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_PLL_SETTLING_TIME_SHIFT 20
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_PLL_SETTLING_TIME_DEFAULT 9

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_2 :: RX_PHY_CALIBRATION_TIME [19:10] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RX_PHY_CALIBRATION_TIME_MASK 0x000ffc00
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RX_PHY_CALIBRATION_TIME_SHIFT 10
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RX_PHY_CALIBRATION_TIME_DEFAULT 9

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_2 :: RX_PHY_BIAS_SETTLING_TIME [09:00] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RX_PHY_BIAS_SETTLING_TIME_MASK 0x000003ff
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RX_PHY_BIAS_SETTLING_TIME_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_2_RX_PHY_BIAS_SETTLING_TIME_DEFAULT 9

/***************************************************************************
 *HDMI_RX_PHY_RESET_AND_POWER_CFG_3 - Config registers for reset controller circuit
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_3 :: PHY_REGS_INIT_DONE [31:31] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_PHY_REGS_INIT_DONE_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_PHY_REGS_INIT_DONE_SHIFT 31
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_PHY_REGS_INIT_DONE_DEFAULT 0

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_3 :: ENABLE_PHY_RESET_CONTROLLER [30:30] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_ENABLE_PHY_RESET_CONTROLLER_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_ENABLE_PHY_RESET_CONTROLLER_SHIFT 30
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_ENABLE_PHY_RESET_CONTROLLER_DEFAULT 0

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_3 :: RX_PHY_ANALOG_SETTLING_TIME [29:20] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_RX_PHY_ANALOG_SETTLING_TIME_MASK 0x3ff00000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_RX_PHY_ANALOG_SETTLING_TIME_SHIFT 20
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_RX_PHY_ANALOG_SETTLING_TIME_DEFAULT 9

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_3 :: RX_PHY_POWER_DOWN_TIME [19:10] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_RX_PHY_POWER_DOWN_TIME_MASK 0x000ffc00
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_RX_PHY_POWER_DOWN_TIME_SHIFT 10
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_RX_PHY_POWER_DOWN_TIME_DEFAULT 100

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_3 :: PLL_LOCK_TIME [09:00] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_PLL_LOCK_TIME_MASK 0x000003ff
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_PLL_LOCK_TIME_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_3_PLL_LOCK_TIME_DEFAULT 100

/***************************************************************************
 *HDMI_RX_PHY_RESET_AND_POWER_CFG_4 - Config registers for reset controller circuit
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_4 :: reserved0 [31:30] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_reserved0_MASK 0xc0000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_reserved0_SHIFT 30

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_4 :: HDCP_RST_TIME [29:20] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_HDCP_RST_TIME_MASK 0x3ff00000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_HDCP_RST_TIME_SHIFT 20
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_HDCP_RST_TIME_DEFAULT 9

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_4 :: RX_PHY_CAL_RESET_TIME [19:10] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_RX_PHY_CAL_RESET_TIME_MASK 0x000ffc00
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_RX_PHY_CAL_RESET_TIME_SHIFT 10
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_RX_PHY_CAL_RESET_TIME_DEFAULT 500

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_4 :: RX_PHY_CAL_MAX_TIME [09:00] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_RX_PHY_CAL_MAX_TIME_MASK 0x000003ff
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_RX_PHY_CAL_MAX_TIME_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_4_RX_PHY_CAL_MAX_TIME_DEFAULT 2

/***************************************************************************
 *HDMI_RX_PHY_RESET_AND_POWER_CFG_5 - Config registers for reset controller circuit
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_5 :: reserved0 [31:31] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_reserved0_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_reserved0_SHIFT 31

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_5 :: ENABLE_DFE_HDCP_SW_INIT [30:30] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_ENABLE_DFE_HDCP_SW_INIT_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_ENABLE_DFE_HDCP_SW_INIT_SHIFT 30
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_ENABLE_DFE_HDCP_SW_INIT_DEFAULT 0

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_5 :: DFE_RST_TIME [29:20] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_DFE_RST_TIME_MASK 0x3ff00000
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_DFE_RST_TIME_SHIFT 20
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_DFE_RST_TIME_DEFAULT 9

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_5 :: HDCP_RST_PULSE_WIDTH [19:10] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_HDCP_RST_PULSE_WIDTH_MASK 0x000ffc00
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_HDCP_RST_PULSE_WIDTH_SHIFT 10
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_HDCP_RST_PULSE_WIDTH_DEFAULT 9

/* HDMI_RX_FE_0 :: HDMI_RX_PHY_RESET_AND_POWER_CFG_5 :: DFE_RST_PULSE_WIDTH [09:00] */
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_DFE_RST_PULSE_WIDTH_MASK 0x000003ff
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_DFE_RST_PULSE_WIDTH_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HDMI_RX_PHY_RESET_AND_POWER_CFG_5_DFE_RST_PULSE_WIDTH_DEFAULT 9

/***************************************************************************
 *HDMI_CHANNEL_MAPPING_CONTROL - Mapping controls for HDMI channels
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: reserved0 [31:09] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_reserved0_MASK 0xfffffe00
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_reserved0_SHIFT 9

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INVERT_HDMI_CH2 [08:08] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH2_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH2_SHIFT 8
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH2_DEFAULT 0

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INVERT_HDMI_CH1 [07:07] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH1_MASK 0x00000080
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH1_SHIFT 7
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH1_DEFAULT 0

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: INVERT_HDMI_CH0 [06:06] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH0_MASK 0x00000040
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH0_SHIFT 6
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_INVERT_HDMI_CH0_DEFAULT 0

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: MAP_HDMI_CH2 [05:04] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH2_MASK 0x00000030
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH2_SHIFT 4
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH2_DEFAULT 2

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: MAP_HDMI_CH1 [03:02] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH1_MASK 0x0000000c
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH1_SHIFT 2
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH1_DEFAULT 1

/* HDMI_RX_FE_0 :: HDMI_CHANNEL_MAPPING_CONTROL :: MAP_HDMI_CH0 [01:00] */
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH0_MASK 0x00000003
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH0_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HDMI_CHANNEL_MAPPING_CONTROL_MAP_HDMI_CH0_DEFAULT 0

/***************************************************************************
 *PIX_CLK_EST_CTL - Pixel Clock Frequency Estimation Control Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: CLEAR_COUNT_EXCEEDS_THRESHOLD_CH2 [31:31] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH2_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH2_SHIFT 31
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH2_DEFAULT 0

/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: CLEAR_COUNT_EXCEEDS_THRESHOLD_CH1 [30:30] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH1_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH1_SHIFT 30
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH1_DEFAULT 0

/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: CLEAR_COUNT_EXCEEDS_THRESHOLD_CH0 [29:29] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH0_MASK 0x20000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH0_SHIFT 29
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_CH0_DEFAULT 0

/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: CLEAR_COUNT_EXCEEDS_THRESHOLD_REF [28:28] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_REF_MASK 0x10000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_REF_SHIFT 28
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_CLEAR_COUNT_EXCEEDS_THRESHOLD_REF_DEFAULT 0

/* HDMI_RX_FE_0 :: PIX_CLK_EST_CTL :: COUNT_THRESHOLD [27:00] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_COUNT_THRESHOLD_MASK     0x0fffffff
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_COUNT_THRESHOLD_SHIFT    0
#define BCHP_HDMI_RX_FE_0_PIX_CLK_EST_CTL_COUNT_THRESHOLD_DEFAULT  10

/***************************************************************************
 *CLOCK_STOPPED_CTL - Pixel Clock Stopped Threshold
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CLOCK_STOPPED_CTL :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_reserved0_MASK         0xf0000000
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_reserved0_SHIFT        28

/* HDMI_RX_FE_0 :: CLOCK_STOPPED_CTL :: CLOCK_STOPPED_THRESHOLD [27:00] */
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_CLOCK_STOPPED_THRESHOLD_MASK 0x0fffffff
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_CLOCK_STOPPED_THRESHOLD_SHIFT 0
#define BCHP_HDMI_RX_FE_0_CLOCK_STOPPED_CTL_CLOCK_STOPPED_THRESHOLD_DEFAULT 262143

/***************************************************************************
 *PIX_CLK_CNT - Pixel Clock Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: PIX_CLK_CNT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_reserved0_MASK               0xf0000000
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_reserved0_SHIFT              28

/* HDMI_RX_FE_0 :: PIX_CLK_CNT :: PIX_CLK_CNT [27:00] */
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_PIX_CLK_CNT_MASK             0x0fffffff
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_PIX_CLK_CNT_SHIFT            0
#define BCHP_HDMI_RX_FE_0_PIX_CLK_CNT_PIX_CLK_CNT_DEFAULT          0

/***************************************************************************
 *CHANNEL_0_CLK_CNT - Channel 0 Clock Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_0_CLK_CNT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_reserved0_MASK         0xf0000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_reserved0_SHIFT        28

/* HDMI_RX_FE_0 :: CHANNEL_0_CLK_CNT :: PIX_CLK_CNT [27:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_PIX_CLK_CNT_MASK       0x0fffffff
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_PIX_CLK_CNT_SHIFT      0
#define BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT_PIX_CLK_CNT_DEFAULT    0

/***************************************************************************
 *CHANNEL_1_CLK_CNT - Channel 1 Clock Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_1_CLK_CNT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_reserved0_MASK         0xf0000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_reserved0_SHIFT        28

/* HDMI_RX_FE_0 :: CHANNEL_1_CLK_CNT :: PIX_CLK_CNT [27:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_PIX_CLK_CNT_MASK       0x0fffffff
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_PIX_CLK_CNT_SHIFT      0
#define BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT_PIX_CLK_CNT_DEFAULT    0

/***************************************************************************
 *CHANNEL_2_CLK_CNT - Channel 2 Clock Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CHANNEL_2_CLK_CNT :: reserved0 [31:28] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_reserved0_MASK         0xf0000000
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_reserved0_SHIFT        28

/* HDMI_RX_FE_0 :: CHANNEL_2_CLK_CNT :: PIX_CLK_CNT [27:00] */
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_PIX_CLK_CNT_MASK       0x0fffffff
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_PIX_CLK_CNT_SHIFT      0
#define BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT_PIX_CLK_CNT_DEFAULT    0

/***************************************************************************
 *CLK_CNT_STATUS - Clock Count Status
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: reserved0 [31:14] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved0_MASK            0xffffc000
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved0_SHIFT           14

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: CLOCK_STOPPED_CH2 [13:13] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH2_MASK    0x00002000
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH2_SHIFT   13

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: COUNT_EXCEEDS_THRESHOLD_CH2 [12:12] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH2_MASK 0x00001000
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH2_SHIFT 12

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: reserved1 [11:10] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved1_MASK            0x00000c00
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved1_SHIFT           10

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: CLOCK_STOPPED_CH1 [09:09] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH1_MASK    0x00000200
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH1_SHIFT   9

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: COUNT_EXCEEDS_THRESHOLD_CH1 [08:08] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH1_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH1_SHIFT 8

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: reserved2 [07:06] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved2_MASK            0x000000c0
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved2_SHIFT           6

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: CLOCK_STOPPED_CH0 [05:05] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH0_MASK    0x00000020
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_CH0_SHIFT   5

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: COUNT_EXCEEDS_THRESHOLD_CH0 [04:04] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH0_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_CH0_SHIFT 4

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: reserved3 [03:02] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved3_MASK            0x0000000c
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_reserved3_SHIFT           2

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: CLOCK_STOPPED_REF [01:01] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_REF_MASK    0x00000002
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_CLOCK_STOPPED_REF_SHIFT   1

/* HDMI_RX_FE_0 :: CLK_CNT_STATUS :: COUNT_EXCEEDS_THRESHOLD_REF [00:00] */
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_REF_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS_COUNT_EXCEEDS_THRESHOLD_REF_SHIFT 0

/***************************************************************************
 *HOTPLUG_STATUS - Hotplug Status
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HOTPLUG_STATUS :: reserved0 [31:03] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_reserved0_MASK            0xfffffff8
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_reserved0_SHIFT           3

/* HDMI_RX_FE_0 :: HOTPLUG_STATUS :: RX_FILTER_HOTPLUG_IN [02:02] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_FILTER_HOTPLUG_IN_MASK 0x00000004
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_FILTER_HOTPLUG_IN_SHIFT 2

/* HDMI_RX_FE_0 :: HOTPLUG_STATUS :: RX_HOTPLUG_IN [01:01] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_IN_MASK        0x00000002
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_IN_SHIFT       1

/* HDMI_RX_FE_0 :: HOTPLUG_STATUS :: RX_HOTPLUG_OUT [00:00] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_OUT_MASK       0x00000001
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_OUT_SHIFT      0
#define BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS_RX_HOTPLUG_OUT_DEFAULT    0

/***************************************************************************
 *HOTPLUG_CONTROL - Hotplug Control
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: HOTPLUG_BYPASS [31:31] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_BYPASS_MASK      0x80000000
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_BYPASS_SHIFT     31
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_BYPASS_DEFAULT   1

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: reserved0 [30:18] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_reserved0_MASK           0x7ffc0000
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_reserved0_SHIFT          18

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: HOTPLUG_TO_RESET_DELAY [17:08] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_TO_RESET_DELAY_MASK 0x0003ff00
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_TO_RESET_DELAY_SHIFT 8
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_HOTPLUG_TO_RESET_DELAY_DEFAULT 100

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: reserved1 [07:05] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_reserved1_MASK           0x000000e0
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_reserved1_SHIFT          5

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: OVERRIDE_HOTPLUG_IN [04:04] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_SHIFT 4
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_DEFAULT 0

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: OVERRIDE_HOTPLUG_IN_VALUE [03:03] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_VALUE_MASK 0x00000008
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_VALUE_SHIFT 3
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_IN_VALUE_DEFAULT 0

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: OVERRIDE_HOTPLUG_OUT [02:02] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_MASK 0x00000004
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_SHIFT 2
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_DEFAULT 0

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: OVERRIDE_HOTPLUG_OUT_VALUE [01:01] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_VALUE_MASK 0x00000002
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_VALUE_SHIFT 1
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_OVERRIDE_HOTPLUG_OUT_VALUE_DEFAULT 0

/* HDMI_RX_FE_0 :: HOTPLUG_CONTROL :: ENABLE_CLOCK_STOPPED_AS_HOTPLUG [00:00] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_ENABLE_CLOCK_STOPPED_AS_HOTPLUG_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_ENABLE_CLOCK_STOPPED_AS_HOTPLUG_SHIFT 0
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONTROL_ENABLE_CLOCK_STOPPED_AS_HOTPLUG_DEFAULT 0

/***************************************************************************
 *HOTPLUG_CONFIG1 - Hotplug Config1
 ***************************************************************************/
/* HDMI_RX_FE_0 :: HOTPLUG_CONFIG1 :: MAX_UPCOUNTER [31:24] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_MAX_UPCOUNTER_MASK       0xff000000
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_MAX_UPCOUNTER_SHIFT      24
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_MAX_UPCOUNTER_DEFAULT    255

/* HDMI_RX_FE_0 :: HOTPLUG_CONFIG1 :: MIN_DNCOUNTER [23:16] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_MIN_DNCOUNTER_MASK       0x00ff0000
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_MIN_DNCOUNTER_SHIFT      16
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_MIN_DNCOUNTER_DEFAULT    0

/* HDMI_RX_FE_0 :: HOTPLUG_CONFIG1 :: HIGH_THRESHOLD [15:08] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_HIGH_THRESHOLD_MASK      0x0000ff00
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_HIGH_THRESHOLD_SHIFT     8
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_HIGH_THRESHOLD_DEFAULT   4

/* HDMI_RX_FE_0 :: HOTPLUG_CONFIG1 :: LOW_THRESHOLD [07:00] */
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_LOW_THRESHOLD_MASK       0x000000ff
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_LOW_THRESHOLD_SHIFT      0
#define BCHP_HDMI_RX_FE_0_HOTPLUG_CONFIG1_LOW_THRESHOLD_DEFAULT    251

/***************************************************************************
 *COMPARE_COUNT_CONTROL - Compare Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: reserved0 [31:26] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_reserved0_MASK     0xfc000000
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_reserved0_SHIFT    26

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: CLEAR_SYMBOL_LOSS [25:25] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_SYMBOL_LOSS_MASK 0x02000000
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_SYMBOL_LOSS_SHIFT 25
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_SYMBOL_LOSS_DEFAULT 0

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: CLEAR_MISMATCH [24:24] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_MISMATCH_MASK 0x01000000
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_MISMATCH_SHIFT 24
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_CLEAR_MISMATCH_DEFAULT 0

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: PIXEL_COUNT_DELTA [23:16] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_PIXEL_COUNT_DELTA_MASK 0x00ff0000
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_PIXEL_COUNT_DELTA_SHIFT 16
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_PIXEL_COUNT_DELTA_DEFAULT 5

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: START_UP_MASK [15:08] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_START_UP_MASK_MASK 0x0000ff00
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_START_UP_MASK_SHIFT 8
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_START_UP_MASK_DEFAULT 5

/* HDMI_RX_FE_0 :: COMPARE_COUNT_CONTROL :: COMPARE_INTERVAL [07:00] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_COMPARE_INTERVAL_MASK 0x000000ff
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_COMPARE_INTERVAL_SHIFT 0
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_CONTROL_COMPARE_INTERVAL_DEFAULT 100

/***************************************************************************
 *COMPARE_COUNT_STATUS - Compare Count
 ***************************************************************************/
/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: reserved0 [31:10] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved0_MASK      0xfffffc00
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved0_SHIFT     10

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_2_MISMATCH [09:09] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_2_MISMATCH_MASK  0x00000200
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_2_MISMATCH_SHIFT 9

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_2_SYMBOL_LOSS [08:08] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_2_SYMBOL_LOSS_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_2_SYMBOL_LOSS_SHIFT 8

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: reserved1 [07:06] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved1_MASK      0x000000c0
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved1_SHIFT     6

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_1_MISMATCH [05:05] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_1_MISMATCH_MASK  0x00000020
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_1_MISMATCH_SHIFT 5

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_1_SYMBOL_LOSS [04:04] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_1_SYMBOL_LOSS_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_1_SYMBOL_LOSS_SHIFT 4

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: reserved2 [03:02] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved2_MASK      0x0000000c
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_reserved2_SHIFT     2

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_0_MISMATCH [01:01] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_0_MISMATCH_MASK  0x00000002
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_0_MISMATCH_SHIFT 1

/* HDMI_RX_FE_0 :: COMPARE_COUNT_STATUS :: CH_0_SYMBOL_LOSS [00:00] */
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_0_SYMBOL_LOSS_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS_CH_0_SYMBOL_LOSS_SHIFT 0

/***************************************************************************
 *FREQ_CHANGE_CONFIG - Frequency change configuration
 ***************************************************************************/
/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: reserved0 [31:08] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_reserved0_MASK        0xffffff00
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_reserved0_SHIFT       8

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: WAIT_UNTIL_PLL_LOCK_CH2 [07:07] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH2_MASK 0x00000080
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH2_SHIFT 7
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH2_DEFAULT 1

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: WAIT_UNTIL_PLL_LOCK_CH1 [06:06] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH1_MASK 0x00000040
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH1_SHIFT 6
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH1_DEFAULT 1

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: WAIT_UNTIL_PLL_LOCK_CH0 [05:05] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH0_MASK 0x00000020
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH0_SHIFT 5
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_CH0_DEFAULT 1

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: WAIT_UNTIL_PLL_LOCK_REF [04:04] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_REF_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_REF_SHIFT 4
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_WAIT_UNTIL_PLL_LOCK_REF_DEFAULT 0

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: ON_CLOCK_CH2 [03:03] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH2_MASK     0x00000008
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH2_SHIFT    3
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH2_DEFAULT  0

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: ON_CLOCK_CH1 [02:02] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH1_MASK     0x00000004
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH1_SHIFT    2
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH1_DEFAULT  0

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: ON_CLOCK_CH0 [01:01] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH0_MASK     0x00000002
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH0_SHIFT    1
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_CH0_DEFAULT  0

/* HDMI_RX_FE_0 :: FREQ_CHANGE_CONFIG :: ON_CLOCK_REF [00:00] */
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_REF_MASK     0x00000001
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_REF_SHIFT    0
#define BCHP_HDMI_RX_FE_0_FREQ_CHANGE_CONFIG_ON_CLOCK_REF_DEFAULT  1

/***************************************************************************
 *CLOCK_SWITCH_CONFIG - Clock switch configuration
 ***************************************************************************/
/* HDMI_RX_FE_0 :: CLOCK_SWITCH_CONFIG :: reserved0 [31:08] */
#define BCHP_HDMI_RX_FE_0_CLOCK_SWITCH_CONFIG_reserved0_MASK       0xffffff00
#define BCHP_HDMI_RX_FE_0_CLOCK_SWITCH_CONFIG_reserved0_SHIFT      8

/* HDMI_RX_FE_0 :: CLOCK_SWITCH_CONFIG :: CLOCK_STOPPED_THRESHOLD [07:00] */
#define BCHP_HDMI_RX_FE_0_CLOCK_SWITCH_CONFIG_CLOCK_STOPPED_THRESHOLD_MASK 0x000000ff
#define BCHP_HDMI_RX_FE_0_CLOCK_SWITCH_CONFIG_CLOCK_STOPPED_THRESHOLD_SHIFT 0
#define BCHP_HDMI_RX_FE_0_CLOCK_SWITCH_CONFIG_CLOCK_STOPPED_THRESHOLD_DEFAULT 64

/***************************************************************************
 *SPARE_REGISTER_BITS_1 - SPARE_REG    Register
 ***************************************************************************/
/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_31 [31:31] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_31_MASK 0x80000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_31_SHIFT 31
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_31_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_30 [30:30] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_30_MASK 0x40000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_30_SHIFT 30
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_30_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_29 [29:29] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_29_MASK 0x20000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_29_SHIFT 29
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_29_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_28 [28:28] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_28_MASK 0x10000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_28_SHIFT 28
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_28_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_27 [27:27] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_27_MASK 0x08000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_27_SHIFT 27
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_27_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_26 [26:26] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_26_MASK 0x04000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_26_SHIFT 26
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_26_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_25 [25:25] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_25_MASK 0x02000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_25_SHIFT 25
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_25_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_24 [24:24] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_24_MASK 0x01000000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_24_SHIFT 24
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_24_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_23 [23:23] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_23_MASK 0x00800000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_23_SHIFT 23
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_23_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_22 [22:22] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_22_MASK 0x00400000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_22_SHIFT 22
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_22_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_21 [21:21] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_21_MASK 0x00200000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_21_SHIFT 21
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_21_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_20 [20:20] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_20_MASK 0x00100000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_20_SHIFT 20
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_20_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_19 [19:19] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_19_MASK 0x00080000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_19_SHIFT 19
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_19_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_18 [18:18] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_18_MASK 0x00040000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_18_SHIFT 18
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_18_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_17 [17:17] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_17_MASK 0x00020000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_17_SHIFT 17
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_17_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_16 [16:16] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_16_MASK 0x00010000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_16_SHIFT 16
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_16_DEFAULT 1

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_15 [15:15] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_15_MASK 0x00008000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_15_SHIFT 15
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_15_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_14 [14:14] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_14_MASK 0x00004000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_14_SHIFT 14
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_14_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_13 [13:13] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_13_MASK 0x00002000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_13_SHIFT 13
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_13_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_12 [12:12] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_12_MASK 0x00001000
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_12_SHIFT 12
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_12_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_11 [11:11] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_11_MASK 0x00000800
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_11_SHIFT 11
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_11_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_10 [10:10] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_10_MASK 0x00000400
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_10_SHIFT 10
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_10_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_9 [09:09] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_9_MASK 0x00000200
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_9_SHIFT 9
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_9_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_8 [08:08] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_8_MASK 0x00000100
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_8_SHIFT 8
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_8_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_7 [07:07] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_7_MASK 0x00000080
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_7_SHIFT 7
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_7_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_6 [06:06] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_6_MASK 0x00000040
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_6_SHIFT 6
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_6_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_5 [05:05] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_5_MASK 0x00000020
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_5_SHIFT 5
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_5_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_4 [04:04] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_4_MASK 0x00000010
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_4_SHIFT 4
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_4_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_3 [03:03] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_3_MASK 0x00000008
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_3_SHIFT 3
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_3_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_2 [02:02] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_2_MASK 0x00000004
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_2_SHIFT 2
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_2_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_1 [01:01] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_1_MASK 0x00000002
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_1_SHIFT 1
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_1_DEFAULT 0

/* HDMI_RX_FE_0 :: SPARE_REGISTER_BITS_1 :: HDMI_RX_SPARE_0 [00:00] */
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_0_MASK 0x00000001
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_0_SHIFT 0
#define BCHP_HDMI_RX_FE_0_SPARE_REGISTER_BITS_1_HDMI_RX_SPARE_0_DEFAULT 0

#endif /* #ifndef BCHP_HDMI_RX_FE_0_H__ */

/* End of File */
