The original sine wave generated in MATLAB filtered in Vivado Xilinx :

![WhatsApp Image 2024-06-12 at 02 17 12_554d7b42](https://github.com/HardikJainGit/FIR-Filter-Verilog/assets/133627261/aac482d3-a9b5-449a-bf14-2caba95f07ce)

Original sine wave's bitstream converted to analog signal in MATLAB :

![untitled6](https://github.com/HardikJainGit/FIR-Filter-Verilog/assets/133627261/5590d963-9f01-4ef7-860e-a608c109cd07)

Filtered sine wave's bitstream extracted from bitstream generated in Xilinx Vivado converted to analog signal (filtered version of original wave) in MATLAB :

![untitled5](https://github.com/HardikJainGit/FIR-Filter-Verilog/assets/133627261/2a7c3b27-b05f-4e39-967c-859889ab3950)

