
module decode ( wave_instr_pc, wave_instr_valid, wave_instr, wave_wfid, 
        wave_vgpr_base, wave_sgpr_base, wave_lds_base, issue_wf_halt, issue_fu, 
        issue_wfid, issue_opcode, issue_source_reg1, issue_source_reg2, 
        issue_source_reg3, issue_source_reg4, issue_dest_reg1, issue_dest_reg2, 
        issue_imm_value0, issue_imm_value1, issue_valid, issue_instr_pc, 
        issue_vcc_wr, issue_vcc_rd, issue_scc_wr, issue_scc_rd, issue_exec_rd, 
        issue_exec_wr, issue_m0_rd, issue_m0_wr, issue_barrier, issue_branch, 
        issue_lds_base, issue_waitcnt, wave_ins_half_rqd, wave_ins_half_wfid, 
        tracemon_collinstr, tracemon_colldone, clk, rst );
  input [31:0] wave_instr_pc;
  input [31:0] wave_instr;
  input [5:0] wave_wfid;
  input [9:0] wave_vgpr_base;
  input [8:0] wave_sgpr_base;
  input [15:0] wave_lds_base;
  output [1:0] issue_fu;
  output [5:0] issue_wfid;
  output [31:0] issue_opcode;
  output [13:0] issue_source_reg1;
  output [12:0] issue_source_reg2;
  output [12:0] issue_source_reg3;
  output [13:0] issue_source_reg4;
  output [13:0] issue_dest_reg1;
  output [12:0] issue_dest_reg2;
  output [15:0] issue_imm_value0;
  output [31:0] issue_imm_value1;
  output [31:0] issue_instr_pc;
  output [15:0] issue_lds_base;
  output [5:0] wave_ins_half_wfid;
  output [63:0] tracemon_collinstr;
  input wave_instr_valid, clk, rst;
  output issue_wf_halt, issue_valid, issue_vcc_wr, issue_vcc_rd, issue_scc_wr,
         issue_scc_rd, issue_exec_rd, issue_exec_wr, issue_m0_rd, issue_m0_wr,
         issue_barrier, issue_branch, issue_waitcnt, wave_ins_half_rqd,
         tracemon_colldone;


endmodule


module exec ( lsu_rd_wfid, salu_wr_exec_en, salu_wr_vcc_en, salu_wr_exec_value, 
        salu_wr_vcc_value, salu_wr_wfid, salu_rd_en, salu_rd_wfid, 
        salu_wr_m0_en, salu_wr_m0_value, salu_wr_scc_en, salu_wr_scc_value, 
        simd0_rd_wfid, simd1_rd_wfid, simd2_rd_wfid, simd3_rd_wfid, 
        simd0_rd_en, simd1_rd_en, simd2_rd_en, simd3_rd_en, simd0_vcc_wr_wfid, 
        simd1_vcc_wr_wfid, simd2_vcc_wr_wfid, simd3_vcc_wr_wfid, 
        simd0_vcc_wr_en, simd1_vcc_wr_en, simd2_vcc_wr_en, simd3_vcc_wr_en, 
        simd0_vcc_value, simd1_vcc_value, simd2_vcc_value, simd3_vcc_value, 
        simf0_rd_wfid, simf1_rd_wfid, simf2_rd_wfid, simf3_rd_wfid, 
        simf0_rd_en, simf1_rd_en, simf2_rd_en, simf3_rd_en, simf0_vcc_wr_wfid, 
        simf1_vcc_wr_wfid, simf2_vcc_wr_wfid, simf3_vcc_wr_wfid, 
        simf0_vcc_wr_en, simf1_vcc_wr_en, simf2_vcc_wr_en, simf3_vcc_wr_en, 
        simf0_vcc_value, simf1_vcc_value, simf2_vcc_value, simf3_vcc_value, 
        fetch_init_wf_en, fetch_init_wf_id, fetch_init_value, rfa_select_fu, 
        lsu_exec_value, lsu_rd_m0_value, simd_rd_exec_value, simd_rd_vcc_value, 
        simd_rd_m0_value, simd_rd_scc_value, simf_rd_exec_value, 
        simf_rd_vcc_value, simf_rd_m0_value, simf_rd_scc_value, 
        salu_rd_exec_value, salu_rd_vcc_value, salu_rd_m0_value, 
        salu_rd_scc_value, issue_salu_wr_vcc_wfid, issue_salu_wr_vcc_en, 
        issue_salu_wr_exec_en, issue_salu_wr_m0_en, issue_salu_wr_scc_en, 
        issue_valu_wr_vcc_wfid, issue_valu_wr_vcc_en, clk, rst );
  input [5:0] lsu_rd_wfid;
  input [63:0] salu_wr_exec_value;
  input [63:0] salu_wr_vcc_value;
  input [5:0] salu_wr_wfid;
  input [5:0] salu_rd_wfid;
  input [31:0] salu_wr_m0_value;
  input [5:0] simd0_rd_wfid;
  input [5:0] simd1_rd_wfid;
  input [5:0] simd2_rd_wfid;
  input [5:0] simd3_rd_wfid;
  input [5:0] simd0_vcc_wr_wfid;
  input [5:0] simd1_vcc_wr_wfid;
  input [5:0] simd2_vcc_wr_wfid;
  input [5:0] simd3_vcc_wr_wfid;
  input [63:0] simd0_vcc_value;
  input [63:0] simd1_vcc_value;
  input [63:0] simd2_vcc_value;
  input [63:0] simd3_vcc_value;
  input [5:0] simf0_rd_wfid;
  input [5:0] simf1_rd_wfid;
  input [5:0] simf2_rd_wfid;
  input [5:0] simf3_rd_wfid;
  input [5:0] simf0_vcc_wr_wfid;
  input [5:0] simf1_vcc_wr_wfid;
  input [5:0] simf2_vcc_wr_wfid;
  input [5:0] simf3_vcc_wr_wfid;
  input [63:0] simf0_vcc_value;
  input [63:0] simf1_vcc_value;
  input [63:0] simf2_vcc_value;
  input [63:0] simf3_vcc_value;
  input [5:0] fetch_init_wf_id;
  input [63:0] fetch_init_value;
  input [15:0] rfa_select_fu;
  output [63:0] lsu_exec_value;
  output [31:0] lsu_rd_m0_value;
  output [63:0] simd_rd_exec_value;
  output [63:0] simd_rd_vcc_value;
  output [31:0] simd_rd_m0_value;
  output [63:0] simf_rd_exec_value;
  output [63:0] simf_rd_vcc_value;
  output [31:0] simf_rd_m0_value;
  output [63:0] salu_rd_exec_value;
  output [63:0] salu_rd_vcc_value;
  output [31:0] salu_rd_m0_value;
  output [5:0] issue_salu_wr_vcc_wfid;
  output [5:0] issue_valu_wr_vcc_wfid;
  input salu_wr_exec_en, salu_wr_vcc_en, salu_rd_en, salu_wr_m0_en,
         salu_wr_scc_en, salu_wr_scc_value, simd0_rd_en, simd1_rd_en,
         simd2_rd_en, simd3_rd_en, simd0_vcc_wr_en, simd1_vcc_wr_en,
         simd2_vcc_wr_en, simd3_vcc_wr_en, simf0_rd_en, simf1_rd_en,
         simf2_rd_en, simf3_rd_en, simf0_vcc_wr_en, simf1_vcc_wr_en,
         simf2_vcc_wr_en, simf3_vcc_wr_en, fetch_init_wf_en, clk, rst;
  output simd_rd_scc_value, simf_rd_scc_value, salu_rd_scc_value,
         issue_salu_wr_vcc_en, issue_salu_wr_exec_en, issue_salu_wr_m0_en,
         issue_salu_wr_scc_en, issue_valu_wr_vcc_en;


endmodule


module fetch ( dispatch2cu_wf_dispatch, dispatch2cu_wf_tag_dispatch, 
        dispatch2cu_start_pc_dispatch, dispatch2cu_vgpr_base_dispatch, 
        dispatch2cu_sgpr_base_dispatch, dispatch2cu_lds_base_dispatch, 
        dispatch2cu_wf_size_dispatch, dispatch2cu_wg_wf_count, buff_ack, 
        wave_stop_fetch, issue_wf_done_en, issue_wf_done_wf_id, issue_wg_wfid, 
        salu_branch_wfid, salu_branch_en, salu_branch_taken, 
        salu_branch_pc_value, cu2dispatch_wf_tag_done, cu2dispatch_wf_done, 
        buff_addr, buff_tag, buff_rd_en, wave_reserve_slotid, 
        wave_reserve_valid, wave_basereg_wr, wave_basereg_wfid, wave_vgpr_base, 
        wave_sgpr_base, wave_lds_base, exec_init_wf_en, exec_init_wf_id, 
        exec_init_value, issue_wg_wgid, issue_wg_wf_count, tracemon_dispatch, 
        tracemon_wf_tag_dispatch, tracemon_new_wfid, clk, rst );
  input [14:0] dispatch2cu_wf_tag_dispatch;
  input [31:0] dispatch2cu_start_pc_dispatch;
  input [9:0] dispatch2cu_vgpr_base_dispatch;
  input [8:0] dispatch2cu_sgpr_base_dispatch;
  input [15:0] dispatch2cu_lds_base_dispatch;
  input [5:0] dispatch2cu_wf_size_dispatch;
  input [3:0] dispatch2cu_wg_wf_count;
  input [39:0] wave_stop_fetch;
  input [5:0] issue_wf_done_wf_id;
  input [5:0] issue_wg_wfid;
  input [5:0] salu_branch_wfid;
  input [31:0] salu_branch_pc_value;
  output [14:0] cu2dispatch_wf_tag_done;
  output [31:0] buff_addr;
  output [38:0] buff_tag;
  output [5:0] wave_reserve_slotid;
  output [5:0] wave_basereg_wfid;
  output [9:0] wave_vgpr_base;
  output [8:0] wave_sgpr_base;
  output [15:0] wave_lds_base;
  output [5:0] exec_init_wf_id;
  output [63:0] exec_init_value;
  output [5:0] issue_wg_wgid;
  output [3:0] issue_wg_wf_count;
  output [14:0] tracemon_wf_tag_dispatch;
  output [5:0] tracemon_new_wfid;
  input dispatch2cu_wf_dispatch, buff_ack, issue_wf_done_en, salu_branch_en,
         salu_branch_taken, clk, rst;
  output cu2dispatch_wf_done, buff_rd_en, wave_reserve_valid, wave_basereg_wr,
         exec_init_wf_en, tracemon_dispatch;


endmodule


module issue ( salu_alu_select, simd0_alu_select, simd1_alu_select, 
        simd2_alu_select, simd3_alu_select, simf0_alu_select, simf1_alu_select, 
        simf2_alu_select, simf3_alu_select, lsu_lsu_select, 
        fetchwave_wf_done_en, tracemon_barrier_retire_en, 
        tracemon_waitcnt_retire_en, lsu_wfid, alu_wfid, 
        fetchwave_wf_done_wf_id, fetch_wg_wfid, tracemon_waitcnt_retire_wfid, 
        lsu_source_reg1, lsu_source_reg2, lsu_source_reg3, lsu_dest_reg, 
        lsu_mem_sgpr, alu_source_reg1, alu_source_reg2, alu_source_reg3, 
        alu_dest_reg1, alu_dest_reg2, lsu_imm_value0, alu_imm_value0, 
        lsu_lds_base, lsu_imm_value1, lsu_opcode, alu_imm_value1, alu_opcode, 
        alu_instr_pc, lsu_instr_pc, tracemon_waitcnt_retire_pc, 
        tracemon_barrier_retire_pc, wave_valid_entries, 
        tracemon_barrier_retire_wf_bitmap, clk, rst, decode_branch, 
        decode_barrier, decode_vcc_wr, decode_vcc_rd, decode_scc_wr, 
        decode_scc_rd, decode_exec_rd, decode_exec_wr, decode_m0_rd, 
        decode_m0_wr, decode_wf_halt, decode_valid, decode_waitcnt, 
        vgpr_alu_wr_done, vgpr_alu_dest_reg_valid, vgpr_lsu_wr_done, 
        sgpr_alu_wr_done, sgpr_lsu_instr_done, sgpr_valu_dest_reg_valid, 
        simd0_alu_ready, simd1_alu_ready, simd2_alu_ready, simd3_alu_ready, 
        simf0_alu_ready, simf1_alu_ready, simf2_alu_ready, simf3_alu_ready, 
        salu_alu_ready, lsu_ready, exec_salu_wr_vcc_en, exec_salu_wr_exec_en, 
        exec_salu_wr_scc_en, exec_salu_wr_m0_en, exec_valu_wr_vcc_en, 
        salu_branch_en, salu_branch_taken, decode_fu, sgpr_alu_dest_reg_valid, 
        vgpr_lsu_dest_reg_valid, sgpr_lsu_dest_reg_valid, fetch_wg_wf_count, 
        decode_wfid, vgpr_alu_wr_done_wfid, vgpr_lsu_wr_done_wfid, 
        sgpr_alu_wr_done_wfid, sgpr_lsu_instr_done_wfid, exec_salu_wr_wfid, 
        exec_valu_wr_vcc_wfid, fetch_wg_wgid, salu_branch_wfid, 
        sgpr_alu_dest_reg_addr, sgpr_lsu_dest_reg_addr, sgpr_valu_dest_addr, 
        vgpr_alu_dest_reg_addr, vgpr_lsu_dest_reg_addr, decode_source_reg2, 
        decode_source_reg3, decode_dest_reg2, decode_source_reg1, 
        decode_source_reg4, decode_dest_reg1, decode_imm_value0, 
        decode_lds_base, decode_instr_pc, decode_opcode, decode_imm_value1 );
  output [5:0] lsu_wfid;
  output [5:0] alu_wfid;
  output [5:0] fetchwave_wf_done_wf_id;
  output [5:0] fetch_wg_wfid;
  output [5:0] tracemon_waitcnt_retire_wfid;
  output [11:0] lsu_source_reg1;
  output [11:0] lsu_source_reg2;
  output [11:0] lsu_source_reg3;
  output [11:0] lsu_dest_reg;
  output [11:0] lsu_mem_sgpr;
  output [11:0] alu_source_reg1;
  output [11:0] alu_source_reg2;
  output [11:0] alu_source_reg3;
  output [11:0] alu_dest_reg1;
  output [11:0] alu_dest_reg2;
  output [15:0] lsu_imm_value0;
  output [15:0] alu_imm_value0;
  output [15:0] lsu_lds_base;
  output [31:0] lsu_imm_value1;
  output [31:0] lsu_opcode;
  output [31:0] alu_imm_value1;
  output [31:0] alu_opcode;
  output [31:0] alu_instr_pc;
  output [31:0] lsu_instr_pc;
  output [31:0] tracemon_waitcnt_retire_pc;
  output [31:0] tracemon_barrier_retire_pc;
  output [39:0] wave_valid_entries;
  output [39:0] tracemon_barrier_retire_wf_bitmap;
  input [1:0] decode_fu;
  input [1:0] sgpr_alu_dest_reg_valid;
  input [3:0] vgpr_lsu_dest_reg_valid;
  input [3:0] sgpr_lsu_dest_reg_valid;
  input [3:0] fetch_wg_wf_count;
  input [5:0] decode_wfid;
  input [5:0] vgpr_alu_wr_done_wfid;
  input [5:0] vgpr_lsu_wr_done_wfid;
  input [5:0] sgpr_alu_wr_done_wfid;
  input [5:0] sgpr_lsu_instr_done_wfid;
  input [5:0] exec_salu_wr_wfid;
  input [5:0] exec_valu_wr_vcc_wfid;
  input [5:0] fetch_wg_wgid;
  input [5:0] salu_branch_wfid;
  input [8:0] sgpr_alu_dest_reg_addr;
  input [8:0] sgpr_lsu_dest_reg_addr;
  input [8:0] sgpr_valu_dest_addr;
  input [9:0] vgpr_alu_dest_reg_addr;
  input [9:0] vgpr_lsu_dest_reg_addr;
  input [12:0] decode_source_reg2;
  input [12:0] decode_source_reg3;
  input [12:0] decode_dest_reg2;
  input [13:0] decode_source_reg1;
  input [13:0] decode_source_reg4;
  input [13:0] decode_dest_reg1;
  input [15:0] decode_imm_value0;
  input [15:0] decode_lds_base;
  input [31:0] decode_instr_pc;
  input [31:0] decode_opcode;
  input [31:0] decode_imm_value1;
  input clk, rst, decode_branch, decode_barrier, decode_vcc_wr, decode_vcc_rd,
         decode_scc_wr, decode_scc_rd, decode_exec_rd, decode_exec_wr,
         decode_m0_rd, decode_m0_wr, decode_wf_halt, decode_valid,
         decode_waitcnt, vgpr_alu_wr_done, vgpr_alu_dest_reg_valid,
         vgpr_lsu_wr_done, sgpr_alu_wr_done, sgpr_lsu_instr_done,
         sgpr_valu_dest_reg_valid, simd0_alu_ready, simd1_alu_ready,
         simd2_alu_ready, simd3_alu_ready, simf0_alu_ready, simf1_alu_ready,
         simf2_alu_ready, simf3_alu_ready, salu_alu_ready, lsu_ready,
         exec_salu_wr_vcc_en, exec_salu_wr_exec_en, exec_salu_wr_scc_en,
         exec_salu_wr_m0_en, exec_valu_wr_vcc_en, salu_branch_en,
         salu_branch_taken;
  output salu_alu_select, simd0_alu_select, simd1_alu_select, simd2_alu_select,
         simd3_alu_select, simf0_alu_select, simf1_alu_select,
         simf2_alu_select, simf3_alu_select, lsu_lsu_select,
         fetchwave_wf_done_en, tracemon_barrier_retire_en,
         tracemon_waitcnt_retire_en;


endmodule


module lsu ( issue_lsu_select, issue_source_reg1, issue_source_reg2, 
        issue_source_reg3, issue_dest_reg, issue_imm_value0, issue_imm_value1, 
        issue_opcode, issue_mem_sgpr, issue_wfid, issue_lds_base, 
        vgpr_source1_data, vgpr_source2_data, mem_rd_data, mem_tag_resp, 
        mem_ack, sgpr_source1_data, sgpr_source2_data, exec_exec_value, 
        exec_rd_m0_value, issue_instr_pc, issue_ready, vgpr_source1_addr, 
        vgpr_source2_addr, vgpr_dest_addr, vgpr_dest_data, vgpr_dest_wr_en, 
        vgpr_dest_wr_mask, vgpr_instr_done_wfid, vgpr_instr_done, 
        vgpr_source1_rd_en, vgpr_source2_rd_en, exec_rd_wfid, mem_rd_en, 
        mem_wr_en, mem_addr, mem_wr_data, mem_tag_req, mem_wr_mask, 
        sgpr_source1_addr, sgpr_source2_addr, sgpr_dest_addr, sgpr_dest_data, 
        sgpr_dest_wr_en, sgpr_instr_done_wfid, sgpr_instr_done, 
        sgpr_source1_rd_en, sgpr_source2_rd_en, tracemon_retire_pc, 
        mem_gm_or_lds, tracemon_gm_or_lds, clk, rst );
  input [11:0] issue_source_reg1;
  input [11:0] issue_source_reg2;
  input [11:0] issue_source_reg3;
  input [11:0] issue_dest_reg;
  input [15:0] issue_imm_value0;
  input [31:0] issue_imm_value1;
  input [31:0] issue_opcode;
  input [11:0] issue_mem_sgpr;
  input [5:0] issue_wfid;
  input [15:0] issue_lds_base;
  input [8191:0] vgpr_source1_data;
  input [2047:0] vgpr_source2_data;
  input [8191:0] mem_rd_data;
  input [6:0] mem_tag_resp;
  input [127:0] sgpr_source1_data;
  input [31:0] sgpr_source2_data;
  input [63:0] exec_exec_value;
  input [31:0] exec_rd_m0_value;
  input [31:0] issue_instr_pc;
  output [9:0] vgpr_source1_addr;
  output [9:0] vgpr_source2_addr;
  output [9:0] vgpr_dest_addr;
  output [8191:0] vgpr_dest_data;
  output [3:0] vgpr_dest_wr_en;
  output [63:0] vgpr_dest_wr_mask;
  output [5:0] vgpr_instr_done_wfid;
  output [5:0] exec_rd_wfid;
  output [3:0] mem_rd_en;
  output [3:0] mem_wr_en;
  output [2047:0] mem_addr;
  output [8191:0] mem_wr_data;
  output [6:0] mem_tag_req;
  output [63:0] mem_wr_mask;
  output [8:0] sgpr_source1_addr;
  output [8:0] sgpr_source2_addr;
  output [8:0] sgpr_dest_addr;
  output [127:0] sgpr_dest_data;
  output [3:0] sgpr_dest_wr_en;
  output [5:0] sgpr_instr_done_wfid;
  output [31:0] tracemon_retire_pc;
  input issue_lsu_select, mem_ack, clk, rst;
  output issue_ready, vgpr_instr_done, vgpr_source1_rd_en, vgpr_source2_rd_en,
         sgpr_instr_done, sgpr_source1_rd_en, sgpr_source2_rd_en,
         mem_gm_or_lds, tracemon_gm_or_lds;


endmodule


module rfa ( simd0_queue_entry_valid, simd1_queue_entry_valid, 
        simd2_queue_entry_valid, simd3_queue_entry_valid, 
        simf0_queue_entry_valid, simf1_queue_entry_valid, 
        simf2_queue_entry_valid, simf3_queue_entry_valid, 
        simd0_queue_entry_serviced, simd1_queue_entry_serviced, 
        simd2_queue_entry_serviced, simd3_queue_entry_serviced, 
        simf0_queue_entry_serviced, simf1_queue_entry_serviced, 
        simf2_queue_entry_serviced, simf3_queue_entry_serviced, 
        execvgprsgpr_select_fu, clk, rst );
  output [15:0] execvgprsgpr_select_fu;
  input simd0_queue_entry_valid, simd1_queue_entry_valid,
         simd2_queue_entry_valid, simd3_queue_entry_valid,
         simf0_queue_entry_valid, simf1_queue_entry_valid,
         simf2_queue_entry_valid, simf3_queue_entry_valid, clk, rst;
  output simd0_queue_entry_serviced, simd1_queue_entry_serviced,
         simd2_queue_entry_serviced, simd3_queue_entry_serviced,
         simf0_queue_entry_serviced, simf1_queue_entry_serviced,
         simf2_queue_entry_serviced, simf3_queue_entry_serviced;


endmodule


module salu ( issue_source_reg1, issue_source_reg2, issue_dest_reg, 
        issue_imm_value0, issue_imm_value1, issue_opcode, issue_wfid, 
        issue_alu_select, exec_rd_exec_value, exec_rd_vcc_value, 
        exec_rd_m0_value, exec_rd_scc_value, sgpr_source2_data, 
        sgpr_source1_data, issue_instr_pc, exec_wr_exec_en, exec_wr_vcc_en, 
        exec_wr_m0_en, exec_wr_scc_en, exec_wr_exec_value, exec_wr_vcc_value, 
        exec_wr_m0_value, exec_wr_scc_value, exec_wr_wfid, exec_rd_en, 
        exec_rd_wfid, sgpr_dest_data, sgpr_dest_addr, sgpr_dest_wr_en, 
        sgpr_source2_addr, sgpr_source1_addr, sgpr_source1_rd_en, 
        sgpr_source2_rd_en, issue_alu_ready, sgpr_instr_done_wfid, 
        sgpr_instr_done, fetchwaveissue_branch_wfid, fetchwaveissue_branch_en, 
        fetchwaveissue_branch_taken, fetch_branch_pc_value, tracemon_retire_pc, 
        tracemon_exec_word_sel, tracemon_vcc_word_sel, clk, rst );
  input [11:0] issue_source_reg1;
  input [11:0] issue_source_reg2;
  input [11:0] issue_dest_reg;
  input [15:0] issue_imm_value0;
  input [31:0] issue_imm_value1;
  input [31:0] issue_opcode;
  input [5:0] issue_wfid;
  input [63:0] exec_rd_exec_value;
  input [63:0] exec_rd_vcc_value;
  input [31:0] exec_rd_m0_value;
  input [63:0] sgpr_source2_data;
  input [63:0] sgpr_source1_data;
  input [31:0] issue_instr_pc;
  output [63:0] exec_wr_exec_value;
  output [63:0] exec_wr_vcc_value;
  output [31:0] exec_wr_m0_value;
  output [5:0] exec_wr_wfid;
  output [5:0] exec_rd_wfid;
  output [63:0] sgpr_dest_data;
  output [8:0] sgpr_dest_addr;
  output [1:0] sgpr_dest_wr_en;
  output [8:0] sgpr_source2_addr;
  output [8:0] sgpr_source1_addr;
  output [5:0] sgpr_instr_done_wfid;
  output [5:0] fetchwaveissue_branch_wfid;
  output [31:0] fetch_branch_pc_value;
  output [31:0] tracemon_retire_pc;
  output [1:0] tracemon_exec_word_sel;
  output [1:0] tracemon_vcc_word_sel;
  input issue_alu_select, exec_rd_scc_value, clk, rst;
  output exec_wr_exec_en, exec_wr_vcc_en, exec_wr_m0_en, exec_wr_scc_en,
         exec_wr_scc_value, exec_rd_en, sgpr_source1_rd_en, sgpr_source2_rd_en,
         issue_alu_ready, sgpr_instr_done, fetchwaveissue_branch_en,
         fetchwaveissue_branch_taken;


endmodule


module sgpr ( lsu_source1_addr, lsu_source2_addr, lsu_dest_addr, lsu_dest_data, 
        lsu_dest_wr_en, lsu_instr_done_wfid, lsu_instr_done, lsu_source1_rd_en, 
        lsu_source2_rd_en, simd0_rd_addr, simd0_rd_en, simd1_rd_addr, 
        simd1_rd_en, simd2_rd_addr, simd2_rd_en, simd3_rd_addr, simd3_rd_en, 
        simd0_wr_addr, simd0_wr_en, simd0_wr_data, simd1_wr_addr, simd1_wr_en, 
        simd1_wr_data, simd2_wr_addr, simd2_wr_en, simd2_wr_data, 
        simd3_wr_addr, simd3_wr_en, simd3_wr_data, simd0_wr_mask, 
        simd1_wr_mask, simd2_wr_mask, simd3_wr_mask, simf0_rd_addr, 
        simf0_rd_en, simf1_rd_addr, simf1_rd_en, simf2_rd_addr, simf2_rd_en, 
        simf3_rd_addr, simf3_rd_en, simf0_wr_addr, simf0_wr_en, simf0_wr_data, 
        simf1_wr_addr, simf1_wr_en, simf1_wr_data, simf2_wr_addr, simf2_wr_en, 
        simf2_wr_data, simf3_wr_addr, simf3_wr_en, simf3_wr_data, 
        simf0_wr_mask, simf1_wr_mask, simf2_wr_mask, simf3_wr_mask, 
        salu_dest_data, salu_dest_addr, salu_dest_wr_en, salu_source2_addr, 
        salu_source1_addr, salu_instr_done_wfid, salu_instr_done, 
        salu_source1_rd_en, salu_source2_rd_en, rfa_select_fu, 
        lsu_source1_data, lsu_source2_data, simd_rd_data, simf_rd_data, 
        salu_source2_data, salu_source1_data, issue_alu_wr_done_wfid, 
        issue_alu_wr_done, issue_alu_dest_reg_addr, issue_alu_dest_reg_valid, 
        issue_lsu_instr_done_wfid, issue_lsu_instr_done, 
        issue_lsu_dest_reg_addr, issue_lsu_dest_reg_valid, 
        issue_valu_dest_reg_valid, issue_valu_dest_addr, clk, rst );
  input [8:0] lsu_source1_addr;
  input [8:0] lsu_source2_addr;
  input [8:0] lsu_dest_addr;
  input [127:0] lsu_dest_data;
  input [3:0] lsu_dest_wr_en;
  input [5:0] lsu_instr_done_wfid;
  input [8:0] simd0_rd_addr;
  input [8:0] simd1_rd_addr;
  input [8:0] simd2_rd_addr;
  input [8:0] simd3_rd_addr;
  input [8:0] simd0_wr_addr;
  input [63:0] simd0_wr_data;
  input [8:0] simd1_wr_addr;
  input [63:0] simd1_wr_data;
  input [8:0] simd2_wr_addr;
  input [63:0] simd2_wr_data;
  input [8:0] simd3_wr_addr;
  input [63:0] simd3_wr_data;
  input [63:0] simd0_wr_mask;
  input [63:0] simd1_wr_mask;
  input [63:0] simd2_wr_mask;
  input [63:0] simd3_wr_mask;
  input [8:0] simf0_rd_addr;
  input [8:0] simf1_rd_addr;
  input [8:0] simf2_rd_addr;
  input [8:0] simf3_rd_addr;
  input [8:0] simf0_wr_addr;
  input [63:0] simf0_wr_data;
  input [8:0] simf1_wr_addr;
  input [63:0] simf1_wr_data;
  input [8:0] simf2_wr_addr;
  input [63:0] simf2_wr_data;
  input [8:0] simf3_wr_addr;
  input [63:0] simf3_wr_data;
  input [63:0] simf0_wr_mask;
  input [63:0] simf1_wr_mask;
  input [63:0] simf2_wr_mask;
  input [63:0] simf3_wr_mask;
  input [63:0] salu_dest_data;
  input [8:0] salu_dest_addr;
  input [1:0] salu_dest_wr_en;
  input [8:0] salu_source2_addr;
  input [8:0] salu_source1_addr;
  input [5:0] salu_instr_done_wfid;
  input [15:0] rfa_select_fu;
  output [127:0] lsu_source1_data;
  output [31:0] lsu_source2_data;
  output [31:0] simd_rd_data;
  output [31:0] simf_rd_data;
  output [63:0] salu_source2_data;
  output [63:0] salu_source1_data;
  output [5:0] issue_alu_wr_done_wfid;
  output [8:0] issue_alu_dest_reg_addr;
  output [1:0] issue_alu_dest_reg_valid;
  output [5:0] issue_lsu_instr_done_wfid;
  output [8:0] issue_lsu_dest_reg_addr;
  output [3:0] issue_lsu_dest_reg_valid;
  output [8:0] issue_valu_dest_addr;
  input lsu_instr_done, lsu_source1_rd_en, lsu_source2_rd_en, simd0_rd_en,
         simd1_rd_en, simd2_rd_en, simd3_rd_en, simd0_wr_en, simd1_wr_en,
         simd2_wr_en, simd3_wr_en, simf0_rd_en, simf1_rd_en, simf2_rd_en,
         simf3_rd_en, simf0_wr_en, simf1_wr_en, simf2_wr_en, simf3_wr_en,
         salu_instr_done, salu_source1_rd_en, salu_source2_rd_en, clk, rst;
  output issue_alu_wr_done, issue_lsu_instr_done, issue_valu_dest_reg_valid;


endmodule


module simd ( issue_source_reg1, issue_source_reg2, issue_source_reg3, 
        issue_dest_reg1, issue_dest_reg2, issue_imm_value0, issue_imm_value1, 
        issue_opcode, issue_wfid, issue_alu_select, vgpr_source1_data, 
        vgpr_source2_data, vgpr_source3_data, sgpr_rd_data, exec_rd_exec_value, 
        exec_rd_vcc_value, exec_rd_m0_value, exec_rd_scc_value, issue_instr_pc, 
        rfa_queue_entry_serviced, vgpr_source1_rd_en, vgpr_source2_rd_en, 
        vgpr_source3_rd_en, vgpr_source1_addr, vgpr_source2_addr, 
        vgpr_source3_addr, vgpr_dest_addr, vgpr_dest_data, vgpr_wr_en, 
        vgpr_wr_mask, exec_rd_wfid, exec_rd_en, exec_wr_vcc_wfid, 
        exec_wr_vcc_en, exec_wr_vcc_value, sgpr_rd_en, sgpr_rd_addr, 
        sgpr_wr_addr, sgpr_wr_en, sgpr_wr_data, sgpr_wr_mask, issue_alu_ready, 
        vgpr_instr_done_wfid, vgpr_instr_done, rfa_queue_entry_valid, 
        tracemon_retire_pc, clk, rst );
  input [11:0] issue_source_reg1;
  input [11:0] issue_source_reg2;
  input [11:0] issue_source_reg3;
  input [11:0] issue_dest_reg1;
  input [11:0] issue_dest_reg2;
  input [15:0] issue_imm_value0;
  input [31:0] issue_imm_value1;
  input [31:0] issue_opcode;
  input [5:0] issue_wfid;
  input [2047:0] vgpr_source1_data;
  input [2047:0] vgpr_source2_data;
  input [2047:0] vgpr_source3_data;
  input [31:0] sgpr_rd_data;
  input [63:0] exec_rd_exec_value;
  input [63:0] exec_rd_vcc_value;
  input [31:0] exec_rd_m0_value;
  input [31:0] issue_instr_pc;
  output [9:0] vgpr_source1_addr;
  output [9:0] vgpr_source2_addr;
  output [9:0] vgpr_source3_addr;
  output [9:0] vgpr_dest_addr;
  output [2047:0] vgpr_dest_data;
  output [63:0] vgpr_wr_mask;
  output [5:0] exec_rd_wfid;
  output [5:0] exec_wr_vcc_wfid;
  output [63:0] exec_wr_vcc_value;
  output [8:0] sgpr_rd_addr;
  output [8:0] sgpr_wr_addr;
  output [63:0] sgpr_wr_data;
  output [63:0] sgpr_wr_mask;
  output [5:0] vgpr_instr_done_wfid;
  output [31:0] tracemon_retire_pc;
  input issue_alu_select, exec_rd_scc_value, rfa_queue_entry_serviced, clk,
         rst;
  output vgpr_source1_rd_en, vgpr_source2_rd_en, vgpr_source3_rd_en,
         vgpr_wr_en, exec_rd_en, exec_wr_vcc_en, sgpr_rd_en, sgpr_wr_en,
         issue_alu_ready, vgpr_instr_done, rfa_queue_entry_valid;


endmodule


module simf ( issue_source_reg1, issue_source_reg2, issue_source_reg3, 
        issue_dest_reg1, issue_dest_reg2, issue_imm_value0, issue_imm_value1, 
        issue_opcode, issue_wfid, issue_alu_select, vgpr_source1_data, 
        vgpr_source2_data, vgpr_source3_data, sgpr_rd_data, exec_rd_exec_value, 
        exec_rd_vcc_value, exec_rd_m0_value, exec_rd_scc_value, issue_instr_pc, 
        rfa_queue_entry_serviced, vgpr_source1_rd_en, vgpr_source2_rd_en, 
        vgpr_source3_rd_en, vgpr_source1_addr, vgpr_source2_addr, 
        vgpr_source3_addr, vgpr_dest_addr, vgpr_dest_data, vgpr_wr_en, 
        vgpr_wr_mask, exec_rd_wfid, exec_rd_en, exec_wr_vcc_wfid, 
        exec_wr_vcc_en, exec_wr_vcc_value, sgpr_rd_en, sgpr_rd_addr, 
        sgpr_wr_addr, sgpr_wr_en, sgpr_wr_data, sgpr_wr_mask, issue_alu_ready, 
        vgpr_instr_done_wfid, vgpr_instr_done, rfa_queue_entry_valid, 
        tracemon_retire_pc, clk, rst );
  input [11:0] issue_source_reg1;
  input [11:0] issue_source_reg2;
  input [11:0] issue_source_reg3;
  input [11:0] issue_dest_reg1;
  input [11:0] issue_dest_reg2;
  input [15:0] issue_imm_value0;
  input [31:0] issue_imm_value1;
  input [31:0] issue_opcode;
  input [5:0] issue_wfid;
  input [2047:0] vgpr_source1_data;
  input [2047:0] vgpr_source2_data;
  input [2047:0] vgpr_source3_data;
  input [31:0] sgpr_rd_data;
  input [63:0] exec_rd_exec_value;
  input [63:0] exec_rd_vcc_value;
  input [31:0] exec_rd_m0_value;
  input [31:0] issue_instr_pc;
  output [9:0] vgpr_source1_addr;
  output [9:0] vgpr_source2_addr;
  output [9:0] vgpr_source3_addr;
  output [9:0] vgpr_dest_addr;
  output [2047:0] vgpr_dest_data;
  output [63:0] vgpr_wr_mask;
  output [5:0] exec_rd_wfid;
  output [5:0] exec_wr_vcc_wfid;
  output [63:0] exec_wr_vcc_value;
  output [8:0] sgpr_rd_addr;
  output [8:0] sgpr_wr_addr;
  output [63:0] sgpr_wr_data;
  output [63:0] sgpr_wr_mask;
  output [5:0] vgpr_instr_done_wfid;
  output [31:0] tracemon_retire_pc;
  input issue_alu_select, exec_rd_scc_value, rfa_queue_entry_serviced, clk,
         rst;
  output vgpr_source1_rd_en, vgpr_source2_rd_en, vgpr_source3_rd_en,
         vgpr_wr_en, exec_rd_en, exec_wr_vcc_en, sgpr_rd_en, sgpr_wr_en,
         issue_alu_ready, vgpr_instr_done, rfa_queue_entry_valid;


endmodule


module vgpr ( simd0_source1_rd_en, simd1_source1_rd_en, simd2_source1_rd_en, 
        simd3_source1_rd_en, simd0_source2_rd_en, simd1_source2_rd_en, 
        simd2_source2_rd_en, simd3_source2_rd_en, simd0_source3_rd_en, 
        simd1_source3_rd_en, simd2_source3_rd_en, simd3_source3_rd_en, 
        simd0_source1_addr, simd1_source1_addr, simd2_source1_addr, 
        simd3_source1_addr, simd0_source2_addr, simd1_source2_addr, 
        simd2_source2_addr, simd3_source2_addr, simd0_source3_addr, 
        simd1_source3_addr, simd2_source3_addr, simd3_source3_addr, 
        simd0_dest_addr, simd1_dest_addr, simd2_dest_addr, simd3_dest_addr, 
        simd0_dest_data, simd1_dest_data, simd2_dest_data, simd3_dest_data, 
        simd0_wr_en, simd1_wr_en, simd2_wr_en, simd3_wr_en, simd0_wr_mask, 
        simd1_wr_mask, simd2_wr_mask, simd3_wr_mask, simf0_source1_rd_en, 
        simf1_source1_rd_en, simf2_source1_rd_en, simf3_source1_rd_en, 
        simf0_source2_rd_en, simf1_source2_rd_en, simf2_source2_rd_en, 
        simf3_source2_rd_en, simf0_source3_rd_en, simf1_source3_rd_en, 
        simf2_source3_rd_en, simf3_source3_rd_en, simf0_source1_addr, 
        simf1_source1_addr, simf2_source1_addr, simf3_source1_addr, 
        simf0_source2_addr, simf1_source2_addr, simf2_source2_addr, 
        simf3_source2_addr, simf0_source3_addr, simf1_source3_addr, 
        simf2_source3_addr, simf3_source3_addr, simf0_dest_addr, 
        simf1_dest_addr, simf2_dest_addr, simf3_dest_addr, simf0_dest_data, 
        simf1_dest_data, simf2_dest_data, simf3_dest_data, simf0_wr_en, 
        simf1_wr_en, simf2_wr_en, simf3_wr_en, simf0_wr_mask, simf1_wr_mask, 
        simf2_wr_mask, simf3_wr_mask, lsu_source1_addr, lsu_source2_addr, 
        lsu_dest_addr, lsu_dest_data, lsu_dest_wr_mask, lsu_dest_wr_en, 
        lsu_instr_done_wfid, lsu_instr_done, lsu_source1_rd_en, 
        lsu_source2_rd_en, simd0_instr_done_wfid, simd1_instr_done_wfid, 
        simd2_instr_done_wfid, simd3_instr_done_wfid, simd0_instr_done, 
        simd1_instr_done, simd2_instr_done, simd3_instr_done, 
        simf0_instr_done_wfid, simf1_instr_done_wfid, simf2_instr_done_wfid, 
        simf3_instr_done_wfid, simf0_instr_done, simf1_instr_done, 
        simf2_instr_done, simf3_instr_done, rfa_select_fu, simd_source1_data, 
        simd_source2_data, simd_source3_data, simf_source1_data, 
        simf_source2_data, simf_source3_data, lsu_source1_data, 
        lsu_source2_data, issue_alu_wr_done_wfid, issue_alu_wr_done, 
        issue_alu_dest_reg_addr, issue_alu_dest_reg_valid, 
        issue_lsu_wr_done_wfid, issue_lsu_wr_done, issue_lsu_dest_reg_addr, 
        issue_lsu_dest_reg_valid, clk, rst );
  input [9:0] simd0_source1_addr;
  input [9:0] simd1_source1_addr;
  input [9:0] simd2_source1_addr;
  input [9:0] simd3_source1_addr;
  input [9:0] simd0_source2_addr;
  input [9:0] simd1_source2_addr;
  input [9:0] simd2_source2_addr;
  input [9:0] simd3_source2_addr;
  input [9:0] simd0_source3_addr;
  input [9:0] simd1_source3_addr;
  input [9:0] simd2_source3_addr;
  input [9:0] simd3_source3_addr;
  input [9:0] simd0_dest_addr;
  input [9:0] simd1_dest_addr;
  input [9:0] simd2_dest_addr;
  input [9:0] simd3_dest_addr;
  input [2047:0] simd0_dest_data;
  input [2047:0] simd1_dest_data;
  input [2047:0] simd2_dest_data;
  input [2047:0] simd3_dest_data;
  input [63:0] simd0_wr_mask;
  input [63:0] simd1_wr_mask;
  input [63:0] simd2_wr_mask;
  input [63:0] simd3_wr_mask;
  input [9:0] simf0_source1_addr;
  input [9:0] simf1_source1_addr;
  input [9:0] simf2_source1_addr;
  input [9:0] simf3_source1_addr;
  input [9:0] simf0_source2_addr;
  input [9:0] simf1_source2_addr;
  input [9:0] simf2_source2_addr;
  input [9:0] simf3_source2_addr;
  input [9:0] simf0_source3_addr;
  input [9:0] simf1_source3_addr;
  input [9:0] simf2_source3_addr;
  input [9:0] simf3_source3_addr;
  input [9:0] simf0_dest_addr;
  input [9:0] simf1_dest_addr;
  input [9:0] simf2_dest_addr;
  input [9:0] simf3_dest_addr;
  input [2047:0] simf0_dest_data;
  input [2047:0] simf1_dest_data;
  input [2047:0] simf2_dest_data;
  input [2047:0] simf3_dest_data;
  input [63:0] simf0_wr_mask;
  input [63:0] simf1_wr_mask;
  input [63:0] simf2_wr_mask;
  input [63:0] simf3_wr_mask;
  input [9:0] lsu_source1_addr;
  input [9:0] lsu_source2_addr;
  input [9:0] lsu_dest_addr;
  input [8191:0] lsu_dest_data;
  input [63:0] lsu_dest_wr_mask;
  input [3:0] lsu_dest_wr_en;
  input [5:0] lsu_instr_done_wfid;
  input [5:0] simd0_instr_done_wfid;
  input [5:0] simd1_instr_done_wfid;
  input [5:0] simd2_instr_done_wfid;
  input [5:0] simd3_instr_done_wfid;
  input [5:0] simf0_instr_done_wfid;
  input [5:0] simf1_instr_done_wfid;
  input [5:0] simf2_instr_done_wfid;
  input [5:0] simf3_instr_done_wfid;
  input [15:0] rfa_select_fu;
  output [2047:0] simd_source1_data;
  output [2047:0] simd_source2_data;
  output [2047:0] simd_source3_data;
  output [2047:0] simf_source1_data;
  output [2047:0] simf_source2_data;
  output [2047:0] simf_source3_data;
  output [8191:0] lsu_source1_data;
  output [2047:0] lsu_source2_data;
  output [5:0] issue_alu_wr_done_wfid;
  output [9:0] issue_alu_dest_reg_addr;
  output [5:0] issue_lsu_wr_done_wfid;
  output [9:0] issue_lsu_dest_reg_addr;
  output [3:0] issue_lsu_dest_reg_valid;
  input simd0_source1_rd_en, simd1_source1_rd_en, simd2_source1_rd_en,
         simd3_source1_rd_en, simd0_source2_rd_en, simd1_source2_rd_en,
         simd2_source2_rd_en, simd3_source2_rd_en, simd0_source3_rd_en,
         simd1_source3_rd_en, simd2_source3_rd_en, simd3_source3_rd_en,
         simd0_wr_en, simd1_wr_en, simd2_wr_en, simd3_wr_en,
         simf0_source1_rd_en, simf1_source1_rd_en, simf2_source1_rd_en,
         simf3_source1_rd_en, simf0_source2_rd_en, simf1_source2_rd_en,
         simf2_source2_rd_en, simf3_source2_rd_en, simf0_source3_rd_en,
         simf1_source3_rd_en, simf2_source3_rd_en, simf3_source3_rd_en,
         simf0_wr_en, simf1_wr_en, simf2_wr_en, simf3_wr_en, lsu_instr_done,
         lsu_source1_rd_en, lsu_source2_rd_en, simd0_instr_done,
         simd1_instr_done, simd2_instr_done, simd3_instr_done,
         simf0_instr_done, simf1_instr_done, simf2_instr_done,
         simf3_instr_done, clk, rst;
  output issue_alu_wr_done, issue_alu_dest_reg_valid, issue_lsu_wr_done;


endmodule


module wavepool ( fetch_reserve_slotid, fetch_reserve_valid, fetch_basereg_wr, 
        fetch_basereg_wfid, fetch_vgpr_base, fetch_sgpr_base, fetch_lds_base, 
        issue_valid_entries, buff_tag, buff_instr, buff2fetchwave_ack, 
        issue_wf_done_en, issue_wf_done_wf_id, salu_branch_wfid, 
        salu_branch_en, salu_branch_taken, decode_ins_half_rqd, 
        decode_ins_half_wfid, fetch_stop_fetch, decode_instr_valid, 
        decode_instr, decode_wfid, decode_vgpr_base, decode_sgpr_base, 
        decode_lds_base, decode_instr_pc, clk, rst );
  input [5:0] fetch_reserve_slotid;
  input [5:0] fetch_basereg_wfid;
  input [9:0] fetch_vgpr_base;
  input [8:0] fetch_sgpr_base;
  input [15:0] fetch_lds_base;
  input [39:0] issue_valid_entries;
  input [38:0] buff_tag;
  input [31:0] buff_instr;
  input [5:0] issue_wf_done_wf_id;
  input [5:0] salu_branch_wfid;
  input [5:0] decode_ins_half_wfid;
  output [39:0] fetch_stop_fetch;
  output [31:0] decode_instr;
  output [5:0] decode_wfid;
  output [9:0] decode_vgpr_base;
  output [8:0] decode_sgpr_base;
  output [15:0] decode_lds_base;
  output [31:0] decode_instr_pc;
  input fetch_reserve_valid, fetch_basereg_wr, buff2fetchwave_ack,
         issue_wf_done_en, salu_branch_en, salu_branch_taken,
         decode_ins_half_rqd, clk, rst;
  output decode_instr_valid;


endmodule


module compute_unit ( dispatch2cu_wf_dispatch, dispatch2cu_wf_tag_dispatch, 
        dispatch2cu_start_pc_dispatch, dispatch2cu_vgpr_base_dispatch, 
        dispatch2cu_sgpr_base_dispatch, dispatch2cu_lds_base_dispatch, 
        dispatch2cu_wf_size_dispatch, dispatch2cu_wg_wf_count, mem2lsu_rd_data, 
        mem2lsu_tag_resp, mem2lsu_ack, buff2fetchwave_ack, buff2wave_instr, 
        buff2wave_tag, cu2dispatch_wf_tag_done, cu2dispatch_wf_done, 
        lsu2mem_rd_en, lsu2mem_wr_en, lsu2mem_addr, lsu2mem_wr_data, 
        lsu2mem_tag_req, lsu2mem_wr_mask, lsu2mem_gm_or_lds, fetch2buff_rd_en, 
        fetch2buff_addr, fetch2buff_tag, simd0_2tracemon_retire_pc, 
        simd1_2tracemon_retire_pc, simd2_2tracemon_retire_pc, 
        simd3_2tracemon_retire_pc, simf0_2tracemon_retire_pc, 
        simf1_2tracemon_retire_pc, simf2_2tracemon_retire_pc, 
        simf3_2tracemon_retire_pc, salu2tracemon_retire_pc, 
        salu2tracemon_exec_word_sel, salu2tracemon_vcc_word_sel, 
        lsu2tracemon_retire_pc, issue2tracemon_barrier_retire_en, 
        issue2tracemon_barrier_retire_wf_bitmap, 
        issue2tracemon_barrier_retire_pc, issue2tracemon_waitcnt_retire_en, 
        issue2tracemon_waitcnt_retire_wfid, issue2tracemon_waitcnt_retire_pc, 
        wave2decode_instr_valid, wave2decode_sgpr_base, wave2decode_vgpr_base, 
        wave2decode_lds_base, wave2decode_wfid, salu2sgpr_instr_done, 
        salu2sgpr_instr_done_wfid, salu2exec_wr_exec_en, 
        salu2exec_wr_exec_value, salu2exec_wr_vcc_en, salu2exec_wr_vcc_value, 
        salu2exec_wr_scc_en, salu2exec_wr_scc_value, salu2sgpr_dest_wr_en, 
        salu2sgpr_dest_addr, salu2sgpr_dest_data, simd0_2vgpr_instr_done, 
        simd0_2vgpr_instr_done_wfid, simd1_2vgpr_instr_done, 
        simd1_2vgpr_instr_done_wfid, simd2_2vgpr_instr_done, 
        simd2_2vgpr_instr_done_wfid, simd3_2vgpr_instr_done, 
        simd3_2vgpr_instr_done_wfid, simd0_2exec_wr_vcc_en, 
        simd0_2exec_wr_vcc_value, simd0_2vgpr_wr_en, simd0_2vgpr_dest_addr, 
        simd0_2vgpr_dest_data, simd0_2vgpr_wr_mask, simd1_2exec_wr_vcc_en, 
        simd1_2exec_wr_vcc_value, simd1_2vgpr_wr_en, simd1_2vgpr_dest_addr, 
        simd1_2vgpr_dest_data, simd1_2vgpr_wr_mask, simd2_2exec_wr_vcc_en, 
        simd2_2exec_wr_vcc_value, simd2_2vgpr_wr_en, simd2_2vgpr_dest_addr, 
        simd2_2vgpr_dest_data, simd2_2vgpr_wr_mask, simd3_2exec_wr_vcc_en, 
        simd3_2exec_wr_vcc_value, simd3_2vgpr_wr_en, simd3_2vgpr_dest_addr, 
        simd3_2vgpr_dest_data, simd3_2vgpr_wr_mask, simf0_2vgpr_instr_done, 
        simf0_2vgpr_instr_done_wfid, simf1_2vgpr_instr_done, 
        simf1_2vgpr_instr_done_wfid, simf2_2vgpr_instr_done, 
        simf2_2vgpr_instr_done_wfid, simf3_2vgpr_instr_done, 
        simf3_2vgpr_instr_done_wfid, simf0_2exec_wr_vcc_en, 
        simf0_2exec_wr_vcc_value, simf0_2vgpr_wr_en, simf0_2vgpr_dest_addr, 
        simf0_2vgpr_dest_data, simf0_2vgpr_wr_mask, simf1_2exec_wr_vcc_en, 
        simf1_2exec_wr_vcc_value, simf1_2vgpr_wr_en, simf1_2vgpr_dest_addr, 
        simf1_2vgpr_dest_data, simf1_2vgpr_wr_mask, simf2_2exec_wr_vcc_en, 
        simf2_2exec_wr_vcc_value, simf2_2vgpr_wr_en, simf2_2vgpr_dest_addr, 
        simf2_2vgpr_dest_data, simf2_2vgpr_wr_mask, simf3_2exec_wr_vcc_en, 
        simf3_2exec_wr_vcc_value, simf3_2vgpr_wr_en, simf3_2vgpr_dest_addr, 
        simf3_2vgpr_dest_data, simf3_2vgpr_wr_mask, simd0_2sgpr_wr_addr, 
        simd0_2sgpr_wr_en, simd0_2sgpr_wr_data, simd1_2sgpr_wr_addr, 
        simd1_2sgpr_wr_en, simd1_2sgpr_wr_data, simd2_2sgpr_wr_addr, 
        simd2_2sgpr_wr_en, simd2_2sgpr_wr_data, simd3_2sgpr_wr_addr, 
        simd3_2sgpr_wr_en, simd3_2sgpr_wr_data, simf0_2sgpr_wr_addr, 
        simf0_2sgpr_wr_en, simf0_2sgpr_wr_data, simf1_2sgpr_wr_addr, 
        simf1_2sgpr_wr_en, simf1_2sgpr_wr_data, simf2_2sgpr_wr_addr, 
        simf2_2sgpr_wr_en, simf2_2sgpr_wr_data, simf3_2sgpr_wr_addr, 
        simf3_2sgpr_wr_en, simf3_2sgpr_wr_data, lsu2sgpr_instr_done, 
        lsu2sgpr_instr_done_wfid, lsu2sgpr_dest_wr_en, lsu2sgpr_dest_addr, 
        lsu2sgpr_dest_data, lsu2vgpr_instr_done, lsu2vgpr_dest_data, 
        lsu2vgpr_dest_addr, lsu2vgpr_dest_wr_mask, lsu2vgpr_instr_done_wfid, 
        lsu2vgpr_dest_wr_en, issue2fetchwave_wf_done_en, 
        issue2fetchwave_wf_done_wf_id, salu2fetchwaveissue_branch_wfid, 
        salu2fetchwaveissue_branch_en, salu2fetchwaveissue_branch_taken, 
        salu2fetch_branch_pc_value, rfa2execvgprsgpr_select_fu, 
        decode2tracemon_collinstr, decode2tracemon_colldone, 
        decode2issue_valid, decode2issue_instr_pc, decode2issue_wfid, 
        lsu2tracemon_gm_or_lds, fetch2tracemon_dispatch, fetch2tracemon_wf_tag, 
        fetch2tracemon_new_wfid, salu2exec_wr_m0_en, salu2exec_wr_m0_value, 
        decode2issue_barrier, clk, rst );
  input [14:0] dispatch2cu_wf_tag_dispatch;
  input [31:0] dispatch2cu_start_pc_dispatch;
  input [9:0] dispatch2cu_vgpr_base_dispatch;
  input [8:0] dispatch2cu_sgpr_base_dispatch;
  input [15:0] dispatch2cu_lds_base_dispatch;
  input [5:0] dispatch2cu_wf_size_dispatch;
  input [3:0] dispatch2cu_wg_wf_count;
  input [8191:0] mem2lsu_rd_data;
  input [6:0] mem2lsu_tag_resp;
  input [31:0] buff2wave_instr;
  input [38:0] buff2wave_tag;
  output [14:0] cu2dispatch_wf_tag_done;
  output [3:0] lsu2mem_rd_en;
  output [3:0] lsu2mem_wr_en;
  output [2047:0] lsu2mem_addr;
  output [8191:0] lsu2mem_wr_data;
  output [6:0] lsu2mem_tag_req;
  output [63:0] lsu2mem_wr_mask;
  output [31:0] fetch2buff_addr;
  output [38:0] fetch2buff_tag;
  output [31:0] simd0_2tracemon_retire_pc;
  output [31:0] simd1_2tracemon_retire_pc;
  output [31:0] simd2_2tracemon_retire_pc;
  output [31:0] simd3_2tracemon_retire_pc;
  output [31:0] simf0_2tracemon_retire_pc;
  output [31:0] simf1_2tracemon_retire_pc;
  output [31:0] simf2_2tracemon_retire_pc;
  output [31:0] simf3_2tracemon_retire_pc;
  output [31:0] salu2tracemon_retire_pc;
  output [1:0] salu2tracemon_exec_word_sel;
  output [1:0] salu2tracemon_vcc_word_sel;
  output [31:0] lsu2tracemon_retire_pc;
  output [39:0] issue2tracemon_barrier_retire_wf_bitmap;
  output [31:0] issue2tracemon_barrier_retire_pc;
  output [5:0] issue2tracemon_waitcnt_retire_wfid;
  output [31:0] issue2tracemon_waitcnt_retire_pc;
  output [8:0] wave2decode_sgpr_base;
  output [9:0] wave2decode_vgpr_base;
  output [15:0] wave2decode_lds_base;
  output [5:0] wave2decode_wfid;
  output [5:0] salu2sgpr_instr_done_wfid;
  output [63:0] salu2exec_wr_exec_value;
  output [63:0] salu2exec_wr_vcc_value;
  output [1:0] salu2sgpr_dest_wr_en;
  output [8:0] salu2sgpr_dest_addr;
  output [63:0] salu2sgpr_dest_data;
  output [5:0] simd0_2vgpr_instr_done_wfid;
  output [5:0] simd1_2vgpr_instr_done_wfid;
  output [5:0] simd2_2vgpr_instr_done_wfid;
  output [5:0] simd3_2vgpr_instr_done_wfid;
  output [63:0] simd0_2exec_wr_vcc_value;
  output [9:0] simd0_2vgpr_dest_addr;
  output [2047:0] simd0_2vgpr_dest_data;
  output [63:0] simd0_2vgpr_wr_mask;
  output [63:0] simd1_2exec_wr_vcc_value;
  output [9:0] simd1_2vgpr_dest_addr;
  output [2047:0] simd1_2vgpr_dest_data;
  output [63:0] simd1_2vgpr_wr_mask;
  output [63:0] simd2_2exec_wr_vcc_value;
  output [9:0] simd2_2vgpr_dest_addr;
  output [2047:0] simd2_2vgpr_dest_data;
  output [63:0] simd2_2vgpr_wr_mask;
  output [63:0] simd3_2exec_wr_vcc_value;
  output [9:0] simd3_2vgpr_dest_addr;
  output [2047:0] simd3_2vgpr_dest_data;
  output [63:0] simd3_2vgpr_wr_mask;
  output [5:0] simf0_2vgpr_instr_done_wfid;
  output [5:0] simf1_2vgpr_instr_done_wfid;
  output [5:0] simf2_2vgpr_instr_done_wfid;
  output [5:0] simf3_2vgpr_instr_done_wfid;
  output [63:0] simf0_2exec_wr_vcc_value;
  output [9:0] simf0_2vgpr_dest_addr;
  output [2047:0] simf0_2vgpr_dest_data;
  output [63:0] simf0_2vgpr_wr_mask;
  output [63:0] simf1_2exec_wr_vcc_value;
  output [9:0] simf1_2vgpr_dest_addr;
  output [2047:0] simf1_2vgpr_dest_data;
  output [63:0] simf1_2vgpr_wr_mask;
  output [63:0] simf2_2exec_wr_vcc_value;
  output [9:0] simf2_2vgpr_dest_addr;
  output [2047:0] simf2_2vgpr_dest_data;
  output [63:0] simf2_2vgpr_wr_mask;
  output [63:0] simf3_2exec_wr_vcc_value;
  output [9:0] simf3_2vgpr_dest_addr;
  output [2047:0] simf3_2vgpr_dest_data;
  output [63:0] simf3_2vgpr_wr_mask;
  output [8:0] simd0_2sgpr_wr_addr;
  output [63:0] simd0_2sgpr_wr_data;
  output [8:0] simd1_2sgpr_wr_addr;
  output [63:0] simd1_2sgpr_wr_data;
  output [8:0] simd2_2sgpr_wr_addr;
  output [63:0] simd2_2sgpr_wr_data;
  output [8:0] simd3_2sgpr_wr_addr;
  output [63:0] simd3_2sgpr_wr_data;
  output [8:0] simf0_2sgpr_wr_addr;
  output [63:0] simf0_2sgpr_wr_data;
  output [8:0] simf1_2sgpr_wr_addr;
  output [63:0] simf1_2sgpr_wr_data;
  output [8:0] simf2_2sgpr_wr_addr;
  output [63:0] simf2_2sgpr_wr_data;
  output [8:0] simf3_2sgpr_wr_addr;
  output [63:0] simf3_2sgpr_wr_data;
  output [5:0] lsu2sgpr_instr_done_wfid;
  output [3:0] lsu2sgpr_dest_wr_en;
  output [8:0] lsu2sgpr_dest_addr;
  output [127:0] lsu2sgpr_dest_data;
  output [8191:0] lsu2vgpr_dest_data;
  output [9:0] lsu2vgpr_dest_addr;
  output [63:0] lsu2vgpr_dest_wr_mask;
  output [5:0] lsu2vgpr_instr_done_wfid;
  output [3:0] lsu2vgpr_dest_wr_en;
  output [5:0] issue2fetchwave_wf_done_wf_id;
  output [5:0] salu2fetchwaveissue_branch_wfid;
  output [31:0] salu2fetch_branch_pc_value;
  output [15:0] rfa2execvgprsgpr_select_fu;
  output [63:0] decode2tracemon_collinstr;
  output [31:0] decode2issue_instr_pc;
  output [5:0] decode2issue_wfid;
  output [14:0] fetch2tracemon_wf_tag;
  output [5:0] fetch2tracemon_new_wfid;
  output [31:0] salu2exec_wr_m0_value;
  input dispatch2cu_wf_dispatch, mem2lsu_ack, buff2fetchwave_ack, clk, rst;
  output cu2dispatch_wf_done, lsu2mem_gm_or_lds, fetch2buff_rd_en,
         issue2tracemon_barrier_retire_en, issue2tracemon_waitcnt_retire_en,
         wave2decode_instr_valid, salu2sgpr_instr_done, salu2exec_wr_exec_en,
         salu2exec_wr_vcc_en, salu2exec_wr_scc_en, salu2exec_wr_scc_value,
         simd0_2vgpr_instr_done, simd1_2vgpr_instr_done,
         simd2_2vgpr_instr_done, simd3_2vgpr_instr_done, simd0_2exec_wr_vcc_en,
         simd0_2vgpr_wr_en, simd1_2exec_wr_vcc_en, simd1_2vgpr_wr_en,
         simd2_2exec_wr_vcc_en, simd2_2vgpr_wr_en, simd3_2exec_wr_vcc_en,
         simd3_2vgpr_wr_en, simf0_2vgpr_instr_done, simf1_2vgpr_instr_done,
         simf2_2vgpr_instr_done, simf3_2vgpr_instr_done, simf0_2exec_wr_vcc_en,
         simf0_2vgpr_wr_en, simf1_2exec_wr_vcc_en, simf1_2vgpr_wr_en,
         simf2_2exec_wr_vcc_en, simf2_2vgpr_wr_en, simf3_2exec_wr_vcc_en,
         simf3_2vgpr_wr_en, simd0_2sgpr_wr_en, simd1_2sgpr_wr_en,
         simd2_2sgpr_wr_en, simd3_2sgpr_wr_en, simf0_2sgpr_wr_en,
         simf1_2sgpr_wr_en, simf2_2sgpr_wr_en, simf3_2sgpr_wr_en,
         lsu2sgpr_instr_done, lsu2vgpr_instr_done, issue2fetchwave_wf_done_en,
         salu2fetchwaveissue_branch_en, salu2fetchwaveissue_branch_taken,
         decode2tracemon_colldone, decode2issue_valid, lsu2tracemon_gm_or_lds,
         fetch2tracemon_dispatch, salu2exec_wr_m0_en, decode2issue_barrier;
  wire   decode2issue_wf_halt, decode2issue_vcc_wr, decode2issue_vcc_rd,
         decode2issue_scc_wr, decode2issue_scc_rd, decode2issue_exec_rd,
         decode2issue_exec_wr, decode2issue_m0_rd, decode2issue_m0_wr,
         decode2issue_branch, decode2issue_waitcnt, decode2wave_ins_half_rqd,
         salu2exec_rd_en, simd0_2exec_rd_en, simd1_2exec_rd_en,
         simd2_2exec_rd_en, simd3_2exec_rd_en, simf0_2exec_rd_en,
         simf1_2exec_rd_en, simf2_2exec_rd_en, simf3_2exec_rd_en,
         fetch2exec_init_wf_en, exec2simd_rd_scc_value, exec2simf_rd_scc_value,
         exec2salu_rd_scc_value, exec2issue_salu_wr_vcc_en,
         exec2issue_salu_wr_exec_en, exec2issue_salu_wr_m0_en,
         exec2issue_salu_wr_scc_en, exec2issue_valu_wr_vcc_en,
         fetch2wave_reserve_valid, fetch2wave_basereg_wr,
         vgpr2issue_alu_wr_done, vgpr2issue_alu_dest_reg_valid,
         vgpr2issue_lsu_wr_done, sgpr2issue_alu_wr_done,
         sgpr2issue_lsu_instr_done, sgpr2issue_valu_dest_reg_valid,
         simd0_2issue_alu_ready, simd1_2issue_alu_ready,
         simd2_2issue_alu_ready, simd3_2issue_alu_ready,
         simf0_2issue_alu_ready, simf1_2issue_alu_ready,
         simf2_2issue_alu_ready, simf3_2issue_alu_ready, salu2issue_alu_ready,
         lsu2issue_ready, issue2salu_alu_select, issue2simd0_alu_select,
         issue2simd1_alu_select, issue2simd2_alu_select,
         issue2simd3_alu_select, issue2simf0_alu_select,
         issue2simf1_alu_select, issue2simf2_alu_select,
         issue2simf3_alu_select, issue2lsu_lsu_select, lsu2vgpr_source1_rd_en,
         lsu2vgpr_source2_rd_en, lsu2sgpr_source1_rd_en,
         lsu2sgpr_source2_rd_en, simd0_2rfa_queue_entry_valid,
         simd1_2rfa_queue_entry_valid, simd2_2rfa_queue_entry_valid,
         simd3_2rfa_queue_entry_valid, simf0_2rfa_queue_entry_valid,
         simf1_2rfa_queue_entry_valid, simf2_2rfa_queue_entry_valid,
         simf3_2rfa_queue_entry_valid, rfa2simd0_queue_entry_serviced,
         rfa2simd1_queue_entry_serviced, rfa2simd2_queue_entry_serviced,
         rfa2simd3_queue_entry_serviced, rfa2simf0_queue_entry_serviced,
         rfa2simf1_queue_entry_serviced, rfa2simf2_queue_entry_serviced,
         rfa2simf3_queue_entry_serviced, salu2sgpr_source1_rd_en,
         salu2sgpr_source2_rd_en, simd0_2sgpr_rd_en, simd1_2sgpr_rd_en,
         simd2_2sgpr_rd_en, simd3_2sgpr_rd_en, simf0_2sgpr_rd_en,
         simf1_2sgpr_rd_en, simf2_2sgpr_rd_en, simf3_2sgpr_rd_en,
         simd0_2vgpr_source1_rd_en, simd0_2vgpr_source2_rd_en,
         simd0_2vgpr_source3_rd_en, simd1_2vgpr_source1_rd_en,
         simd1_2vgpr_source2_rd_en, simd1_2vgpr_source3_rd_en,
         simd2_2vgpr_source1_rd_en, simd2_2vgpr_source2_rd_en,
         simd2_2vgpr_source3_rd_en, simd3_2vgpr_source1_rd_en,
         simd3_2vgpr_source2_rd_en, simd3_2vgpr_source3_rd_en,
         simf0_2vgpr_source1_rd_en, simf0_2vgpr_source2_rd_en,
         simf0_2vgpr_source3_rd_en, simf1_2vgpr_source1_rd_en,
         simf1_2vgpr_source2_rd_en, simf1_2vgpr_source3_rd_en,
         simf2_2vgpr_source1_rd_en, simf2_2vgpr_source2_rd_en,
         simf2_2vgpr_source3_rd_en, simf3_2vgpr_source1_rd_en,
         simf3_2vgpr_source2_rd_en, simf3_2vgpr_source3_rd_en;
  wire   [31:0] wave2decode_instr_pc;
  wire   [31:0] wave2decode_instr;
  wire   [1:0] decode2issue_fu;
  wire   [31:0] decode2issue_opcode;
  wire   [13:0] decode2issue_source_reg1;
  wire   [12:0] decode2issue_source_reg2;
  wire   [12:0] decode2issue_source_reg3;
  wire   [13:0] decode2issue_source_reg4;
  wire   [13:0] decode2issue_dest_reg1;
  wire   [12:0] decode2issue_dest_reg2;
  wire   [15:0] decode2issue_imm_value0;
  wire   [31:0] decode2issue_imm_value1;
  wire   [15:0] decode2issue_lds_base;
  wire   [5:0] decode2wave_ins_half_wfid;
  wire   [5:0] lsu2exec_rd_wfid;
  wire   [5:0] salu2exec_wr_wfid;
  wire   [5:0] salu2exec_rd_wfid;
  wire   [5:0] simd0_2exec_rd_wfid;
  wire   [5:0] simd1_2exec_rd_wfid;
  wire   [5:0] simd2_2exec_rd_wfid;
  wire   [5:0] simd3_2exec_rd_wfid;
  wire   [5:0] simd0_2exec_wr_vcc_wfid;
  wire   [5:0] simd1_2exec_wr_vcc_wfid;
  wire   [5:0] simd2_2exec_wr_vcc_wfid;
  wire   [5:0] simd3_2exec_wr_vcc_wfid;
  wire   [5:0] simf0_2exec_rd_wfid;
  wire   [5:0] simf1_2exec_rd_wfid;
  wire   [5:0] simf2_2exec_rd_wfid;
  wire   [5:0] simf3_2exec_rd_wfid;
  wire   [5:0] simf0_2exec_wr_vcc_wfid;
  wire   [5:0] simf1_2exec_wr_vcc_wfid;
  wire   [5:0] simf2_2exec_wr_vcc_wfid;
  wire   [5:0] simf3_2exec_wr_vcc_wfid;
  wire   [5:0] fetch2exec_init_wf_id;
  wire   [63:0] fetch2exec_init_value;
  wire   [63:0] exec2lsu_exec_value;
  wire   [31:0] exec2lsu_rd_m0_value;
  wire   [63:0] exec2simd_rd_exec_value;
  wire   [63:0] exec2simd_rd_vcc_value;
  wire   [31:0] exec2simd_rd_m0_value;
  wire   [63:0] exec2simf_rd_exec_value;
  wire   [63:0] exec2simf_rd_vcc_value;
  wire   [31:0] exec2simf_rd_m0_value;
  wire   [63:0] exec2salu_rd_exec_value;
  wire   [63:0] exec2salu_rd_vcc_value;
  wire   [31:0] exec2salu_rd_m0_value;
  wire   [5:0] exec2issue_salu_wr_wfid;
  wire   [5:0] exec2issue_valu_wr_vcc_wfid;
  wire   [39:0] wave2fetch_stop_fetch;
  wire   [5:0] issue2fetch_wg_wfid;
  wire   [5:0] fetch2wave_reserve_slotid;
  wire   [5:0] fetch2wave_basereg_wfid;
  wire   [9:0] fetch2wave_vgpr_base;
  wire   [8:0] fetch2wave_sgpr_base;
  wire   [15:0] fetch2wave_lds_base;
  wire   [5:0] fetch2issue_wg_wgid;
  wire   [3:0] fetch2issue_wg_wf_count;
  wire   [5:0] vgpr2issue_alu_wr_done_wfid;
  wire   [9:0] vgpr2issue_alu_dest_reg_addr;
  wire   [5:0] vgpr2issue_lsu_wr_done_wfid;
  wire   [9:0] vgpr2issue_lsu_dest_reg_addr;
  wire   [3:0] vgpr2issue_lsu_dest_reg_valid;
  wire   [5:0] sgpr2issue_alu_wr_done_wfid;
  wire   [8:0] sgpr2issue_alu_dest_reg_addr;
  wire   [1:0] sgpr2issue_alu_dest_reg_valid;
  wire   [5:0] sgpr2issue_lsu_instr_done_wfid;
  wire   [8:0] sgpr2issue_lsu_dest_reg_addr;
  wire   [3:0] sgpr2issue_lsu_dest_reg_valid;
  wire   [8:0] sgpr2issue_valu_dest_addr;
  wire   [39:0] issue2wave_valid_entries;
  wire   [11:0] issue2lsu_source_reg1;
  wire   [11:0] issue2lsu_source_reg2;
  wire   [11:0] issue2lsu_source_reg3;
  wire   [11:0] issue2lsu_dest_reg;
  wire   [15:0] issue2lsu_imm_value0;
  wire   [31:0] issue2lsu_imm_value1;
  wire   [31:0] issue2lsu_opcode;
  wire   [11:0] issue2lsu_mem_sgpr;
  wire   [5:0] issue2lsu_wfid;
  wire   [15:0] issue2lsu_lds_base;
  wire   [11:0] issue2alu_source_reg1;
  wire   [11:0] issue2alu_source_reg2;
  wire   [11:0] issue2alu_source_reg3;
  wire   [11:0] issue2alu_dest_reg1;
  wire   [11:0] issue2alu_dest_reg2;
  wire   [15:0] issue2alu_imm_value0;
  wire   [31:0] issue2alu_imm_value1;
  wire   [31:0] issue2alu_opcode;
  wire   [5:0] issue2alu_wfid;
  wire   [31:0] issue2alu_instr_pc;
  wire   [31:0] issue2lsu_instr_pc;
  wire   [8191:0] vgpr2lsu_source1_data;
  wire   [2047:0] vgpr2lsu_source2_data;
  wire   [127:0] sgpr2lsu_source1_data;
  wire   [31:0] sgpr2lsu_source2_data;
  wire   [9:0] lsu2vgpr_source1_addr;
  wire   [9:0] lsu2vgpr_source2_addr;
  wire   [8:0] lsu2sgpr_source1_addr;
  wire   [8:0] lsu2sgpr_source2_addr;
  wire   [63:0] sgpr2salu_source2_data;
  wire   [63:0] sgpr2salu_source1_data;
  wire   [8:0] salu2sgpr_source2_addr;
  wire   [8:0] salu2sgpr_source1_addr;
  wire   [8:0] simd0_2sgpr_rd_addr;
  wire   [8:0] simd1_2sgpr_rd_addr;
  wire   [8:0] simd2_2sgpr_rd_addr;
  wire   [8:0] simd3_2sgpr_rd_addr;
  wire   [63:0] simd0_2sgpr_wr_mask;
  wire   [63:0] simd1_2sgpr_wr_mask;
  wire   [63:0] simd2_2sgpr_wr_mask;
  wire   [63:0] simd3_2sgpr_wr_mask;
  wire   [8:0] simf0_2sgpr_rd_addr;
  wire   [8:0] simf1_2sgpr_rd_addr;
  wire   [8:0] simf2_2sgpr_rd_addr;
  wire   [8:0] simf3_2sgpr_rd_addr;
  wire   [63:0] simf0_2sgpr_wr_mask;
  wire   [63:0] simf1_2sgpr_wr_mask;
  wire   [63:0] simf2_2sgpr_wr_mask;
  wire   [63:0] simf3_2sgpr_wr_mask;
  wire   [31:0] sgpr2simd_rd_data;
  wire   [31:0] sgpr2simf_rd_data;
  wire   [2047:0] vgpr2simd_source1_data;
  wire   [2047:0] vgpr2simd_source2_data;
  wire   [2047:0] vgpr2simd_source3_data;
  wire   [9:0] simd0_2vgpr_source1_addr;
  wire   [9:0] simd0_2vgpr_source2_addr;
  wire   [9:0] simd0_2vgpr_source3_addr;
  wire   [9:0] simd1_2vgpr_source1_addr;
  wire   [9:0] simd1_2vgpr_source2_addr;
  wire   [9:0] simd1_2vgpr_source3_addr;
  wire   [9:0] simd2_2vgpr_source1_addr;
  wire   [9:0] simd2_2vgpr_source2_addr;
  wire   [9:0] simd2_2vgpr_source3_addr;
  wire   [9:0] simd3_2vgpr_source1_addr;
  wire   [9:0] simd3_2vgpr_source2_addr;
  wire   [9:0] simd3_2vgpr_source3_addr;
  wire   [2047:0] vgpr2simf_source1_data;
  wire   [2047:0] vgpr2simf_source2_data;
  wire   [2047:0] vgpr2simf_source3_data;
  wire   [9:0] simf0_2vgpr_source1_addr;
  wire   [9:0] simf0_2vgpr_source2_addr;
  wire   [9:0] simf0_2vgpr_source3_addr;
  wire   [9:0] simf1_2vgpr_source1_addr;
  wire   [9:0] simf1_2vgpr_source2_addr;
  wire   [9:0] simf1_2vgpr_source3_addr;
  wire   [9:0] simf2_2vgpr_source1_addr;
  wire   [9:0] simf2_2vgpr_source2_addr;
  wire   [9:0] simf2_2vgpr_source3_addr;
  wire   [9:0] simf3_2vgpr_source1_addr;
  wire   [9:0] simf3_2vgpr_source2_addr;
  wire   [9:0] simf3_2vgpr_source3_addr;

  decode decode0 ( .wave_instr_pc(wave2decode_instr_pc), .wave_instr_valid(
        wave2decode_instr_valid), .wave_instr(wave2decode_instr), .wave_wfid(
        wave2decode_wfid), .wave_vgpr_base(wave2decode_vgpr_base), 
        .wave_sgpr_base(wave2decode_sgpr_base), .wave_lds_base(
        wave2decode_lds_base), .issue_wf_halt(decode2issue_wf_halt), 
        .issue_fu(decode2issue_fu), .issue_wfid(decode2issue_wfid), 
        .issue_opcode(decode2issue_opcode), .issue_source_reg1(
        decode2issue_source_reg1), .issue_source_reg2(decode2issue_source_reg2), .issue_source_reg3(decode2issue_source_reg3), .issue_source_reg4(
        decode2issue_source_reg4), .issue_dest_reg1(decode2issue_dest_reg1), 
        .issue_dest_reg2(decode2issue_dest_reg2), .issue_imm_value0(
        decode2issue_imm_value0), .issue_imm_value1(decode2issue_imm_value1), 
        .issue_valid(decode2issue_valid), .issue_instr_pc(
        decode2issue_instr_pc), .issue_vcc_wr(decode2issue_vcc_wr), 
        .issue_vcc_rd(decode2issue_vcc_rd), .issue_scc_wr(decode2issue_scc_wr), 
        .issue_scc_rd(decode2issue_scc_rd), .issue_exec_rd(
        decode2issue_exec_rd), .issue_exec_wr(decode2issue_exec_wr), 
        .issue_m0_rd(decode2issue_m0_rd), .issue_m0_wr(decode2issue_m0_wr), 
        .issue_barrier(decode2issue_barrier), .issue_branch(
        decode2issue_branch), .issue_lds_base(decode2issue_lds_base), 
        .issue_waitcnt(decode2issue_waitcnt), .wave_ins_half_rqd(
        decode2wave_ins_half_rqd), .wave_ins_half_wfid(
        decode2wave_ins_half_wfid), .tracemon_collinstr(
        decode2tracemon_collinstr), .tracemon_colldone(
        decode2tracemon_colldone), .clk(clk), .rst(rst) );
  exec exec0 ( .lsu_rd_wfid(lsu2exec_rd_wfid), .salu_wr_exec_en(
        salu2exec_wr_exec_en), .salu_wr_vcc_en(salu2exec_wr_vcc_en), 
        .salu_wr_exec_value(salu2exec_wr_exec_value), .salu_wr_vcc_value(
        salu2exec_wr_vcc_value), .salu_wr_wfid(salu2exec_wr_wfid), 
        .salu_rd_en(salu2exec_rd_en), .salu_rd_wfid(salu2exec_rd_wfid), 
        .salu_wr_m0_en(salu2exec_wr_m0_en), .salu_wr_m0_value(
        salu2exec_wr_m0_value), .salu_wr_scc_en(salu2exec_wr_scc_en), 
        .salu_wr_scc_value(salu2exec_wr_scc_value), .simd0_rd_wfid(
        simd0_2exec_rd_wfid), .simd1_rd_wfid(simd1_2exec_rd_wfid), 
        .simd2_rd_wfid(simd2_2exec_rd_wfid), .simd3_rd_wfid(
        simd3_2exec_rd_wfid), .simd0_rd_en(simd0_2exec_rd_en), .simd1_rd_en(
        simd1_2exec_rd_en), .simd2_rd_en(simd2_2exec_rd_en), .simd3_rd_en(
        simd3_2exec_rd_en), .simd0_vcc_wr_wfid(simd0_2exec_wr_vcc_wfid), 
        .simd1_vcc_wr_wfid(simd1_2exec_wr_vcc_wfid), .simd2_vcc_wr_wfid(
        simd2_2exec_wr_vcc_wfid), .simd3_vcc_wr_wfid(simd3_2exec_wr_vcc_wfid), 
        .simd0_vcc_wr_en(simd0_2exec_wr_vcc_en), .simd1_vcc_wr_en(
        simd1_2exec_wr_vcc_en), .simd2_vcc_wr_en(simd2_2exec_wr_vcc_en), 
        .simd3_vcc_wr_en(simd3_2exec_wr_vcc_en), .simd0_vcc_value(
        simd0_2exec_wr_vcc_value), .simd1_vcc_value(simd1_2exec_wr_vcc_value), 
        .simd2_vcc_value(simd2_2exec_wr_vcc_value), .simd3_vcc_value(
        simd3_2exec_wr_vcc_value), .simf0_rd_wfid(simf0_2exec_rd_wfid), 
        .simf1_rd_wfid(simf1_2exec_rd_wfid), .simf2_rd_wfid(
        simf2_2exec_rd_wfid), .simf3_rd_wfid(simf3_2exec_rd_wfid), 
        .simf0_rd_en(simf0_2exec_rd_en), .simf1_rd_en(simf1_2exec_rd_en), 
        .simf2_rd_en(simf2_2exec_rd_en), .simf3_rd_en(simf3_2exec_rd_en), 
        .simf0_vcc_wr_wfid(simf0_2exec_wr_vcc_wfid), .simf1_vcc_wr_wfid(
        simf1_2exec_wr_vcc_wfid), .simf2_vcc_wr_wfid(simf2_2exec_wr_vcc_wfid), 
        .simf3_vcc_wr_wfid(simf3_2exec_wr_vcc_wfid), .simf0_vcc_wr_en(
        simf0_2exec_wr_vcc_en), .simf1_vcc_wr_en(simf1_2exec_wr_vcc_en), 
        .simf2_vcc_wr_en(simf2_2exec_wr_vcc_en), .simf3_vcc_wr_en(
        simf3_2exec_wr_vcc_en), .simf0_vcc_value(simf0_2exec_wr_vcc_value), 
        .simf1_vcc_value(simf1_2exec_wr_vcc_value), .simf2_vcc_value(
        simf2_2exec_wr_vcc_value), .simf3_vcc_value(simf3_2exec_wr_vcc_value), 
        .fetch_init_wf_en(fetch2exec_init_wf_en), .fetch_init_wf_id(
        fetch2exec_init_wf_id), .fetch_init_value(fetch2exec_init_value), 
        .rfa_select_fu(rfa2execvgprsgpr_select_fu), .lsu_exec_value(
        exec2lsu_exec_value), .lsu_rd_m0_value(exec2lsu_rd_m0_value), 
        .simd_rd_exec_value(exec2simd_rd_exec_value), .simd_rd_vcc_value(
        exec2simd_rd_vcc_value), .simd_rd_m0_value(exec2simd_rd_m0_value), 
        .simd_rd_scc_value(exec2simd_rd_scc_value), .simf_rd_exec_value(
        exec2simf_rd_exec_value), .simf_rd_vcc_value(exec2simf_rd_vcc_value), 
        .simf_rd_m0_value(exec2simf_rd_m0_value), .simf_rd_scc_value(
        exec2simf_rd_scc_value), .salu_rd_exec_value(exec2salu_rd_exec_value), 
        .salu_rd_vcc_value(exec2salu_rd_vcc_value), .salu_rd_m0_value(
        exec2salu_rd_m0_value), .salu_rd_scc_value(exec2salu_rd_scc_value), 
        .issue_salu_wr_vcc_wfid(exec2issue_salu_wr_wfid), 
        .issue_salu_wr_vcc_en(exec2issue_salu_wr_vcc_en), 
        .issue_salu_wr_exec_en(exec2issue_salu_wr_exec_en), 
        .issue_salu_wr_m0_en(exec2issue_salu_wr_m0_en), .issue_salu_wr_scc_en(
        exec2issue_salu_wr_scc_en), .issue_valu_wr_vcc_wfid(
        exec2issue_valu_wr_vcc_wfid), .issue_valu_wr_vcc_en(
        exec2issue_valu_wr_vcc_en), .clk(clk), .rst(rst) );
  fetch fetch0 ( .dispatch2cu_wf_dispatch(dispatch2cu_wf_dispatch), 
        .dispatch2cu_wf_tag_dispatch(dispatch2cu_wf_tag_dispatch), 
        .dispatch2cu_start_pc_dispatch(dispatch2cu_start_pc_dispatch), 
        .dispatch2cu_vgpr_base_dispatch(dispatch2cu_vgpr_base_dispatch), 
        .dispatch2cu_sgpr_base_dispatch(dispatch2cu_sgpr_base_dispatch), 
        .dispatch2cu_lds_base_dispatch(dispatch2cu_lds_base_dispatch), 
        .dispatch2cu_wf_size_dispatch(dispatch2cu_wf_size_dispatch), 
        .dispatch2cu_wg_wf_count(dispatch2cu_wg_wf_count), .buff_ack(
        buff2fetchwave_ack), .wave_stop_fetch(wave2fetch_stop_fetch), 
        .issue_wf_done_en(issue2fetchwave_wf_done_en), .issue_wf_done_wf_id(
        issue2fetchwave_wf_done_wf_id), .issue_wg_wfid(issue2fetch_wg_wfid), 
        .salu_branch_wfid(salu2fetchwaveissue_branch_wfid), .salu_branch_en(
        salu2fetchwaveissue_branch_en), .salu_branch_taken(
        salu2fetchwaveissue_branch_taken), .salu_branch_pc_value(
        salu2fetch_branch_pc_value), .cu2dispatch_wf_tag_done(
        cu2dispatch_wf_tag_done), .cu2dispatch_wf_done(cu2dispatch_wf_done), 
        .buff_addr(fetch2buff_addr), .buff_tag(fetch2buff_tag), .buff_rd_en(
        fetch2buff_rd_en), .wave_reserve_slotid(fetch2wave_reserve_slotid), 
        .wave_reserve_valid(fetch2wave_reserve_valid), .wave_basereg_wr(
        fetch2wave_basereg_wr), .wave_basereg_wfid(fetch2wave_basereg_wfid), 
        .wave_vgpr_base(fetch2wave_vgpr_base), .wave_sgpr_base(
        fetch2wave_sgpr_base), .wave_lds_base(fetch2wave_lds_base), 
        .exec_init_wf_en(fetch2exec_init_wf_en), .exec_init_wf_id(
        fetch2exec_init_wf_id), .exec_init_value(fetch2exec_init_value), 
        .issue_wg_wgid(fetch2issue_wg_wgid), .issue_wg_wf_count(
        fetch2issue_wg_wf_count), .tracemon_dispatch(fetch2tracemon_dispatch), 
        .tracemon_wf_tag_dispatch(fetch2tracemon_wf_tag), .tracemon_new_wfid(
        fetch2tracemon_new_wfid), .clk(clk), .rst(rst) );
  issue issue0 ( .salu_alu_select(issue2salu_alu_select), .simd0_alu_select(
        issue2simd0_alu_select), .simd1_alu_select(issue2simd1_alu_select), 
        .simd2_alu_select(issue2simd2_alu_select), .simd3_alu_select(
        issue2simd3_alu_select), .simf0_alu_select(issue2simf0_alu_select), 
        .simf1_alu_select(issue2simf1_alu_select), .simf2_alu_select(
        issue2simf2_alu_select), .simf3_alu_select(issue2simf3_alu_select), 
        .lsu_lsu_select(issue2lsu_lsu_select), .fetchwave_wf_done_en(
        issue2fetchwave_wf_done_en), .tracemon_barrier_retire_en(
        issue2tracemon_barrier_retire_en), .tracemon_waitcnt_retire_en(
        issue2tracemon_waitcnt_retire_en), .lsu_wfid(issue2lsu_wfid), 
        .alu_wfid(issue2alu_wfid), .fetchwave_wf_done_wf_id(
        issue2fetchwave_wf_done_wf_id), .fetch_wg_wfid(issue2fetch_wg_wfid), 
        .tracemon_waitcnt_retire_wfid(issue2tracemon_waitcnt_retire_wfid), 
        .lsu_source_reg1(issue2lsu_source_reg1), .lsu_source_reg2(
        issue2lsu_source_reg2), .lsu_source_reg3(issue2lsu_source_reg3), 
        .lsu_dest_reg(issue2lsu_dest_reg), .lsu_mem_sgpr(issue2lsu_mem_sgpr), 
        .alu_source_reg1(issue2alu_source_reg1), .alu_source_reg2(
        issue2alu_source_reg2), .alu_source_reg3(issue2alu_source_reg3), 
        .alu_dest_reg1(issue2alu_dest_reg1), .alu_dest_reg2(
        issue2alu_dest_reg2), .lsu_imm_value0(issue2lsu_imm_value0), 
        .alu_imm_value0(issue2alu_imm_value0), .lsu_lds_base(
        issue2lsu_lds_base), .lsu_imm_value1(issue2lsu_imm_value1), 
        .lsu_opcode(issue2lsu_opcode), .alu_imm_value1(issue2alu_imm_value1), 
        .alu_opcode(issue2alu_opcode), .alu_instr_pc(issue2alu_instr_pc), 
        .lsu_instr_pc(issue2lsu_instr_pc), .tracemon_waitcnt_retire_pc(
        issue2tracemon_waitcnt_retire_pc), .tracemon_barrier_retire_pc(
        issue2tracemon_barrier_retire_pc), .wave_valid_entries(
        issue2wave_valid_entries), .tracemon_barrier_retire_wf_bitmap(
        issue2tracemon_barrier_retire_wf_bitmap), .clk(clk), .rst(rst), 
        .decode_branch(decode2issue_branch), .decode_barrier(
        decode2issue_barrier), .decode_vcc_wr(decode2issue_vcc_wr), 
        .decode_vcc_rd(decode2issue_vcc_rd), .decode_scc_wr(
        decode2issue_scc_wr), .decode_scc_rd(decode2issue_scc_rd), 
        .decode_exec_rd(decode2issue_exec_rd), .decode_exec_wr(
        decode2issue_exec_wr), .decode_m0_rd(decode2issue_m0_rd), 
        .decode_m0_wr(decode2issue_m0_wr), .decode_wf_halt(
        decode2issue_wf_halt), .decode_valid(decode2issue_valid), 
        .decode_waitcnt(decode2issue_waitcnt), .vgpr_alu_wr_done(
        vgpr2issue_alu_wr_done), .vgpr_alu_dest_reg_valid(
        vgpr2issue_alu_dest_reg_valid), .vgpr_lsu_wr_done(
        vgpr2issue_lsu_wr_done), .sgpr_alu_wr_done(sgpr2issue_alu_wr_done), 
        .sgpr_lsu_instr_done(sgpr2issue_lsu_instr_done), 
        .sgpr_valu_dest_reg_valid(sgpr2issue_valu_dest_reg_valid), 
        .simd0_alu_ready(simd0_2issue_alu_ready), .simd1_alu_ready(
        simd1_2issue_alu_ready), .simd2_alu_ready(simd2_2issue_alu_ready), 
        .simd3_alu_ready(simd3_2issue_alu_ready), .simf0_alu_ready(
        simf0_2issue_alu_ready), .simf1_alu_ready(simf1_2issue_alu_ready), 
        .simf2_alu_ready(simf2_2issue_alu_ready), .simf3_alu_ready(
        simf3_2issue_alu_ready), .salu_alu_ready(salu2issue_alu_ready), 
        .lsu_ready(lsu2issue_ready), .exec_salu_wr_vcc_en(
        exec2issue_salu_wr_vcc_en), .exec_salu_wr_exec_en(
        exec2issue_salu_wr_exec_en), .exec_salu_wr_scc_en(
        exec2issue_salu_wr_scc_en), .exec_salu_wr_m0_en(
        exec2issue_salu_wr_m0_en), .exec_valu_wr_vcc_en(
        exec2issue_valu_wr_vcc_en), .salu_branch_en(
        salu2fetchwaveissue_branch_en), .salu_branch_taken(
        salu2fetchwaveissue_branch_taken), .decode_fu(decode2issue_fu), 
        .sgpr_alu_dest_reg_valid(sgpr2issue_alu_dest_reg_valid), 
        .vgpr_lsu_dest_reg_valid(vgpr2issue_lsu_dest_reg_valid), 
        .sgpr_lsu_dest_reg_valid(sgpr2issue_lsu_dest_reg_valid), 
        .fetch_wg_wf_count(fetch2issue_wg_wf_count), .decode_wfid(
        decode2issue_wfid), .vgpr_alu_wr_done_wfid(vgpr2issue_alu_wr_done_wfid), .vgpr_lsu_wr_done_wfid(vgpr2issue_lsu_wr_done_wfid), .sgpr_alu_wr_done_wfid(
        sgpr2issue_alu_wr_done_wfid), .sgpr_lsu_instr_done_wfid(
        sgpr2issue_lsu_instr_done_wfid), .exec_salu_wr_wfid(
        exec2issue_salu_wr_wfid), .exec_valu_wr_vcc_wfid(
        exec2issue_valu_wr_vcc_wfid), .fetch_wg_wgid(fetch2issue_wg_wgid), 
        .salu_branch_wfid(salu2fetchwaveissue_branch_wfid), 
        .sgpr_alu_dest_reg_addr(sgpr2issue_alu_dest_reg_addr), 
        .sgpr_lsu_dest_reg_addr(sgpr2issue_lsu_dest_reg_addr), 
        .sgpr_valu_dest_addr(sgpr2issue_valu_dest_addr), 
        .vgpr_alu_dest_reg_addr(vgpr2issue_alu_dest_reg_addr), 
        .vgpr_lsu_dest_reg_addr(vgpr2issue_lsu_dest_reg_addr), 
        .decode_source_reg2(decode2issue_source_reg2), .decode_source_reg3(
        decode2issue_source_reg3), .decode_dest_reg2(decode2issue_dest_reg2), 
        .decode_source_reg1(decode2issue_source_reg1), .decode_source_reg4(
        decode2issue_source_reg4), .decode_dest_reg1(decode2issue_dest_reg1), 
        .decode_imm_value0(decode2issue_imm_value0), .decode_lds_base(
        decode2issue_lds_base), .decode_instr_pc(decode2issue_instr_pc), 
        .decode_opcode(decode2issue_opcode), .decode_imm_value1(
        decode2issue_imm_value1) );
  lsu lsu0 ( .issue_lsu_select(issue2lsu_lsu_select), .issue_source_reg1(
        issue2lsu_source_reg1), .issue_source_reg2(issue2lsu_source_reg2), 
        .issue_source_reg3(issue2lsu_source_reg3), .issue_dest_reg(
        issue2lsu_dest_reg), .issue_imm_value0(issue2lsu_imm_value0), 
        .issue_imm_value1(issue2lsu_imm_value1), .issue_opcode(
        issue2lsu_opcode), .issue_mem_sgpr(issue2lsu_mem_sgpr), .issue_wfid(
        issue2lsu_wfid), .issue_lds_base(issue2lsu_lds_base), 
        .vgpr_source1_data(vgpr2lsu_source1_data), .vgpr_source2_data(
        vgpr2lsu_source2_data), .mem_rd_data(mem2lsu_rd_data), .mem_tag_resp(
        mem2lsu_tag_resp), .mem_ack(mem2lsu_ack), .sgpr_source1_data(
        sgpr2lsu_source1_data), .sgpr_source2_data(sgpr2lsu_source2_data), 
        .exec_exec_value(exec2lsu_exec_value), .exec_rd_m0_value(
        exec2lsu_rd_m0_value), .issue_instr_pc(issue2lsu_instr_pc), 
        .issue_ready(lsu2issue_ready), .vgpr_source1_addr(
        lsu2vgpr_source1_addr), .vgpr_source2_addr(lsu2vgpr_source2_addr), 
        .vgpr_dest_addr(lsu2vgpr_dest_addr), .vgpr_dest_data(
        lsu2vgpr_dest_data), .vgpr_dest_wr_en(lsu2vgpr_dest_wr_en), 
        .vgpr_dest_wr_mask(lsu2vgpr_dest_wr_mask), .vgpr_instr_done_wfid(
        lsu2vgpr_instr_done_wfid), .vgpr_instr_done(lsu2vgpr_instr_done), 
        .vgpr_source1_rd_en(lsu2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        lsu2vgpr_source2_rd_en), .exec_rd_wfid(lsu2exec_rd_wfid), .mem_rd_en(
        lsu2mem_rd_en), .mem_wr_en(lsu2mem_wr_en), .mem_addr(lsu2mem_addr), 
        .mem_wr_data(lsu2mem_wr_data), .mem_tag_req(lsu2mem_tag_req), 
        .mem_wr_mask(lsu2mem_wr_mask), .sgpr_source1_addr(
        lsu2sgpr_source1_addr), .sgpr_source2_addr(lsu2sgpr_source2_addr), 
        .sgpr_dest_addr(lsu2sgpr_dest_addr), .sgpr_dest_data(
        lsu2sgpr_dest_data), .sgpr_dest_wr_en(lsu2sgpr_dest_wr_en), 
        .sgpr_instr_done_wfid(lsu2sgpr_instr_done_wfid), .sgpr_instr_done(
        lsu2sgpr_instr_done), .sgpr_source1_rd_en(lsu2sgpr_source1_rd_en), 
        .sgpr_source2_rd_en(lsu2sgpr_source2_rd_en), .tracemon_retire_pc(
        lsu2tracemon_retire_pc), .mem_gm_or_lds(lsu2mem_gm_or_lds), 
        .tracemon_gm_or_lds(lsu2tracemon_gm_or_lds), .clk(clk), .rst(rst) );
  rfa rfa0 ( .simd0_queue_entry_valid(simd0_2rfa_queue_entry_valid), 
        .simd1_queue_entry_valid(simd1_2rfa_queue_entry_valid), 
        .simd2_queue_entry_valid(simd2_2rfa_queue_entry_valid), 
        .simd3_queue_entry_valid(simd3_2rfa_queue_entry_valid), 
        .simf0_queue_entry_valid(simf0_2rfa_queue_entry_valid), 
        .simf1_queue_entry_valid(simf1_2rfa_queue_entry_valid), 
        .simf2_queue_entry_valid(simf2_2rfa_queue_entry_valid), 
        .simf3_queue_entry_valid(simf3_2rfa_queue_entry_valid), 
        .simd0_queue_entry_serviced(rfa2simd0_queue_entry_serviced), 
        .simd1_queue_entry_serviced(rfa2simd1_queue_entry_serviced), 
        .simd2_queue_entry_serviced(rfa2simd2_queue_entry_serviced), 
        .simd3_queue_entry_serviced(rfa2simd3_queue_entry_serviced), 
        .simf0_queue_entry_serviced(rfa2simf0_queue_entry_serviced), 
        .simf1_queue_entry_serviced(rfa2simf1_queue_entry_serviced), 
        .simf2_queue_entry_serviced(rfa2simf2_queue_entry_serviced), 
        .simf3_queue_entry_serviced(rfa2simf3_queue_entry_serviced), 
        .execvgprsgpr_select_fu(rfa2execvgprsgpr_select_fu), .clk(clk), .rst(
        rst) );
  salu salu0 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_dest_reg(issue2alu_dest_reg1), 
        .issue_imm_value0(issue2alu_imm_value0), .issue_imm_value1(
        issue2alu_imm_value1), .issue_opcode(issue2alu_opcode), .issue_wfid(
        issue2alu_wfid), .issue_alu_select(issue2salu_alu_select), 
        .exec_rd_exec_value(exec2salu_rd_exec_value), .exec_rd_vcc_value(
        exec2salu_rd_vcc_value), .exec_rd_m0_value(exec2salu_rd_m0_value), 
        .exec_rd_scc_value(exec2salu_rd_scc_value), .sgpr_source2_data(
        sgpr2salu_source2_data), .sgpr_source1_data(sgpr2salu_source1_data), 
        .issue_instr_pc(issue2alu_instr_pc), .exec_wr_exec_en(
        salu2exec_wr_exec_en), .exec_wr_vcc_en(salu2exec_wr_vcc_en), 
        .exec_wr_m0_en(salu2exec_wr_m0_en), .exec_wr_scc_en(
        salu2exec_wr_scc_en), .exec_wr_exec_value(salu2exec_wr_exec_value), 
        .exec_wr_vcc_value(salu2exec_wr_vcc_value), .exec_wr_m0_value(
        salu2exec_wr_m0_value), .exec_wr_scc_value(salu2exec_wr_scc_value), 
        .exec_wr_wfid(salu2exec_wr_wfid), .exec_rd_en(salu2exec_rd_en), 
        .exec_rd_wfid(salu2exec_rd_wfid), .sgpr_dest_data(salu2sgpr_dest_data), 
        .sgpr_dest_addr(salu2sgpr_dest_addr), .sgpr_dest_wr_en(
        salu2sgpr_dest_wr_en), .sgpr_source2_addr(salu2sgpr_source2_addr), 
        .sgpr_source1_addr(salu2sgpr_source1_addr), .sgpr_source1_rd_en(
        salu2sgpr_source1_rd_en), .sgpr_source2_rd_en(salu2sgpr_source2_rd_en), 
        .issue_alu_ready(salu2issue_alu_ready), .sgpr_instr_done_wfid(
        salu2sgpr_instr_done_wfid), .sgpr_instr_done(salu2sgpr_instr_done), 
        .fetchwaveissue_branch_wfid(salu2fetchwaveissue_branch_wfid), 
        .fetchwaveissue_branch_en(salu2fetchwaveissue_branch_en), 
        .fetchwaveissue_branch_taken(salu2fetchwaveissue_branch_taken), 
        .fetch_branch_pc_value(salu2fetch_branch_pc_value), 
        .tracemon_retire_pc(salu2tracemon_retire_pc), .tracemon_exec_word_sel(
        salu2tracemon_exec_word_sel), .tracemon_vcc_word_sel(
        salu2tracemon_vcc_word_sel), .clk(clk), .rst(rst) );
  sgpr sgpr0 ( .lsu_source1_addr(lsu2sgpr_source1_addr), .lsu_source2_addr(
        lsu2sgpr_source2_addr), .lsu_dest_addr(lsu2sgpr_dest_addr), 
        .lsu_dest_data(lsu2sgpr_dest_data), .lsu_dest_wr_en(
        lsu2sgpr_dest_wr_en), .lsu_instr_done_wfid(lsu2sgpr_instr_done_wfid), 
        .lsu_instr_done(lsu2sgpr_instr_done), .lsu_source1_rd_en(
        lsu2sgpr_source1_rd_en), .lsu_source2_rd_en(lsu2sgpr_source2_rd_en), 
        .simd0_rd_addr(simd0_2sgpr_rd_addr), .simd0_rd_en(simd0_2sgpr_rd_en), 
        .simd1_rd_addr(simd1_2sgpr_rd_addr), .simd1_rd_en(simd1_2sgpr_rd_en), 
        .simd2_rd_addr(simd2_2sgpr_rd_addr), .simd2_rd_en(simd2_2sgpr_rd_en), 
        .simd3_rd_addr(simd3_2sgpr_rd_addr), .simd3_rd_en(simd3_2sgpr_rd_en), 
        .simd0_wr_addr(simd0_2sgpr_wr_addr), .simd0_wr_en(simd0_2sgpr_wr_en), 
        .simd0_wr_data(simd0_2sgpr_wr_data), .simd1_wr_addr(
        simd1_2sgpr_wr_addr), .simd1_wr_en(simd1_2sgpr_wr_en), .simd1_wr_data(
        simd1_2sgpr_wr_data), .simd2_wr_addr(simd2_2sgpr_wr_addr), 
        .simd2_wr_en(simd2_2sgpr_wr_en), .simd2_wr_data(simd2_2sgpr_wr_data), 
        .simd3_wr_addr(simd3_2sgpr_wr_addr), .simd3_wr_en(simd3_2sgpr_wr_en), 
        .simd3_wr_data(simd3_2sgpr_wr_data), .simd0_wr_mask(
        simd0_2sgpr_wr_mask), .simd1_wr_mask(simd1_2sgpr_wr_mask), 
        .simd2_wr_mask(simd2_2sgpr_wr_mask), .simd3_wr_mask(
        simd3_2sgpr_wr_mask), .simf0_rd_addr(simf0_2sgpr_rd_addr), 
        .simf0_rd_en(simf0_2sgpr_rd_en), .simf1_rd_addr(simf1_2sgpr_rd_addr), 
        .simf1_rd_en(simf1_2sgpr_rd_en), .simf2_rd_addr(simf2_2sgpr_rd_addr), 
        .simf2_rd_en(simf2_2sgpr_rd_en), .simf3_rd_addr(simf3_2sgpr_rd_addr), 
        .simf3_rd_en(simf3_2sgpr_rd_en), .simf0_wr_addr(simf0_2sgpr_wr_addr), 
        .simf0_wr_en(simf0_2sgpr_wr_en), .simf0_wr_data(simf0_2sgpr_wr_data), 
        .simf1_wr_addr(simf1_2sgpr_wr_addr), .simf1_wr_en(simf1_2sgpr_wr_en), 
        .simf1_wr_data(simf1_2sgpr_wr_data), .simf2_wr_addr(
        simf2_2sgpr_wr_addr), .simf2_wr_en(simf2_2sgpr_wr_en), .simf2_wr_data(
        simf2_2sgpr_wr_data), .simf3_wr_addr(simf3_2sgpr_wr_addr), 
        .simf3_wr_en(simf3_2sgpr_wr_en), .simf3_wr_data(simf3_2sgpr_wr_data), 
        .simf0_wr_mask(simf0_2sgpr_wr_mask), .simf1_wr_mask(
        simf1_2sgpr_wr_mask), .simf2_wr_mask(simf2_2sgpr_wr_mask), 
        .simf3_wr_mask(simf3_2sgpr_wr_mask), .salu_dest_data(
        salu2sgpr_dest_data), .salu_dest_addr(salu2sgpr_dest_addr), 
        .salu_dest_wr_en(salu2sgpr_dest_wr_en), .salu_source2_addr(
        salu2sgpr_source2_addr), .salu_source1_addr(salu2sgpr_source1_addr), 
        .salu_instr_done_wfid(salu2sgpr_instr_done_wfid), .salu_instr_done(
        salu2sgpr_instr_done), .salu_source1_rd_en(salu2sgpr_source1_rd_en), 
        .salu_source2_rd_en(salu2sgpr_source2_rd_en), .rfa_select_fu(
        rfa2execvgprsgpr_select_fu), .lsu_source1_data(sgpr2lsu_source1_data), 
        .lsu_source2_data(sgpr2lsu_source2_data), .simd_rd_data(
        sgpr2simd_rd_data), .simf_rd_data(sgpr2simf_rd_data), 
        .salu_source2_data(sgpr2salu_source2_data), .salu_source1_data(
        sgpr2salu_source1_data), .issue_alu_wr_done_wfid(
        sgpr2issue_alu_wr_done_wfid), .issue_alu_wr_done(
        sgpr2issue_alu_wr_done), .issue_alu_dest_reg_addr(
        sgpr2issue_alu_dest_reg_addr), .issue_alu_dest_reg_valid(
        sgpr2issue_alu_dest_reg_valid), .issue_lsu_instr_done_wfid(
        sgpr2issue_lsu_instr_done_wfid), .issue_lsu_instr_done(
        sgpr2issue_lsu_instr_done), .issue_lsu_dest_reg_addr(
        sgpr2issue_lsu_dest_reg_addr), .issue_lsu_dest_reg_valid(
        sgpr2issue_lsu_dest_reg_valid), .issue_valu_dest_reg_valid(
        sgpr2issue_valu_dest_reg_valid), .issue_valu_dest_addr(
        sgpr2issue_valu_dest_addr), .clk(clk), .rst(rst) );
  simd simd0 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_source_reg3(issue2alu_source_reg3), 
        .issue_dest_reg1(issue2alu_dest_reg1), .issue_dest_reg2(
        issue2alu_dest_reg2), .issue_imm_value0(issue2alu_imm_value0), 
        .issue_imm_value1(issue2alu_imm_value1), .issue_opcode(
        issue2alu_opcode), .issue_wfid(issue2alu_wfid), .issue_alu_select(
        issue2simd0_alu_select), .vgpr_source1_data(vgpr2simd_source1_data), 
        .vgpr_source2_data(vgpr2simd_source2_data), .vgpr_source3_data(
        vgpr2simd_source3_data), .sgpr_rd_data(sgpr2simd_rd_data), 
        .exec_rd_exec_value(exec2simd_rd_exec_value), .exec_rd_vcc_value(
        exec2simd_rd_vcc_value), .exec_rd_m0_value(exec2simd_rd_m0_value), 
        .exec_rd_scc_value(exec2simd_rd_scc_value), .issue_instr_pc(
        issue2alu_instr_pc), .rfa_queue_entry_serviced(
        rfa2simd0_queue_entry_serviced), .vgpr_source1_rd_en(
        simd0_2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        simd0_2vgpr_source2_rd_en), .vgpr_source3_rd_en(
        simd0_2vgpr_source3_rd_en), .vgpr_source1_addr(
        simd0_2vgpr_source1_addr), .vgpr_source2_addr(simd0_2vgpr_source2_addr), .vgpr_source3_addr(simd0_2vgpr_source3_addr), .vgpr_dest_addr(
        simd0_2vgpr_dest_addr), .vgpr_dest_data(simd0_2vgpr_dest_data), 
        .vgpr_wr_en(simd0_2vgpr_wr_en), .vgpr_wr_mask(simd0_2vgpr_wr_mask), 
        .exec_rd_wfid(simd0_2exec_rd_wfid), .exec_rd_en(simd0_2exec_rd_en), 
        .exec_wr_vcc_wfid(simd0_2exec_wr_vcc_wfid), .exec_wr_vcc_en(
        simd0_2exec_wr_vcc_en), .exec_wr_vcc_value(simd0_2exec_wr_vcc_value), 
        .sgpr_rd_en(simd0_2sgpr_rd_en), .sgpr_rd_addr(simd0_2sgpr_rd_addr), 
        .sgpr_wr_addr(simd0_2sgpr_wr_addr), .sgpr_wr_en(simd0_2sgpr_wr_en), 
        .sgpr_wr_data(simd0_2sgpr_wr_data), .sgpr_wr_mask(simd0_2sgpr_wr_mask), 
        .issue_alu_ready(simd0_2issue_alu_ready), .vgpr_instr_done_wfid(
        simd0_2vgpr_instr_done_wfid), .vgpr_instr_done(simd0_2vgpr_instr_done), 
        .rfa_queue_entry_valid(simd0_2rfa_queue_entry_valid), 
        .tracemon_retire_pc(simd0_2tracemon_retire_pc), .clk(clk), .rst(rst)
         );
  simd simd1 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_source_reg3(issue2alu_source_reg3), 
        .issue_dest_reg1(issue2alu_dest_reg1), .issue_dest_reg2(
        issue2alu_dest_reg2), .issue_imm_value0(issue2alu_imm_value0), 
        .issue_imm_value1(issue2alu_imm_value1), .issue_opcode(
        issue2alu_opcode), .issue_wfid(issue2alu_wfid), .issue_alu_select(
        issue2simd1_alu_select), .vgpr_source1_data(vgpr2simd_source1_data), 
        .vgpr_source2_data(vgpr2simd_source2_data), .vgpr_source3_data(
        vgpr2simd_source3_data), .sgpr_rd_data(sgpr2simd_rd_data), 
        .exec_rd_exec_value(exec2simd_rd_exec_value), .exec_rd_vcc_value(
        exec2simd_rd_vcc_value), .exec_rd_m0_value(exec2simd_rd_m0_value), 
        .exec_rd_scc_value(exec2simd_rd_scc_value), .issue_instr_pc(
        issue2alu_instr_pc), .rfa_queue_entry_serviced(
        rfa2simd1_queue_entry_serviced), .vgpr_source1_rd_en(
        simd1_2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        simd1_2vgpr_source2_rd_en), .vgpr_source3_rd_en(
        simd1_2vgpr_source3_rd_en), .vgpr_source1_addr(
        simd1_2vgpr_source1_addr), .vgpr_source2_addr(simd1_2vgpr_source2_addr), .vgpr_source3_addr(simd1_2vgpr_source3_addr), .vgpr_dest_addr(
        simd1_2vgpr_dest_addr), .vgpr_dest_data(simd1_2vgpr_dest_data), 
        .vgpr_wr_en(simd1_2vgpr_wr_en), .vgpr_wr_mask(simd1_2vgpr_wr_mask), 
        .exec_rd_wfid(simd1_2exec_rd_wfid), .exec_rd_en(simd1_2exec_rd_en), 
        .exec_wr_vcc_wfid(simd1_2exec_wr_vcc_wfid), .exec_wr_vcc_en(
        simd1_2exec_wr_vcc_en), .exec_wr_vcc_value(simd1_2exec_wr_vcc_value), 
        .sgpr_rd_en(simd1_2sgpr_rd_en), .sgpr_rd_addr(simd1_2sgpr_rd_addr), 
        .sgpr_wr_addr(simd1_2sgpr_wr_addr), .sgpr_wr_en(simd1_2sgpr_wr_en), 
        .sgpr_wr_data(simd1_2sgpr_wr_data), .sgpr_wr_mask(simd1_2sgpr_wr_mask), 
        .issue_alu_ready(simd1_2issue_alu_ready), .vgpr_instr_done_wfid(
        simd1_2vgpr_instr_done_wfid), .vgpr_instr_done(simd1_2vgpr_instr_done), 
        .rfa_queue_entry_valid(simd1_2rfa_queue_entry_valid), 
        .tracemon_retire_pc(simd1_2tracemon_retire_pc), .clk(clk), .rst(rst)
         );
  simd simd2 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_source_reg3(issue2alu_source_reg3), 
        .issue_dest_reg1(issue2alu_dest_reg1), .issue_dest_reg2(
        issue2alu_dest_reg2), .issue_imm_value0(issue2alu_imm_value0), 
        .issue_imm_value1(issue2alu_imm_value1), .issue_opcode(
        issue2alu_opcode), .issue_wfid(issue2alu_wfid), .issue_alu_select(
        issue2simd2_alu_select), .vgpr_source1_data(vgpr2simd_source1_data), 
        .vgpr_source2_data(vgpr2simd_source2_data), .vgpr_source3_data(
        vgpr2simd_source3_data), .sgpr_rd_data(sgpr2simd_rd_data), 
        .exec_rd_exec_value(exec2simd_rd_exec_value), .exec_rd_vcc_value(
        exec2simd_rd_vcc_value), .exec_rd_m0_value(exec2simd_rd_m0_value), 
        .exec_rd_scc_value(exec2simd_rd_scc_value), .issue_instr_pc(
        issue2alu_instr_pc), .rfa_queue_entry_serviced(
        rfa2simd2_queue_entry_serviced), .vgpr_source1_rd_en(
        simd2_2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        simd2_2vgpr_source2_rd_en), .vgpr_source3_rd_en(
        simd2_2vgpr_source3_rd_en), .vgpr_source1_addr(
        simd2_2vgpr_source1_addr), .vgpr_source2_addr(simd2_2vgpr_source2_addr), .vgpr_source3_addr(simd2_2vgpr_source3_addr), .vgpr_dest_addr(
        simd2_2vgpr_dest_addr), .vgpr_dest_data(simd2_2vgpr_dest_data), 
        .vgpr_wr_en(simd2_2vgpr_wr_en), .vgpr_wr_mask(simd2_2vgpr_wr_mask), 
        .exec_rd_wfid(simd2_2exec_rd_wfid), .exec_rd_en(simd2_2exec_rd_en), 
        .exec_wr_vcc_wfid(simd2_2exec_wr_vcc_wfid), .exec_wr_vcc_en(
        simd2_2exec_wr_vcc_en), .exec_wr_vcc_value(simd2_2exec_wr_vcc_value), 
        .sgpr_rd_en(simd2_2sgpr_rd_en), .sgpr_rd_addr(simd2_2sgpr_rd_addr), 
        .sgpr_wr_addr(simd2_2sgpr_wr_addr), .sgpr_wr_en(simd2_2sgpr_wr_en), 
        .sgpr_wr_data(simd2_2sgpr_wr_data), .sgpr_wr_mask(simd2_2sgpr_wr_mask), 
        .issue_alu_ready(simd2_2issue_alu_ready), .vgpr_instr_done_wfid(
        simd2_2vgpr_instr_done_wfid), .vgpr_instr_done(simd2_2vgpr_instr_done), 
        .rfa_queue_entry_valid(simd2_2rfa_queue_entry_valid), 
        .tracemon_retire_pc(simd2_2tracemon_retire_pc), .clk(clk), .rst(rst)
         );
  simd simd3 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_source_reg3(issue2alu_source_reg3), 
        .issue_dest_reg1(issue2alu_dest_reg1), .issue_dest_reg2(
        issue2alu_dest_reg2), .issue_imm_value0(issue2alu_imm_value0), 
        .issue_imm_value1(issue2alu_imm_value1), .issue_opcode(
        issue2alu_opcode), .issue_wfid(issue2alu_wfid), .issue_alu_select(
        issue2simd3_alu_select), .vgpr_source1_data(vgpr2simd_source1_data), 
        .vgpr_source2_data(vgpr2simd_source2_data), .vgpr_source3_data(
        vgpr2simd_source3_data), .sgpr_rd_data(sgpr2simd_rd_data), 
        .exec_rd_exec_value(exec2simd_rd_exec_value), .exec_rd_vcc_value(
        exec2simd_rd_vcc_value), .exec_rd_m0_value(exec2simd_rd_m0_value), 
        .exec_rd_scc_value(exec2simd_rd_scc_value), .issue_instr_pc(
        issue2alu_instr_pc), .rfa_queue_entry_serviced(
        rfa2simd3_queue_entry_serviced), .vgpr_source1_rd_en(
        simd3_2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        simd3_2vgpr_source2_rd_en), .vgpr_source3_rd_en(
        simd3_2vgpr_source3_rd_en), .vgpr_source1_addr(
        simd3_2vgpr_source1_addr), .vgpr_source2_addr(simd3_2vgpr_source2_addr), .vgpr_source3_addr(simd3_2vgpr_source3_addr), .vgpr_dest_addr(
        simd3_2vgpr_dest_addr), .vgpr_dest_data(simd3_2vgpr_dest_data), 
        .vgpr_wr_en(simd3_2vgpr_wr_en), .vgpr_wr_mask(simd3_2vgpr_wr_mask), 
        .exec_rd_wfid(simd3_2exec_rd_wfid), .exec_rd_en(simd3_2exec_rd_en), 
        .exec_wr_vcc_wfid(simd3_2exec_wr_vcc_wfid), .exec_wr_vcc_en(
        simd3_2exec_wr_vcc_en), .exec_wr_vcc_value(simd3_2exec_wr_vcc_value), 
        .sgpr_rd_en(simd3_2sgpr_rd_en), .sgpr_rd_addr(simd3_2sgpr_rd_addr), 
        .sgpr_wr_addr(simd3_2sgpr_wr_addr), .sgpr_wr_en(simd3_2sgpr_wr_en), 
        .sgpr_wr_data(simd3_2sgpr_wr_data), .sgpr_wr_mask(simd3_2sgpr_wr_mask), 
        .issue_alu_ready(simd3_2issue_alu_ready), .vgpr_instr_done_wfid(
        simd3_2vgpr_instr_done_wfid), .vgpr_instr_done(simd3_2vgpr_instr_done), 
        .rfa_queue_entry_valid(simd3_2rfa_queue_entry_valid), 
        .tracemon_retire_pc(simd3_2tracemon_retire_pc), .clk(clk), .rst(rst)
         );
  simf simf0 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_source_reg3(issue2alu_source_reg3), 
        .issue_dest_reg1(issue2alu_dest_reg1), .issue_dest_reg2(
        issue2alu_dest_reg2), .issue_imm_value0(issue2alu_imm_value0), 
        .issue_imm_value1(issue2alu_imm_value1), .issue_opcode(
        issue2alu_opcode), .issue_wfid(issue2alu_wfid), .issue_alu_select(
        issue2simf0_alu_select), .vgpr_source1_data(vgpr2simf_source1_data), 
        .vgpr_source2_data(vgpr2simf_source2_data), .vgpr_source3_data(
        vgpr2simf_source3_data), .sgpr_rd_data(sgpr2simf_rd_data), 
        .exec_rd_exec_value(exec2simf_rd_exec_value), .exec_rd_vcc_value(
        exec2simf_rd_vcc_value), .exec_rd_m0_value(exec2simf_rd_m0_value), 
        .exec_rd_scc_value(exec2simf_rd_scc_value), .issue_instr_pc(
        issue2alu_instr_pc), .rfa_queue_entry_serviced(
        rfa2simf0_queue_entry_serviced), .vgpr_source1_rd_en(
        simf0_2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        simf0_2vgpr_source2_rd_en), .vgpr_source3_rd_en(
        simf0_2vgpr_source3_rd_en), .vgpr_source1_addr(
        simf0_2vgpr_source1_addr), .vgpr_source2_addr(simf0_2vgpr_source2_addr), .vgpr_source3_addr(simf0_2vgpr_source3_addr), .vgpr_dest_addr(
        simf0_2vgpr_dest_addr), .vgpr_dest_data(simf0_2vgpr_dest_data), 
        .vgpr_wr_en(simf0_2vgpr_wr_en), .vgpr_wr_mask(simf0_2vgpr_wr_mask), 
        .exec_rd_wfid(simf0_2exec_rd_wfid), .exec_rd_en(simf0_2exec_rd_en), 
        .exec_wr_vcc_wfid(simf0_2exec_wr_vcc_wfid), .exec_wr_vcc_en(
        simf0_2exec_wr_vcc_en), .exec_wr_vcc_value(simf0_2exec_wr_vcc_value), 
        .sgpr_rd_en(simf0_2sgpr_rd_en), .sgpr_rd_addr(simf0_2sgpr_rd_addr), 
        .sgpr_wr_addr(simf0_2sgpr_wr_addr), .sgpr_wr_en(simf0_2sgpr_wr_en), 
        .sgpr_wr_data(simf0_2sgpr_wr_data), .sgpr_wr_mask(simf0_2sgpr_wr_mask), 
        .issue_alu_ready(simf0_2issue_alu_ready), .vgpr_instr_done_wfid(
        simf0_2vgpr_instr_done_wfid), .vgpr_instr_done(simf0_2vgpr_instr_done), 
        .rfa_queue_entry_valid(simf0_2rfa_queue_entry_valid), 
        .tracemon_retire_pc(simf0_2tracemon_retire_pc), .clk(clk), .rst(rst)
         );
  simf simf1 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_source_reg3(issue2alu_source_reg3), 
        .issue_dest_reg1(issue2alu_dest_reg1), .issue_dest_reg2(
        issue2alu_dest_reg2), .issue_imm_value0(issue2alu_imm_value0), 
        .issue_imm_value1(issue2alu_imm_value1), .issue_opcode(
        issue2alu_opcode), .issue_wfid(issue2alu_wfid), .issue_alu_select(
        issue2simf1_alu_select), .vgpr_source1_data(vgpr2simf_source1_data), 
        .vgpr_source2_data(vgpr2simf_source2_data), .vgpr_source3_data(
        vgpr2simf_source3_data), .sgpr_rd_data(sgpr2simf_rd_data), 
        .exec_rd_exec_value(exec2simf_rd_exec_value), .exec_rd_vcc_value(
        exec2simf_rd_vcc_value), .exec_rd_m0_value(exec2simf_rd_m0_value), 
        .exec_rd_scc_value(exec2simf_rd_scc_value), .issue_instr_pc(
        issue2alu_instr_pc), .rfa_queue_entry_serviced(
        rfa2simf1_queue_entry_serviced), .vgpr_source1_rd_en(
        simf1_2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        simf1_2vgpr_source2_rd_en), .vgpr_source3_rd_en(
        simf1_2vgpr_source3_rd_en), .vgpr_source1_addr(
        simf1_2vgpr_source1_addr), .vgpr_source2_addr(simf1_2vgpr_source2_addr), .vgpr_source3_addr(simf1_2vgpr_source3_addr), .vgpr_dest_addr(
        simf1_2vgpr_dest_addr), .vgpr_dest_data(simf1_2vgpr_dest_data), 
        .vgpr_wr_en(simf1_2vgpr_wr_en), .vgpr_wr_mask(simf1_2vgpr_wr_mask), 
        .exec_rd_wfid(simf1_2exec_rd_wfid), .exec_rd_en(simf1_2exec_rd_en), 
        .exec_wr_vcc_wfid(simf1_2exec_wr_vcc_wfid), .exec_wr_vcc_en(
        simf1_2exec_wr_vcc_en), .exec_wr_vcc_value(simf1_2exec_wr_vcc_value), 
        .sgpr_rd_en(simf1_2sgpr_rd_en), .sgpr_rd_addr(simf1_2sgpr_rd_addr), 
        .sgpr_wr_addr(simf1_2sgpr_wr_addr), .sgpr_wr_en(simf1_2sgpr_wr_en), 
        .sgpr_wr_data(simf1_2sgpr_wr_data), .sgpr_wr_mask(simf1_2sgpr_wr_mask), 
        .issue_alu_ready(simf1_2issue_alu_ready), .vgpr_instr_done_wfid(
        simf1_2vgpr_instr_done_wfid), .vgpr_instr_done(simf1_2vgpr_instr_done), 
        .rfa_queue_entry_valid(simf1_2rfa_queue_entry_valid), 
        .tracemon_retire_pc(simf1_2tracemon_retire_pc), .clk(clk), .rst(rst)
         );
  simf simf2 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_source_reg3(issue2alu_source_reg3), 
        .issue_dest_reg1(issue2alu_dest_reg1), .issue_dest_reg2(
        issue2alu_dest_reg2), .issue_imm_value0(issue2alu_imm_value0), 
        .issue_imm_value1(issue2alu_imm_value1), .issue_opcode(
        issue2alu_opcode), .issue_wfid(issue2alu_wfid), .issue_alu_select(
        issue2simf2_alu_select), .vgpr_source1_data(vgpr2simf_source1_data), 
        .vgpr_source2_data(vgpr2simf_source2_data), .vgpr_source3_data(
        vgpr2simf_source3_data), .sgpr_rd_data(sgpr2simf_rd_data), 
        .exec_rd_exec_value(exec2simf_rd_exec_value), .exec_rd_vcc_value(
        exec2simf_rd_vcc_value), .exec_rd_m0_value(exec2simf_rd_m0_value), 
        .exec_rd_scc_value(exec2simf_rd_scc_value), .issue_instr_pc(
        issue2alu_instr_pc), .rfa_queue_entry_serviced(
        rfa2simf2_queue_entry_serviced), .vgpr_source1_rd_en(
        simf2_2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        simf2_2vgpr_source2_rd_en), .vgpr_source3_rd_en(
        simf2_2vgpr_source3_rd_en), .vgpr_source1_addr(
        simf2_2vgpr_source1_addr), .vgpr_source2_addr(simf2_2vgpr_source2_addr), .vgpr_source3_addr(simf2_2vgpr_source3_addr), .vgpr_dest_addr(
        simf2_2vgpr_dest_addr), .vgpr_dest_data(simf2_2vgpr_dest_data), 
        .vgpr_wr_en(simf2_2vgpr_wr_en), .vgpr_wr_mask(simf2_2vgpr_wr_mask), 
        .exec_rd_wfid(simf2_2exec_rd_wfid), .exec_rd_en(simf2_2exec_rd_en), 
        .exec_wr_vcc_wfid(simf2_2exec_wr_vcc_wfid), .exec_wr_vcc_en(
        simf2_2exec_wr_vcc_en), .exec_wr_vcc_value(simf2_2exec_wr_vcc_value), 
        .sgpr_rd_en(simf2_2sgpr_rd_en), .sgpr_rd_addr(simf2_2sgpr_rd_addr), 
        .sgpr_wr_addr(simf2_2sgpr_wr_addr), .sgpr_wr_en(simf2_2sgpr_wr_en), 
        .sgpr_wr_data(simf2_2sgpr_wr_data), .sgpr_wr_mask(simf2_2sgpr_wr_mask), 
        .issue_alu_ready(simf2_2issue_alu_ready), .vgpr_instr_done_wfid(
        simf2_2vgpr_instr_done_wfid), .vgpr_instr_done(simf2_2vgpr_instr_done), 
        .rfa_queue_entry_valid(simf2_2rfa_queue_entry_valid), 
        .tracemon_retire_pc(simf2_2tracemon_retire_pc), .clk(clk), .rst(rst)
         );
  simf simf3 ( .issue_source_reg1(issue2alu_source_reg1), .issue_source_reg2(
        issue2alu_source_reg2), .issue_source_reg3(issue2alu_source_reg3), 
        .issue_dest_reg1(issue2alu_dest_reg1), .issue_dest_reg2(
        issue2alu_dest_reg2), .issue_imm_value0(issue2alu_imm_value0), 
        .issue_imm_value1(issue2alu_imm_value1), .issue_opcode(
        issue2alu_opcode), .issue_wfid(issue2alu_wfid), .issue_alu_select(
        issue2simf3_alu_select), .vgpr_source1_data(vgpr2simf_source1_data), 
        .vgpr_source2_data(vgpr2simf_source2_data), .vgpr_source3_data(
        vgpr2simf_source3_data), .sgpr_rd_data(sgpr2simf_rd_data), 
        .exec_rd_exec_value(exec2simf_rd_exec_value), .exec_rd_vcc_value(
        exec2simf_rd_vcc_value), .exec_rd_m0_value(exec2simf_rd_m0_value), 
        .exec_rd_scc_value(exec2simf_rd_scc_value), .issue_instr_pc(
        issue2alu_instr_pc), .rfa_queue_entry_serviced(
        rfa2simf3_queue_entry_serviced), .vgpr_source1_rd_en(
        simf3_2vgpr_source1_rd_en), .vgpr_source2_rd_en(
        simf3_2vgpr_source2_rd_en), .vgpr_source3_rd_en(
        simf3_2vgpr_source3_rd_en), .vgpr_source1_addr(
        simf3_2vgpr_source1_addr), .vgpr_source2_addr(simf3_2vgpr_source2_addr), .vgpr_source3_addr(simf3_2vgpr_source3_addr), .vgpr_dest_addr(
        simf3_2vgpr_dest_addr), .vgpr_dest_data(simf3_2vgpr_dest_data), 
        .vgpr_wr_en(simf3_2vgpr_wr_en), .vgpr_wr_mask(simf3_2vgpr_wr_mask), 
        .exec_rd_wfid(simf3_2exec_rd_wfid), .exec_rd_en(simf3_2exec_rd_en), 
        .exec_wr_vcc_wfid(simf3_2exec_wr_vcc_wfid), .exec_wr_vcc_en(
        simf3_2exec_wr_vcc_en), .exec_wr_vcc_value(simf3_2exec_wr_vcc_value), 
        .sgpr_rd_en(simf3_2sgpr_rd_en), .sgpr_rd_addr(simf3_2sgpr_rd_addr), 
        .sgpr_wr_addr(simf3_2sgpr_wr_addr), .sgpr_wr_en(simf3_2sgpr_wr_en), 
        .sgpr_wr_data(simf3_2sgpr_wr_data), .sgpr_wr_mask(simf3_2sgpr_wr_mask), 
        .issue_alu_ready(simf3_2issue_alu_ready), .vgpr_instr_done_wfid(
        simf3_2vgpr_instr_done_wfid), .vgpr_instr_done(simf3_2vgpr_instr_done), 
        .rfa_queue_entry_valid(simf3_2rfa_queue_entry_valid), 
        .tracemon_retire_pc(simf3_2tracemon_retire_pc), .clk(clk), .rst(rst)
         );
  vgpr vgpr0 ( .simd0_source1_rd_en(simd0_2vgpr_source1_rd_en), 
        .simd1_source1_rd_en(simd1_2vgpr_source1_rd_en), .simd2_source1_rd_en(
        simd2_2vgpr_source1_rd_en), .simd3_source1_rd_en(
        simd3_2vgpr_source1_rd_en), .simd0_source2_rd_en(
        simd0_2vgpr_source2_rd_en), .simd1_source2_rd_en(
        simd1_2vgpr_source2_rd_en), .simd2_source2_rd_en(
        simd2_2vgpr_source2_rd_en), .simd3_source2_rd_en(
        simd3_2vgpr_source2_rd_en), .simd0_source3_rd_en(
        simd0_2vgpr_source3_rd_en), .simd1_source3_rd_en(
        simd1_2vgpr_source3_rd_en), .simd2_source3_rd_en(
        simd2_2vgpr_source3_rd_en), .simd3_source3_rd_en(
        simd3_2vgpr_source3_rd_en), .simd0_source1_addr(
        simd0_2vgpr_source1_addr), .simd1_source1_addr(
        simd1_2vgpr_source1_addr), .simd2_source1_addr(
        simd2_2vgpr_source1_addr), .simd3_source1_addr(
        simd3_2vgpr_source1_addr), .simd0_source2_addr(
        simd0_2vgpr_source2_addr), .simd1_source2_addr(
        simd1_2vgpr_source2_addr), .simd2_source2_addr(
        simd2_2vgpr_source2_addr), .simd3_source2_addr(
        simd3_2vgpr_source2_addr), .simd0_source3_addr(
        simd0_2vgpr_source3_addr), .simd1_source3_addr(
        simd1_2vgpr_source3_addr), .simd2_source3_addr(
        simd2_2vgpr_source3_addr), .simd3_source3_addr(
        simd3_2vgpr_source3_addr), .simd0_dest_addr(simd0_2vgpr_dest_addr), 
        .simd1_dest_addr(simd1_2vgpr_dest_addr), .simd2_dest_addr(
        simd2_2vgpr_dest_addr), .simd3_dest_addr(simd3_2vgpr_dest_addr), 
        .simd0_dest_data(simd0_2vgpr_dest_data), .simd1_dest_data(
        simd1_2vgpr_dest_data), .simd2_dest_data(simd2_2vgpr_dest_data), 
        .simd3_dest_data(simd3_2vgpr_dest_data), .simd0_wr_en(
        simd0_2vgpr_wr_en), .simd1_wr_en(simd1_2vgpr_wr_en), .simd2_wr_en(
        simd2_2vgpr_wr_en), .simd3_wr_en(simd3_2vgpr_wr_en), .simd0_wr_mask(
        simd0_2vgpr_wr_mask), .simd1_wr_mask(simd1_2vgpr_wr_mask), 
        .simd2_wr_mask(simd2_2vgpr_wr_mask), .simd3_wr_mask(
        simd3_2vgpr_wr_mask), .simf0_source1_rd_en(simf0_2vgpr_source1_rd_en), 
        .simf1_source1_rd_en(simf1_2vgpr_source1_rd_en), .simf2_source1_rd_en(
        simf2_2vgpr_source1_rd_en), .simf3_source1_rd_en(
        simf3_2vgpr_source1_rd_en), .simf0_source2_rd_en(
        simf0_2vgpr_source2_rd_en), .simf1_source2_rd_en(
        simf1_2vgpr_source2_rd_en), .simf2_source2_rd_en(
        simf2_2vgpr_source2_rd_en), .simf3_source2_rd_en(
        simf3_2vgpr_source2_rd_en), .simf0_source3_rd_en(
        simf0_2vgpr_source3_rd_en), .simf1_source3_rd_en(
        simf1_2vgpr_source3_rd_en), .simf2_source3_rd_en(
        simf2_2vgpr_source3_rd_en), .simf3_source3_rd_en(
        simf3_2vgpr_source3_rd_en), .simf0_source1_addr(
        simf0_2vgpr_source1_addr), .simf1_source1_addr(
        simf1_2vgpr_source1_addr), .simf2_source1_addr(
        simf2_2vgpr_source1_addr), .simf3_source1_addr(
        simf3_2vgpr_source1_addr), .simf0_source2_addr(
        simf0_2vgpr_source2_addr), .simf1_source2_addr(
        simf1_2vgpr_source2_addr), .simf2_source2_addr(
        simf2_2vgpr_source2_addr), .simf3_source2_addr(
        simf3_2vgpr_source2_addr), .simf0_source3_addr(
        simf0_2vgpr_source3_addr), .simf1_source3_addr(
        simf1_2vgpr_source3_addr), .simf2_source3_addr(
        simf2_2vgpr_source3_addr), .simf3_source3_addr(
        simf3_2vgpr_source3_addr), .simf0_dest_addr(simf0_2vgpr_dest_addr), 
        .simf1_dest_addr(simf1_2vgpr_dest_addr), .simf2_dest_addr(
        simf2_2vgpr_dest_addr), .simf3_dest_addr(simf3_2vgpr_dest_addr), 
        .simf0_dest_data(simf0_2vgpr_dest_data), .simf1_dest_data(
        simf1_2vgpr_dest_data), .simf2_dest_data(simf2_2vgpr_dest_data), 
        .simf3_dest_data(simf3_2vgpr_dest_data), .simf0_wr_en(
        simf0_2vgpr_wr_en), .simf1_wr_en(simf1_2vgpr_wr_en), .simf2_wr_en(
        simf2_2vgpr_wr_en), .simf3_wr_en(simf3_2vgpr_wr_en), .simf0_wr_mask(
        simf0_2vgpr_wr_mask), .simf1_wr_mask(simf1_2vgpr_wr_mask), 
        .simf2_wr_mask(simf2_2vgpr_wr_mask), .simf3_wr_mask(
        simf3_2vgpr_wr_mask), .lsu_source1_addr(lsu2vgpr_source1_addr), 
        .lsu_source2_addr(lsu2vgpr_source2_addr), .lsu_dest_addr(
        lsu2vgpr_dest_addr), .lsu_dest_data(lsu2vgpr_dest_data), 
        .lsu_dest_wr_mask(lsu2vgpr_dest_wr_mask), .lsu_dest_wr_en(
        lsu2vgpr_dest_wr_en), .lsu_instr_done_wfid(lsu2vgpr_instr_done_wfid), 
        .lsu_instr_done(lsu2vgpr_instr_done), .lsu_source1_rd_en(
        lsu2vgpr_source1_rd_en), .lsu_source2_rd_en(lsu2vgpr_source2_rd_en), 
        .simd0_instr_done_wfid(simd0_2vgpr_instr_done_wfid), 
        .simd1_instr_done_wfid(simd1_2vgpr_instr_done_wfid), 
        .simd2_instr_done_wfid(simd2_2vgpr_instr_done_wfid), 
        .simd3_instr_done_wfid(simd3_2vgpr_instr_done_wfid), 
        .simd0_instr_done(simd0_2vgpr_instr_done), .simd1_instr_done(
        simd1_2vgpr_instr_done), .simd2_instr_done(simd2_2vgpr_instr_done), 
        .simd3_instr_done(simd3_2vgpr_instr_done), .simf0_instr_done_wfid(
        simf0_2vgpr_instr_done_wfid), .simf1_instr_done_wfid(
        simf1_2vgpr_instr_done_wfid), .simf2_instr_done_wfid(
        simf2_2vgpr_instr_done_wfid), .simf3_instr_done_wfid(
        simf3_2vgpr_instr_done_wfid), .simf0_instr_done(simf0_2vgpr_instr_done), .simf1_instr_done(simf1_2vgpr_instr_done), .simf2_instr_done(
        simf2_2vgpr_instr_done), .simf3_instr_done(simf3_2vgpr_instr_done), 
        .rfa_select_fu(rfa2execvgprsgpr_select_fu), .simd_source1_data(
        vgpr2simd_source1_data), .simd_source2_data(vgpr2simd_source2_data), 
        .simd_source3_data(vgpr2simd_source3_data), .simf_source1_data(
        vgpr2simf_source1_data), .simf_source2_data(vgpr2simf_source2_data), 
        .simf_source3_data(vgpr2simf_source3_data), .lsu_source1_data(
        vgpr2lsu_source1_data), .lsu_source2_data(vgpr2lsu_source2_data), 
        .issue_alu_wr_done_wfid(vgpr2issue_alu_wr_done_wfid), 
        .issue_alu_wr_done(vgpr2issue_alu_wr_done), .issue_alu_dest_reg_addr(
        vgpr2issue_alu_dest_reg_addr), .issue_alu_dest_reg_valid(
        vgpr2issue_alu_dest_reg_valid), .issue_lsu_wr_done_wfid(
        vgpr2issue_lsu_wr_done_wfid), .issue_lsu_wr_done(
        vgpr2issue_lsu_wr_done), .issue_lsu_dest_reg_addr(
        vgpr2issue_lsu_dest_reg_addr), .issue_lsu_dest_reg_valid(
        vgpr2issue_lsu_dest_reg_valid), .clk(clk), .rst(rst) );
  wavepool wavepool0 ( .fetch_reserve_slotid(fetch2wave_reserve_slotid), 
        .fetch_reserve_valid(fetch2wave_reserve_valid), .fetch_basereg_wr(
        fetch2wave_basereg_wr), .fetch_basereg_wfid(fetch2wave_basereg_wfid), 
        .fetch_vgpr_base(fetch2wave_vgpr_base), .fetch_sgpr_base(
        fetch2wave_sgpr_base), .fetch_lds_base(fetch2wave_lds_base), 
        .issue_valid_entries(issue2wave_valid_entries), .buff_tag(
        buff2wave_tag), .buff_instr(buff2wave_instr), .buff2fetchwave_ack(
        buff2fetchwave_ack), .issue_wf_done_en(issue2fetchwave_wf_done_en), 
        .issue_wf_done_wf_id(issue2fetchwave_wf_done_wf_id), 
        .salu_branch_wfid(salu2fetchwaveissue_branch_wfid), .salu_branch_en(
        salu2fetchwaveissue_branch_en), .salu_branch_taken(
        salu2fetchwaveissue_branch_taken), .decode_ins_half_rqd(
        decode2wave_ins_half_rqd), .decode_ins_half_wfid(
        decode2wave_ins_half_wfid), .fetch_stop_fetch(wave2fetch_stop_fetch), 
        .decode_instr_valid(wave2decode_instr_valid), .decode_instr(
        wave2decode_instr), .decode_wfid(wave2decode_wfid), .decode_vgpr_base(
        wave2decode_vgpr_base), .decode_sgpr_base(wave2decode_sgpr_base), 
        .decode_lds_base(wave2decode_lds_base), .decode_instr_pc(
        wave2decode_instr_pc), .clk(clk), .rst(rst) );
endmodule

