// Seed: 225859484
module module_0 (
    input  tri0  id_0,
    output tri0  id_1,
    output wand  id_2,
    output tri0  id_3,
    output wor   id_4,
    output tri   id_5,
    output tri0  id_6,
    output tri   id_7,
    output tri1  id_8,
    input  tri0  id_9,
    input  wor   id_10,
    output uwire id_11,
    output wand  id_12
);
  generate
    wire id_14;
  endgenerate
  wire id_15;
  wire id_16;
  assign id_2 = id_0;
  wire id_17, id_18;
  assign id_7 = id_0;
  wire id_19;
  wire id_20, id_21;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    output wor id_7,
    input wand id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    output wor id_14,
    output uwire id_15,
    output uwire id_16,
    input uwire id_17,
    input supply1 id_18,
    input tri1 id_19,
    input tri id_20,
    input wand id_21,
    input supply1 id_22,
    input wand void id_23,
    output wire id_24,
    input wand id_25,
    output tri id_26
);
  wire id_28;
  module_0 modCall_1 (
      id_8,
      id_26,
      id_16,
      id_7,
      id_6,
      id_12,
      id_14,
      id_24,
      id_24,
      id_9,
      id_17,
      id_7,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
