
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401310 <.init>:
  401310:	stp	x29, x30, [sp, #-16]!
  401314:	mov	x29, sp
  401318:	bl	401e14 <tigetstr@plt+0x774>
  40131c:	ldp	x29, x30, [sp], #16
  401320:	ret

Disassembly of section .plt:

0000000000401330 <memcpy@plt-0x20>:
  401330:	stp	x16, x30, [sp, #-16]!
  401334:	adrp	x16, 414000 <tigetstr@plt+0x12960>
  401338:	ldr	x17, [x16, #4088]
  40133c:	add	x16, x16, #0xff8
  401340:	br	x17
  401344:	nop
  401348:	nop
  40134c:	nop

0000000000401350 <memcpy@plt>:
  401350:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16]
  401358:	add	x16, x16, #0x0
  40135c:	br	x17

0000000000401360 <strlen@plt>:
  401360:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #8]
  401368:	add	x16, x16, #0x8
  40136c:	br	x17

0000000000401370 <exit@plt>:
  401370:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #16]
  401378:	add	x16, x16, #0x10
  40137c:	br	x17

0000000000401380 <setupterm@plt>:
  401380:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #24]
  401388:	add	x16, x16, #0x18
  40138c:	br	x17

0000000000401390 <perror@plt>:
  401390:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #32]
  401398:	add	x16, x16, #0x20
  40139c:	br	x17

00000000004013a0 <tputs@plt>:
  4013a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #40]
  4013a8:	add	x16, x16, #0x28
  4013ac:	br	x17

00000000004013b0 <sprintf@plt>:
  4013b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #48]
  4013b8:	add	x16, x16, #0x30
  4013bc:	br	x17

00000000004013c0 <opendir@plt>:
  4013c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #56]
  4013c8:	add	x16, x16, #0x38
  4013cc:	br	x17

00000000004013d0 <snprintf@plt>:
  4013d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #64]
  4013d8:	add	x16, x16, #0x40
  4013dc:	br	x17

00000000004013e0 <fclose@plt>:
  4013e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #72]
  4013e8:	add	x16, x16, #0x48
  4013ec:	br	x17

00000000004013f0 <atoi@plt>:
  4013f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #80]
  4013f8:	add	x16, x16, #0x50
  4013fc:	br	x17

0000000000401400 <getpid@plt>:
  401400:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #88]
  401408:	add	x16, x16, #0x58
  40140c:	br	x17

0000000000401410 <nl_langinfo@plt>:
  401410:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #96]
  401418:	add	x16, x16, #0x60
  40141c:	br	x17

0000000000401420 <fopen@plt>:
  401420:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #104]
  401428:	add	x16, x16, #0x68
  40142c:	br	x17

0000000000401430 <malloc@plt>:
  401430:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #112]
  401438:	add	x16, x16, #0x70
  40143c:	br	x17

0000000000401440 <open@plt>:
  401440:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #120]
  401448:	add	x16, x16, #0x78
  40144c:	br	x17

0000000000401450 <bindtextdomain@plt>:
  401450:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #128]
  401458:	add	x16, x16, #0x80
  40145c:	br	x17

0000000000401460 <__libc_start_main@plt>:
  401460:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #136]
  401468:	add	x16, x16, #0x88
  40146c:	br	x17

0000000000401470 <getpwnam@plt>:
  401470:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #144]
  401478:	add	x16, x16, #0x90
  40147c:	br	x17

0000000000401480 <tgetent@plt>:
  401480:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #152]
  401488:	add	x16, x16, #0x98
  40148c:	br	x17

0000000000401490 <readdir@plt>:
  401490:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #160]
  401498:	add	x16, x16, #0xa0
  40149c:	br	x17

00000000004014a0 <realloc@plt>:
  4014a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #168]
  4014a8:	add	x16, x16, #0xa8
  4014ac:	br	x17

00000000004014b0 <closedir@plt>:
  4014b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #176]
  4014b8:	add	x16, x16, #0xb0
  4014bc:	br	x17

00000000004014c0 <__stack_chk_fail@plt>:
  4014c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #184]
  4014c8:	add	x16, x16, #0xb8
  4014cc:	br	x17

00000000004014d0 <close@plt>:
  4014d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #192]
  4014d8:	add	x16, x16, #0xc0
  4014dc:	br	x17

00000000004014e0 <strrchr@plt>:
  4014e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #200]
  4014e8:	add	x16, x16, #0xc8
  4014ec:	br	x17

00000000004014f0 <__gmon_start__@plt>:
  4014f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #208]
  4014f8:	add	x16, x16, #0xd0
  4014fc:	br	x17

0000000000401500 <abort@plt>:
  401500:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #216]
  401508:	add	x16, x16, #0xd8
  40150c:	br	x17

0000000000401510 <textdomain@plt>:
  401510:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #224]
  401518:	add	x16, x16, #0xe0
  40151c:	br	x17

0000000000401520 <getopt_long@plt>:
  401520:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #232]
  401528:	add	x16, x16, #0xe8
  40152c:	br	x17

0000000000401530 <strcmp@plt>:
  401530:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #240]
  401538:	add	x16, x16, #0xf0
  40153c:	br	x17

0000000000401540 <getpwuid@plt>:
  401540:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #248]
  401548:	add	x16, x16, #0xf8
  40154c:	br	x17

0000000000401550 <__ctype_b_loc@plt>:
  401550:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #256]
  401558:	add	x16, x16, #0x100
  40155c:	br	x17

0000000000401560 <strtol@plt>:
  401560:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #264]
  401568:	add	x16, x16, #0x108
  40156c:	br	x17

0000000000401570 <fread@plt>:
  401570:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #272]
  401578:	add	x16, x16, #0x110
  40157c:	br	x17

0000000000401580 <free@plt>:
  401580:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #280]
  401588:	add	x16, x16, #0x118
  40158c:	br	x17

0000000000401590 <getchar@plt>:
  401590:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #288]
  401598:	add	x16, x16, #0x120
  40159c:	br	x17

00000000004015a0 <strchr@plt>:
  4015a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #296]
  4015a8:	add	x16, x16, #0x128
  4015ac:	br	x17

00000000004015b0 <read@plt>:
  4015b0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #304]
  4015b8:	add	x16, x16, #0x130
  4015bc:	br	x17

00000000004015c0 <isatty@plt>:
  4015c0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #312]
  4015c8:	add	x16, x16, #0x138
  4015cc:	br	x17

00000000004015d0 <tgetstr@plt>:
  4015d0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #320]
  4015d8:	add	x16, x16, #0x140
  4015dc:	br	x17

00000000004015e0 <dcgettext@plt>:
  4015e0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #328]
  4015e8:	add	x16, x16, #0x148
  4015ec:	br	x17

00000000004015f0 <__isoc99_sscanf@plt>:
  4015f0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #336]
  4015f8:	add	x16, x16, #0x150
  4015fc:	br	x17

0000000000401600 <strncpy@plt>:
  401600:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #344]
  401608:	add	x16, x16, #0x158
  40160c:	br	x17

0000000000401610 <__assert_fail@plt>:
  401610:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #352]
  401618:	add	x16, x16, #0x160
  40161c:	br	x17

0000000000401620 <getenv@plt>:
  401620:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #360]
  401628:	add	x16, x16, #0x168
  40162c:	br	x17

0000000000401630 <putchar@plt>:
  401630:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #368]
  401638:	add	x16, x16, #0x170
  40163c:	br	x17

0000000000401640 <__xstat@plt>:
  401640:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #376]
  401648:	add	x16, x16, #0x178
  40164c:	br	x17

0000000000401650 <fprintf@plt>:
  401650:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #384]
  401658:	add	x16, x16, #0x180
  40165c:	br	x17

0000000000401660 <fgets@plt>:
  401660:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #392]
  401668:	add	x16, x16, #0x188
  40166c:	br	x17

0000000000401670 <ioctl@plt>:
  401670:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #400]
  401678:	add	x16, x16, #0x190
  40167c:	br	x17

0000000000401680 <setlocale@plt>:
  401680:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #408]
  401688:	add	x16, x16, #0x198
  40168c:	br	x17

0000000000401690 <ferror@plt>:
  401690:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #416]
  401698:	add	x16, x16, #0x1a0
  40169c:	br	x17

00000000004016a0 <tigetstr@plt>:
  4016a0:	adrp	x16, 415000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #424]
  4016a8:	add	x16, x16, #0x1a8
  4016ac:	br	x17

Disassembly of section .text:

00000000004016b0 <.text>:
  4016b0:	sub	sp, sp, #0x7c0
  4016b4:	mov	x2, #0x260                 	// #608
  4016b8:	stp	x29, x30, [sp]
  4016bc:	mov	x29, sp
  4016c0:	stp	x25, x26, [sp, #64]
  4016c4:	adrp	x25, 404000 <tigetstr@plt+0x2960>
  4016c8:	add	x25, x25, #0x90
  4016cc:	stp	x23, x24, [sp, #48]
  4016d0:	mov	x23, x1
  4016d4:	adrp	x24, 414000 <tigetstr@plt+0x12960>
  4016d8:	add	x1, x25, #0x48
  4016dc:	add	x24, x24, #0xdd0
  4016e0:	stp	x21, x22, [sp, #32]
  4016e4:	mov	w22, w0
  4016e8:	ldr	x0, [x24]
  4016ec:	str	x0, [sp, #1976]
  4016f0:	mov	x0, #0x0                   	// #0
  4016f4:	add	x0, sp, #0x120
  4016f8:	stp	x19, x20, [sp, #16]
  4016fc:	stp	x27, x28, [sp, #80]
  401700:	str	xzr, [sp, #136]
  401704:	bl	401350 <memcpy@plt>
  401708:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  40170c:	add	x0, x0, #0xe97
  401710:	bl	401620 <getenv@plt>
  401714:	cbz	x0, 401748 <tigetstr@plt+0xa8>
  401718:	ldrb	w1, [x0]
  40171c:	cbz	w1, 401748 <tigetstr@plt+0xa8>
  401720:	add	x1, sp, #0x90
  401724:	mov	w2, #0x0                   	// #0
  401728:	bl	401560 <strtol@plt>
  40172c:	ldr	x1, [sp, #144]
  401730:	ldrb	w1, [x1]
  401734:	cbnz	w1, 401748 <tigetstr@plt+0xa8>
  401738:	sub	x2, x0, #0x1
  40173c:	mov	x1, #0x7ffffffe            	// #2147483646
  401740:	cmp	x2, x1
  401744:	b.cc	40176c <tigetstr@plt+0xcc>  // b.lo, b.ul, b.last
  401748:	add	x2, sp, #0x98
  40174c:	mov	x1, #0x5413                	// #21523
  401750:	mov	w0, #0x1                   	// #1
  401754:	bl	401670 <ioctl@plt>
  401758:	tbnz	w0, #31, 4018fc <tigetstr@plt+0x25c>
  40175c:	ldrh	w0, [sp, #154]
  401760:	mov	w1, #0x84                  	// #132
  401764:	cmp	w0, #0x0
  401768:	csel	w0, w0, w1, ne  // ne = any
  40176c:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  401770:	add	x19, x19, #0x1c0
  401774:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401778:	add	x1, x1, #0xdb3
  40177c:	adrp	x20, 403000 <tigetstr@plt+0x1960>
  401780:	add	x20, x20, #0xeb1
  401784:	str	w0, [x19, #8]
  401788:	mov	w0, #0x6                   	// #6
  40178c:	bl	401680 <setlocale@plt>
  401790:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401794:	add	x1, x1, #0xe9f
  401798:	mov	x0, x20
  40179c:	bl	401450 <bindtextdomain@plt>
  4017a0:	mov	x0, x20
  4017a4:	bl	401510 <textdomain@plt>
  4017a8:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  4017ac:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  4017b0:	add	x1, x1, #0xeb8
  4017b4:	ldr	x0, [x0, #648]
  4017b8:	bl	401530 <strcmp@plt>
  4017bc:	cbnz	w0, 4017cc <tigetstr@plt+0x12c>
  4017c0:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  4017c4:	mov	w1, #0x1                   	// #1
  4017c8:	str	w1, [x0, #736]
  4017cc:	mov	w0, #0x1                   	// #1
  4017d0:	bl	4015c0 <isatty@plt>
  4017d4:	cbz	w0, 401904 <tigetstr@plt+0x264>
  4017d8:	mov	w0, #0xe                   	// #14
  4017dc:	bl	401410 <nl_langinfo@plt>
  4017e0:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  4017e4:	add	x1, x1, #0xec3
  4017e8:	bl	401530 <strcmp@plt>
  4017ec:	cbnz	w0, 401904 <tigetstr@plt+0x264>
  4017f0:	add	x0, x19, #0x20
  4017f4:	adrp	x27, 403000 <tigetstr@plt+0x1960>
  4017f8:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  4017fc:	add	x20, x20, #0x298
  401800:	str	x0, [x19, #16]
  401804:	add	x0, x27, #0xf31
  401808:	mov	w26, #0x7                   	// #7
  40180c:	mov	w21, #0x0                   	// #0
  401810:	str	x0, [sp, #104]
  401814:	adrp	x0, 404000 <tigetstr@plt+0x2960>
  401818:	add	x0, x0, #0x20
  40181c:	str	x0, [sp, #120]
  401820:	ldr	x2, [sp, #104]
  401824:	add	x3, sp, #0x120
  401828:	mov	x1, x23
  40182c:	mov	w0, w22
  401830:	mov	x4, #0x0                   	// #0
  401834:	bl	401520 <getopt_long@plt>
  401838:	cmn	w0, #0x1
  40183c:	b.ne	401960 <tigetstr@plt+0x2c0>  // b.any
  401840:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  401844:	sub	w19, w22, #0x1
  401848:	mov	x27, x20
  40184c:	ldr	w0, [x20, #640]
  401850:	cmp	w19, w0
  401854:	b.ne	401be8 <tigetstr@plt+0x548>  // b.any
  401858:	bl	401550 <__ctype_b_loc@plt>
  40185c:	mov	x1, x0
  401860:	ldr	x0, [x23, w19, sxtw #3]
  401864:	ldr	x1, [x1]
  401868:	ldrb	w2, [x0]
  40186c:	ldrh	w1, [x1, x2, lsl #1]
  401870:	tbz	w1, #11, 401ba4 <tigetstr@plt+0x504>
  401874:	add	x1, sp, #0x98
  401878:	str	w22, [x20, #640]
  40187c:	mov	w2, #0xa                   	// #10
  401880:	bl	401560 <strtol@plt>
  401884:	mov	w19, w0
  401888:	ldr	x0, [sp, #152]
  40188c:	ldrb	w0, [x0]
  401890:	cbnz	w0, 4019a4 <tigetstr@plt+0x304>
  401894:	mov	x25, #0x0                   	// #0
  401898:	ldr	w0, [x27, #640]
  40189c:	cmp	w0, w22
  4018a0:	b.ne	4019a4 <tigetstr@plt+0x304>  // b.any
  4018a4:	bl	402f68 <tigetstr@plt+0x18c8>
  4018a8:	mov	w0, w21
  4018ac:	bl	401ef0 <tigetstr@plt+0x850>
  4018b0:	cbnz	x0, 401bf0 <tigetstr@plt+0x550>
  4018b4:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  4018b8:	add	x20, x21, #0x298
  4018bc:	ldr	w0, [x20, #76]
  4018c0:	cbz	w0, 401c08 <tigetstr@plt+0x568>
  4018c4:	mov	w0, w19
  4018c8:	bl	401ef0 <tigetstr@plt+0x850>
  4018cc:	mov	x19, x0
  4018d0:	cbz	x19, 401c04 <tigetstr@plt+0x564>
  4018d4:	ldr	x22, [x19, #176]
  4018d8:	cbz	x22, 401c04 <tigetstr@plt+0x564>
  4018dc:	ldr	x0, [x22, #168]
  4018e0:	bl	401f78 <tigetstr@plt+0x8d8>
  4018e4:	str	xzr, [x22, #168]
  4018e8:	mov	x1, x19
  4018ec:	mov	x0, x22
  4018f0:	mov	x19, x22
  4018f4:	bl	402b78 <tigetstr@plt+0x14d8>
  4018f8:	b	4018d0 <tigetstr@plt+0x230>
  4018fc:	mov	w0, #0x84                  	// #132
  401900:	b	40176c <tigetstr@plt+0xcc>
  401904:	mov	w0, #0x1                   	// #1
  401908:	bl	4015c0 <isatty@plt>
  40190c:	cbz	w0, 401958 <tigetstr@plt+0x2b8>
  401910:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  401914:	add	x0, x0, #0xec9
  401918:	bl	401620 <getenv@plt>
  40191c:	cbz	x0, 401958 <tigetstr@plt+0x2b8>
  401920:	ldrb	w0, [x0]
  401924:	cbz	w0, 401958 <tigetstr@plt+0x2b8>
  401928:	mov	x2, #0x0                   	// #0
  40192c:	mov	w1, #0x1                   	// #1
  401930:	mov	x0, #0x0                   	// #0
  401934:	bl	401380 <setupterm@plt>
  401938:	cbnz	w0, 401958 <tigetstr@plt+0x2b8>
  40193c:	adrp	x20, 403000 <tigetstr@plt+0x1960>
  401940:	add	x20, x20, #0xece
  401944:	mov	x0, x20
  401948:	bl	4016a0 <tigetstr@plt>
  40194c:	cbz	x0, 401958 <tigetstr@plt+0x2b8>
  401950:	mov	x0, x20
  401954:	bl	4016a0 <tigetstr@plt>
  401958:	add	x0, x19, #0x50
  40195c:	b	4017f4 <tigetstr@plt+0x154>
  401960:	sub	w0, w0, #0x41
  401964:	cmp	w0, #0x34
  401968:	b.hi	4019a4 <tigetstr@plt+0x304>  // b.pmore
  40196c:	ldr	x1, [sp, #120]
  401970:	ldrh	w0, [x1, w0, uxtw #1]
  401974:	adr	x1, 401980 <tigetstr@plt+0x2e0>
  401978:	add	x0, x1, w0, sxth #2
  40197c:	br	x0
  401980:	mov	w0, #0x1                   	// #1
  401984:	str	w0, [x20, #40]
  401988:	b	401820 <tigetstr@plt+0x180>
  40198c:	add	x0, x19, #0x50
  401990:	str	x0, [x19, #16]
  401994:	b	401820 <tigetstr@plt+0x180>
  401998:	add	x0, x19, #0x80
  40199c:	b	401990 <tigetstr@plt+0x2f0>
  4019a0:	cbz	w21, 4019a8 <tigetstr@plt+0x308>
  4019a4:	bl	401f18 <tigetstr@plt+0x878>
  4019a8:	adrp	x28, 403000 <tigetstr@plt+0x1960>
  4019ac:	add	x28, x28, #0xec9
  4019b0:	mov	x0, x28
  4019b4:	bl	401620 <getenv@plt>
  4019b8:	cbz	x0, 401820 <tigetstr@plt+0x180>
  4019bc:	mov	x0, x28
  4019c0:	bl	401620 <getenv@plt>
  4019c4:	mov	x1, x0
  4019c8:	add	x0, sp, #0x3b8
  4019cc:	bl	401480 <tgetent@plt>
  4019d0:	cmp	w0, #0x0
  4019d4:	b.le	401820 <tigetstr@plt+0x180>
  4019d8:	bl	401400 <getpid@plt>
  4019dc:	mov	w21, w0
  4019e0:	b	401820 <tigetstr@plt+0x180>
  4019e4:	cbnz	w21, 4019a4 <tigetstr@plt+0x304>
  4019e8:	adrp	x21, 403000 <tigetstr@plt+0x1960>
  4019ec:	add	x21, x21, #0xec9
  4019f0:	mov	x0, x21
  4019f4:	bl	401620 <getenv@plt>
  4019f8:	cbnz	x0, 401a24 <tigetstr@plt+0x384>
  4019fc:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401a00:	mov	w2, #0x5                   	// #5
  401a04:	ldr	x19, [x1, #624]
  401a08:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401a0c:	add	x1, x1, #0xed3
  401a10:	bl	4015e0 <dcgettext@plt>
  401a14:	mov	x1, x0
  401a18:	mov	x0, x19
  401a1c:	bl	401650 <fprintf@plt>
  401a20:	b	401b10 <tigetstr@plt+0x470>
  401a24:	mov	x0, x21
  401a28:	bl	401620 <getenv@plt>
  401a2c:	mov	x1, x0
  401a30:	add	x0, sp, #0x3b8
  401a34:	bl	401480 <tgetent@plt>
  401a38:	cmp	w0, #0x0
  401a3c:	b.gt	401a5c <tigetstr@plt+0x3bc>
  401a40:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401a44:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401a48:	add	x1, x1, #0xee4
  401a4c:	mov	w2, #0x5                   	// #5
  401a50:	ldr	x19, [x0, #624]
  401a54:	mov	x0, #0x0                   	// #0
  401a58:	b	401a10 <tigetstr@plt+0x370>
  401a5c:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401a60:	ldr	x0, [x0, #632]
  401a64:	bl	4013f0 <atoi@plt>
  401a68:	mov	w21, w0
  401a6c:	cbnz	w0, 401820 <tigetstr@plt+0x180>
  401a70:	b	4019a4 <tigetstr@plt+0x304>
  401a74:	str	wzr, [x19, #4]
  401a78:	b	401820 <tigetstr@plt+0x180>
  401a7c:	mov	w0, #0x1                   	// #1
  401a80:	str	w0, [x20, #60]
  401a84:	b	401820 <tigetstr@plt+0x180>
  401a88:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401a8c:	add	x28, x25, #0x10
  401a90:	mov	x27, #0x0                   	// #0
  401a94:	str	x0, [sp, #112]
  401a98:	ldr	x26, [x0, #632]
  401a9c:	mov	x1, x26
  401aa0:	ldr	x0, [x28, x27, lsl #3]
  401aa4:	bl	401530 <strcmp@plt>
  401aa8:	cbnz	w0, 401b28 <tigetstr@plt+0x488>
  401aac:	bl	401400 <getpid@plt>
  401ab0:	mov	w3, w0
  401ab4:	ldr	x4, [x28, w27, uxtw #3]
  401ab8:	adrp	x2, 403000 <tigetstr@plt+0x1960>
  401abc:	add	x2, x2, #0xcc6
  401ac0:	mov	x1, #0x32                  	// #50
  401ac4:	add	x0, sp, #0x380
  401ac8:	mov	w26, w27
  401acc:	bl	4013d0 <snprintf@plt>
  401ad0:	add	x1, sp, #0xa0
  401ad4:	add	x0, sp, #0x380
  401ad8:	bl	403670 <tigetstr@plt+0x1fd0>
  401adc:	cbz	w0, 401820 <tigetstr@plt+0x180>
  401ae0:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401ae4:	mov	w2, #0x5                   	// #5
  401ae8:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401aec:	add	x1, x1, #0xf05
  401af0:	ldr	x19, [x0, #624]
  401af4:	mov	x0, #0x0                   	// #0
  401af8:	bl	4015e0 <dcgettext@plt>
  401afc:	ldr	x1, [sp, #112]
  401b00:	ldr	x2, [x1, #632]
  401b04:	mov	x1, x0
  401b08:	mov	x0, x19
  401b0c:	bl	401650 <fprintf@plt>
  401b10:	mov	w0, #0x1                   	// #1
  401b14:	ldr	x2, [sp, #1976]
  401b18:	ldr	x1, [x24]
  401b1c:	eor	x1, x2, x1
  401b20:	cbz	x1, 401da4 <tigetstr@plt+0x704>
  401b24:	bl	4014c0 <__stack_chk_fail@plt>
  401b28:	add	x27, x27, #0x1
  401b2c:	cmp	x27, #0x7
  401b30:	b.ne	401a9c <tigetstr@plt+0x3fc>  // b.any
  401b34:	b	4019a4 <tigetstr@plt+0x304>
  401b38:	mov	w0, #0x1                   	// #1
  401b3c:	str	w0, [x20, #44]
  401b40:	str	wzr, [x19, #24]
  401b44:	b	401820 <tigetstr@plt+0x180>
  401b48:	mov	w0, #0x1                   	// #1
  401b4c:	str	w0, [x20, #48]
  401b50:	b	401b40 <tigetstr@plt+0x4a0>
  401b54:	mov	w0, #0x1                   	// #1
  401b58:	str	w0, [x20, #76]
  401b5c:	b	401820 <tigetstr@plt+0x180>
  401b60:	mov	w0, #0x1                   	// #1
  401b64:	str	w0, [x20, #20]
  401b68:	b	401820 <tigetstr@plt+0x180>
  401b6c:	mov	w0, #0x1                   	// #1
  401b70:	str	w0, [x20, #68]
  401b74:	b	401820 <tigetstr@plt+0x180>
  401b78:	mov	w0, #0x1                   	// #1
  401b7c:	str	w0, [x20, #64]
  401b80:	b	401820 <tigetstr@plt+0x180>
  401b84:	mov	w0, #0x1                   	// #1
  401b88:	str	w0, [x20, #16]
  401b8c:	b	401820 <tigetstr@plt+0x180>
  401b90:	add	x0, x19, #0x20
  401b94:	b	401990 <tigetstr@plt+0x2f0>
  401b98:	bl	40355c <tigetstr@plt+0x1ebc>
  401b9c:	mov	w0, #0x0                   	// #0
  401ba0:	b	401b14 <tigetstr@plt+0x474>
  401ba4:	str	w22, [x20, #640]
  401ba8:	mov	w19, #0x1                   	// #1
  401bac:	bl	401470 <getpwnam@plt>
  401bb0:	mov	x25, x0
  401bb4:	cbnz	x0, 401898 <tigetstr@plt+0x1f8>
  401bb8:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  401bbc:	mov	w2, #0x5                   	// #5
  401bc0:	ldr	x21, [x1, #624]
  401bc4:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401bc8:	add	x1, x1, #0xf46
  401bcc:	bl	4015e0 <dcgettext@plt>
  401bd0:	ldr	w2, [x20, #640]
  401bd4:	mov	x1, x0
  401bd8:	mov	x0, x21
  401bdc:	add	x23, x23, w2, sxtw #3
  401be0:	ldur	x2, [x23, #-8]
  401be4:	b	401b0c <tigetstr@plt+0x46c>
  401be8:	mov	w19, #0x1                   	// #1
  401bec:	b	401894 <tigetstr@plt+0x1f4>
  401bf0:	ldrb	w1, [x0, #160]
  401bf4:	orr	w1, w1, #0x1
  401bf8:	strb	w1, [x0, #160]
  401bfc:	ldr	x0, [x0, #176]
  401c00:	b	4018b0 <tigetstr@plt+0x210>
  401c04:	mov	w19, #0x1                   	// #1
  401c08:	cmp	w26, #0x7
  401c0c:	b.eq	401cfc <tigetstr@plt+0x65c>  // b.none
  401c10:	add	x2, sp, #0x88
  401c14:	mov	w1, w26
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	bl	401fa8 <tigetstr@plt+0x908>
  401c20:	ldr	x19, [sp, #136]
  401c24:	adrp	x23, 403000 <tigetstr@plt+0x1960>
  401c28:	add	x23, x23, #0xf5d
  401c2c:	cbnz	x19, 401ca8 <tigetstr@plt+0x608>
  401c30:	ldr	x0, [x20, #24]
  401c34:	cbz	x0, 401c40 <tigetstr@plt+0x5a0>
  401c38:	bl	401580 <free@plt>
  401c3c:	str	xzr, [x20, #24]
  401c40:	ldr	x0, [x20, #32]
  401c44:	cbz	x0, 401c50 <tigetstr@plt+0x5b0>
  401c48:	bl	401580 <free@plt>
  401c4c:	str	xzr, [x20, #32]
  401c50:	ldr	x19, [x21, #664]
  401c54:	str	wzr, [x20, #52]
  401c58:	cbnz	x19, 401d58 <tigetstr@plt+0x6b8>
  401c5c:	ldr	x19, [sp, #136]
  401c60:	str	xzr, [x21, #664]
  401c64:	cbnz	x19, 401d8c <tigetstr@plt+0x6ec>
  401c68:	ldr	w0, [x20, #72]
  401c6c:	str	xzr, [sp, #136]
  401c70:	cmp	w0, #0x1
  401c74:	b.ne	401b9c <tigetstr@plt+0x4fc>  // b.any
  401c78:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401c7c:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401c80:	add	x1, x1, #0xf79
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	ldr	x19, [x0, #624]
  401c8c:	mov	x0, #0x0                   	// #0
  401c90:	bl	4015e0 <dcgettext@plt>
  401c94:	mov	x1, x0
  401c98:	mov	x0, x19
  401c9c:	bl	401650 <fprintf@plt>
  401ca0:	bl	401590 <getchar@plt>
  401ca4:	b	401b9c <tigetstr@plt+0x4fc>
  401ca8:	ldr	x3, [x19]
  401cac:	mov	x2, x23
  401cb0:	mov	x1, #0xe                   	// #14
  401cb4:	add	x0, sp, #0x380
  401cb8:	bl	4013d0 <snprintf@plt>
  401cbc:	add	x0, sp, #0x380
  401cc0:	bl	4021bc <tigetstr@plt+0xb1c>
  401cc4:	ldr	x22, [x19, #8]
  401cc8:	cbnz	x22, 401cd4 <tigetstr@plt+0x634>
  401ccc:	ldr	x19, [x19, #16]
  401cd0:	b	401c2c <tigetstr@plt+0x58c>
  401cd4:	ldr	x0, [x22]
  401cd8:	mov	w4, #0x1                   	// #1
  401cdc:	mov	w6, #0x0                   	// #0
  401ce0:	mov	w3, w4
  401ce4:	mov	w2, w4
  401ce8:	mov	w5, #0x0                   	// #0
  401cec:	mov	w1, #0x0                   	// #0
  401cf0:	bl	40243c <tigetstr@plt+0xd9c>
  401cf4:	ldr	x22, [x22, #8]
  401cf8:	b	401cc8 <tigetstr@plt+0x628>
  401cfc:	cbnz	x25, 401d28 <tigetstr@plt+0x688>
  401d00:	mov	w0, w19
  401d04:	bl	401ef0 <tigetstr@plt+0x850>
  401d08:	mov	w4, #0x1                   	// #1
  401d0c:	mov	w6, #0x0                   	// #0
  401d10:	mov	w3, w4
  401d14:	mov	w2, w4
  401d18:	mov	w5, #0x0                   	// #0
  401d1c:	mov	w1, #0x0                   	// #0
  401d20:	bl	40243c <tigetstr@plt+0xd9c>
  401d24:	b	401c30 <tigetstr@plt+0x590>
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	bl	401ef0 <tigetstr@plt+0x850>
  401d30:	ldr	w1, [x25, #16]
  401d34:	bl	402ae0 <tigetstr@plt+0x1440>
  401d38:	ldr	w0, [x20, #56]
  401d3c:	cbnz	w0, 401c30 <tigetstr@plt+0x590>
  401d40:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401d44:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	add	x1, x1, #0xf64
  401d50:	ldr	x19, [x0, #624]
  401d54:	b	401a54 <tigetstr@plt+0x3b4>
  401d58:	ldr	x0, [x19, #168]
  401d5c:	ldr	x22, [x19, #184]
  401d60:	bl	401f78 <tigetstr@plt+0x8d8>
  401d64:	ldr	x0, [x19, #72]
  401d68:	cbz	x0, 401d7c <tigetstr@plt+0x6dc>
  401d6c:	ldr	x0, [x0]
  401d70:	bl	401580 <free@plt>
  401d74:	ldr	x0, [x19, #72]
  401d78:	bl	401580 <free@plt>
  401d7c:	mov	x0, x19
  401d80:	mov	x19, x22
  401d84:	bl	401580 <free@plt>
  401d88:	b	401c58 <tigetstr@plt+0x5b8>
  401d8c:	ldp	x0, x21, [x19, #8]
  401d90:	bl	401f78 <tigetstr@plt+0x8d8>
  401d94:	mov	x0, x19
  401d98:	mov	x19, x21
  401d9c:	bl	401580 <free@plt>
  401da0:	b	401c64 <tigetstr@plt+0x5c4>
  401da4:	ldp	x29, x30, [sp]
  401da8:	ldp	x19, x20, [sp, #16]
  401dac:	ldp	x21, x22, [sp, #32]
  401db0:	ldp	x23, x24, [sp, #48]
  401db4:	ldp	x25, x26, [sp, #64]
  401db8:	ldp	x27, x28, [sp, #80]
  401dbc:	add	sp, sp, #0x7c0
  401dc0:	ret
  401dc4:	mov	x29, #0x0                   	// #0
  401dc8:	mov	x30, #0x0                   	// #0
  401dcc:	mov	x5, x0
  401dd0:	ldr	x1, [sp]
  401dd4:	add	x2, sp, #0x8
  401dd8:	mov	x6, sp
  401ddc:	movz	x0, #0x0, lsl #48
  401de0:	movk	x0, #0x0, lsl #32
  401de4:	movk	x0, #0x40, lsl #16
  401de8:	movk	x0, #0x16b0
  401dec:	movz	x3, #0x0, lsl #48
  401df0:	movk	x3, #0x0, lsl #32
  401df4:	movk	x3, #0x40, lsl #16
  401df8:	movk	x3, #0x35e8
  401dfc:	movz	x4, #0x0, lsl #48
  401e00:	movk	x4, #0x0, lsl #32
  401e04:	movk	x4, #0x40, lsl #16
  401e08:	movk	x4, #0x3668
  401e0c:	bl	401460 <__libc_start_main@plt>
  401e10:	bl	401500 <abort@plt>
  401e14:	adrp	x0, 414000 <tigetstr@plt+0x12960>
  401e18:	ldr	x0, [x0, #4064]
  401e1c:	cbz	x0, 401e24 <tigetstr@plt+0x784>
  401e20:	b	4014f0 <__gmon_start__@plt>
  401e24:	ret
  401e28:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401e2c:	add	x1, x0, #0x270
  401e30:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401e34:	add	x0, x0, #0x270
  401e38:	cmp	x1, x0
  401e3c:	b.eq	401e68 <tigetstr@plt+0x7c8>  // b.none
  401e40:	sub	sp, sp, #0x10
  401e44:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401e48:	ldr	x1, [x1, #1688]
  401e4c:	str	x1, [sp, #8]
  401e50:	cbz	x1, 401e60 <tigetstr@plt+0x7c0>
  401e54:	mov	x16, x1
  401e58:	add	sp, sp, #0x10
  401e5c:	br	x16
  401e60:	add	sp, sp, #0x10
  401e64:	ret
  401e68:	ret
  401e6c:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401e70:	add	x1, x0, #0x270
  401e74:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401e78:	add	x0, x0, #0x270
  401e7c:	sub	x1, x1, x0
  401e80:	mov	x2, #0x2                   	// #2
  401e84:	asr	x1, x1, #3
  401e88:	sdiv	x1, x1, x2
  401e8c:	cbz	x1, 401eb8 <tigetstr@plt+0x818>
  401e90:	sub	sp, sp, #0x10
  401e94:	adrp	x2, 403000 <tigetstr@plt+0x1960>
  401e98:	ldr	x2, [x2, #1696]
  401e9c:	str	x2, [sp, #8]
  401ea0:	cbz	x2, 401eb0 <tigetstr@plt+0x810>
  401ea4:	mov	x16, x2
  401ea8:	add	sp, sp, #0x10
  401eac:	br	x16
  401eb0:	add	sp, sp, #0x10
  401eb4:	ret
  401eb8:	ret
  401ebc:	stp	x29, x30, [sp, #-32]!
  401ec0:	mov	x29, sp
  401ec4:	str	x19, [sp, #16]
  401ec8:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  401ecc:	ldrb	w0, [x19, #656]
  401ed0:	cbnz	w0, 401ee0 <tigetstr@plt+0x840>
  401ed4:	bl	401e28 <tigetstr@plt+0x788>
  401ed8:	mov	w0, #0x1                   	// #1
  401edc:	strb	w0, [x19, #656]
  401ee0:	ldr	x19, [sp, #16]
  401ee4:	ldp	x29, x30, [sp], #32
  401ee8:	ret
  401eec:	b	401e6c <tigetstr@plt+0x7cc>
  401ef0:	mov	w1, w0
  401ef4:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  401ef8:	ldr	x0, [x0, #664]
  401efc:	cbnz	x0, 401f04 <tigetstr@plt+0x864>
  401f00:	ret
  401f04:	ldr	w2, [x0, #84]
  401f08:	cmp	w2, w1
  401f0c:	b.eq	401f00 <tigetstr@plt+0x860>  // b.none
  401f10:	ldr	x0, [x0, #184]
  401f14:	b	401efc <tigetstr@plt+0x85c>
  401f18:	stp	x29, x30, [sp, #-32]!
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401f24:	mov	x29, sp
  401f28:	stp	x19, x20, [sp, #16]
  401f2c:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  401f30:	add	x1, x1, #0x75f
  401f34:	ldr	x20, [x19, #624]
  401f38:	mov	x0, #0x0                   	// #0
  401f3c:	bl	4015e0 <dcgettext@plt>
  401f40:	mov	x1, x0
  401f44:	mov	x0, x20
  401f48:	bl	401650 <fprintf@plt>
  401f4c:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  401f50:	add	x1, x1, #0xc19
  401f54:	ldr	x19, [x19, #624]
  401f58:	mov	w2, #0x5                   	// #5
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	bl	4015e0 <dcgettext@plt>
  401f64:	mov	x1, x0
  401f68:	mov	x0, x19
  401f6c:	bl	401650 <fprintf@plt>
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	bl	401370 <exit@plt>
  401f78:	cbnz	x0, 401f80 <tigetstr@plt+0x8e0>
  401f7c:	ret
  401f80:	stp	x29, x30, [sp, #-32]!
  401f84:	mov	x29, sp
  401f88:	str	x19, [sp, #16]
  401f8c:	ldr	x19, [x0, #8]
  401f90:	bl	401580 <free@plt>
  401f94:	mov	x0, x19
  401f98:	cbnz	x19, 401f8c <tigetstr@plt+0x8ec>
  401f9c:	ldr	x19, [sp, #16]
  401fa0:	ldp	x29, x30, [sp], #32
  401fa4:	ret
  401fa8:	stp	x29, x30, [sp, #-64]!
  401fac:	mov	x29, sp
  401fb0:	stp	x19, x20, [sp, #16]
  401fb4:	mov	x20, x2
  401fb8:	stp	x21, x22, [sp, #32]
  401fbc:	mov	w22, w1
  401fc0:	stp	x23, x24, [sp, #48]
  401fc4:	cbnz	x0, 402038 <tigetstr@plt+0x998>
  401fc8:	mov	w0, #0x1                   	// #1
  401fcc:	bl	401ef0 <tigetstr@plt+0x850>
  401fd0:	mov	x19, x0
  401fd4:	cbz	x0, 4020c8 <tigetstr@plt+0xa28>
  401fd8:	ldr	x1, [x19, #176]
  401fdc:	mov	w21, w22
  401fe0:	cbz	x1, 402000 <tigetstr@plt+0x960>
  401fe4:	add	x0, x21, #0xc
  401fe8:	add	x1, x1, x0, lsl #3
  401fec:	add	x0, x19, x0, lsl #3
  401ff0:	ldr	x1, [x1, #8]
  401ff4:	ldr	x0, [x0, #8]
  401ff8:	cmp	x1, x0
  401ffc:	b.eq	4020c0 <tigetstr@plt+0xa20>  // b.none
  402000:	ldr	x23, [x20]
  402004:	add	x1, x21, #0xc
  402008:	mov	x24, #0x0                   	// #0
  40200c:	add	x1, x19, x1, lsl #3
  402010:	mov	x0, x23
  402014:	cbnz	x0, 402040 <tigetstr@plt+0x9a0>
  402018:	mov	x0, #0x18                  	// #24
  40201c:	bl	401430 <malloc@plt>
  402020:	cbnz	x0, 40205c <tigetstr@plt+0x9bc>
  402024:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  402028:	add	x0, x0, #0xc85
  40202c:	bl	401390 <perror@plt>
  402030:	mov	w0, #0x1                   	// #1
  402034:	bl	401370 <exit@plt>
  402038:	mov	x19, x0
  40203c:	b	401fd8 <tigetstr@plt+0x938>
  402040:	ldr	x3, [x0]
  402044:	ldr	x2, [x1, #8]
  402048:	cmp	x3, x2
  40204c:	b.eq	402074 <tigetstr@plt+0x9d4>  // b.none
  402050:	mov	x24, x0
  402054:	ldr	x0, [x0, #16]
  402058:	b	402014 <tigetstr@plt+0x974>
  40205c:	add	x21, x19, x21, lsl #3
  402060:	stp	xzr, xzr, [x0, #8]
  402064:	ldr	x1, [x21, #104]
  402068:	str	x1, [x0]
  40206c:	cbnz	x23, 4020dc <tigetstr@plt+0xa3c>
  402070:	str	x0, [x20]
  402074:	add	x21, x0, #0x8
  402078:	ldr	x0, [x0, #8]
  40207c:	cbnz	x0, 402074 <tigetstr@plt+0x9d4>
  402080:	mov	x0, #0x10                  	// #16
  402084:	bl	401430 <malloc@plt>
  402088:	str	x0, [x21]
  40208c:	cbz	x0, 402024 <tigetstr@plt+0x984>
  402090:	stp	x19, xzr, [x0]
  402094:	ldr	x0, [x19, #176]
  402098:	cbz	x0, 4020c0 <tigetstr@plt+0xa20>
  40209c:	add	x21, x0, #0xa8
  4020a0:	ldr	x0, [x0, #168]
  4020a4:	cbz	x0, 4020bc <tigetstr@plt+0xa1c>
  4020a8:	ldp	x1, x23, [x0]
  4020ac:	cmp	x19, x1
  4020b0:	b.ne	4020e4 <tigetstr@plt+0xa44>  // b.any
  4020b4:	bl	401580 <free@plt>
  4020b8:	str	x23, [x21]
  4020bc:	str	xzr, [x19, #176]
  4020c0:	ldr	x0, [x19, #168]
  4020c4:	cbnz	x0, 4020f0 <tigetstr@plt+0xa50>
  4020c8:	ldp	x19, x20, [sp, #16]
  4020cc:	ldp	x21, x22, [sp, #32]
  4020d0:	ldp	x23, x24, [sp, #48]
  4020d4:	ldp	x29, x30, [sp], #64
  4020d8:	ret
  4020dc:	str	x0, [x24, #16]
  4020e0:	b	402074 <tigetstr@plt+0x9d4>
  4020e4:	add	x21, x0, #0x8
  4020e8:	mov	x0, x23
  4020ec:	b	4020a4 <tigetstr@plt+0xa04>
  4020f0:	ldr	x19, [x0, #8]
  4020f4:	mov	x2, x20
  4020f8:	ldr	x0, [x0]
  4020fc:	mov	w1, w22
  402100:	bl	401fa8 <tigetstr@plt+0x908>
  402104:	mov	x0, x19
  402108:	b	4020c4 <tigetstr@plt+0xa24>
  40210c:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  402110:	add	x1, x1, #0x298
  402114:	and	w0, w0, #0xff
  402118:	adrp	x2, 415000 <memcpy@GLIBC_2.17>
  40211c:	ldr	w3, [x1, #8]
  402120:	cbnz	w3, 40213c <tigetstr@plt+0xa9c>
  402124:	tbnz	w0, #7, 402168 <tigetstr@plt+0xac8>
  402128:	mov	w3, #0x1                   	// #1
  40212c:	str	w3, [x1, #8]
  402130:	ldr	w3, [x2, #448]
  402134:	add	w3, w3, #0x1
  402138:	str	w3, [x2, #448]
  40213c:	ldr	w3, [x1, #8]
  402140:	sub	w3, w3, #0x1
  402144:	str	w3, [x1, #8]
  402148:	add	x1, x2, #0x1c0
  40214c:	ldr	w3, [x1, #4]
  402150:	cbz	w3, 402164 <tigetstr@plt+0xac4>
  402154:	ldr	w2, [x2, #448]
  402158:	ldr	w1, [x1, #8]
  40215c:	cmp	w2, w1
  402160:	b.gt	4021a4 <tigetstr@plt+0xb04>
  402164:	b	401630 <putchar@plt>
  402168:	and	w3, w0, #0xe0
  40216c:	cmp	w3, #0xc0
  402170:	b.ne	40217c <tigetstr@plt+0xadc>  // b.any
  402174:	mov	w3, #0x2                   	// #2
  402178:	b	40212c <tigetstr@plt+0xa8c>
  40217c:	and	w3, w0, #0xf0
  402180:	cmp	w3, #0xe0
  402184:	b.ne	402190 <tigetstr@plt+0xaf0>  // b.any
  402188:	mov	w3, #0x3                   	// #3
  40218c:	b	40212c <tigetstr@plt+0xa8c>
  402190:	and	w3, w0, #0xf8
  402194:	cmp	w3, #0xf0
  402198:	b.ne	402128 <tigetstr@plt+0xa88>  // b.any
  40219c:	mov	w3, #0x4                   	// #4
  4021a0:	b	40212c <tigetstr@plt+0xa8c>
  4021a4:	add	w1, w1, #0x1
  4021a8:	cmp	w2, w1
  4021ac:	b.ne	4021b8 <tigetstr@plt+0xb18>  // b.any
  4021b0:	mov	w0, #0x2b                  	// #43
  4021b4:	b	402164 <tigetstr@plt+0xac4>
  4021b8:	ret
  4021bc:	stp	x29, x30, [sp, #-32]!
  4021c0:	mov	x29, sp
  4021c4:	str	x19, [sp, #16]
  4021c8:	mov	x19, x0
  4021cc:	ldrb	w0, [x19]
  4021d0:	cbnz	w0, 4021e0 <tigetstr@plt+0xb40>
  4021d4:	ldr	x19, [sp, #16]
  4021d8:	ldp	x29, x30, [sp], #32
  4021dc:	ret
  4021e0:	add	x19, x19, #0x1
  4021e4:	bl	40210c <tigetstr@plt+0xa6c>
  4021e8:	b	4021cc <tigetstr@plt+0xb2c>
  4021ec:	stp	x29, x30, [sp, #-48]!
  4021f0:	mov	x29, sp
  4021f4:	stp	x19, x20, [sp, #16]
  4021f8:	mov	w19, #0x1                   	// #1
  4021fc:	mov	w20, #0x0                   	// #0
  402200:	stp	x21, x22, [sp, #32]
  402204:	mov	w21, w0
  402208:	mov	w0, #0xa                   	// #10
  40220c:	sdiv	w1, w21, w19
  402210:	cbnz	w1, 40223c <tigetstr@plt+0xb9c>
  402214:	cmp	w20, #0x0
  402218:	mov	w22, #0xa                   	// #10
  40221c:	udiv	w19, w19, w0
  402220:	csinc	w20, w20, wzr, ne  // ne = any
  402224:	cbnz	w19, 402248 <tigetstr@plt+0xba8>
  402228:	mov	w0, w20
  40222c:	ldp	x19, x20, [sp, #16]
  402230:	ldp	x21, x22, [sp, #32]
  402234:	ldp	x29, x30, [sp], #48
  402238:	ret
  40223c:	mul	w19, w19, w0
  402240:	add	w20, w20, #0x1
  402244:	b	40220c <tigetstr@plt+0xb6c>
  402248:	sdiv	w0, w21, w19
  40224c:	sdiv	w1, w0, w22
  402250:	msub	w1, w1, w22, w0
  402254:	add	w0, w1, #0x30
  402258:	bl	40210c <tigetstr@plt+0xa6c>
  40225c:	udiv	w19, w19, w22
  402260:	b	402224 <tigetstr@plt+0xb84>
  402264:	stp	x29, x30, [sp, #-80]!
  402268:	mov	x29, sp
  40226c:	stp	x21, x22, [sp, #32]
  402270:	adrp	x21, 414000 <tigetstr@plt+0x12960>
  402274:	add	x21, x21, #0xdd0
  402278:	adrp	x22, 403000 <tigetstr@plt+0x1960>
  40227c:	add	x22, x22, #0xc8f
  402280:	stp	x19, x20, [sp, #16]
  402284:	mov	x20, x0
  402288:	ldr	x0, [x21]
  40228c:	str	x0, [sp, #72]
  402290:	mov	x0, #0x0                   	// #0
  402294:	str	x23, [sp, #48]
  402298:	adrp	x23, 403000 <tigetstr@plt+0x1960>
  40229c:	add	x23, x23, #0xc8c
  4022a0:	mov	w19, #0x0                   	// #0
  4022a4:	ldrb	w2, [x20]
  4022a8:	cbnz	w2, 4022c0 <tigetstr@plt+0xc20>
  4022ac:	ldr	x1, [sp, #72]
  4022b0:	ldr	x0, [x21]
  4022b4:	eor	x0, x1, x0
  4022b8:	cbz	x0, 402318 <tigetstr@plt+0xc78>
  4022bc:	bl	4014c0 <__stack_chk_fail@plt>
  4022c0:	cmp	w2, #0x5c
  4022c4:	b.ne	4022dc <tigetstr@plt+0xc3c>  // b.any
  4022c8:	add	w19, w19, #0x2
  4022cc:	mov	x0, x23
  4022d0:	bl	4021bc <tigetstr@plt+0xb1c>
  4022d4:	add	x20, x20, #0x1
  4022d8:	b	4022a4 <tigetstr@plt+0xc04>
  4022dc:	sub	w0, w2, #0x20
  4022e0:	and	w0, w0, #0xff
  4022e4:	cmp	w0, #0x5e
  4022e8:	b.hi	4022fc <tigetstr@plt+0xc5c>  // b.pmore
  4022ec:	mov	w0, w2
  4022f0:	add	w19, w19, #0x1
  4022f4:	bl	40210c <tigetstr@plt+0xa6c>
  4022f8:	b	4022d4 <tigetstr@plt+0xc34>
  4022fc:	mov	x1, x22
  402300:	add	x0, sp, #0x40
  402304:	bl	4013b0 <sprintf@plt>
  402308:	add	w19, w19, #0x4
  40230c:	add	x0, sp, #0x40
  402310:	bl	4021bc <tigetstr@plt+0xb1c>
  402314:	b	4022d4 <tigetstr@plt+0xc34>
  402318:	mov	w0, w19
  40231c:	ldp	x19, x20, [sp, #16]
  402320:	ldp	x21, x22, [sp, #32]
  402324:	ldr	x23, [sp, #48]
  402328:	ldp	x29, x30, [sp], #80
  40232c:	ret
  402330:	stp	x29, x30, [sp, #-32]!
  402334:	mov	x29, sp
  402338:	stp	x19, x20, [sp, #16]
  40233c:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  402340:	add	x19, x19, #0x298
  402344:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  402348:	ldrb	w0, [x19, #12]
  40234c:	cbz	w0, 402368 <tigetstr@plt+0xcc8>
  402350:	add	x1, x20, #0x1c0
  402354:	ldr	w2, [x20, #448]
  402358:	ldr	w1, [x1, #8]
  40235c:	cmp	w2, w1
  402360:	b.ne	402368 <tigetstr@plt+0xcc8>  // b.any
  402364:	bl	401630 <putchar@plt>
  402368:	mov	w0, #0xa                   	// #10
  40236c:	strb	wzr, [x19, #12]
  402370:	bl	401630 <putchar@plt>
  402374:	mov	w0, #0x1                   	// #1
  402378:	str	w0, [x20, #448]
  40237c:	ldp	x19, x20, [sp, #16]
  402380:	ldp	x29, x30, [sp], #32
  402384:	ret
  402388:	stp	x29, x30, [sp, #-32]!
  40238c:	mov	x29, sp
  402390:	stp	x19, x20, [sp, #16]
  402394:	mov	x19, x0
  402398:	mov	x20, x1
  40239c:	bl	401530 <strcmp@plt>
  4023a0:	cbnz	w0, 402434 <tigetstr@plt+0xd94>
  4023a4:	adrp	x1, 415000 <memcpy@GLIBC_2.17>
  4023a8:	add	x1, x1, #0x298
  4023ac:	ldr	w2, [x1, #16]
  4023b0:	cbz	w2, 4023c4 <tigetstr@plt+0xd24>
  4023b4:	ldr	w3, [x19, #92]
  4023b8:	ldr	w2, [x20, #92]
  4023bc:	cmp	w3, w2
  4023c0:	b.ne	40240c <tigetstr@plt+0xd6c>  // b.any
  4023c4:	ldr	w1, [x1, #20]
  4023c8:	cbz	w1, 4023ec <tigetstr@plt+0xd4c>
  4023cc:	mov	x1, #0x68                  	// #104
  4023d0:	ldr	x3, [x19, x1]
  4023d4:	ldr	x2, [x20, x1]
  4023d8:	cmp	x3, x2
  4023dc:	b.ne	40240c <tigetstr@plt+0xd6c>  // b.any
  4023e0:	add	x1, x1, #0x8
  4023e4:	cmp	x1, #0xa0
  4023e8:	b.ne	4023d0 <tigetstr@plt+0xd30>  // b.any
  4023ec:	ldr	x19, [x19, #168]
  4023f0:	ldr	x20, [x20, #168]
  4023f4:	cmp	x19, #0x0
  4023f8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4023fc:	b.ne	402418 <tigetstr@plt+0xd78>  // b.any
  402400:	orr	x19, x19, x20
  402404:	cmp	x19, #0x0
  402408:	cset	w0, eq  // eq = none
  40240c:	ldp	x19, x20, [sp, #16]
  402410:	ldp	x29, x30, [sp], #32
  402414:	ret
  402418:	ldr	x0, [x19]
  40241c:	ldr	x1, [x20]
  402420:	bl	402388 <tigetstr@plt+0xce8>
  402424:	cbz	w0, 40240c <tigetstr@plt+0xd6c>
  402428:	ldr	x19, [x19, #8]
  40242c:	ldr	x20, [x20, #8]
  402430:	b	4023f4 <tigetstr@plt+0xd54>
  402434:	mov	w0, #0x0                   	// #0
  402438:	b	40240c <tigetstr@plt+0xd6c>
  40243c:	stp	x29, x30, [sp, #-128]!
  402440:	cmn	w6, #0x1
  402444:	mov	x29, sp
  402448:	stp	x19, x20, [sp, #16]
  40244c:	stp	x21, x22, [sp, #32]
  402450:	stp	x23, x24, [sp, #48]
  402454:	stp	x25, x26, [sp, #64]
  402458:	stp	x27, x28, [sp, #80]
  40245c:	b.ne	402480 <tigetstr@plt+0xde0>  // b.any
  402460:	adrp	x3, 404000 <tigetstr@plt+0x2960>
  402464:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  402468:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  40246c:	add	x3, x3, #0x90
  402470:	add	x1, x1, #0xc95
  402474:	add	x0, x0, #0xca2
  402478:	mov	w2, #0x292                 	// #658
  40247c:	bl	401610 <__assert_fail@plt>
  402480:	mov	x19, x0
  402484:	cbz	x0, 4028e8 <tigetstr@plt+0x1248>
  402488:	adrp	x20, 415000 <memcpy@GLIBC_2.17>
  40248c:	mov	w21, w1
  402490:	mov	w23, w2
  402494:	mov	w26, w4
  402498:	mov	w28, w5
  40249c:	mov	w24, w6
  4024a0:	add	x20, x20, #0x298
  4024a4:	cbz	w3, 4026fc <tigetstr@plt+0x105c>
  4024a8:	cmp	w23, #0x1
  4024ac:	b.le	402710 <tigetstr@plt+0x1070>
  4024b0:	mov	w0, w23
  4024b4:	bl	4021ec <tigetstr@plt+0xb4c>
  4024b8:	add	w27, w0, #0x2
  4024bc:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  4024c0:	add	x0, x0, #0xcaf
  4024c4:	bl	4021bc <tigetstr@plt+0xb1c>
  4024c8:	ldrb	w0, [x19, #160]
  4024cc:	tbz	w0, #0, 4024f4 <tigetstr@plt+0xe54>
  4024d0:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  4024d4:	mov	x1, #0x0                   	// #0
  4024d8:	add	x0, x0, #0xcb2
  4024dc:	bl	4015d0 <tgetstr@plt>
  4024e0:	cbz	x0, 4024f4 <tigetstr@plt+0xe54>
  4024e4:	adrp	x2, 401000 <memcpy@plt-0x350>
  4024e8:	mov	w1, #0x1                   	// #1
  4024ec:	add	x2, x2, #0x630
  4024f0:	bl	4013a0 <tputs@plt>
  4024f4:	ldr	w25, [x20, #40]
  4024f8:	cbz	w25, 40250c <tigetstr@plt+0xe6c>
  4024fc:	ldr	w0, [x19, #80]
  402500:	tbz	w0, #31, 40250c <tigetstr@plt+0xe6c>
  402504:	mov	w0, #0x28                  	// #40
  402508:	bl	40210c <tigetstr@plt+0xa6c>
  40250c:	adrp	x23, 415000 <memcpy@GLIBC_2.17>
  402510:	mov	x0, x19
  402514:	bl	402264 <tigetstr@plt+0xbc4>
  402518:	str	w0, [sp, #96]
  40251c:	ldr	w0, [x23, #448]
  402520:	str	w0, [sp, #104]
  402524:	ldr	w0, [x20, #44]
  402528:	cbz	w0, 402718 <tigetstr@plt+0x1078>
  40252c:	add	w1, w25, #0x1
  402530:	cmp	w25, #0x0
  402534:	mov	w2, #0x2c                  	// #44
  402538:	mov	w0, #0x28                  	// #40
  40253c:	csel	w0, w2, w0, ne  // ne = any
  402540:	str	w1, [sp, #116]
  402544:	bl	40210c <tigetstr@plt+0xa6c>
  402548:	ldr	w0, [x19, #84]
  40254c:	bl	4021ec <tigetstr@plt+0xb4c>
  402550:	ldr	w1, [sp, #116]
  402554:	ldr	w0, [x20, #48]
  402558:	cbz	w0, 402580 <tigetstr@plt+0xee0>
  40255c:	cmp	w1, #0x0
  402560:	add	w22, w1, #0x1
  402564:	mov	w1, #0x2c                  	// #44
  402568:	mov	w0, #0x28                  	// #40
  40256c:	csel	w0, w1, w0, ne  // ne = any
  402570:	bl	40210c <tigetstr@plt+0xa6c>
  402574:	ldr	w0, [x19, #88]
  402578:	bl	4021ec <tigetstr@plt+0xb4c>
  40257c:	mov	w1, w22
  402580:	ldr	w0, [x20, #16]
  402584:	cbz	w0, 4025c4 <tigetstr@plt+0xf24>
  402588:	ldr	w0, [x19, #92]
  40258c:	cmp	w0, w28
  402590:	b.eq	4025c4 <tigetstr@plt+0xf24>  // b.none
  402594:	cmp	w1, #0x0
  402598:	add	w28, w1, #0x1
  40259c:	mov	w1, #0x2c                  	// #44
  4025a0:	mov	w0, #0x28                  	// #40
  4025a4:	csel	w0, w1, w0, ne  // ne = any
  4025a8:	bl	40210c <tigetstr@plt+0xa6c>
  4025ac:	ldr	w0, [x19, #92]
  4025b0:	bl	401540 <getpwuid@plt>
  4025b4:	cbz	x0, 402720 <tigetstr@plt+0x1080>
  4025b8:	ldr	x0, [x0]
  4025bc:	bl	4021bc <tigetstr@plt+0xb1c>
  4025c0:	mov	w1, w28
  4025c4:	ldr	w0, [x20, #20]
  4025c8:	cbz	w0, 40264c <tigetstr@plt+0xfac>
  4025cc:	ldr	x0, [x19, #176]
  4025d0:	cbz	x0, 40264c <tigetstr@plt+0xfac>
  4025d4:	adrp	x28, 404000 <tigetstr@plt+0x2960>
  4025d8:	add	x28, x28, #0x90
  4025dc:	add	x4, x19, #0x68
  4025e0:	add	x28, x28, #0x10
  4025e4:	mov	x22, #0x0                   	// #0
  4025e8:	mov	w5, #0x2c                  	// #44
  4025ec:	ldr	x3, [x4, x22, lsl #3]
  4025f0:	cbz	x3, 402640 <tigetstr@plt+0xfa0>
  4025f4:	ldr	x0, [x19, #176]
  4025f8:	add	x0, x0, w22, sxtw #3
  4025fc:	ldr	x0, [x0, #104]
  402600:	cbz	x0, 402640 <tigetstr@plt+0xfa0>
  402604:	cmp	x3, x0
  402608:	b.eq	402640 <tigetstr@plt+0xfa0>  // b.none
  40260c:	add	w3, w1, #0x1
  402610:	cmp	w1, #0x0
  402614:	mov	w0, #0x28                  	// #40
  402618:	csel	w0, w5, w0, ne  // ne = any
  40261c:	str	w3, [sp, #116]
  402620:	str	x4, [sp, #120]
  402624:	bl	40210c <tigetstr@plt+0xa6c>
  402628:	ldr	x0, [x28, x22, lsl #3]
  40262c:	bl	4021bc <tigetstr@plt+0xb1c>
  402630:	ldr	w3, [sp, #116]
  402634:	mov	w5, #0x2c                  	// #44
  402638:	ldr	x4, [sp, #120]
  40263c:	mov	w1, w3
  402640:	add	x22, x22, #0x1
  402644:	cmp	x22, #0x7
  402648:	b.ne	4025ec <tigetstr@plt+0xf4c>  // b.any
  40264c:	cbz	w25, 40272c <tigetstr@plt+0x108c>
  402650:	ldr	w0, [x20, #40]
  402654:	cbz	w0, 402730 <tigetstr@plt+0x1090>
  402658:	ldr	w0, [x19, #80]
  40265c:	tbz	w0, #31, 402730 <tigetstr@plt+0x1090>
  402660:	mov	w0, #0x29                  	// #41
  402664:	bl	40210c <tigetstr@plt+0xa6c>
  402668:	b	402730 <tigetstr@plt+0x1090>
  40266c:	ldr	x0, [x20, #24]
  402670:	lsl	x2, x22, #2
  402674:	ldr	w1, [x0, x2]
  402678:	add	w1, w1, #0x1
  40267c:	cbnz	w1, 4026ac <tigetstr@plt+0x100c>
  402680:	cmp	w27, w3
  402684:	ldr	x0, [x25, #16]
  402688:	b.ne	4026dc <tigetstr@plt+0x103c>  // b.any
  40268c:	cbz	w26, 4026d4 <tigetstr@plt+0x1034>
  402690:	ldr	x0, [x0, #24]
  402694:	add	x22, x22, #0x1
  402698:	bl	4021bc <tigetstr@plt+0xb1c>
  40269c:	mov	w3, w22
  4026a0:	cmp	w21, w22
  4026a4:	b.gt	40266c <tigetstr@plt+0xfcc>
  4026a8:	b	4024a8 <tigetstr@plt+0xe08>
  4026ac:	mov	w0, #0x20                  	// #32
  4026b0:	str	w1, [sp, #96]
  4026b4:	str	x2, [sp, #104]
  4026b8:	str	w3, [sp, #116]
  4026bc:	bl	40210c <tigetstr@plt+0xa6c>
  4026c0:	ldr	w1, [sp, #96]
  4026c4:	ldr	w3, [sp, #116]
  4026c8:	sub	w1, w1, #0x1
  4026cc:	ldr	x2, [sp, #104]
  4026d0:	b	40267c <tigetstr@plt+0xfdc>
  4026d4:	ldr	x0, [x0, #8]
  4026d8:	b	402694 <tigetstr@plt+0xff4>
  4026dc:	ldr	x1, [x20, #32]
  4026e0:	add	x1, x1, x2
  4026e4:	ldr	w1, [x1, #4]
  4026e8:	cbz	w1, 4026f4 <tigetstr@plt+0x1054>
  4026ec:	ldr	x0, [x0, #16]
  4026f0:	b	402694 <tigetstr@plt+0xff4>
  4026f4:	ldr	x0, [x0]
  4026f8:	b	402694 <tigetstr@plt+0xff4>
  4026fc:	adrp	x25, 415000 <memcpy@GLIBC_2.17>
  402700:	sub	w27, w1, #0x1
  402704:	add	x25, x25, #0x1c0
  402708:	mov	x22, #0x0                   	// #0
  40270c:	b	40269c <tigetstr@plt+0xffc>
  402710:	mov	w27, #0x0                   	// #0
  402714:	b	4024c8 <tigetstr@plt+0xe28>
  402718:	mov	w1, w25
  40271c:	b	402554 <tigetstr@plt+0xeb4>
  402720:	ldr	w0, [x19, #92]
  402724:	bl	4021ec <tigetstr@plt+0xb4c>
  402728:	b	4025c0 <tigetstr@plt+0xf20>
  40272c:	cbnz	w1, 402660 <tigetstr@plt+0xfc0>
  402730:	ldrb	w0, [x19, #160]
  402734:	tbz	w0, #0, 40275c <tigetstr@plt+0x10bc>
  402738:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  40273c:	mov	x1, #0x0                   	// #0
  402740:	add	x0, x0, #0xcb5
  402744:	bl	4015d0 <tgetstr@plt>
  402748:	cbz	x0, 40275c <tigetstr@plt+0x10bc>
  40274c:	adrp	x2, 401000 <memcpy@plt-0x350>
  402750:	mov	w1, #0x1                   	// #1
  402754:	add	x2, x2, #0x630
  402758:	bl	4013a0 <tputs@plt>
  40275c:	ldr	w0, [x20, #40]
  402760:	cbnz	w0, 402880 <tigetstr@plt+0x11e0>
  402764:	ldr	x0, [x19, #168]
  402768:	cbnz	x0, 40277c <tigetstr@plt+0x10dc>
  40276c:	sub	w24, w24, #0x1
  402770:	cmn	w24, #0x1
  402774:	b.ne	40288c <tigetstr@plt+0x11ec>  // b.any
  402778:	bl	402330 <tigetstr@plt+0xc90>
  40277c:	ldr	w0, [x20, #52]
  402780:	cmp	w21, w0
  402784:	b.lt	4028ac <tigetstr@plt+0x120c>  // b.tstop
  402788:	cmp	w0, #0x0
  40278c:	lsl	w28, w0, #1
  402790:	ldr	x0, [x20, #24]
  402794:	mov	w1, #0x64                  	// #100
  402798:	csel	w28, w28, w1, ne  // ne = any
  40279c:	str	w28, [x20, #52]
  4027a0:	sbfiz	x28, x28, #2, #32
  4027a4:	mov	x1, x28
  4027a8:	bl	4014a0 <realloc@plt>
  4027ac:	str	x0, [x20, #24]
  4027b0:	cbnz	x0, 402898 <tigetstr@plt+0x11f8>
  4027b4:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  4027b8:	add	x0, x0, #0xcbc
  4027bc:	bl	401390 <perror@plt>
  4027c0:	mov	w0, #0x1                   	// #1
  4027c4:	bl	401370 <exit@plt>
  4027c8:	sub	w0, w0, #0x1
  4027cc:	cmp	w0, w28
  4027d0:	b.le	4027e4 <tigetstr@plt+0x1144>
  4027d4:	mov	w0, #0x20                  	// #32
  4027d8:	str	w6, [sp, #116]
  4027dc:	bl	40210c <tigetstr@plt+0xa6c>
  4027e0:	ldr	w6, [sp, #116]
  4027e4:	ldr	x0, [x19, #72]
  4027e8:	mov	w3, #0x0                   	// #0
  4027ec:	ldr	x0, [x0, x28, lsl #3]
  4027f0:	mov	x4, x0
  4027f4:	ldrb	w2, [x4]
  4027f8:	cbnz	w2, 40284c <tigetstr@plt+0x11ac>
  4027fc:	ldr	w4, [x19, #80]
  402800:	add	x5, x23, #0x1c0
  402804:	ldr	w2, [x23, #448]
  402808:	sub	w4, w4, #0x1
  40280c:	cmp	w4, w6
  402810:	ldr	w7, [x5, #8]
  402814:	add	w3, w3, w2
  402818:	cset	w2, ne  // ne = any
  40281c:	sub	w2, w7, w2, lsl #2
  402820:	cmp	w3, w2
  402824:	b.le	402830 <tigetstr@plt+0x1190>
  402828:	ldr	w2, [x5, #4]
  40282c:	cbnz	w2, 402868 <tigetstr@plt+0x11c8>
  402830:	add	x28, x28, #0x1
  402834:	bl	402264 <tigetstr@plt+0xbc4>
  402838:	ldr	w0, [x19, #80]
  40283c:	mov	w6, w28
  402840:	cmp	w0, w28
  402844:	b.gt	4027c8 <tigetstr@plt+0x1128>
  402848:	b	402874 <tigetstr@plt+0x11d4>
  40284c:	sub	w2, w2, #0x20
  402850:	add	x4, x4, #0x1
  402854:	and	w2, w2, #0xff
  402858:	cmp	w2, #0x5f
  40285c:	csinc	w2, w22, wzr, cs  // cs = hs, nlast
  402860:	add	w3, w3, w2
  402864:	b	4027f4 <tigetstr@plt+0x1154>
  402868:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  40286c:	add	x0, x0, #0xcb8
  402870:	bl	4021bc <tigetstr@plt+0xb1c>
  402874:	ldr	w0, [x20, #40]
  402878:	cbnz	w0, 40276c <tigetstr@plt+0x10cc>
  40287c:	b	402764 <tigetstr@plt+0x10c4>
  402880:	mov	x28, #0x0                   	// #0
  402884:	mov	w22, #0x4                   	// #4
  402888:	b	402838 <tigetstr@plt+0x1198>
  40288c:	mov	w0, #0x5d                  	// #93
  402890:	bl	40210c <tigetstr@plt+0xa6c>
  402894:	b	40276c <tigetstr@plt+0x10cc>
  402898:	ldr	x0, [x20, #32]
  40289c:	mov	x1, x28
  4028a0:	bl	4014a0 <realloc@plt>
  4028a4:	str	x0, [x20, #32]
  4028a8:	cbz	x0, 4027b4 <tigetstr@plt+0x1114>
  4028ac:	ldp	x2, x1, [x20, #24]
  4028b0:	sbfiz	x0, x21, #2, #32
  4028b4:	eor	w26, w26, #0x1
  4028b8:	str	w26, [x1, x0]
  4028bc:	ldr	w1, [x20, #40]
  4028c0:	cbz	w1, 4029b4 <tigetstr@plt+0x1314>
  4028c4:	ldr	w1, [sp, #96]
  4028c8:	add	x23, x23, #0x1c0
  4028cc:	ldr	x20, [x19, #168]
  4028d0:	cmp	w1, #0x1
  4028d4:	cset	w1, le
  4028d8:	add	w21, w21, #0x1
  4028dc:	sub	w25, w25, w1
  4028e0:	str	w25, [x2, x0]
  4028e4:	cbnz	x20, 402904 <tigetstr@plt+0x1264>
  4028e8:	ldp	x19, x20, [sp, #16]
  4028ec:	ldp	x21, x22, [sp, #32]
  4028f0:	ldp	x23, x24, [sp, #48]
  4028f4:	ldp	x25, x26, [sp, #64]
  4028f8:	ldp	x27, x28, [sp, #80]
  4028fc:	ldp	x29, x30, [sp], #128
  402900:	ret
  402904:	ldr	w1, [x23, #24]
  402908:	ldp	x0, x22, [x20]
  40290c:	cbz	w1, 402998 <tigetstr@plt+0x12f8>
  402910:	ldrb	w1, [x0, #160]
  402914:	tbz	w1, #1, 402998 <tigetstr@plt+0x12f8>
  402918:	add	x27, x20, #0x8
  40291c:	mov	w26, #0x0                   	// #0
  402920:	ldr	x25, [x27]
  402924:	ldr	x0, [x20]
  402928:	cbnz	x25, 402960 <tigetstr@plt+0x12c0>
  40292c:	cmp	x22, #0x0
  402930:	ldr	w5, [x19, #92]
  402934:	cset	w4, eq  // eq = none
  402938:	cmp	w26, #0x0
  40293c:	cset	w6, ne  // ne = any
  402940:	add	w2, w26, #0x1
  402944:	add	w6, w6, #0x1
  402948:	mov	w3, #0x0                   	// #0
  40294c:	add	w6, w24, w6
  402950:	mov	w1, w21
  402954:	mov	x20, x22
  402958:	bl	40243c <tigetstr@plt+0xd9c>
  40295c:	b	4028e4 <tigetstr@plt+0x1244>
  402960:	ldr	x1, [x25]
  402964:	bl	402388 <tigetstr@plt+0xce8>
  402968:	cbnz	w0, 402974 <tigetstr@plt+0x12d4>
  40296c:	add	x27, x25, #0x8
  402970:	b	402920 <tigetstr@plt+0x1280>
  402974:	cmp	x25, x22
  402978:	b.ne	402980 <tigetstr@plt+0x12e0>  // b.any
  40297c:	ldr	x22, [x22, #8]
  402980:	mov	x0, x25
  402984:	ldr	x28, [x25, #8]
  402988:	add	w26, w26, #0x1
  40298c:	bl	401580 <free@plt>
  402990:	str	x28, [x27]
  402994:	b	402920 <tigetstr@plt+0x1280>
  402998:	cmp	x22, #0x0
  40299c:	ldr	w5, [x19, #92]
  4029a0:	cset	w4, eq  // eq = none
  4029a4:	mov	w6, #0x0                   	// #0
  4029a8:	mov	w3, #0x0                   	// #0
  4029ac:	mov	w2, #0x1                   	// #1
  4029b0:	b	402950 <tigetstr@plt+0x12b0>
  4029b4:	ldr	w1, [x23, #448]
  4029b8:	add	x26, x23, #0x1c0
  4029bc:	ldr	w3, [sp, #96]
  4029c0:	add	w22, w1, w3
  4029c4:	ldr	w3, [sp, #104]
  4029c8:	sub	w22, w22, w3
  4029cc:	add	w27, w22, w27
  4029d0:	str	w27, [x2, x0]
  4029d4:	ldr	w0, [x26, #8]
  4029d8:	cmp	w1, w0
  4029dc:	b.lt	402a1c <tigetstr@plt+0x137c>  // b.tstop
  4029e0:	ldr	w0, [x26, #4]
  4029e4:	cbz	w0, 402a1c <tigetstr@plt+0x137c>
  4029e8:	ldr	x0, [x26, #16]
  4029ec:	ldr	x0, [x0, #40]
  4029f0:	bl	4021bc <tigetstr@plt+0xb1c>
  4029f4:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  4029f8:	add	x0, x0, #0xcc4
  4029fc:	bl	4021bc <tigetstr@plt+0xb1c>
  402a00:	ldp	x19, x20, [sp, #16]
  402a04:	ldp	x21, x22, [sp, #32]
  402a08:	ldp	x23, x24, [sp, #48]
  402a0c:	ldp	x25, x26, [sp, #64]
  402a10:	ldp	x27, x28, [sp, #80]
  402a14:	ldp	x29, x30, [sp], #128
  402a18:	b	402330 <tigetstr@plt+0xc90>
  402a1c:	ldr	x20, [x19, #168]
  402a20:	mov	w28, #0x1                   	// #1
  402a24:	add	w21, w21, w28
  402a28:	cbz	x20, 4028e8 <tigetstr@plt+0x1248>
  402a2c:	ldr	w23, [x26, #24]
  402a30:	ldr	x22, [x20, #8]
  402a34:	cbz	w23, 402a48 <tigetstr@plt+0x13a8>
  402a38:	add	x27, x20, #0x8
  402a3c:	mov	w23, #0x0                   	// #0
  402a40:	ldr	x25, [x27]
  402a44:	cbnz	x25, 402a9c <tigetstr@plt+0x13fc>
  402a48:	cbz	w28, 402a60 <tigetstr@plt+0x13c0>
  402a4c:	ldr	x1, [x26, #16]
  402a50:	cmp	x22, #0x0
  402a54:	ldp	x2, x0, [x1, #32]
  402a58:	csel	x0, x2, x0, eq  // eq = none
  402a5c:	bl	4021bc <tigetstr@plt+0xb1c>
  402a60:	ldr	x0, [x19, #168]
  402a64:	cmp	w23, #0x0
  402a68:	cinc	w6, w24, ne  // ne = any
  402a6c:	cmp	x22, #0x0
  402a70:	cset	w4, eq  // eq = none
  402a74:	ldr	w5, [x19, #92]
  402a78:	cmp	x0, x20
  402a7c:	add	w2, w23, #0x1
  402a80:	ldr	x0, [x20]
  402a84:	mov	w1, w21
  402a88:	cset	w3, eq  // eq = none
  402a8c:	mov	x20, x22
  402a90:	mov	w28, #0x0                   	// #0
  402a94:	bl	40243c <tigetstr@plt+0xd9c>
  402a98:	b	402a28 <tigetstr@plt+0x1388>
  402a9c:	ldr	x0, [x20]
  402aa0:	ldr	x1, [x25]
  402aa4:	bl	402388 <tigetstr@plt+0xce8>
  402aa8:	cbnz	w0, 402ab4 <tigetstr@plt+0x1414>
  402aac:	add	x27, x25, #0x8
  402ab0:	b	402a40 <tigetstr@plt+0x13a0>
  402ab4:	cmp	x25, x22
  402ab8:	b.ne	402ac0 <tigetstr@plt+0x1420>  // b.any
  402abc:	ldr	x22, [x22, #8]
  402ac0:	mov	x0, x25
  402ac4:	ldr	x1, [x25, #8]
  402ac8:	str	x1, [sp, #96]
  402acc:	add	w23, w23, #0x1
  402ad0:	bl	401580 <free@plt>
  402ad4:	ldr	x1, [sp, #96]
  402ad8:	str	x1, [x27]
  402adc:	b	402a40 <tigetstr@plt+0x13a0>
  402ae0:	cbz	x0, 402b74 <tigetstr@plt+0x14d4>
  402ae4:	stp	x29, x30, [sp, #-48]!
  402ae8:	mov	x29, sp
  402aec:	stp	x19, x20, [sp, #16]
  402af0:	mov	x19, x0
  402af4:	ldr	w0, [x0, #92]
  402af8:	str	x21, [sp, #32]
  402afc:	mov	w20, w1
  402b00:	cmp	w0, w1
  402b04:	b.ne	402b58 <tigetstr@plt+0x14b8>  // b.any
  402b08:	adrp	x21, 415000 <memcpy@GLIBC_2.17>
  402b0c:	add	x21, x21, #0x298
  402b10:	ldr	w0, [x21, #56]
  402b14:	cbz	w0, 402b20 <tigetstr@plt+0x1480>
  402b18:	mov	w0, #0xa                   	// #10
  402b1c:	bl	401630 <putchar@plt>
  402b20:	mov	w4, #0x1                   	// #1
  402b24:	mov	x0, x19
  402b28:	mov	w5, w20
  402b2c:	mov	w3, w4
  402b30:	mov	w2, w4
  402b34:	mov	w6, #0x0                   	// #0
  402b38:	mov	w1, #0x0                   	// #0
  402b3c:	bl	40243c <tigetstr@plt+0xd9c>
  402b40:	mov	w0, #0x1                   	// #1
  402b44:	str	w0, [x21, #56]
  402b48:	ldp	x19, x20, [sp, #16]
  402b4c:	ldr	x21, [sp, #32]
  402b50:	ldp	x29, x30, [sp], #48
  402b54:	ret
  402b58:	ldr	x19, [x19, #168]
  402b5c:	cbz	x19, 402b48 <tigetstr@plt+0x14a8>
  402b60:	ldr	x0, [x19]
  402b64:	mov	w1, w20
  402b68:	bl	402ae0 <tigetstr@plt+0x1440>
  402b6c:	ldr	x19, [x19, #8]
  402b70:	b	402b5c <tigetstr@plt+0x14bc>
  402b74:	ret
  402b78:	stp	x29, x30, [sp, #-64]!
  402b7c:	mov	x29, sp
  402b80:	stp	x19, x20, [sp, #16]
  402b84:	mov	x20, x0
  402b88:	mov	x0, #0x10                  	// #16
  402b8c:	stp	x21, x22, [sp, #32]
  402b90:	mov	x21, x1
  402b94:	stp	x23, x24, [sp, #48]
  402b98:	bl	401430 <malloc@plt>
  402b9c:	cbnz	x0, 402bb4 <tigetstr@plt+0x1514>
  402ba0:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  402ba4:	add	x0, x0, #0xc85
  402ba8:	bl	401390 <perror@plt>
  402bac:	mov	w0, #0x1                   	// #1
  402bb0:	bl	401370 <exit@plt>
  402bb4:	mov	x19, x0
  402bb8:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  402bbc:	add	x23, x20, #0xa8
  402bc0:	ldr	w24, [x0, #724]
  402bc4:	ldr	x20, [x20, #168]
  402bc8:	str	x21, [x19]
  402bcc:	cbz	x20, 402be8 <tigetstr@plt+0x1548>
  402bd0:	ldr	x22, [x20]
  402bd4:	cbz	w24, 402c04 <tigetstr@plt+0x1564>
  402bd8:	ldr	w0, [x21, #84]
  402bdc:	ldr	w1, [x22, #84]
  402be0:	cmp	w1, w0
  402be4:	b.le	402c2c <tigetstr@plt+0x158c>
  402be8:	ldp	x21, x22, [sp, #32]
  402bec:	str	x20, [x19, #8]
  402bf0:	str	x19, [x23]
  402bf4:	ldp	x19, x20, [sp, #16]
  402bf8:	ldp	x23, x24, [sp, #48]
  402bfc:	ldp	x29, x30, [sp], #64
  402c00:	ret
  402c04:	mov	x1, x21
  402c08:	mov	x0, x22
  402c0c:	bl	401530 <strcmp@plt>
  402c10:	cmp	w0, #0x0
  402c14:	b.gt	402be8 <tigetstr@plt+0x1548>
  402c18:	b.ne	402c2c <tigetstr@plt+0x158c>  // b.any
  402c1c:	ldr	w0, [x21, #92]
  402c20:	ldr	w1, [x22, #92]
  402c24:	cmp	w1, w0
  402c28:	b.hi	402be8 <tigetstr@plt+0x1548>  // b.pmore
  402c2c:	add	x23, x20, #0x8
  402c30:	ldr	x20, [x20, #8]
  402c34:	b	402bcc <tigetstr@plt+0x152c>
  402c38:	stp	x29, x30, [sp, #-272]!
  402c3c:	mov	x29, sp
  402c40:	stp	x21, x22, [sp, #32]
  402c44:	adrp	x22, 414000 <tigetstr@plt+0x12960>
  402c48:	add	x22, x22, #0xdd0
  402c4c:	mov	x21, x0
  402c50:	ldr	x0, [x22]
  402c54:	str	x0, [sp, #264]
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	mov	x0, #0xc0                  	// #192
  402c60:	stp	x19, x20, [sp, #16]
  402c64:	mov	w20, w2
  402c68:	stp	x23, x24, [sp, #48]
  402c6c:	mov	w24, w1
  402c70:	str	x25, [sp, #64]
  402c74:	bl	401430 <malloc@plt>
  402c78:	cbnz	x0, 402c90 <tigetstr@plt+0x15f0>
  402c7c:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  402c80:	add	x0, x0, #0xc85
  402c84:	bl	401390 <perror@plt>
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	bl	401370 <exit@plt>
  402c90:	mov	x19, x0
  402c94:	mov	x1, x21
  402c98:	mov	x2, #0x42                  	// #66
  402c9c:	bl	401600 <strncpy@plt>
  402ca0:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  402ca4:	adrp	x21, 404000 <tigetstr@plt+0x2960>
  402ca8:	add	x21, x21, #0x90
  402cac:	adrp	x25, 403000 <tigetstr@plt+0x1960>
  402cb0:	ldr	x1, [x0, #664]
  402cb4:	mov	x23, x0
  402cb8:	add	x21, x21, #0x10
  402cbc:	add	x25, x25, #0xcc6
  402cc0:	strb	wzr, [x19, #65]
  402cc4:	str	xzr, [x19, #72]
  402cc8:	stp	wzr, w24, [x19, #80]
  402ccc:	str	w20, [x19, #92]
  402cd0:	mov	x20, #0x0                   	// #0
  402cd4:	str	xzr, [x19, #96]
  402cd8:	strb	wzr, [x19, #160]
  402cdc:	stp	xzr, xzr, [x19, #168]
  402ce0:	str	x1, [x19, #184]
  402ce4:	ldr	x4, [x20, x21]
  402ce8:	mov	w3, w24
  402cec:	mov	x2, x25
  402cf0:	mov	x1, #0x32                  	// #50
  402cf4:	add	x0, sp, #0xd0
  402cf8:	bl	4013d0 <snprintf@plt>
  402cfc:	add	x1, sp, #0x50
  402d00:	add	x0, sp, #0xd0
  402d04:	bl	403670 <tigetstr@plt+0x1fd0>
  402d08:	cmp	w0, #0x0
  402d0c:	add	x1, x19, #0x68
  402d10:	ldr	x0, [sp, #88]
  402d14:	csel	x0, x0, xzr, eq  // eq = none
  402d18:	str	x0, [x1, x20]
  402d1c:	add	x20, x20, #0x8
  402d20:	cmp	x20, #0x38
  402d24:	b.ne	402ce4 <tigetstr@plt+0x1644>  // b.any
  402d28:	str	x19, [x23, #664]
  402d2c:	ldr	x1, [sp, #264]
  402d30:	ldr	x0, [x22]
  402d34:	eor	x0, x1, x0
  402d38:	cbz	x0, 402d40 <tigetstr@plt+0x16a0>
  402d3c:	bl	4014c0 <__stack_chk_fail@plt>
  402d40:	mov	x0, x19
  402d44:	ldp	x19, x20, [sp, #16]
  402d48:	ldp	x21, x22, [sp, #32]
  402d4c:	ldp	x23, x24, [sp, #48]
  402d50:	ldr	x25, [sp, #64]
  402d54:	ldp	x29, x30, [sp], #272
  402d58:	ret
  402d5c:	stp	x29, x30, [sp, #-112]!
  402d60:	mov	x8, x0
  402d64:	mov	w0, w1
  402d68:	mov	x29, sp
  402d6c:	stp	x19, x20, [sp, #16]
  402d70:	mov	w20, w4
  402d74:	stp	x21, x22, [sp, #32]
  402d78:	mov	w22, w1
  402d7c:	mov	w21, w6
  402d80:	stp	x23, x24, [sp, #48]
  402d84:	mov	w23, w2
  402d88:	mov	w24, w3
  402d8c:	stp	x25, x26, [sp, #64]
  402d90:	mov	x26, x5
  402d94:	and	w25, w7, #0xff
  402d98:	stp	x27, x28, [sp, #80]
  402d9c:	bl	401ef0 <tigetstr@plt+0x850>
  402da0:	cbnz	x0, 402e3c <tigetstr@plt+0x179c>
  402da4:	mov	w2, w4
  402da8:	mov	w1, w22
  402dac:	mov	x0, x8
  402db0:	bl	402c38 <tigetstr@plt+0x1598>
  402db4:	mov	x19, x0
  402db8:	cbz	x26, 402dc8 <tigetstr@plt+0x1728>
  402dbc:	cbnz	w21, 402eac <tigetstr@plt+0x180c>
  402dc0:	mov	w0, #0xffffffff            	// #-1
  402dc4:	str	w0, [x19, #80]
  402dc8:	str	w24, [x19, #88]
  402dcc:	cmp	w22, w23
  402dd0:	csel	w23, w23, wzr, ne  // ne = any
  402dd4:	cbz	w25, 402de4 <tigetstr@plt+0x1744>
  402dd8:	ldrb	w0, [x19, #160]
  402ddc:	orr	w0, w0, #0x2
  402de0:	strb	w0, [x19, #160]
  402de4:	mov	w0, w23
  402de8:	bl	401ef0 <tigetstr@plt+0x850>
  402dec:	mov	x20, x0
  402df0:	cbnz	x0, 402e0c <tigetstr@plt+0x176c>
  402df4:	mov	w1, w23
  402df8:	mov	w2, #0x0                   	// #0
  402dfc:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  402e00:	add	x0, x0, #0xcd5
  402e04:	bl	402c38 <tigetstr@plt+0x1598>
  402e08:	mov	x20, x0
  402e0c:	cbz	w22, 402e20 <tigetstr@plt+0x1780>
  402e10:	mov	x1, x19
  402e14:	mov	x0, x20
  402e18:	bl	402b78 <tigetstr@plt+0x14d8>
  402e1c:	str	x20, [x19, #176]
  402e20:	ldp	x19, x20, [sp, #16]
  402e24:	ldp	x21, x22, [sp, #32]
  402e28:	ldp	x23, x24, [sp, #48]
  402e2c:	ldp	x25, x26, [sp, #64]
  402e30:	ldp	x27, x28, [sp, #80]
  402e34:	ldp	x29, x30, [sp], #112
  402e38:	ret
  402e3c:	mov	x19, x0
  402e40:	mov	x1, x8
  402e44:	mov	x2, #0x42                  	// #66
  402e48:	bl	401600 <strncpy@plt>
  402e4c:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  402e50:	strb	wzr, [x19, #65]
  402e54:	ldr	w0, [x0, #724]
  402e58:	str	w20, [x19, #92]
  402e5c:	cbnz	w0, 402db8 <tigetstr@plt+0x1718>
  402e60:	ldr	x20, [x19, #176]
  402e64:	cbz	x20, 402db8 <tigetstr@plt+0x1718>
  402e68:	add	x20, x20, #0xa8
  402e6c:	ldr	x20, [x20]
  402e70:	cbz	x20, 402db8 <tigetstr@plt+0x1718>
  402e74:	ldr	x27, [x20, #8]
  402e78:	cbz	x27, 402ea4 <tigetstr@plt+0x1804>
  402e7c:	ldr	x1, [x27]
  402e80:	str	x1, [sp, #104]
  402e84:	ldr	x28, [x20]
  402e88:	mov	x0, x28
  402e8c:	bl	401530 <strcmp@plt>
  402e90:	cmp	w0, #0x0
  402e94:	b.le	402ea4 <tigetstr@plt+0x1804>
  402e98:	ldr	x1, [sp, #104]
  402e9c:	str	x1, [x20]
  402ea0:	str	x28, [x27]
  402ea4:	add	x20, x20, #0x8
  402ea8:	b	402e6c <tigetstr@plt+0x17cc>
  402eac:	sub	w1, w21, #0x1
  402eb0:	mov	x0, #0x0                   	// #0
  402eb4:	str	wzr, [x19, #80]
  402eb8:	ldr	w20, [x19, #80]
  402ebc:	cmp	w1, w0
  402ec0:	b.gt	402ef0 <tigetstr@plt+0x1850>
  402ec4:	cbz	w20, 402dc8 <tigetstr@plt+0x1728>
  402ec8:	sbfiz	x0, x20, #3, #32
  402ecc:	bl	401430 <malloc@plt>
  402ed0:	str	x0, [x19, #72]
  402ed4:	mov	x27, x0
  402ed8:	cbnz	x0, 402f08 <tigetstr@plt+0x1868>
  402edc:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  402ee0:	add	x0, x0, #0xc85
  402ee4:	bl	401390 <perror@plt>
  402ee8:	mov	w0, #0x1                   	// #1
  402eec:	bl	401370 <exit@plt>
  402ef0:	ldrb	w2, [x26, x0]
  402ef4:	cbnz	w2, 402f00 <tigetstr@plt+0x1860>
  402ef8:	add	w20, w20, #0x1
  402efc:	str	w20, [x19, #80]
  402f00:	add	x0, x0, #0x1
  402f04:	b	402eb8 <tigetstr@plt+0x1818>
  402f08:	mov	x0, x26
  402f0c:	bl	401360 <strlen@plt>
  402f10:	add	x0, x0, #0x1
  402f14:	sub	w21, w21, w0
  402f18:	add	x26, x26, x0
  402f1c:	sxtw	x21, w21
  402f20:	mov	x0, x21
  402f24:	bl	401430 <malloc@plt>
  402f28:	str	x0, [x27]
  402f2c:	cbz	x0, 402edc <tigetstr@plt+0x183c>
  402f30:	mov	x2, x21
  402f34:	mov	x1, x26
  402f38:	bl	401350 <memcpy@plt>
  402f3c:	mov	x21, x0
  402f40:	mov	x26, #0x0                   	// #0
  402f44:	add	x26, x26, #0x1
  402f48:	cmp	w20, w26
  402f4c:	b.le	402dc8 <tigetstr@plt+0x1728>
  402f50:	mov	x0, x21
  402f54:	bl	401360 <strlen@plt>
  402f58:	add	x0, x0, #0x1
  402f5c:	add	x21, x21, x0
  402f60:	str	x21, [x27, x26, lsl #3]
  402f64:	b	402f44 <tigetstr@plt+0x18a4>
  402f68:	mov	x12, #0x4180                	// #16768
  402f6c:	sub	sp, sp, x12
  402f70:	adrp	x0, 414000 <tigetstr@plt+0x12960>
  402f74:	add	x0, x0, #0xdd0
  402f78:	stp	x29, x30, [sp]
  402f7c:	mov	x29, sp
  402f80:	ldr	x1, [x0]
  402f84:	str	x1, [sp, #16760]
  402f88:	mov	x1, #0x0                   	// #0
  402f8c:	str	x0, [sp, #168]
  402f90:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  402f94:	add	x0, x0, #0x1c0
  402f98:	stp	x19, x20, [sp, #16]
  402f9c:	stp	x21, x22, [sp, #32]
  402fa0:	ldr	w1, [x0, #4]
  402fa4:	stp	x23, x24, [sp, #48]
  402fa8:	stp	x25, x26, [sp, #64]
  402fac:	stp	x27, x28, [sp, #80]
  402fb0:	cbz	w1, 402ffc <tigetstr@plt+0x195c>
  402fb4:	ldr	w0, [x0, #8]
  402fb8:	add	w0, w0, #0x1
  402fbc:	sxtw	x0, w0
  402fc0:	str	x0, [sp, #120]
  402fc4:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  402fc8:	add	x26, x0, #0x298
  402fcc:	str	x0, [sp, #192]
  402fd0:	ldr	w1, [x26, #40]
  402fd4:	cbz	w1, 403004 <tigetstr@plt+0x1964>
  402fd8:	ldr	x0, [sp, #120]
  402fdc:	bl	401430 <malloc@plt>
  402fe0:	mov	x22, x0
  402fe4:	cbnz	x0, 403008 <tigetstr@plt+0x1968>
  402fe8:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  402fec:	add	x0, x0, #0xc85
  402ff0:	bl	401390 <perror@plt>
  402ff4:	mov	w0, #0x1                   	// #1
  402ff8:	bl	401370 <exit@plt>
  402ffc:	mov	x0, #0x2001                	// #8193
  403000:	b	402fc0 <tigetstr@plt+0x1920>
  403004:	mov	x22, #0x0                   	// #0
  403008:	adrp	x20, 403000 <tigetstr@plt+0x1960>
  40300c:	add	x20, x20, #0xcd7
  403010:	mov	x0, x20
  403014:	bl	4013c0 <opendir@plt>
  403018:	str	x0, [sp, #136]
  40301c:	mov	w0, #0x1                   	// #1
  403020:	str	w0, [sp, #116]
  403024:	ldr	x0, [sp, #136]
  403028:	cbz	x0, 4030c8 <tigetstr@plt+0x1a28>
  40302c:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  403030:	add	x0, x0, #0xd00
  403034:	str	x0, [sp, #160]
  403038:	ldr	x0, [sp, #136]
  40303c:	bl	401490 <readdir@plt>
  403040:	cbnz	x0, 4030d0 <tigetstr@plt+0x1a30>
  403044:	ldr	x0, [sp, #136]
  403048:	bl	4014b0 <closedir@plt>
  40304c:	mov	w0, #0x1                   	// #1
  403050:	bl	401ef0 <tigetstr@plt+0x850>
  403054:	mov	x19, x0
  403058:	cbnz	x0, 403074 <tigetstr@plt+0x19d4>
  40305c:	mov	w2, #0x0                   	// #0
  403060:	mov	w1, #0x1                   	// #1
  403064:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  403068:	add	x0, x0, #0xcd5
  40306c:	bl	402c38 <tigetstr@plt+0x1598>
  403070:	mov	x19, x0
  403074:	ldr	x0, [sp, #192]
  403078:	ldr	x21, [x0, #664]
  40307c:	cbnz	x21, 4034d0 <tigetstr@plt+0x1e30>
  403080:	ldr	w0, [x26, #40]
  403084:	cbz	w0, 403090 <tigetstr@plt+0x19f0>
  403088:	mov	x0, x22
  40308c:	bl	401580 <free@plt>
  403090:	ldr	w0, [sp, #116]
  403094:	cbz	w0, 4034fc <tigetstr@plt+0x1e5c>
  403098:	adrp	x0, 415000 <memcpy@GLIBC_2.17>
  40309c:	mov	w2, #0x5                   	// #5
  4030a0:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  4030a4:	add	x1, x1, #0xd41
  4030a8:	ldr	x19, [x0, #624]
  4030ac:	mov	x0, #0x0                   	// #0
  4030b0:	bl	4015e0 <dcgettext@plt>
  4030b4:	mov	x1, x0
  4030b8:	mov	x2, x20
  4030bc:	mov	x0, x19
  4030c0:	bl	401650 <fprintf@plt>
  4030c4:	b	402ff4 <tigetstr@plt+0x1954>
  4030c8:	mov	x0, x20
  4030cc:	b	402ff0 <tigetstr@plt+0x1950>
  4030d0:	add	x19, x0, #0x13
  4030d4:	add	x1, sp, #0xe0
  4030d8:	mov	x0, x19
  4030dc:	mov	w2, #0xa                   	// #10
  4030e0:	bl	401560 <strtol@plt>
  4030e4:	str	x0, [sp, #104]
  4030e8:	ldr	x0, [sp, #224]
  4030ec:	cmp	x19, x0
  4030f0:	b.eq	403038 <tigetstr@plt+0x1998>  // b.none
  4030f4:	ldrb	w0, [x0]
  4030f8:	cbnz	w0, 403038 <tigetstr@plt+0x1998>
  4030fc:	mov	x0, x19
  403100:	bl	401360 <strlen@plt>
  403104:	add	x0, x0, #0xf
  403108:	bl	401430 <malloc@plt>
  40310c:	mov	x19, x0
  403110:	cbnz	x0, 40311c <tigetstr@plt+0x1a7c>
  403114:	mov	w0, #0x2                   	// #2
  403118:	b	402ff8 <tigetstr@plt+0x1958>
  40311c:	ldr	w28, [sp, #104]
  403120:	mov	x2, x20
  403124:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  403128:	add	x1, x1, #0xcdd
  40312c:	mov	x3, x28
  403130:	bl	4013b0 <sprintf@plt>
  403134:	adrp	x0, 404000 <tigetstr@plt+0x2960>
  403138:	add	x0, x0, #0x15
  40313c:	mov	x1, x0
  403140:	str	x0, [sp, #176]
  403144:	mov	x0, x19
  403148:	bl	401420 <fopen@plt>
  40314c:	mov	x23, x0
  403150:	cbz	x0, 403470 <tigetstr@plt+0x1dd0>
  403154:	ldr	w3, [sp, #104]
  403158:	mov	x2, x20
  40315c:	mov	x0, x19
  403160:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  403164:	add	x1, x1, #0xce8
  403168:	bl	4013b0 <sprintf@plt>
  40316c:	add	x1, sp, #0xe8
  403170:	mov	x0, x19
  403174:	bl	403670 <tigetstr@plt+0x1fd0>
  403178:	tbz	w0, #31, 403184 <tigetstr@plt+0x1ae4>
  40317c:	mov	x0, x19
  403180:	b	402ff0 <tigetstr@plt+0x1950>
  403184:	mov	x3, x23
  403188:	mov	x2, #0x2000                	// #8192
  40318c:	mov	x1, #0x1                   	// #1
  403190:	add	x21, sp, #0x168
  403194:	mov	x0, x21
  403198:	bl	401570 <fread@plt>
  40319c:	mov	x24, x0
  4031a0:	mov	x0, x23
  4031a4:	bl	401690 <ferror@plt>
  4031a8:	str	w0, [sp, #116]
  4031ac:	mov	w0, w0
  4031b0:	cbnz	w0, 40328c <tigetstr@plt+0x1bec>
  4031b4:	mov	x0, x21
  4031b8:	mov	w1, #0x28                  	// #40
  4031bc:	strb	wzr, [x21, w24, sxtw]
  4031c0:	bl	4015a0 <strchr@plt>
  4031c4:	mov	x25, x0
  4031c8:	cbz	x0, 40328c <tigetstr@plt+0x1bec>
  4031cc:	mov	w1, #0x29                  	// #41
  4031d0:	bl	4014e0 <strrchr@plt>
  4031d4:	cbz	x0, 40328c <tigetstr@plt+0x1bec>
  4031d8:	strb	wzr, [x0], #2
  4031dc:	add	x3, sp, #0xdc
  4031e0:	add	x2, sp, #0xd8
  4031e4:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  4031e8:	add	x1, x1, #0xcee
  4031ec:	bl	4015f0 <__isoc99_sscanf@plt>
  4031f0:	cmp	w0, #0x2
  4031f4:	b.ne	40328c <tigetstr@plt+0x1bec>  // b.any
  4031f8:	ldr	w0, [x26, #64]
  4031fc:	add	x25, x25, #0x1
  403200:	cbnz	w0, 403264 <tigetstr@plt+0x1bc4>
  403204:	mov	x0, x19
  403208:	bl	401360 <strlen@plt>
  40320c:	add	x0, x0, #0xa
  403210:	bl	401430 <malloc@plt>
  403214:	str	x0, [sp, #144]
  403218:	cbz	x0, 403114 <tigetstr@plt+0x1a74>
  40321c:	mov	x2, x19
  403220:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  403224:	add	x1, x1, #0xcf8
  403228:	bl	4013b0 <sprintf@plt>
  40322c:	ldr	x0, [sp, #144]
  403230:	bl	4013c0 <opendir@plt>
  403234:	str	x0, [sp, #152]
  403238:	cbz	x0, 40325c <tigetstr@plt+0x1bbc>
  40323c:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  403240:	add	x0, x0, #0xd07
  403244:	str	x0, [sp, #184]
  403248:	ldr	x0, [sp, #152]
  40324c:	bl	401490 <readdir@plt>
  403250:	cbnz	x0, 40329c <tigetstr@plt+0x1bfc>
  403254:	ldr	x0, [sp, #152]
  403258:	bl	4014b0 <closedir@plt>
  40325c:	ldr	x0, [sp, #144]
  403260:	bl	401580 <free@plt>
  403264:	ldr	w0, [x26, #40]
  403268:	cbnz	w0, 40343c <tigetstr@plt+0x1d9c>
  40326c:	mov	w7, #0x0                   	// #0
  403270:	mov	w6, #0x0                   	// #0
  403274:	mov	x5, #0x0                   	// #0
  403278:	ldr	w1, [sp, #104]
  40327c:	mov	x0, x25
  403280:	ldp	w2, w3, [sp, #216]
  403284:	ldr	w4, [sp, #256]
  403288:	bl	402d5c <tigetstr@plt+0x16bc>
  40328c:	mov	x0, x23
  403290:	bl	4013e0 <fclose@plt>
  403294:	str	wzr, [sp, #116]
  403298:	b	403470 <tigetstr@plt+0x1dd0>
  40329c:	add	x0, x0, #0x13
  4032a0:	bl	4013f0 <atoi@plt>
  4032a4:	mov	w24, w0
  4032a8:	cbz	w0, 403248 <tigetstr@plt+0x1ba8>
  4032ac:	cmp	w28, w0
  4032b0:	b.eq	403248 <tigetstr@plt+0x1ba8>  // b.none
  4032b4:	mov	x0, #0x43                  	// #67
  4032b8:	bl	401430 <malloc@plt>
  4032bc:	mov	x21, x0
  4032c0:	cbz	x0, 403114 <tigetstr@plt+0x1a74>
  4032c4:	ldr	w1, [x26, #68]
  4032c8:	cbnz	w1, 4032e0 <tigetstr@plt+0x1c40>
  4032cc:	ldr	x1, [sp, #160]
  4032d0:	mov	x3, x25
  4032d4:	mov	w2, #0x40                  	// #64
  4032d8:	bl	4013b0 <sprintf@plt>
  4032dc:	b	4033bc <tigetstr@plt+0x1d1c>
  4032e0:	ldr	x2, [sp, #184]
  4032e4:	mov	w5, w24
  4032e8:	mov	w4, w28
  4032ec:	mov	x3, x20
  4032f0:	mov	x1, #0x0                   	// #0
  4032f4:	mov	x0, #0x0                   	// #0
  4032f8:	bl	4013d0 <snprintf@plt>
  4032fc:	sxtw	x27, w0
  403300:	add	x27, x27, #0x1
  403304:	mov	x0, x27
  403308:	bl	401430 <malloc@plt>
  40330c:	str	x0, [sp, #128]
  403310:	cbz	x0, 403114 <tigetstr@plt+0x1a74>
  403314:	ldr	x2, [sp, #184]
  403318:	mov	w5, w24
  40331c:	mov	w4, w28
  403320:	mov	x3, x20
  403324:	mov	x1, x27
  403328:	bl	4013d0 <snprintf@plt>
  40332c:	cmp	x27, w0, sxtw
  403330:	b.hi	403340 <tigetstr@plt+0x1ca0>  // b.pmore
  403334:	adrp	x0, 403000 <tigetstr@plt+0x1960>
  403338:	add	x0, x0, #0xd1a
  40333c:	bl	401390 <perror@plt>
  403340:	ldr	x0, [sp, #128]
  403344:	ldr	x1, [sp, #176]
  403348:	bl	401420 <fopen@plt>
  40334c:	mov	x27, x0
  403350:	cbz	x0, 403410 <tigetstr@plt+0x1d70>
  403354:	mov	x3, #0x2170                	// #8560
  403358:	mov	x2, x0
  40335c:	mov	w1, #0x2000                	// #8192
  403360:	add	x0, sp, x3
  403364:	bl	401660 <fgets@plt>
  403368:	cbz	x0, 403408 <tigetstr@plt+0x1d68>
  40336c:	mov	w1, #0x28                  	// #40
  403370:	mov	x0, #0x2170                	// #8560
  403374:	add	x0, sp, x0
  403378:	bl	4015a0 <strchr@plt>
  40337c:	str	x0, [sp, #200]
  403380:	cbz	x0, 403408 <tigetstr@plt+0x1d68>
  403384:	mov	w1, #0x29                  	// #41
  403388:	bl	4014e0 <strrchr@plt>
  40338c:	ldr	x3, [sp, #200]
  403390:	cbz	x0, 403408 <tigetstr@plt+0x1d68>
  403394:	ldr	x1, [sp, #160]
  403398:	add	x3, x3, #0x1
  40339c:	strb	wzr, [x0]
  4033a0:	mov	w2, #0x40                  	// #64
  4033a4:	mov	x0, x21
  4033a8:	bl	4013b0 <sprintf@plt>
  4033ac:	mov	x0, x27
  4033b0:	bl	4013e0 <fclose@plt>
  4033b4:	ldr	x0, [sp, #128]
  4033b8:	bl	401580 <free@plt>
  4033bc:	ldr	w0, [x26, #40]
  4033c0:	ldr	w27, [sp, #220]
  4033c4:	ldr	w4, [sp, #256]
  4033c8:	cbz	w0, 40342c <tigetstr@plt+0x1d8c>
  4033cc:	mov	x0, x21
  4033d0:	str	w4, [sp, #128]
  4033d4:	bl	401360 <strlen@plt>
  4033d8:	add	w6, w0, #0x1
  4033dc:	ldr	w4, [sp, #128]
  4033e0:	mov	x5, x21
  4033e4:	mov	w7, #0x1                   	// #1
  4033e8:	mov	w3, w27
  4033ec:	mov	w2, w28
  4033f0:	mov	w1, w24
  4033f4:	mov	x0, x21
  4033f8:	bl	402d5c <tigetstr@plt+0x16bc>
  4033fc:	mov	x0, x21
  403400:	bl	401580 <free@plt>
  403404:	b	403248 <tigetstr@plt+0x1ba8>
  403408:	mov	x0, x27
  40340c:	bl	4013e0 <fclose@plt>
  403410:	ldr	x0, [sp, #128]
  403414:	bl	401580 <free@plt>
  403418:	mov	x3, x25
  40341c:	mov	x0, x21
  403420:	mov	w2, #0x40                  	// #64
  403424:	ldr	x1, [sp, #160]
  403428:	b	4032d8 <tigetstr@plt+0x1c38>
  40342c:	mov	w7, #0x1                   	// #1
  403430:	mov	w6, #0x0                   	// #0
  403434:	mov	x5, #0x0                   	// #0
  403438:	b	4033e8 <tigetstr@plt+0x1d48>
  40343c:	ldr	w3, [sp, #104]
  403440:	mov	x2, x20
  403444:	mov	x0, x19
  403448:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  40344c:	add	x1, x1, #0xd33
  403450:	bl	4013b0 <sprintf@plt>
  403454:	mov	x0, x19
  403458:	mov	w1, #0x0                   	// #0
  40345c:	bl	401440 <open@plt>
  403460:	mov	w27, w0
  403464:	tbz	w0, #31, 40347c <tigetstr@plt+0x1ddc>
  403468:	mov	x0, x23
  40346c:	bl	4013e0 <fclose@plt>
  403470:	mov	x0, x19
  403474:	bl	401580 <free@plt>
  403478:	b	403038 <tigetstr@plt+0x1998>
  40347c:	ldr	x2, [sp, #120]
  403480:	mov	x1, x22
  403484:	bl	4015b0 <read@plt>
  403488:	mov	x24, x0
  40348c:	mov	w21, w0
  403490:	mov	w0, w27
  403494:	tbz	w24, #31, 4034a0 <tigetstr@plt+0x1e00>
  403498:	bl	4014d0 <close@plt>
  40349c:	b	403468 <tigetstr@plt+0x1dc8>
  4034a0:	bl	4014d0 <close@plt>
  4034a4:	ldr	w0, [sp, #120]
  4034a8:	cmp	w24, w0
  4034ac:	b.lt	4034b4 <tigetstr@plt+0x1e14>  // b.tstop
  4034b0:	sub	w21, w24, #0x1
  4034b4:	cbz	w21, 4034c0 <tigetstr@plt+0x1e20>
  4034b8:	strb	wzr, [x22, w21, sxtw]
  4034bc:	add	w21, w21, #0x1
  4034c0:	mov	w6, w21
  4034c4:	mov	x5, x22
  4034c8:	mov	w7, #0x0                   	// #0
  4034cc:	b	403278 <tigetstr@plt+0x1bd8>
  4034d0:	ldr	w0, [x21, #84]
  4034d4:	cmp	w0, #0x1
  4034d8:	b.ls	4034f4 <tigetstr@plt+0x1e54>  // b.plast
  4034dc:	ldr	x0, [x21, #176]
  4034e0:	cbnz	x0, 4034f4 <tigetstr@plt+0x1e54>
  4034e4:	mov	x1, x21
  4034e8:	mov	x0, x19
  4034ec:	bl	402b78 <tigetstr@plt+0x14d8>
  4034f0:	str	x19, [x21, #176]
  4034f4:	ldr	x21, [x21, #184]
  4034f8:	b	40307c <tigetstr@plt+0x19dc>
  4034fc:	ldr	x0, [sp, #168]
  403500:	ldr	x1, [sp, #16760]
  403504:	ldr	x0, [x0]
  403508:	eor	x0, x1, x0
  40350c:	cbz	x0, 403514 <tigetstr@plt+0x1e74>
  403510:	bl	4014c0 <__stack_chk_fail@plt>
  403514:	mov	x12, #0x4180                	// #16768
  403518:	ldp	x29, x30, [sp]
  40351c:	ldp	x19, x20, [sp, #16]
  403520:	ldp	x21, x22, [sp, #32]
  403524:	ldp	x23, x24, [sp, #48]
  403528:	ldp	x25, x26, [sp, #64]
  40352c:	ldp	x27, x28, [sp, #80]
  403530:	add	sp, sp, x12
  403534:	ret
  403538:	cmp	w0, #0x6
  40353c:	b.hi	403554 <tigetstr@plt+0x1eb4>  // b.pmore
  403540:	adrp	x1, 404000 <tigetstr@plt+0x2960>
  403544:	add	x1, x1, #0x90
  403548:	add	x1, x1, #0x10
  40354c:	ldr	x0, [x1, w0, uxtw #3]
  403550:	ret
  403554:	mov	x0, #0x0                   	// #0
  403558:	b	403550 <tigetstr@plt+0x1eb0>
  40355c:	stp	x29, x30, [sp, #-32]!
  403560:	mov	w2, #0x5                   	// #5
  403564:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  403568:	mov	x29, sp
  40356c:	stp	x19, x20, [sp, #16]
  403570:	adrp	x19, 415000 <memcpy@GLIBC_2.17>
  403574:	add	x1, x1, #0xd5e
  403578:	ldr	x20, [x19, #624]
  40357c:	mov	x0, #0x0                   	// #0
  403580:	bl	4015e0 <dcgettext@plt>
  403584:	mov	x1, x0
  403588:	adrp	x2, 403000 <tigetstr@plt+0x1960>
  40358c:	mov	x0, x20
  403590:	add	x2, x2, #0xd72
  403594:	bl	401650 <fprintf@plt>
  403598:	ldr	x20, [x19, #624]
  40359c:	mov	w2, #0x5                   	// #5
  4035a0:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  4035a4:	mov	x0, #0x0                   	// #0
  4035a8:	add	x1, x1, #0xd77
  4035ac:	bl	4015e0 <dcgettext@plt>
  4035b0:	mov	x1, x0
  4035b4:	mov	x0, x20
  4035b8:	bl	401650 <fprintf@plt>
  4035bc:	ldr	x19, [x19, #624]
  4035c0:	mov	w2, #0x5                   	// #5
  4035c4:	adrp	x1, 403000 <tigetstr@plt+0x1960>
  4035c8:	mov	x0, #0x0                   	// #0
  4035cc:	add	x1, x1, #0xdb4
  4035d0:	bl	4015e0 <dcgettext@plt>
  4035d4:	mov	x1, x0
  4035d8:	mov	x0, x19
  4035dc:	ldp	x19, x20, [sp, #16]
  4035e0:	ldp	x29, x30, [sp], #32
  4035e4:	b	401650 <fprintf@plt>
  4035e8:	stp	x29, x30, [sp, #-64]!
  4035ec:	mov	x29, sp
  4035f0:	stp	x19, x20, [sp, #16]
  4035f4:	adrp	x20, 414000 <tigetstr@plt+0x12960>
  4035f8:	add	x20, x20, #0xdc8
  4035fc:	stp	x21, x22, [sp, #32]
  403600:	adrp	x21, 414000 <tigetstr@plt+0x12960>
  403604:	add	x21, x21, #0xdc0
  403608:	sub	x20, x20, x21
  40360c:	mov	w22, w0
  403610:	stp	x23, x24, [sp, #48]
  403614:	mov	x23, x1
  403618:	mov	x24, x2
  40361c:	bl	401310 <memcpy@plt-0x40>
  403620:	cmp	xzr, x20, asr #3
  403624:	b.eq	403650 <tigetstr@plt+0x1fb0>  // b.none
  403628:	asr	x20, x20, #3
  40362c:	mov	x19, #0x0                   	// #0
  403630:	ldr	x3, [x21, x19, lsl #3]
  403634:	mov	x2, x24
  403638:	add	x19, x19, #0x1
  40363c:	mov	x1, x23
  403640:	mov	w0, w22
  403644:	blr	x3
  403648:	cmp	x20, x19
  40364c:	b.ne	403630 <tigetstr@plt+0x1f90>  // b.any
  403650:	ldp	x19, x20, [sp, #16]
  403654:	ldp	x21, x22, [sp, #32]
  403658:	ldp	x23, x24, [sp, #48]
  40365c:	ldp	x29, x30, [sp], #64
  403660:	ret
  403664:	nop
  403668:	ret
  40366c:	nop
  403670:	mov	x2, x1
  403674:	mov	x1, x0
  403678:	mov	w0, #0x0                   	// #0
  40367c:	b	401640 <__xstat@plt>

Disassembly of section .fini:

0000000000403680 <.fini>:
  403680:	stp	x29, x30, [sp, #-16]!
  403684:	mov	x29, sp
  403688:	ldp	x29, x30, [sp], #16
  40368c:	ret
