Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb 21 12:32:12 2022
| Host         : LAPTOP-L5F081BJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file puerto_serie_timing_summary_routed.rpt -pb puerto_serie_timing_summary_routed.pb -rpx puerto_serie_timing_summary_routed.rpx -warn_on_violation
| Design       : puerto_serie
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.488        0.000                      0                   64        0.172        0.000                      0                   64        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.488        0.000                      0                   64        0.172        0.000                      0                   64        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 receptor_i/cont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor_i/TDATA_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.821ns (20.394%)  route 3.205ns (79.606%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.324    receptor_i/CLK
    SLICE_X4Y114         FDCE                                         r  receptor_i/cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.780 f  receptor_i/cont_reg[5]/Q
                         net (fo=10, routed)          0.905     6.685    receptor_i/cont[5]
    SLICE_X3Y113         LUT4 (Prop_lut4_I1_O)        0.124     6.809 f  receptor_i/TDATA[7]_i_4/O
                         net (fo=1, routed)           0.801     7.610    receptor_i/TDATA[7]_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  receptor_i/TDATA[7]_i_3/O
                         net (fo=8, routed)           0.707     8.441    receptor_i/TDATA[7]_i_3_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I2_O)        0.117     8.558 r  receptor_i/TDATA[6]_i_1/O
                         net (fo=1, routed)           0.792     9.350    receptor_i/TDATA[6]_i_1_n_0
    SLICE_X7Y110         FDCE                                         r  receptor_i/TDATA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    receptor_i/CLK
    SLICE_X7Y110         FDCE                                         r  receptor_i/TDATA_reg[6]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y110         FDCE (Setup_fdce_C_CE)      -0.429    14.838    receptor_i/TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 receptor_i/cont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor_i/TDATA_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.828ns (21.227%)  route 3.073ns (78.773%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.324    receptor_i/CLK
    SLICE_X4Y114         FDCE                                         r  receptor_i/cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.780 f  receptor_i/cont_reg[5]/Q
                         net (fo=10, routed)          0.905     6.685    receptor_i/cont[5]
    SLICE_X3Y113         LUT4 (Prop_lut4_I1_O)        0.124     6.809 f  receptor_i/TDATA[7]_i_4/O
                         net (fo=1, routed)           0.801     7.610    receptor_i/TDATA[7]_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  receptor_i/TDATA[7]_i_3/O
                         net (fo=8, routed)           0.772     8.506    receptor_i/TDATA[7]_i_3_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I2_O)        0.124     8.630 r  receptor_i/TDATA[1]_i_1/O
                         net (fo=1, routed)           0.595     9.225    receptor_i/TDATA[1]_i_1_n_0
    SLICE_X4Y113         FDCE                                         r  receptor_i/TDATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677    15.018    receptor_i/CLK
    SLICE_X4Y113         FDCE                                         r  receptor_i/TDATA_reg[1]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y113         FDCE (Setup_fdce_C_CE)      -0.205    15.059    receptor_i/TDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 receptor_i/cont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor_i/cont_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.146ns (31.734%)  route 2.465ns (68.266%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.324    receptor_i/CLK
    SLICE_X6Y114         FDCE                                         r  receptor_i/cont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.842 r  receptor_i/cont_reg[9]/Q
                         net (fo=6, routed)           0.850     6.692    receptor_i/cont[9]
    SLICE_X4Y113         LUT3 (Prop_lut3_I0_O)        0.152     6.844 r  receptor_i/cont[10]_i_6/O
                         net (fo=1, routed)           0.441     7.285    receptor_i/cont[10]_i_6_n_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I0_O)        0.326     7.611 r  receptor_i/cont[10]_i_2/O
                         net (fo=12, routed)          0.829     8.439    receptor_i/cont[10]_i_2_n_0
    SLICE_X4Y112         LUT5 (Prop_lut5_I4_O)        0.150     8.589 r  receptor_i/cont[1]_i_1__0/O
                         net (fo=1, routed)           0.346     8.936    receptor_i/cont[1]_i_1__0_n_0
    SLICE_X4Y112         FDCE                                         r  receptor_i/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    15.019    receptor_i/CLK
    SLICE_X4Y112         FDCE                                         r  receptor_i/cont_reg[1]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)       -0.255    15.010    receptor_i/cont_reg[1]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 receptor_i/cont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor_i/TDATA_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.828ns (23.077%)  route 2.760ns (76.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.324    receptor_i/CLK
    SLICE_X4Y114         FDCE                                         r  receptor_i/cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.780 f  receptor_i/cont_reg[5]/Q
                         net (fo=10, routed)          0.905     6.685    receptor_i/cont[5]
    SLICE_X3Y113         LUT4 (Prop_lut4_I1_O)        0.124     6.809 f  receptor_i/TDATA[7]_i_4/O
                         net (fo=1, routed)           0.801     7.610    receptor_i/TDATA[7]_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  receptor_i/TDATA[7]_i_3/O
                         net (fo=8, routed)           0.535     8.269    receptor_i/TDATA[7]_i_3_n_0
    SLICE_X5Y113         LUT5 (Prop_lut5_I2_O)        0.124     8.393 r  receptor_i/TDATA[4]_i_1/O
                         net (fo=1, routed)           0.519     8.912    receptor_i/TDATA[4]_i_1_n_0
    SLICE_X5Y113         FDCE                                         r  receptor_i/TDATA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.677    15.018    receptor_i/CLK
    SLICE_X5Y113         FDCE                                         r  receptor_i/TDATA_reg[4]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y113         FDCE (Setup_fdce_C_CE)      -0.205    15.059    receptor_i/TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 receptor_i/cont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor_i/TDATA_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.828ns (23.477%)  route 2.699ns (76.522%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.324    receptor_i/CLK
    SLICE_X4Y114         FDCE                                         r  receptor_i/cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.780 f  receptor_i/cont_reg[5]/Q
                         net (fo=10, routed)          0.905     6.685    receptor_i/cont[5]
    SLICE_X3Y113         LUT4 (Prop_lut4_I1_O)        0.124     6.809 f  receptor_i/TDATA[7]_i_4/O
                         net (fo=1, routed)           0.801     7.610    receptor_i/TDATA[7]_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  receptor_i/TDATA[7]_i_3/O
                         net (fo=8, routed)           0.473     8.207    receptor_i/TDATA[7]_i_3_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  receptor_i/TDATA[5]_i_1/O
                         net (fo=1, routed)           0.520     8.851    receptor_i/TDATA[5]_i_1_n_0
    SLICE_X6Y110         FDCE                                         r  receptor_i/TDATA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    receptor_i/CLK
    SLICE_X6Y110         FDCE                                         r  receptor_i/TDATA_reg[5]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y110         FDCE (Setup_fdce_C_CE)      -0.169    15.098    receptor_i/TDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 transmisor_i/estado_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/estado_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.842ns (23.875%)  route 2.685ns (76.125%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    transmisor_i/CLK
    SLICE_X3Y109         FDCE                                         r  transmisor_i/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 f  transmisor_i/estado_reg[3]/Q
                         net (fo=13, routed)          1.058     6.805    transmisor_i/estado_reg_n_0_[3]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.299     7.104 r  transmisor_i/cont[2]_i_4/O
                         net (fo=3, routed)           0.880     7.984    transmisor_i/cont[2]_i_4_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.108 r  transmisor_i/estado[3]_i_1/O
                         net (fo=4, routed)           0.747     8.855    transmisor_i/estado0
    SLICE_X2Y109         FDCE                                         r  transmisor_i/estado_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    transmisor_i/CLK
    SLICE_X2Y109         FDCE                                         r  transmisor_i/estado_reg[0]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y109         FDCE (Setup_fdce_C_CE)      -0.169    15.102    transmisor_i/estado_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 transmisor_i/estado_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/estado_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.842ns (23.875%)  route 2.685ns (76.125%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    transmisor_i/CLK
    SLICE_X3Y109         FDCE                                         r  transmisor_i/estado_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 f  transmisor_i/estado_reg[3]/Q
                         net (fo=13, routed)          1.058     6.805    transmisor_i/estado_reg_n_0_[3]
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.299     7.104 r  transmisor_i/cont[2]_i_4/O
                         net (fo=3, routed)           0.880     7.984    transmisor_i/cont[2]_i_4_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.124     8.108 r  transmisor_i/estado[3]_i_1/O
                         net (fo=4, routed)           0.747     8.855    transmisor_i/estado0
    SLICE_X2Y109         FDCE                                         r  transmisor_i/estado_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    transmisor_i/CLK
    SLICE_X2Y109         FDCE                                         r  transmisor_i/estado_reg[1]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y109         FDCE (Setup_fdce_C_CE)      -0.169    15.102    transmisor_i/estado_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 receptor_i/cont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor_i/TDATA_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.828ns (23.880%)  route 2.639ns (76.120%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.324    receptor_i/CLK
    SLICE_X4Y114         FDCE                                         r  receptor_i/cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.780 f  receptor_i/cont_reg[5]/Q
                         net (fo=10, routed)          0.905     6.685    receptor_i/cont[5]
    SLICE_X3Y113         LUT4 (Prop_lut4_I1_O)        0.124     6.809 f  receptor_i/TDATA[7]_i_4/O
                         net (fo=1, routed)           0.801     7.610    receptor_i/TDATA[7]_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  receptor_i/TDATA[7]_i_3/O
                         net (fo=8, routed)           0.603     8.336    receptor_i/TDATA[7]_i_3_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I2_O)        0.124     8.460 r  receptor_i/TDATA[0]_i_1/O
                         net (fo=1, routed)           0.331     8.792    receptor_i/TDATA[0]_i_1_n_0
    SLICE_X4Y110         FDCE                                         r  receptor_i/TDATA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    receptor_i/CLK
    SLICE_X4Y110         FDCE                                         r  receptor_i/TDATA_reg[0]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y110         FDCE (Setup_fdce_C_CE)      -0.205    15.062    receptor_i/TDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 receptor_i/cont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor_i/TDATA_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.828ns (24.136%)  route 2.603ns (75.864%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.803     5.324    receptor_i/CLK
    SLICE_X4Y114         FDCE                                         r  receptor_i/cont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.780 f  receptor_i/cont_reg[5]/Q
                         net (fo=10, routed)          0.905     6.685    receptor_i/cont[5]
    SLICE_X3Y113         LUT4 (Prop_lut4_I1_O)        0.124     6.809 f  receptor_i/TDATA[7]_i_4/O
                         net (fo=1, routed)           0.801     7.610    receptor_i/TDATA[7]_i_4_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  receptor_i/TDATA[7]_i_3/O
                         net (fo=8, routed)           0.707     8.441    receptor_i/TDATA[7]_i_3_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I2_O)        0.124     8.565 r  receptor_i/TDATA[7]_i_1/O
                         net (fo=1, routed)           0.190     8.755    receptor_i/TDATA[7]_i_1_n_0
    SLICE_X7Y112         FDCE                                         r  receptor_i/TDATA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    15.019    receptor_i/CLK
    SLICE_X7Y112         FDCE                                         r  receptor_i/TDATA_reg[7]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y112         FDCE (Setup_fdce_C_CE)      -0.205    15.060    receptor_i/TDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 transmisor_i/cont_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/cont_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 1.194ns (32.389%)  route 2.492ns (67.611%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.806     5.327    transmisor_i/CLK
    SLICE_X3Y111         FDCE                                         r  transmisor_i/cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.419     5.746 r  transmisor_i/cont_reg[8]/Q
                         net (fo=7, routed)           1.072     6.818    transmisor_i/sel0[8]
    SLICE_X2Y111         LUT3 (Prop_lut3_I0_O)        0.323     7.141 f  transmisor_i/cont[9]_i_5/O
                         net (fo=1, routed)           0.594     7.735    transmisor_i/cont[9]_i_5_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.328     8.063 r  transmisor_i/cont[9]_i_3/O
                         net (fo=4, routed)           0.827     8.890    transmisor_i/cont[9]_i_3_n_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I0_O)        0.124     9.014 r  transmisor_i/cont[7]_i_1/O
                         net (fo=1, routed)           0.000     9.014    transmisor_i/cont[7]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  transmisor_i/cont_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    transmisor_i/CLK
    SLICE_X3Y111         FDCE                                         r  transmisor_i/cont_reg[7]/C
                         clock pessimism              0.306    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.031    15.323    transmisor_i/cont_reg[7]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 transmisor_i/estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.189ns (59.897%)  route 0.127ns (40.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    transmisor_i/CLK
    SLICE_X3Y109         FDCE                                         r  transmisor_i/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 f  transmisor_i/estado_reg[2]/Q
                         net (fo=13, routed)          0.127     1.825    transmisor_i/estado_reg_n_0_[2]
    SLICE_X2Y109         LUT4 (Prop_lut4_I1_O)        0.048     1.873 r  transmisor_i/estado[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.873    transmisor_i/estado[1]
    SLICE_X2Y109         FDCE                                         r  transmisor_i/estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.949     2.077    transmisor_i/CLK
    SLICE_X2Y109         FDCE                                         r  transmisor_i/estado_reg[1]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.131     1.702    transmisor_i/estado_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 transmisor_i/estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/estado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    transmisor_i/CLK
    SLICE_X3Y109         FDCE                                         r  transmisor_i/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 f  transmisor_i/estado_reg[2]/Q
                         net (fo=13, routed)          0.127     1.825    transmisor_i/estado_reg_n_0_[2]
    SLICE_X2Y109         LUT4 (Prop_lut4_I1_O)        0.045     1.870 r  transmisor_i/estado[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.870    transmisor_i/estado[0]
    SLICE_X2Y109         FDCE                                         r  transmisor_i/estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.949     2.077    transmisor_i/CLK
    SLICE_X2Y109         FDCE                                         r  transmisor_i/estado_reg[0]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121     1.692    transmisor_i/estado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 transmisor_i/cont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/cont_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    transmisor_i/CLK
    SLICE_X2Y110         FDCE                                         r  transmisor_i/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDCE (Prop_fdce_C_Q)         0.148     1.705 r  transmisor_i/cont_reg[0]/Q
                         net (fo=7, routed)           0.089     1.794    transmisor_i/sel0[0]
    SLICE_X2Y110         LUT6 (Prop_lut6_I4_O)        0.098     1.892 r  transmisor_i/cont[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    transmisor_i/cont[2]_i_1_n_0
    SLICE_X2Y110         FDCE                                         r  transmisor_i/cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.076    transmisor_i/CLK
    SLICE_X2Y110         FDCE                                         r  transmisor_i/cont_reg[2]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X2Y110         FDCE (Hold_fdce_C_D)         0.120     1.677    transmisor_i/cont_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 transmisor_i/dato_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/TX_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.971%)  route 0.145ns (41.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.672     1.556    transmisor_i/CLK
    SLICE_X6Y111         FDCE                                         r  transmisor_i/dato_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  transmisor_i/dato_reg[6]/Q
                         net (fo=1, routed)           0.145     1.865    transmisor_i/datos[8]
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  transmisor_i/TX_i_1/O
                         net (fo=1, routed)           0.000     1.910    transmisor_i/TX_i_1_n_0
    SLICE_X3Y111         FDPE                                         r  transmisor_i/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.076    transmisor_i/CLK
    SLICE_X3Y111         FDPE                                         r  transmisor_i/TX_reg/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y111         FDPE (Hold_fdpe_C_D)         0.092     1.686    transmisor_i/TX_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 receptor_i/TDATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/dato_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.851%)  route 0.159ns (43.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.672     1.556    receptor_i/CLK
    SLICE_X6Y110         FDCE                                         r  receptor_i/TDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  receptor_i/TDATA_reg[5]/Q
                         net (fo=2, routed)           0.159     1.878    receptor_i/TDATA[5]
    SLICE_X6Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.923 r  receptor_i/dato[5]_i_1/O
                         net (fo=1, routed)           0.000     1.923    transmisor_i/D[5]
    SLICE_X6Y111         FDCE                                         r  transmisor_i/dato_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.074    transmisor_i/CLK
    SLICE_X6Y111         FDCE                                         r  transmisor_i/dato_reg[5]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y111         FDCE (Hold_fdce_C_D)         0.121     1.693    transmisor_i/dato_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 receptor_i/TDATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/dato_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.329%)  route 0.166ns (46.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.670     1.554    receptor_i/CLK
    SLICE_X4Y113         FDCE                                         r  receptor_i/TDATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  receptor_i/TDATA_reg[1]/Q
                         net (fo=6, routed)           0.166     1.861    receptor_i/TDATA[1]
    SLICE_X5Y111         LUT5 (Prop_lut5_I2_O)        0.049     1.910 r  receptor_i/dato[4]_i_1/O
                         net (fo=1, routed)           0.000     1.910    transmisor_i/D[4]
    SLICE_X5Y111         FDCE                                         r  transmisor_i/dato_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.074    transmisor_i/CLK
    SLICE_X5Y111         FDCE                                         r  transmisor_i/dato_reg[4]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X5Y111         FDCE (Hold_fdce_C_D)         0.107     1.679    transmisor_i/dato_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 receptor_i/TDATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/dato_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.799%)  route 0.166ns (47.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.670     1.554    receptor_i/CLK
    SLICE_X4Y113         FDCE                                         r  receptor_i/TDATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  receptor_i/TDATA_reg[1]/Q
                         net (fo=6, routed)           0.166     1.861    receptor_i/TDATA[1]
    SLICE_X5Y111         LUT4 (Prop_lut4_I0_O)        0.045     1.906 r  receptor_i/dato[3]_i_1/O
                         net (fo=1, routed)           0.000     1.906    transmisor_i/D[3]
    SLICE_X5Y111         FDCE                                         r  transmisor_i/dato_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.074    transmisor_i/CLK
    SLICE_X5Y111         FDCE                                         r  transmisor_i/dato_reg[3]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X5Y111         FDCE (Hold_fdce_C_D)         0.092     1.664    transmisor_i/dato_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 receptor_i/TDATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/dato_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.184ns (45.866%)  route 0.217ns (54.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.671     1.555    receptor_i/CLK
    SLICE_X7Y112         FDCE                                         r  receptor_i/TDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  receptor_i/TDATA_reg[7]/Q
                         net (fo=1, routed)           0.217     1.913    receptor_i/TDATA[7]
    SLICE_X6Y111         LUT3 (Prop_lut3_I2_O)        0.043     1.956 r  receptor_i/dato[7]_i_2/O
                         net (fo=1, routed)           0.000     1.956    transmisor_i/D[7]
    SLICE_X6Y111         FDCE                                         r  transmisor_i/dato_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.074    transmisor_i/CLK
    SLICE_X6Y111         FDCE                                         r  transmisor_i/dato_reg[7]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X6Y111         FDCE (Hold_fdce_C_D)         0.131     1.703    transmisor_i/dato_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 transmisor_i/estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor_i/TREADY_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.274%)  route 0.177ns (48.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    transmisor_i/CLK
    SLICE_X3Y109         FDCE                                         r  transmisor_i/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 f  transmisor_i/estado_reg[2]/Q
                         net (fo=13, routed)          0.177     1.875    transmisor_i/estado_reg_n_0_[2]
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.045     1.920 r  transmisor_i/TREADY_i_1/O
                         net (fo=1, routed)           0.000     1.920    transmisor_i/TREADY_i_1_n_0
    SLICE_X3Y111         FDPE                                         r  transmisor_i/TREADY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.076    transmisor_i/CLK
    SLICE_X3Y111         FDPE                                         r  transmisor_i/TREADY_reg/C
                         clock pessimism             -0.503     1.573    
    SLICE_X3Y111         FDPE (Hold_fdpe_C_D)         0.091     1.664    transmisor_i/TREADY_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 receptor_i/estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor_i/estado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.212ns (50.744%)  route 0.206ns (49.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.671     1.555    receptor_i/CLK
    SLICE_X6Y112         FDCE                                         r  receptor_i/estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.164     1.719 f  receptor_i/estado_reg[2]/Q
                         net (fo=18, routed)          0.206     1.924    receptor_i/estado_reg_n_0_[2]
    SLICE_X6Y113         LUT4 (Prop_lut4_I2_O)        0.048     1.972 r  receptor_i/estado[0]_i_1/O
                         net (fo=1, routed)           0.000     1.972    receptor_i/p_0_in[0]
    SLICE_X6Y113         FDCE                                         r  receptor_i/estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.943     2.071    receptor_i/CLK
    SLICE_X6Y113         FDCE                                         r  receptor_i/estado_reg[0]/C
                         clock pessimism             -0.502     1.569    
    SLICE_X6Y113         FDCE (Hold_fdce_C_D)         0.133     1.702    receptor_i/estado_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y110   receptor_i/TDATA_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113   receptor_i/TDATA_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113   receptor_i/TDATA_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y111   receptor_i/TDATA_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113   receptor_i/TDATA_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y110   receptor_i/TDATA_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y110   receptor_i/TDATA_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y112   receptor_i/TDATA_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   receptor_i/TVALID_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   receptor_i/TDATA_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   receptor_i/TDATA_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   receptor_i/TDATA_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   receptor_i/TDATA_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113   receptor_i/TDATA_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y111   receptor_i/TDATA_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   receptor_i/TDATA_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   receptor_i/TDATA_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y112   receptor_i/TDATA_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111   receptor_i/TVALID_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   transmisor_i/TREADY_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   transmisor_i/TX_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   transmisor_i/cont_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   transmisor_i/cont_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   transmisor_i/cont_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   transmisor_i/cont_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   transmisor_i/cont_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   transmisor_i/cont_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   transmisor_i/cont_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   transmisor_i/cont_reg[8]/C



