pll_clock_clk_wiz.v,verilog,xil_defaultlib,../../../../FPGA_Top.gen/sources_1/ip/pll_clock/pll_clock_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
pll_clock.v,verilog,xil_defaultlib,../../../../FPGA_Top.gen/sources_1/ip/pll_clock/pll_clock.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
