<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.03.13.09:06:13"
 outputDirectory="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SM21CHU2F53E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HBM_TOP_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HBM_TOP_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HBM_TOP_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TOP_CORE_CLK_IOPLL_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TOP_CORE_CLK_IOPLL_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TOP_CORE_CLK_IOPLL_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="hbm_top_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="hbm_top_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="hbm_top_wmcrst_n_in" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hbm_top_wmcrst_n_in_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="hbm_top_hbm_only_reset_in" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="hbm_top_hbm_only_reset_in_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="hbm_top_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hbm_top_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="hbm_top_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="mem_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="mem_0_ck_t" direction="output" role="ck_t" width="1" />
   <port name="mem_0_ck_c" direction="output" role="ck_c" width="1" />
   <port name="mem_0_cke" direction="output" role="cke" width="1" />
   <port name="mem_0_c" direction="output" role="c" width="8" />
   <port name="mem_0_r" direction="output" role="r" width="6" />
   <port name="mem_0_dq" direction="bidir" role="dq" width="128" />
   <port name="mem_0_dm" direction="bidir" role="dm" width="16" />
   <port name="mem_0_dbi" direction="bidir" role="dbi" width="16" />
   <port name="mem_0_par" direction="bidir" role="par" width="4" />
   <port name="mem_0_derr" direction="bidir" role="derr" width="4" />
   <port name="mem_0_rdqs_t" direction="input" role="rdqs_t" width="4" />
   <port name="mem_0_rdqs_c" direction="input" role="rdqs_c" width="4" />
   <port name="mem_0_wdqs_t" direction="output" role="wdqs_t" width="4" />
   <port name="mem_0_wdqs_c" direction="output" role="wdqs_c" width="4" />
   <port name="mem_0_rd" direction="bidir" role="rd" width="8" />
   <port name="mem_0_rr" direction="output" role="rr" width="1" />
   <port name="mem_0_rc" direction="output" role="rc" width="1" />
   <port name="mem_0_aerr" direction="input" role="aerr" width="1" />
  </interface>
  <interface name="m2u_bridge" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="m2u_bridge_cattrip" direction="input" role="cattrip" width="1" />
   <port name="m2u_bridge_temp" direction="input" role="temp" width="3" />
   <port name="m2u_bridge_wso" direction="input" role="wso" width="8" />
   <port name="m2u_bridge_reset_n" direction="output" role="reset_n" width="1" />
   <port name="m2u_bridge_wrst_n" direction="output" role="wrst_n" width="1" />
   <port name="m2u_bridge_wrck" direction="output" role="wrck" width="1" />
   <port name="m2u_bridge_shiftwr" direction="output" role="shiftwr" width="1" />
   <port
       name="m2u_bridge_capturewr"
       direction="output"
       role="capturewr"
       width="1" />
   <port
       name="m2u_bridge_updatewr"
       direction="output"
       role="updatewr"
       width="1" />
   <port
       name="m2u_bridge_selectwir"
       direction="output"
       role="selectwir"
       width="1" />
   <port name="m2u_bridge_wsi" direction="output" role="wsi" width="1" />
  </interface>
  <interface name="hbm_top_apb_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="hbm_top_apb_0_ur_paddr"
       direction="input"
       role="ur_paddr"
       width="16" />
   <port
       name="hbm_top_apb_0_ur_psel"
       direction="input"
       role="ur_psel"
       width="1" />
   <port
       name="hbm_top_apb_0_ur_penable"
       direction="input"
       role="ur_penable"
       width="1" />
   <port
       name="hbm_top_apb_0_ur_pwrite"
       direction="input"
       role="ur_pwrite"
       width="1" />
   <port
       name="hbm_top_apb_0_ur_pwdata"
       direction="input"
       role="ur_pwdata"
       width="16" />
   <port
       name="hbm_top_apb_0_ur_pstrb"
       direction="input"
       role="ur_pstrb"
       width="2" />
   <port
       name="hbm_top_apb_0_ur_prready"
       direction="output"
       role="ur_prready"
       width="1" />
   <port
       name="hbm_top_apb_0_ur_prdata"
       direction="output"
       role="ur_prdata"
       width="16" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="top_core_clk_iopll_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="top_core_clk_iopll_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="top_core_clk_iopll_refclk" kind="clock" start="0">
   <property name="clockRate" value="300000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="top_core_clk_iopll_refclk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="qsys_top" version="1.0" name="qsys_top">
  <parameter name="AUTO_TOP_CORE_CLK_IOPLL_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_TOP_CORE_CLK_IOPLL_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TOP_CORE_CLK_IOPLL_REFCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_HBM_TOP_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_HBM_TOP_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_HBM_TOP_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/synth/qsys_top.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top"</message>
   <message level="Info" culprit="qsys_top">"Generating: ch_0_0_master"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_hbm_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_reset"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_iopll_0"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_5dafona"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_e3di2yi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_mlccsda"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_kkqq5lq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_bi23ntq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_sohe52q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_v64yxgq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_wiea3ja"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_ch7epuq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_5b2cani"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_dzszuiq"</message>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="ch_0_0_master">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;clk_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clk_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_master_bfm&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Master BFM Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The width of the address signal.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_ADDRESS_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;64&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The width of an indidual symbol. The default is an 8 bit Byte.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_SYMBOL_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The number of symbols in a word. The default is 4 bytes per word.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_NUMSYMBOLS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The width of the Burstcount port determines the maximum burst length that can be specified for a transaction.&lt;/description&gt;
        &lt;enabled&gt;false&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_BURSTCOUNT_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;This is the word length in bits of the read response port.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_READRESPONSE_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;This is the word length in bits of the read response port.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_WRITERESPONSE_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the read signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_READ&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the write signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the address signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_ADDRESS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the byteenable signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_BYTE_ENABLE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the burstcount signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_BURSTCOUNT&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the readdata signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_READ_DATA&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the readdatavalid signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_READ_DATA_VALID&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use writedata signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITE_DATA&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the begintransfer signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_BEGIN_TRANSFER&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use beginbursttransfer signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_BEGIN_BURST_TRANSFER&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the waitrequest signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WAIT_REQUEST&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the transaction id signals&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_TRANSACTIONID&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the write response signals&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the read response signals&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_READRESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the tightly coupled memory signals&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_CLKEN&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Constant burst behavior&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_CONSTANT_BURST_BEHAVIOR&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Linewrap bursts&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_BURST_LINEWRAP&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Burst on boundaries only&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_BURST_BNDR_ONLY&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Maximum pending read transactions&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_MAX_PENDING_READS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Maximum pending write transactions&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_MAX_PENDING_WRITES&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Cycles of fixed read latency&lt;/description&gt;
        &lt;enabled&gt;false&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_FIX_READ_LATENCY&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Fixed read wait time (cycles)&lt;/description&gt;
        &lt;enabled&gt;false&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_READ_WAIT_TIME&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Fixed write wait time (cycles)&lt;/description&gt;
        &lt;enabled&gt;false&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_WRITE_WAIT_TIME&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Controls the number of transfers that can be issued after waitrequest is asserted.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Add one pipeline stage to the waitrequest to improve timing.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;REGISTER_WAITREQUEST&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Indicate that incoming signals come from register.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_REGISTERINCOMINGSIGNALS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;BFM ID number for VHDL&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;VHDL_ID&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ch_0_0_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ch_0_0_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ch_0_0_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ch_0_0_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ch_0_0_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ch_0_0_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ch_0_0_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ch_0_0_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ch_0_0_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/ch_0_0_master.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="ch_0_0_master,ch_0_1_master" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: ch_0_0_master"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="qsys_top_hbm_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;pll_ref_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;pll_ref_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ext_core_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ext_core_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ext_core_clk_locked&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ext_core_clk_locked&lt;/name&gt;
                    &lt;role&gt;export&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;wmcrst_n_in&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;wmcrst_n_in&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hbm_only_reset_in&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;hbm_only_reset_in&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;status&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;local_cal_success&lt;/name&gt;
                    &lt;role&gt;local_cal_success&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;local_cal_fail&lt;/name&gt;
                    &lt;role&gt;local_cal_fail&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;cal_lat&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;cal_lat&lt;/name&gt;
                    &lt;role&gt;cal_lat&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;mem_0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ck_t_0&lt;/name&gt;
                    &lt;role&gt;ck_t&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ck_c_0&lt;/name&gt;
                    &lt;role&gt;ck_c&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;cke_0&lt;/name&gt;
                    &lt;role&gt;cke&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;c_0&lt;/name&gt;
                    &lt;role&gt;c&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;r_0&lt;/name&gt;
                    &lt;role&gt;r&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;6&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dq_0&lt;/name&gt;
                    &lt;role&gt;dq&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dm_0&lt;/name&gt;
                    &lt;role&gt;dm&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;dbi_0&lt;/name&gt;
                    &lt;role&gt;dbi&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;par_0&lt;/name&gt;
                    &lt;role&gt;par&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;derr_0&lt;/name&gt;
                    &lt;role&gt;derr&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rdqs_t_0&lt;/name&gt;
                    &lt;role&gt;rdqs_t&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rdqs_c_0&lt;/name&gt;
                    &lt;role&gt;rdqs_c&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wdqs_t_0&lt;/name&gt;
                    &lt;role&gt;wdqs_t&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wdqs_c_0&lt;/name&gt;
                    &lt;role&gt;wdqs_c&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rd_0&lt;/name&gt;
                    &lt;role&gt;rd&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rr_0&lt;/name&gt;
                    &lt;role&gt;rr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;rc_0&lt;/name&gt;
                    &lt;role&gt;rc&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;aerr_0&lt;/name&gt;
                    &lt;role&gt;aerr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m2u_bridge&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;cattrip&lt;/name&gt;
                    &lt;role&gt;cattrip&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;temp&lt;/name&gt;
                    &lt;role&gt;temp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wso&lt;/name&gt;
                    &lt;role&gt;wso&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wrst_n&lt;/name&gt;
                    &lt;role&gt;wrst_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wrck&lt;/name&gt;
                    &lt;role&gt;wrck&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;shiftwr&lt;/name&gt;
                    &lt;role&gt;shiftwr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;capturewr&lt;/name&gt;
                    &lt;role&gt;capturewr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;updatewr&lt;/name&gt;
                    &lt;role&gt;updatewr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;selectwir&lt;/name&gt;
                    &lt;role&gt;selectwir&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;wsi&lt;/name&gt;
                    &lt;role&gt;wsi&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;wmc_clk_0&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;wmc_clk_0_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;phy_clk_0&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;phy_clk_0_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;wmcrst_n_0&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;wmcrst_n_0_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;wmc_clk_0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ctrl_amm_0_1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_waitrequest_n&lt;/name&gt;
                    &lt;role&gt;waitrequest_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;29&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_1_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;536870912&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;wmc_clk_0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;wmcrst_n_0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ctrl_amm_0_0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_waitrequest_n&lt;/name&gt;
                    &lt;role&gt;waitrequest_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;29&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_amm_0_0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;536870912&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;wmc_clk_0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;wmcrst_n_0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ctrl_ecc_readdataerror_0_1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_ecc_readdataerror_0_1_ctrl_ecc_readdataerror&lt;/name&gt;
                    &lt;role&gt;ctrl_ecc_readdataerror&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ctrl_ecc_readdataerror_0_0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ctrl_ecc_readdataerror_0_0_ctrl_ecc_readdataerror&lt;/name&gt;
                    &lt;role&gt;ctrl_ecc_readdataerror&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;apb_0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;apb_0_ur_paddr&lt;/name&gt;
                    &lt;role&gt;ur_paddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;apb_0_ur_psel&lt;/name&gt;
                    &lt;role&gt;ur_psel&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;apb_0_ur_penable&lt;/name&gt;
                    &lt;role&gt;ur_penable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;apb_0_ur_pwrite&lt;/name&gt;
                    &lt;role&gt;ur_pwrite&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;apb_0_ur_pwdata&lt;/name&gt;
                    &lt;role&gt;ur_pwdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;apb_0_ur_pstrb&lt;/name&gt;
                    &lt;role&gt;ur_pstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;apb_0_ur_prready&lt;/name&gt;
                    &lt;role&gt;ur_prready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;apb_0_ur_prdata&lt;/name&gt;
                    &lt;role&gt;ur_prdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="SYS_INFO_DEVICE_DIE_REVISIONS"
     value="HSSI_CRETE2E_REVB,MAIN_ND4H_REVB,UIB_HBM_REVB" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;pll_ref_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;pll_ref_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ext_core_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ext_core_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ext_core_clk_locked&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ext_core_clk_locked&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;wmcrst_n_in&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wmcrst_n_in&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hbm_only_reset_in&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;hbm_only_reset_in&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_success&lt;/name&gt;
                        &lt;role&gt;local_cal_success&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_fail&lt;/name&gt;
                        &lt;role&gt;local_cal_fail&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;cal_lat&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;cal_lat&lt;/name&gt;
                        &lt;role&gt;cal_lat&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mem_0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ck_t_0&lt;/name&gt;
                        &lt;role&gt;ck_t&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ck_c_0&lt;/name&gt;
                        &lt;role&gt;ck_c&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;cke_0&lt;/name&gt;
                        &lt;role&gt;cke&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;c_0&lt;/name&gt;
                        &lt;role&gt;c&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;r_0&lt;/name&gt;
                        &lt;role&gt;r&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dq_0&lt;/name&gt;
                        &lt;role&gt;dq&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dm_0&lt;/name&gt;
                        &lt;role&gt;dm&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;dbi_0&lt;/name&gt;
                        &lt;role&gt;dbi&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;par_0&lt;/name&gt;
                        &lt;role&gt;par&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;derr_0&lt;/name&gt;
                        &lt;role&gt;derr&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rdqs_t_0&lt;/name&gt;
                        &lt;role&gt;rdqs_t&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rdqs_c_0&lt;/name&gt;
                        &lt;role&gt;rdqs_c&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wdqs_t_0&lt;/name&gt;
                        &lt;role&gt;wdqs_t&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wdqs_c_0&lt;/name&gt;
                        &lt;role&gt;wdqs_c&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rd_0&lt;/name&gt;
                        &lt;role&gt;rd&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rr_0&lt;/name&gt;
                        &lt;role&gt;rr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;rc_0&lt;/name&gt;
                        &lt;role&gt;rc&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;aerr_0&lt;/name&gt;
                        &lt;role&gt;aerr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m2u_bridge&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;cattrip&lt;/name&gt;
                        &lt;role&gt;cattrip&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;temp&lt;/name&gt;
                        &lt;role&gt;temp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wso&lt;/name&gt;
                        &lt;role&gt;wso&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wrst_n&lt;/name&gt;
                        &lt;role&gt;wrst_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wrck&lt;/name&gt;
                        &lt;role&gt;wrck&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;shiftwr&lt;/name&gt;
                        &lt;role&gt;shiftwr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;capturewr&lt;/name&gt;
                        &lt;role&gt;capturewr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;updatewr&lt;/name&gt;
                        &lt;role&gt;updatewr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;selectwir&lt;/name&gt;
                        &lt;role&gt;selectwir&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;wsi&lt;/name&gt;
                        &lt;role&gt;wsi&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;wmc_clk_0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wmc_clk_0_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;phy_clk_0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;phy_clk_0_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;wmcrst_n_0&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;wmcrst_n_0_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;wmc_clk_0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl_amm_0_1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_waitrequest_n&lt;/name&gt;
                        &lt;role&gt;waitrequest_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;29&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_1_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;536870912&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;wmc_clk_0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;wmcrst_n_0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl_amm_0_0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_waitrequest_n&lt;/name&gt;
                        &lt;role&gt;waitrequest_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;29&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_amm_0_0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;536870912&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;wmc_clk_0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;wmcrst_n_0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;511&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl_ecc_readdataerror_0_1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_ecc_readdataerror_0_1_ctrl_ecc_readdataerror&lt;/name&gt;
                        &lt;role&gt;ctrl_ecc_readdataerror&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl_ecc_readdataerror_0_0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ctrl_ecc_readdataerror_0_0_ctrl_ecc_readdataerror&lt;/name&gt;
                        &lt;role&gt;ctrl_ecc_readdataerror&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;apb_0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;apb_0_ur_paddr&lt;/name&gt;
                        &lt;role&gt;ur_paddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;apb_0_ur_psel&lt;/name&gt;
                        &lt;role&gt;ur_psel&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;apb_0_ur_penable&lt;/name&gt;
                        &lt;role&gt;ur_penable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;apb_0_ur_pwrite&lt;/name&gt;
                        &lt;role&gt;ur_pwrite&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;apb_0_ur_pwdata&lt;/name&gt;
                        &lt;role&gt;ur_pwdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;apb_0_ur_pstrb&lt;/name&gt;
                        &lt;role&gt;ur_pstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;apb_0_ur_prready&lt;/name&gt;
                        &lt;role&gt;ur_prready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;apb_0_ur_prdata&lt;/name&gt;
                        &lt;role&gt;ur_prdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_hbm&lt;/className&gt;
        &lt;version&gt;19.6.1&lt;/version&gt;
        &lt;displayName&gt;High Bandwidth Memory (HBM2) Interface Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_DEVICE_TEMPERATURE_GRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_TEMPERATURE_GRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_SUPPORTS_VID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;ctrl_amm_0_0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ctrl_amm_0_0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;ctrl_amm_0_0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;29&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;ctrl_amm_0_1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ctrl_amm_0_1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;ctrl_amm_0_1&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; datawidth=&apos;256&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;29&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;phy_clk_0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;phy_clk_0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;wmc_clk_0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;wmc_clk_0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="SYS_INFO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="TRAIT_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
  <parameter name="logicalView" value="ip/qsys_top/qsys_top_hbm_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="TRAIT_SUPPORTS_VID" value="1" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;qsys_top_hbm_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_hbm_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_hbm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_hbm_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_hbm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_hbm_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_hbm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_hbm_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_hbm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;CDC_VHDL&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_hbm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="hbm_top" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_hbm_0"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="qsys_top_reset">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;qsys_top_reset&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_reset&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_reset&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_reset&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_reset&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_reset&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/qsys_top_reset.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="reset" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_reset"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="qsys_top_iopll_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;input&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;refclk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;refclk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;input&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;300000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;locked&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;locked&lt;/name&gt;
                    &lt;role&gt;export&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;output&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;outclk0&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;outclk_0&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                        &lt;value&gt;output&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;300000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="system_info_device_speed_grade" value="2" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;input&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;refclk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;refclk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;input&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;300000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;locked&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;locked&lt;/name&gt;
                        &lt;role&gt;export&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;output&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;outclk0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;outclk_0&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ui.blockdiagram.direction&lt;/key&gt;
                            &lt;value&gt;output&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;300000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_iopll&lt;/className&gt;
        &lt;version&gt;19.3.1&lt;/version&gt;
        &lt;displayName&gt;IOPLL Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_component&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_info_device_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_part_trait_iobank_rev&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_IOBANK_REVISION&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;system_part_trait_speed_grade&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_SPEEDGRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;outclk0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;outclk0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;300000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="logicalView" value="ip/qsys_top/qsys_top_iopll_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,pll&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;clock&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="system_part_trait_speed_grade" value="2" />
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="system_info_device_component" value="1SM21CHU2F53E2VG" />
  <parameter name="system_part_trait_iobank_rev" value="" />
  <parameter name="system_info_device_family" value="Stratix 10" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;qsys_top_iopll_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_iopll_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_iopll_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_iopll_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_iopll_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_iopll_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_iopll_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;qsys_top_iopll_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;qsys_top_iopll_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="qsys_top" as="top_core_clk_iopll" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_iopll_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="qsys_top_altera_mm_interconnect_1920_5dafona">
  <parameter name="AUTO_DEVICE" value="1SM21CHU2F53E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ch_0_0_master_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_DATA_W} {256};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {ch_0_0_master_m0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {ch_0_0_master_m0_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_READ} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ch_0_0_master_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {ch_0_0_master_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {ch_0_1_master_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_ADDRESS_W} {64};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_DATA_W} {256};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {ch_0_1_master_m0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {ch_0_1_master_m0_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_READ} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ch_0_1_master_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {ch_0_1_master_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {hbm_top_ctrl_amm_0_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_DATA_W} {256};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {UAV_DATA_W} {256};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {UAV_BURSTCOUNT_W} {12};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_READDATA} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_READ} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_WRITE} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_LOCK} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {511};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator} {SYNC_RESET} {1};add_instance {hbm_top_ctrl_amm_0_1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_DATA_W} {256};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {UAV_DATA_W} {256};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_BYTEENABLE_W} {32};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {UAV_BYTEENABLE_W} {32};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {UAV_ADDRESS_W} {64};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {UAV_BURSTCOUNT_W} {12};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_READDATA} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_READ} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_WRITE} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_LOCK} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_SYMBOLS_PER_WORD} {32};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_translator} {SYNC_RESET} {1};add_instance {ch_0_0_master_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_WUNIQUE} {403};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_DOMAIN_H} {402};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_DOMAIN_L} {401};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_SNOOP_H} {400};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_SNOOP_L} {397};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BARRIER_H} {396};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BARRIER_L} {395};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_QOS_H} {379};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_QOS_L} {379};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_DATA_SIDEBAND_H} {377};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_DATA_SIDEBAND_L} {377};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_ADDR_SIDEBAND_H} {376};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_ADDR_SIDEBAND_L} {376};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BURST_TYPE_H} {375};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BURST_TYPE_L} {374};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_CACHE_H} {389};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_CACHE_L} {386};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_THREAD_ID_H} {382};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_THREAD_ID_L} {382};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BURST_SIZE_H} {373};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BURST_SIZE_L} {371};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BEGIN_BURST} {378};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_PROTECTION_H} {385};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_PROTECTION_L} {383};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BURSTWRAP_H} {370};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BURSTWRAP_L} {370};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BYTE_CNT_H} {369};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_DATA_H} {255};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_SRC_ID_H} {380};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_SRC_ID_L} {380};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_DEST_ID_H} {381};set_instance_parameter_value {ch_0_0_master_m0_agent} {PKT_DEST_ID_L} {381};set_instance_parameter_value {ch_0_0_master_m0_agent} {ST_DATA_W} {404};set_instance_parameter_value {ch_0_0_master_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ch_0_0_master_m0_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {ch_0_0_master_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ch_0_0_master_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ch_0_0_master_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {ID} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ch_0_0_master_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ch_0_0_master_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {ch_0_0_master_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {ch_0_0_master_m0_agent} {SYNC_RESET} {1};add_instance {ch_0_1_master_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_WUNIQUE} {403};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_DOMAIN_H} {402};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_DOMAIN_L} {401};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_SNOOP_H} {400};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_SNOOP_L} {397};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BARRIER_H} {396};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BARRIER_L} {395};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_QOS_H} {379};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_QOS_L} {379};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_DATA_SIDEBAND_H} {377};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_DATA_SIDEBAND_L} {377};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_ADDR_SIDEBAND_H} {376};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_ADDR_SIDEBAND_L} {376};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BURST_TYPE_H} {375};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BURST_TYPE_L} {374};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_CACHE_H} {389};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_CACHE_L} {386};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_THREAD_ID_H} {382};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_THREAD_ID_L} {382};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BURST_SIZE_H} {373};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BURST_SIZE_L} {371};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_TRANS_EXCLUSIVE} {357};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BEGIN_BURST} {378};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_PROTECTION_H} {385};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_PROTECTION_L} {383};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BURSTWRAP_H} {370};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BURSTWRAP_L} {370};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BYTE_CNT_H} {369};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_DATA_H} {255};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_SRC_ID_H} {380};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_SRC_ID_L} {380};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_DEST_ID_H} {381};set_instance_parameter_value {ch_0_1_master_m0_agent} {PKT_DEST_ID_L} {381};set_instance_parameter_value {ch_0_1_master_m0_agent} {ST_DATA_W} {404};set_instance_parameter_value {ch_0_1_master_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ch_0_1_master_m0_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {ch_0_1_master_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ch_0_1_master_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020000000&quot;
   end=&quot;0x00000000040000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ch_0_1_master_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {ID} {1};set_instance_parameter_value {ch_0_1_master_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ch_0_1_master_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ch_0_1_master_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {ch_0_1_master_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {ch_0_1_master_m0_agent} {SYNC_RESET} {1};add_instance {hbm_top_ctrl_amm_0_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BURST_SIZE_H} {373};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BURST_SIZE_L} {371};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BEGIN_BURST} {378};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_PROTECTION_H} {385};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_PROTECTION_L} {383};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BURSTWRAP_H} {370};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BURSTWRAP_L} {370};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BYTE_CNT_H} {369};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_DATA_H} {255};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_SRC_ID_H} {380};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_SRC_ID_L} {380};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_DEST_ID_H} {381};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_DEST_ID_L} {381};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {ST_DATA_W} {404};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {AVS_BURSTCOUNT_W} {12};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {MAX_BYTE_CNT} {2048};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {ID} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent} {SYNC_RESET} {1};add_instance {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {405};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {FIFO_DEPTH} {512};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {hbm_top_ctrl_amm_0_1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_ORI_BURST_SIZE_H} {394};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_ORI_BURST_SIZE_L} {392};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_RESPONSE_STATUS_H} {391};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_RESPONSE_STATUS_L} {390};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BURST_SIZE_H} {373};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BURST_SIZE_L} {371};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BEGIN_BURST} {378};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_PROTECTION_H} {385};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_PROTECTION_L} {383};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BURSTWRAP_H} {370};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BURSTWRAP_L} {370};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BYTE_CNT_H} {369};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_ADDR_H} {351};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_TRANS_COMPRESSED_READ} {352};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_TRANS_READ} {355};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_DATA_H} {255};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_SRC_ID_H} {380};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_SRC_ID_L} {380};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_DEST_ID_H} {381};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_DEST_ID_L} {381};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {ST_DATA_W} {404};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {AVS_BURSTCOUNT_W} {12};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {MAX_BYTE_CNT} {2048};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {ID} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent} {SYNC_RESET} {1};add_instance {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {BITS_PER_SYMBOL} {405};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {351};set_instance_parameter_value {router} {PKT_ADDR_L} {288};set_instance_parameter_value {router} {PKT_PROTECTION_H} {385};set_instance_parameter_value {router} {PKT_PROTECTION_L} {383};set_instance_parameter_value {router} {PKT_DEST_ID_H} {381};set_instance_parameter_value {router} {PKT_DEST_ID_L} {381};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router} {PKT_TRANS_READ} {355};set_instance_parameter_value {router} {ST_DATA_W} {404};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x20000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20000000 0x40000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {351};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {385};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {383};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {381};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {381};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_001} {ST_DATA_W} {404};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {351};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {385};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {383};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {381};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {381};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_002} {ST_DATA_W} {404};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {351};set_instance_parameter_value {router_003} {PKT_ADDR_L} {288};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {385};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {383};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {381};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {381};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {355};set_instance_parameter_value {router_003} {ST_DATA_W} {404};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {ch_0_1_master_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {ch_0_1_master_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_DEST_ID_H} {381};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_DEST_ID_L} {381};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_SRC_ID_H} {380};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_SRC_ID_L} {380};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_BYTE_CNT_H} {369};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_BYTE_CNT_L} {358};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_BYTEEN_H} {287};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_BYTEEN_L} {256};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_TRANS_POSTED} {353};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_TRANS_WRITE} {354};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_THREAD_ID_H} {382};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PKT_THREAD_ID_L} {382};set_instance_parameter_value {ch_0_1_master_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {ch_0_1_master_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {128};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {ch_0_1_master_m0_limiter} {ST_DATA_W} {404};set_instance_parameter_value {ch_0_1_master_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ch_0_1_master_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {ch_0_1_master_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {ch_0_1_master_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {ch_0_1_master_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {ch_0_1_master_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {ch_0_1_master_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {ch_0_1_master_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {404};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {404};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {404};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 10 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {404};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {404};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {404};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {404};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {404};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {356};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(403) domain(402:401) snoop(400:397) barrier(396:395) ori_burst_size(394:392) response_status(391:390) cache(389:386) protection(385:383) thread_id(382) dest_id(381) src_id(380) qos(379) begin_burst(378) data_sideband(377) addr_sideband(376) burst_type(375:374) burst_size(373:371) burstwrap(370) byte_cnt(369:358) trans_exclusive(357) trans_lock(356) trans_read(355) trans_write(354) trans_posted(353) trans_compressed_read(352) addr(351:288) byteen(287:256) data(255:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {ch_0_0_master_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ch_0_0_master_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ch_0_0_master_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ch_0_0_master_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ch_0_0_master_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {ch_0_0_master_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {hbm_top_wmc_clk_0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {hbm_top_wmc_clk_0_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {hbm_top_wmc_clk_0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ch_0_0_master_m0_translator.avalon_universal_master_0} {ch_0_0_master_m0_agent.av} {avalon};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {domainAlias} {};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_translator.avalon_universal_master_0/ch_0_0_master_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rsp_mux.src} {ch_0_0_master_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/ch_0_0_master_m0_agent.rp} {qsys_mm.response};add_connection {ch_0_1_master_m0_translator.avalon_universal_master_0} {ch_0_1_master_m0_agent.av} {avalon};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {domainAlias} {};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_translator.avalon_universal_master_0/ch_0_1_master_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hbm_top_ctrl_amm_0_0_agent.m0} {hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.m0/hbm_top_ctrl_amm_0_0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hbm_top_ctrl_amm_0_0_agent.rf_source} {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rf_source/hbm_top_ctrl_amm_0_0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out} {hbm_top_ctrl_amm_0_0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src} {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux.src} {hbm_top_ctrl_amm_0_0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/hbm_top_ctrl_amm_0_0_agent.cp} {qsys_mm.command};add_connection {hbm_top_ctrl_amm_0_1_agent.m0} {hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.m0/hbm_top_ctrl_amm_0_1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hbm_top_ctrl_amm_0_1_agent.rf_source} {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rf_source/hbm_top_ctrl_amm_0_1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out} {hbm_top_ctrl_amm_0_1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.out/hbm_top_ctrl_amm_0_1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src} {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rdata_fifo_src/hbm_top_ctrl_amm_0_1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {cmd_mux_001.src} {hbm_top_ctrl_amm_0_1_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux_001.src/hbm_top_ctrl_amm_0_1_agent.cp} {qsys_mm.command};add_connection {ch_0_0_master_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {ch_0_0_master_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {ch_0_1_master_m0_agent.cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {ch_0_1_master_m0_agent.cp/router_001.sink} {qsys_mm.command};add_connection {hbm_top_ctrl_amm_0_0_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {hbm_top_ctrl_amm_0_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {hbm_top_ctrl_amm_0_1_agent.rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {hbm_top_ctrl_amm_0_1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_001.src} {ch_0_1_master_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/ch_0_1_master_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {ch_0_1_master_m0_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {ch_0_1_master_m0_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {ch_0_1_master_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux_001.src/ch_0_1_master_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {ch_0_1_master_m0_limiter.rsp_src} {ch_0_1_master_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {ch_0_1_master_m0_limiter.rsp_src/ch_0_1_master_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {ch_0_1_master_m0_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ch_0_1_master_m0_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {ch_0_0_master_m0_translator.reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {ch_0_1_master_m0_translator.reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {ch_0_0_master_m0_agent.clk_reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {ch_0_1_master_m0_agent.clk_reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {ch_0_1_master_m0_limiter.clk_reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ch_0_0_master_m0_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {hbm_top_ctrl_amm_0_0_translator.reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {hbm_top_ctrl_amm_0_1_translator.reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {hbm_top_ctrl_amm_0_0_agent.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {hbm_top_ctrl_amm_0_1_agent.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.clk_reset} {reset};add_connection {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.clk_reset} {reset};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {ch_0_0_master_m0_translator.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {ch_0_1_master_m0_translator.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {hbm_top_ctrl_amm_0_0_translator.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {hbm_top_ctrl_amm_0_1_translator.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {ch_0_0_master_m0_agent.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {ch_0_1_master_m0_agent.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {hbm_top_ctrl_amm_0_0_agent.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {hbm_top_ctrl_amm_0_0_agent_rsp_fifo.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {hbm_top_ctrl_amm_0_1_agent.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {hbm_top_ctrl_amm_0_1_agent_rsp_fifo.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {router.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {ch_0_1_master_m0_limiter.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {ch_0_0_master_m0_translator_reset_reset_bridge.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.clk} {clock};add_connection {hbm_top_wmc_clk_0_clock_bridge.out_clk} {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge.clk} {clock};add_interface {ch_0_0_master_m0} {avalon} {slave};set_interface_property {ch_0_0_master_m0} {EXPORT_OF} {ch_0_0_master_m0_translator.avalon_anti_master_0};add_interface {ch_0_1_master_m0} {avalon} {slave};set_interface_property {ch_0_1_master_m0} {EXPORT_OF} {ch_0_1_master_m0_translator.avalon_anti_master_0};add_interface {hbm_top_ctrl_amm_0_0} {avalon} {master};set_interface_property {hbm_top_ctrl_amm_0_0} {EXPORT_OF} {hbm_top_ctrl_amm_0_0_translator.avalon_anti_slave_0};add_interface {hbm_top_ctrl_amm_0_1} {avalon} {master};set_interface_property {hbm_top_ctrl_amm_0_1} {EXPORT_OF} {hbm_top_ctrl_amm_0_1_translator.avalon_anti_slave_0};add_interface {ch_0_0_master_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ch_0_0_master_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ch_0_0_master_m0_translator_reset_reset_bridge.in_reset};add_interface {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {hbm_top_ctrl_amm_0_0_translator_reset_reset_bridge.in_reset};add_interface {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {hbm_top_ctrl_amm_0_0_agent_rsp_fifo_clk_reset_reset_bridge.in_reset};add_interface {hbm_top_wmc_clk_0} {clock} {slave};set_interface_property {hbm_top_wmc_clk_0} {EXPORT_OF} {hbm_top_wmc_clk_0_clock_bridge.in_clk};set_module_assignment {interconnect_id.ch_0_0_master.m0} {0};set_module_assignment {interconnect_id.ch_0_1_master.m0} {1};set_module_assignment {interconnect_id.hbm_top.ctrl_amm_0_0} {0};set_module_assignment {interconnect_id.hbm_top.ctrl_amm_0_1} {1};" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_5dafona.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_mm_interconnect_1920/synth/qsys_top_altera_mm_interconnect_1920_5dafona.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="qsys_top" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_mm_interconnect_1920_5dafona"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_e3di2yi"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_mlccsda"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_kkqq5lq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_bi23ntq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_sohe52q"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_v64yxgq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_wiea3ja"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_ch7epuq"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_5b2cani"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_dzszuiq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_reset_controller_1921/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top"
     as="rst_controller,rst_controller_001,rst_controller_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="qsys_top_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_master_translator_191/synth/qsys_top_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_master_translator_191/synth/qsys_top_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="ch_0_0_master_m0_translator,ch_0_1_master_m0_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="qsys_top_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_slave_translator_191/synth/qsys_top_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="hbm_top_ctrl_amm_0_0_translator,hbm_top_ctrl_amm_0_1_translator" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="qsys_top_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_master_agent_191/synth/qsys_top_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_master_agent_191/synth/qsys_top_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="ch_0_0_master_m0_agent,ch_0_1_master_m0_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="qsys_top_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_slave_agent_191/synth/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_slave_agent_191/synth/qsys_top_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="hbm_top_ctrl_amm_0_0_agent,hbm_top_ctrl_amm_0_1_agent" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_e3di2yi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x20000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="381" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="381" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="385" />
  <parameter name="END_ADDRESS" value="0x20000000" />
  <parameter name="PKT_PROTECTION_L" value="383" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_e3di2yi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_e3di2yi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="router" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_e3di2yi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_mlccsda">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0,0x20000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x20000000:both:1:0:0:1,1:10:0x20000000:0x40000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="381" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="381" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="385" />
  <parameter name="END_ADDRESS" value="0x20000000,0x40000000" />
  <parameter name="PKT_PROTECTION_L" value="383" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_mlccsda.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_mlccsda.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="router_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_mlccsda"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_kkqq5lq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="381" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="381" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="385" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="383" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_kkqq5lq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_kkqq5lq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="router_002" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_kkqq5lq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="qsys_top_altera_merlin_router_1921_bi23ntq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="355" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="1:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="351" />
  <parameter name="PKT_DEST_ID_H" value="381" />
  <parameter name="PKT_ADDR_L" value="288" />
  <parameter name="PKT_DEST_ID_L" value="381" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="385" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="383" />
  <parameter name="PKT_TRANS_WRITE" value="354" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_bi23ntq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_router_1921/synth/qsys_top_altera_merlin_router_1921_bi23ntq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="router_003" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_router_1921_bi23ntq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="qsys_top_altera_merlin_traffic_limiter_191_6blplji">
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_191_6blplji.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="ch_0_1_master_m0_limiter" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_191_6blplji"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="cmd_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_g5kdmwq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_sohe52q">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_sohe52q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_sohe52q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="cmd_demux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_sohe52q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_v64yxgq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,10" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_v64yxgq.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_v64yxgq.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="cmd_mux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_v64yxgq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_wiea3ja">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_wiea3ja.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_wiea3ja.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="cmd_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_wiea3ja"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_demultiplexer_1921_ch7epuq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ch7epuq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_demultiplexer_1921/synth/qsys_top_altera_merlin_demultiplexer_1921_ch7epuq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_demultiplexer_1921_ch7epuq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_5b2cani">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_5b2cani.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_5b2cani.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_5b2cani"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="qsys_top_altera_merlin_multiplexer_1921_dzszuiq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="404" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="356" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_dzszuiq.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/qsys_top_altera_merlin_multiplexer_1921_dzszuiq.sv"
       attributes="" />
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="rsp_mux_001" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_multiplexer_1921_dzszuiq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.1"
   name="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua">
  <parameter name="FIFO_DEPTH" value="128" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="9" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_merlin_traffic_limiter_191/synth/qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_191_6blplji"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua"</message>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.1"
   name="qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/stratix10/S10_Avalon_to_Avalon/quartus/qsys/qsys_top/altera_avalon_sc_fifo_1931/synth/qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/nfs/site/disks/swbld_archive_3/acds/22.4/94/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="qsys_top_altera_mm_interconnect_1920_5dafona"
     as="hbm_top_ctrl_amm_0_0_agent_rsp_fifo,hbm_top_ctrl_amm_0_1_agent_rsp_fifo" />
  <instantiator
     instantiator="qsys_top_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_w4u5oua"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="qsys_top">"Generating: qsys_top_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
</deploy>
