<stg><name>tx_pkg_arbiter<64></name>


<trans_list>

<trans id="208" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rawPayFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_rethMerge2rethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_split2aethShift, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %tx_pkgInfoFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_mem_read_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_axis_tx_data, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:18 %specpipeline_ln2101 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln2101"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3">
<![CDATA[
entry:19 %state_load = load i3 %state

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:20 %info_type_load = load i32 %info_type

]]></Node>
<StgValue><ssdm name="info_type_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="29" op_0_bw="29">
<![CDATA[
entry:21 %info_words_V_load = load i29 %info_words_V

]]></Node>
<StgValue><ssdm name="info_words_V_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry:22 %wordCounter_V_load = load i8 %wordCounter_V

]]></Node>
<StgValue><ssdm name="wordCounter_V_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
entry:23 %switch_ln2127 = switch i3 %state_load, void %sw.bb.i, i3 6, void %sw.bb107.i, i3 4, void %sw.bb14.i, i3 5, void %sw.bb31.i, i3 1, void %sw.bb47.i, i3 2, void %sw.bb67.i, i3 3, void %sw.bb86.i

]]></Node>
<StgValue><ssdm name="switch_ln2127"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb86.i:0 %tmp_i_143 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_143"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb86.i:1 %br_ln2245 = br i1 %tmp_i_143, void %if.end106.i, void %if.then88.i

]]></Node>
<StgValue><ssdm name="br_ln2245"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then88.i:0 %s_axis_mem_read_data_read_2 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data

]]></Node>
<StgValue><ssdm name="s_axis_mem_read_data_read_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then88.i:1 %currWord_last_V_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read_2, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then88.i:2 %add_ln840_5 = add i8 %wordCounter_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln840_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then88.i:3 %icmp_ln1019_5 = icmp_eq  i8 %add_ln840_5, i8 176

]]></Node>
<StgValue><ssdm name="icmp_ln1019_5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then88.i:4 %br_ln2253 = br i1 %icmp_ln1019_5, void %if.end105.i, void %if.then96.i

]]></Node>
<StgValue><ssdm name="br_ln2253"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then96.i:0 %add_ln841_4 = add i29 %info_words_V_load, i29 536870736

]]></Node>
<StgValue><ssdm name="add_ln841_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0">
<![CDATA[
if.then96.i:1 %store_ln841 = store i29 %add_ln841_4, i29 %info_words_V

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then96.i:2 %icmp_ln2258 = icmp_eq  i32 %info_type_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln2258"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then96.i:3 %icmp_ln1039_1 = icmp_ult  i29 %add_ln841_4, i29 177

]]></Node>
<StgValue><ssdm name="icmp_ln1039_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then96.i:4 %and_ln2258 = and i1 %icmp_ln2258, i1 %icmp_ln1039_1

]]></Node>
<StgValue><ssdm name="and_ln2258"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then96.i:5 %or_ln2258 = or i1 %and_ln2258, i1 %currWord_last_V_6

]]></Node>
<StgValue><ssdm name="or_ln2258"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
<literal name="icmp_ln1019_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
if.then96.i:6 %br_ln2262 = br void %if.end105.i

]]></Node>
<StgValue><ssdm name="br_ln2262"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end105.i:0 %state_flag_16_i = phi i1 %or_ln2258, void %if.then96.i, i1 %currWord_last_V_6, void %if.then88.i

]]></Node>
<StgValue><ssdm name="state_flag_16_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end105.i:1 %state_new_16_i = phi i1 %and_ln2258, void %if.then96.i, i1 0, void %if.then88.i

]]></Node>
<StgValue><ssdm name="state_new_16_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end105.i:2 %wordCounter_V_new_9_i = phi i8 0, void %if.then96.i, i8 %add_ln840_5, void %if.then88.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_9_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.end105.i:6 %br_ln2264 = br void %if.end106.i

]]></Node>
<StgValue><ssdm name="br_ln2264"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end106.i:0 %state_flag_17_i = phi i1 %state_flag_16_i, void %if.end105.i, i1 0, void %sw.bb86.i

]]></Node>
<StgValue><ssdm name="state_flag_17_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end106.i:1 %state_new_17_i = phi i1 %state_new_16_i, void %if.end105.i, i1 0, void %sw.bb86.i

]]></Node>
<StgValue><ssdm name="state_new_17_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end106.i:2 %wordCounter_V_flag_10_i = phi i1 1, void %if.end105.i, i1 0, void %sw.bb86.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_flag_10_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end106.i:3 %wordCounter_V_new_10_i = phi i8 %wordCounter_V_new_9_i, void %if.end105.i, i8 0, void %sw.bb86.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_10_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="1">
<![CDATA[
if.end106.i:4 %zext_ln2265 = zext i1 %state_new_17_i

]]></Node>
<StgValue><ssdm name="zext_ln2265"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
if.end106.i:5 %br_ln2265 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln2265"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb67.i:0 %tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb67.i:1 %br_ln2222 = br i1 %tmp_9_i, void %if.end85.i, void %if.then69.i

]]></Node>
<StgValue><ssdm name="br_ln2222"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then69.i:0 %s_axis_mem_read_data_read_1 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data

]]></Node>
<StgValue><ssdm name="s_axis_mem_read_data_read_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then69.i:1 %currWord_last_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read_1, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then69.i:2 %add_ln840_4 = add i8 %wordCounter_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then69.i:3 %icmp_ln1019_4 = icmp_eq  i8 %add_ln840_4, i8 176

]]></Node>
<StgValue><ssdm name="icmp_ln1019_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then69.i:4 %br_ln2234 = br i1 %icmp_ln1019_4, void %if.end84.i, void %if.then79.i

]]></Node>
<StgValue><ssdm name="br_ln2234"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then79.i:0 %add_ln841_3 = add i29 %info_words_V_load, i29 536870736

]]></Node>
<StgValue><ssdm name="add_ln841_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0">
<![CDATA[
if.then79.i:1 %store_ln841 = store i29 %add_ln841_3, i29 %info_words_V

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
<literal name="icmp_ln1019_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
if.then79.i:2 %br_ln2240 = br void %if.end84.i

]]></Node>
<StgValue><ssdm name="br_ln2240"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end84.i:0 %currWord_last_V_10 = phi i1 1, void %if.then79.i, i1 %currWord_last_V_5, void %if.then69.i

]]></Node>
<StgValue><ssdm name="currWord_last_V_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end84.i:1 %state_new_12_i = phi i1 1, void %if.then79.i, i1 0, void %if.then69.i

]]></Node>
<StgValue><ssdm name="state_new_12_i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end84.i:2 %wordCounter_V_new_7_i = phi i8 0, void %if.then79.i, i8 %add_ln840_4, void %if.then69.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_7_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end84.i:3 %select_ln2125_1 = select i1 %state_new_12_i, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln2125_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
if.end84.i:4 %tmp_7 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read_1, i128 72, i1 %currWord_last_V_10

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
if.end84.i:6 %br_ln2242 = br void %if.end85.i

]]></Node>
<StgValue><ssdm name="br_ln2242"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end85.i:0 %state_flag_13_i = phi i1 %currWord_last_V_10, void %if.end84.i, i1 0, void %sw.bb67.i

]]></Node>
<StgValue><ssdm name="state_flag_13_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end85.i:1 %state_new_13_i = phi i2 %select_ln2125_1, void %if.end84.i, i2 0, void %sw.bb67.i

]]></Node>
<StgValue><ssdm name="state_new_13_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end85.i:2 %wordCounter_V_flag_8_i = phi i1 1, void %if.end84.i, i1 0, void %sw.bb67.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_flag_8_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end85.i:3 %wordCounter_V_new_8_i = phi i8 %wordCounter_V_new_7_i, void %if.end84.i, i8 0, void %sw.bb67.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_8_i"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="2">
<![CDATA[
if.end85.i:4 %zext_ln2243 = zext i2 %state_new_13_i

]]></Node>
<StgValue><ssdm name="zext_ln2243"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.end85.i:5 %br_ln2243 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln2243"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb47.i:0 %tmp_8_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_mem_read_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb47.i:1 %br_ln2199 = br i1 %tmp_8_i, void %if.end66.i, void %if.then49.i

]]></Node>
<StgValue><ssdm name="br_ln2199"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then49.i:0 %s_axis_mem_read_data_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_mem_read_data

]]></Node>
<StgValue><ssdm name="s_axis_mem_read_data_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then49.i:1 %currWord_last_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_mem_read_data_read, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then49.i:2 %add_ln840_3 = add i8 %wordCounter_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln840_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then49.i:3 %icmp_ln1019_3 = icmp_eq  i8 %add_ln840_3, i8 176

]]></Node>
<StgValue><ssdm name="icmp_ln1019_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then49.i:4 %br_ln2207 = br i1 %icmp_ln1019_3, void %if.end65.i, void %if.then57.i

]]></Node>
<StgValue><ssdm name="br_ln2207"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then57.i:0 %add_ln841_2 = add i29 %info_words_V_load, i29 536870736

]]></Node>
<StgValue><ssdm name="add_ln841_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0">
<![CDATA[
if.then57.i:1 %store_ln841 = store i29 %add_ln841_2, i29 %info_words_V

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then57.i:2 %icmp_ln1035_1 = icmp_ugt  i29 %add_ln841_2, i29 176

]]></Node>
<StgValue><ssdm name="icmp_ln1035_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then57.i:3 %or_ln2213 = or i1 %icmp_ln1035_1, i1 %currWord_last_V_4

]]></Node>
<StgValue><ssdm name="or_ln2213"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
<literal name="icmp_ln1019_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
if.then57.i:4 %br_ln2217 = br void %if.end65.i

]]></Node>
<StgValue><ssdm name="br_ln2217"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end65.i:0 %state_flag_9_i = phi i1 %or_ln2213, void %if.then57.i, i1 %currWord_last_V_4, void %if.then49.i

]]></Node>
<StgValue><ssdm name="state_flag_9_i"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end65.i:1 %state_new_9_i = phi i1 %icmp_ln1035_1, void %if.then57.i, i1 0, void %if.then49.i

]]></Node>
<StgValue><ssdm name="state_new_9_i"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end65.i:2 %wordCounter_V_new_5_i = phi i8 0, void %if.then57.i, i8 %add_ln840_3, void %if.then49.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_5_i"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.end65.i:4 %select_ln2125 = select i1 %state_new_9_i, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln2125"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
if.end65.i:7 %br_ln2219 = br void %if.end66.i

]]></Node>
<StgValue><ssdm name="br_ln2219"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end66.i:0 %state_flag_10_i = phi i1 %state_flag_9_i, void %if.end65.i, i1 0, void %sw.bb47.i

]]></Node>
<StgValue><ssdm name="state_flag_10_i"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end66.i:1 %state_new_10_i = phi i2 %select_ln2125, void %if.end65.i, i2 0, void %sw.bb47.i

]]></Node>
<StgValue><ssdm name="state_new_10_i"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end66.i:2 %wordCounter_V_flag_6_i = phi i1 1, void %if.end65.i, i1 0, void %sw.bb47.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_flag_6_i"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end66.i:3 %wordCounter_V_new_6_i = phi i8 %wordCounter_V_new_5_i, void %if.end65.i, i8 0, void %sw.bb47.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_6_i"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="2">
<![CDATA[
if.end66.i:4 %zext_ln2220 = zext i2 %state_new_10_i

]]></Node>
<StgValue><ssdm name="zext_ln2220"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
if.end66.i:5 %br_ln2220 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln2220"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb31.i:0 %tmp_7_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb31.i:1 %br_ln2182 = br i1 %tmp_7_i, void %sw.epilog.i, void %if.then33.i

]]></Node>
<StgValue><ssdm name="br_ln2182"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then33.i:0 %s_axis_tx_data_read_2 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data

]]></Node>
<StgValue><ssdm name="s_axis_tx_data_read_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then33.i:1 %currWord_last_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read_2, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then33.i:2 %add_ln840_2 = add i8 %wordCounter_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then33.i:3 %icmp_ln1019_2 = icmp_eq  i8 %add_ln840_2, i8 176

]]></Node>
<StgValue><ssdm name="icmp_ln1019_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then33.i:4 %select_ln2190 = select i1 %icmp_ln1019_2, i8 0, i8 %add_ln840_2

]]></Node>
<StgValue><ssdm name="select_ln2190"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then33.i:5 %currWord_last_V_3 = or i1 %icmp_ln1019_2, i1 %currWord_last_V_2

]]></Node>
<StgValue><ssdm name="currWord_last_V_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
if.then33.i:6 %tmp = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read_2, i128 72, i1 %currWord_last_V_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
if.then33.i:8 %br_ln2196 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln2196"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb14.i:0 %tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb14.i:1 %br_ln2159 = br i1 %tmp_6_i, void %if.end30.i, void %if.then16.i

]]></Node>
<StgValue><ssdm name="br_ln2159"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then16.i:0 %s_axis_tx_data_read_1 = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data

]]></Node>
<StgValue><ssdm name="s_axis_tx_data_read_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then16.i:1 %currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read_1, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then16.i:2 %add_ln840_1 = add i8 %wordCounter_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then16.i:3 %icmp_ln1019_1 = icmp_eq  i8 %add_ln840_1, i8 176

]]></Node>
<StgValue><ssdm name="icmp_ln1019_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then16.i:4 %br_ln2167 = br i1 %icmp_ln1019_1, void %if.end29.i, void %if.then21.i

]]></Node>
<StgValue><ssdm name="br_ln2167"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then21.i:0 %add_ln841_1 = add i29 %info_words_V_load, i29 536870736

]]></Node>
<StgValue><ssdm name="add_ln841_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0">
<![CDATA[
if.then21.i:1 %store_ln841 = store i29 %add_ln841_1, i29 %info_words_V

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then21.i:2 %icmp_ln1035 = icmp_ugt  i29 %add_ln841_1, i29 176

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then21.i:3 %or_ln2173 = or i1 %icmp_ln1035, i1 %currWord_last_V_1

]]></Node>
<StgValue><ssdm name="or_ln2173"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.then21.i:4 %select_ln2173 = select i1 %icmp_ln1035, i2 2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln2173"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
<literal name="icmp_ln1019_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
if.then21.i:5 %br_ln2177 = br void %if.end29.i

]]></Node>
<StgValue><ssdm name="br_ln2177"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end29.i:0 %state_flag_3_i = phi i1 %or_ln2173, void %if.then21.i, i1 %currWord_last_V_1, void %if.then16.i

]]></Node>
<StgValue><ssdm name="state_flag_3_i"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end29.i:1 %state_new_3_i = phi i2 %select_ln2173, void %if.then21.i, i2 0, void %if.then16.i

]]></Node>
<StgValue><ssdm name="state_new_3_i"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end29.i:2 %wordCounter_V_new_1_i = phi i8 0, void %if.then21.i, i8 %add_ln840_1, void %if.then16.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_1_i"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
if.end29.i:6 %br_ln2179 = br void %if.end30.i

]]></Node>
<StgValue><ssdm name="br_ln2179"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end30.i:0 %state_flag_4_i = phi i1 %state_flag_3_i, void %if.end29.i, i1 0, void %sw.bb14.i

]]></Node>
<StgValue><ssdm name="state_flag_4_i"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end30.i:1 %state_new_4_i = phi i2 %state_new_3_i, void %if.end29.i, i2 0, void %sw.bb14.i

]]></Node>
<StgValue><ssdm name="state_new_4_i"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end30.i:2 %wordCounter_V_flag_2_i = phi i1 1, void %if.end29.i, i1 0, void %sw.bb14.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_flag_2_i"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end30.i:3 %wordCounter_V_new_2_i = phi i8 %wordCounter_V_new_1_i, void %if.end29.i, i8 0, void %sw.bb14.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_2_i"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="2">
<![CDATA[
if.end30.i:4 %sext_ln2180 = sext i2 %state_new_4_i

]]></Node>
<StgValue><ssdm name="sext_ln2180"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
if.end30.i:5 %br_ln2180 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln2180"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb107.i:0 %tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %s_axis_tx_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb107.i:1 %br_ln2267 = br i1 %tmp_1_i, void %sw.epilog.i, void %if.then109.i

]]></Node>
<StgValue><ssdm name="br_ln2267"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then109.i:0 %s_axis_tx_data_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %s_axis_tx_data

]]></Node>
<StgValue><ssdm name="s_axis_tx_data_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then109.i:1 %currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %s_axis_tx_data_read, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then109.i:2 %add_ln840 = add i8 %wordCounter_V_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then109.i:3 %icmp_ln1019 = icmp_eq  i8 %add_ln840, i8 176

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then109.i:4 %br_ln2275 = br i1 %icmp_ln1019, void %if.end127.i, void %if.then117.i

]]></Node>
<StgValue><ssdm name="br_ln2275"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then117.i:0 %add_ln841 = add i29 %info_words_V_load, i29 536870736

]]></Node>
<StgValue><ssdm name="add_ln841"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0">
<![CDATA[
if.then117.i:1 %store_ln841 = store i29 %add_ln841, i29 %info_words_V

]]></Node>
<StgValue><ssdm name="store_ln841"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then117.i:2 %icmp_ln2280 = icmp_eq  i32 %info_type_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln2280"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
if.then117.i:3 %icmp_ln1039 = icmp_ult  i29 %add_ln841, i29 177

]]></Node>
<StgValue><ssdm name="icmp_ln1039"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then117.i:4 %and_ln2280 = and i1 %icmp_ln2280, i1 %icmp_ln1039

]]></Node>
<StgValue><ssdm name="and_ln2280"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then117.i:5 %or_ln2280 = or i1 %and_ln2280, i1 %currWord_last_V

]]></Node>
<StgValue><ssdm name="or_ln2280"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then117.i:6 %select_ln2280 = select i1 %and_ln2280, i3 4, i3 0

]]></Node>
<StgValue><ssdm name="select_ln2280"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
if.then117.i:7 %br_ln2284 = br void %if.end127.i

]]></Node>
<StgValue><ssdm name="br_ln2284"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end127.i:0 %state_flag_20_i = phi i1 %or_ln2280, void %if.then117.i, i1 %currWord_last_V, void %if.then109.i

]]></Node>
<StgValue><ssdm name="state_flag_20_i"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
if.end127.i:1 %state_new_20_i = phi i3 %select_ln2280, void %if.then117.i, i3 0, void %if.then109.i

]]></Node>
<StgValue><ssdm name="state_new_20_i"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end127.i:2 %wordCounter_V_new_11_i = phi i8 0, void %if.then117.i, i8 %add_ln840, void %if.then109.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_11_i"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
if.end127.i:6 %br_ln2286 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln2286"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %tx_pkgInfoFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln2130 = br i1 %tmp_i, void %sw.epilog.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln2130"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="0">
<![CDATA[
if.then.i:0 %tx_pkgInfoFifo_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %tx_pkgInfoFifo

]]></Node>
<StgValue><ssdm name="tx_pkgInfoFifo_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="96">
<![CDATA[
if.then.i:1 %trunc_ln2132 = trunc i96 %tx_pkgInfoFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln2132"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:2 %store_ln2132 = store i32 %trunc_ln2132, i32 %info_type

]]></Node>
<StgValue><ssdm name="store_ln2132"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %tmp_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %tx_pkgInfoFifo_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="29" op_0_bw="29" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:4 %tmp_3_i = partselect i29 @_ssdm_op_PartSelect.i29.i96.i32.i32, i96 %tx_pkgInfoFifo_read, i32 64, i32 92

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="29" op_1_bw="29" op_2_bw="0">
<![CDATA[
if.then.i:5 %store_ln2132 = store i29 %tmp_3_i, i29 %info_words_V

]]></Node>
<StgValue><ssdm name="store_ln2132"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:6 %icmp_ln2134 = icmp_eq  i32 %tmp_2_i, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln2134"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:7 %icmp_ln2136 = icmp_eq  i32 %trunc_ln2132, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln2136"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:8 %br_ln2134 = br i1 %icmp_ln2134, void %if.else7.i, void %if.then4.i

]]></Node>
<StgValue><ssdm name="br_ln2134"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln2134" val="0"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln2134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.else7.i:0 %select_ln2147 = select i1 %icmp_ln2136, i3 4, i3 5

]]></Node>
<StgValue><ssdm name="select_ln2147"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln2134" val="0"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln2134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
if.else7.i:1 %br_ln0 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln2134" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln2134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
if.then4.i:0 %select_ln2144 = select i1 %icmp_ln2136, i3 1, i3 2

]]></Node>
<StgValue><ssdm name="select_ln2144"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-1"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln2134" val="1"/>
</and_exp><and_exp><literal name="state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="icmp_ln2134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
if.then4.i:1 %br_ln2144 = br void %sw.epilog.i

]]></Node>
<StgValue><ssdm name="br_ln2144"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0">
<![CDATA[
sw.epilog.i:0 %state_flag_22_i = phi i1 %state_flag_17_i, void %if.end106.i, i1 %state_flag_13_i, void %if.end85.i, i1 %state_flag_10_i, void %if.end66.i, i1 %state_flag_4_i, void %if.end30.i, i1 0, void %sw.bb.i, i1 1, void %if.else7.i, i1 1, void %if.then4.i, i1 %currWord_last_V_2, void %if.then33.i, i1 0, void %sw.bb31.i, i1 %state_flag_20_i, void %if.end127.i, i1 0, void %sw.bb107.i

]]></Node>
<StgValue><ssdm name="state_flag_22_i"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0">
<![CDATA[
sw.epilog.i:1 %state_new_22_i = phi i3 %zext_ln2265, void %if.end106.i, i3 %zext_ln2243, void %if.end85.i, i3 %zext_ln2220, void %if.end66.i, i3 %sext_ln2180, void %if.end30.i, i3 0, void %sw.bb.i, i3 %select_ln2147, void %if.else7.i, i3 %select_ln2144, void %if.then4.i, i3 0, void %if.then33.i, i3 0, void %sw.bb31.i, i3 %state_new_20_i, void %if.end127.i, i3 0, void %sw.bb107.i

]]></Node>
<StgValue><ssdm name="state_new_22_i"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0">
<![CDATA[
sw.epilog.i:2 %wordCounter_V_flag_13_i = phi i1 %wordCounter_V_flag_10_i, void %if.end106.i, i1 %wordCounter_V_flag_8_i, void %if.end85.i, i1 %wordCounter_V_flag_6_i, void %if.end66.i, i1 %wordCounter_V_flag_2_i, void %if.end30.i, i1 0, void %sw.bb.i, i1 1, void %if.else7.i, i1 1, void %if.then4.i, i1 1, void %if.then33.i, i1 0, void %sw.bb31.i, i1 1, void %if.end127.i, i1 0, void %sw.bb107.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_flag_13_i"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0">
<![CDATA[
sw.epilog.i:3 %wordCounter_V_new_13_i = phi i8 %wordCounter_V_new_10_i, void %if.end106.i, i8 %wordCounter_V_new_8_i, void %if.end85.i, i8 %wordCounter_V_new_6_i, void %if.end66.i, i8 %wordCounter_V_new_2_i, void %if.end30.i, i8 0, void %sw.bb.i, i8 0, void %if.else7.i, i8 0, void %if.then4.i, i8 %select_ln2190, void %if.then33.i, i8 0, void %sw.bb31.i, i8 %wordCounter_V_new_11_i, void %if.end127.i, i8 0, void %sw.bb107.i

]]></Node>
<StgValue><ssdm name="wordCounter_V_new_13_i"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.i:4 %br_ln0 = br i1 %wordCounter_V_flag_13_i, void %sw.epilog.new2.i, void %mergeST1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wordCounter_V_flag_13_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
mergeST1.i:0 %store_ln2133 = store i8 %wordCounter_V_new_13_i, i8 %wordCounter_V

]]></Node>
<StgValue><ssdm name="store_ln2133"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="wordCounter_V_flag_13_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
mergeST1.i:1 %br_ln0 = br void %sw.epilog.new2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog.new2.i:0 %br_ln2258 = br i1 %state_flag_22_i, void %tx_pkg_arbiter<64>.exit, void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln2258"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_flag_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
mergeST.i:0 %store_ln2149 = store i3 %state_new_22_i, i3 %state

]]></Node>
<StgValue><ssdm name="store_ln2149"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_flag_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1 %br_ln0 = br void %tx_pkg_arbiter<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end105.i:3 %currWord_last_V_11 = phi i1 1, void %if.then96.i, i1 %currWord_last_V_6, void %if.then88.i

]]></Node>
<StgValue><ssdm name="currWord_last_V_11"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
if.end105.i:4 %tmp_8 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read_2, i128 72, i1 %currWord_last_V_11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="3"/>
<literal name="tmp_i_143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end105.i:5 %write_ln2263 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rawPayFifo, i128 %tmp_8

]]></Node>
<StgValue><ssdm name="write_ln2263"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="2"/>
<literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end84.i:5 %write_ln2241 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rethMerge2rethShift, i128 %tmp_7

]]></Node>
<StgValue><ssdm name="write_ln2241"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end65.i:3 %currWord_last_V_9 = phi i1 1, void %if.then57.i, i1 %currWord_last_V_4, void %if.then49.i

]]></Node>
<StgValue><ssdm name="currWord_last_V_9"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
if.end65.i:5 %tmp_6 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_mem_read_data_read, i128 72, i1 %currWord_last_V_9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="1"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end65.i:6 %write_ln2218 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_split2aethShift, i128 %tmp_6

]]></Node>
<StgValue><ssdm name="write_ln2218"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-3"/>
<literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then33.i:7 %write_ln2195 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rethMerge2rethShift, i128 %tmp

]]></Node>
<StgValue><ssdm name="write_ln2195"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end29.i:3 %currWord_last_V_8 = phi i1 1, void %if.then21.i, i1 %currWord_last_V_1, void %if.then16.i

]]></Node>
<StgValue><ssdm name="currWord_last_V_8"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
if.end29.i:4 %tmp_5 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read_1, i128 72, i1 %currWord_last_V_8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-4"/>
<literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end29.i:5 %write_ln2178 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_split2aethShift, i128 %tmp_5

]]></Node>
<StgValue><ssdm name="write_ln2178"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end127.i:3 %currWord_last_V_7 = phi i1 1, void %if.then117.i, i1 %currWord_last_V, void %if.then109.i

]]></Node>
<StgValue><ssdm name="currWord_last_V_7"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="1">
<![CDATA[
if.end127.i:4 %tmp_4 = bitset i128 @_ssdm_op_BitSet.i128.i128.i128.i1, i128 %s_axis_tx_data_read, i128 72, i1 %currWord_last_V_7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_load" val="-2"/>
<literal name="tmp_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end127.i:5 %write_ln2285 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_rawPayFifo, i128 %tmp_4

]]></Node>
<StgValue><ssdm name="write_ln2285"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0">
<![CDATA[
tx_pkg_arbiter<64>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
