$date
	Wed Nov  9 00:11:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Onefull_adder_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$scope module inst $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 " co $end
$var wire 1 & y $end
$var wire 1 ' x $end
$var wire 1 ! s $end
$var wire 1 ( c $end
$scope module h1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 ( c $end
$var reg 1 ' s $end
$upscope $end
$scope module h2 $end
$var wire 1 ' a $end
$var wire 1 % b $end
$var reg 1 & c $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
1'
0%
1$
#15
1"
1&
0!
1%
#20
0"
0&
1!
0%
0$
1#
#25
1"
1&
0!
1%
#30
0&
1(
0'
0%
1$
#35
1!
1%
#40
0"
0!
0(
0%
0$
0#
