

================================================================
== Vivado HLS Report for 'aes128_sub_bytes_hw'
================================================================
* Date:           Tue Apr  9 22:40:14 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.576|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 0" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 17 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 18 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [16 x i8]* %state, i64 0, i64 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 19 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 20 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 21 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 21 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 22 'load' 'state_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 2" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 23 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 24 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 3" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 25 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 26 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 27 'load' 'state_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 28 'load' 'state_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 4" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 29 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 30 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr [16 x i8]* %state, i64 0, i64 5" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 31 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 32 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 33 [1/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 33 'load' 'state_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 34 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 6" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 35 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (2.32ns)   --->   "%state_load_6 = load i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 36 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr [16 x i8]* %state, i64 0, i64 7" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 37 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (2.32ns)   --->   "%state_load_7 = load i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 38 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 39 [1/2] (2.32ns)   --->   "%state_load_6 = load i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 39 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 40 [1/2] (2.32ns)   --->   "%state_load_7 = load i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 40 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr [16 x i8]* %state, i64 0, i64 8" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 41 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (2.32ns)   --->   "%state_load_8 = load i8* %state_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 42 'load' 'state_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr [16 x i8]* %state, i64 0, i64 9" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 43 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (2.32ns)   --->   "%state_load_9 = load i8* %state_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 44 'load' 'state_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 45 [1/2] (2.32ns)   --->   "%state_load_8 = load i8* %state_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 45 'load' 'state_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 46 [1/2] (2.32ns)   --->   "%state_load_9 = load i8* %state_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 46 'load' 'state_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr [16 x i8]* %state, i64 0, i64 10" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 47 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [2/2] (2.32ns)   --->   "%state_load_10 = load i8* %state_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 48 'load' 'state_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr [16 x i8]* %state, i64 0, i64 11" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 49 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (2.32ns)   --->   "%state_load_11 = load i8* %state_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 50 'load' 'state_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 51 [1/2] (2.32ns)   --->   "%state_load_10 = load i8* %state_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 51 'load' 'state_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 52 [1/2] (2.32ns)   --->   "%state_load_11 = load i8* %state_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 52 'load' 'state_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr [16 x i8]* %state, i64 0, i64 12" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 53 'getelementptr' 'state_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [2/2] (2.32ns)   --->   "%state_load_12 = load i8* %state_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 54 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr [16 x i8]* %state, i64 0, i64 13" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 55 'getelementptr' 'state_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (2.32ns)   --->   "%state_load_13 = load i8* %state_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 56 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %state_load to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 57 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%sbox_hw_addr = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_s" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 58 'getelementptr' 'sbox_hw_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [2/2] (3.25ns)   --->   "%sbox_hw_load = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 59 'load' 'sbox_hw_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = zext i8 %state_load_1 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 60 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%sbox_hw_addr_1 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 61 'getelementptr' 'sbox_hw_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [2/2] (3.25ns)   --->   "%sbox_hw_load_1 = load i8* %sbox_hw_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 62 'load' 'sbox_hw_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 63 [1/2] (2.32ns)   --->   "%state_load_12 = load i8* %state_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 63 'load' 'state_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 64 [1/2] (2.32ns)   --->   "%state_load_13 = load i8* %state_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 64 'load' 'state_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr [16 x i8]* %state, i64 0, i64 14" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 65 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [2/2] (2.32ns)   --->   "%state_load_14 = load i8* %state_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 66 'load' 'state_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr [16 x i8]* %state, i64 0, i64 15" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 67 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [2/2] (2.32ns)   --->   "%state_load_15 = load i8* %state_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 68 'load' 'state_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 69 [1/2] (3.25ns)   --->   "%sbox_hw_load = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 69 'load' 'sbox_hw_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 70 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load, i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 71 [1/2] (3.25ns)   --->   "%sbox_hw_load_1 = load i8* %sbox_hw_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 71 'load' 'sbox_hw_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 72 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_1, i8* %state_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %state_load_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 73 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%sbox_hw_addr_2 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_2" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 74 'getelementptr' 'sbox_hw_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [2/2] (3.25ns)   --->   "%sbox_hw_load_2 = load i8* %sbox_hw_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 75 'load' 'sbox_hw_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = zext i8 %state_load_3 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 76 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%sbox_hw_addr_3 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_3" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 77 'getelementptr' 'sbox_hw_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [2/2] (3.25ns)   --->   "%sbox_hw_load_3 = load i8* %sbox_hw_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 78 'load' 'sbox_hw_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 79 [1/2] (2.32ns)   --->   "%state_load_14 = load i8* %state_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 79 'load' 'state_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 80 [1/2] (2.32ns)   --->   "%state_load_15 = load i8* %state_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 80 'load' 'state_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 81 [1/2] (3.25ns)   --->   "%sbox_hw_load_2 = load i8* %sbox_hw_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 81 'load' 'sbox_hw_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 82 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_2, i8* %state_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 83 [1/2] (3.25ns)   --->   "%sbox_hw_load_3 = load i8* %sbox_hw_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 83 'load' 'sbox_hw_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 84 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_3, i8* %state_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %state_load_4 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 85 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%sbox_hw_addr_4 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_4" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 86 'getelementptr' 'sbox_hw_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [2/2] (3.25ns)   --->   "%sbox_hw_load_4 = load i8* %sbox_hw_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 87 'load' 'sbox_hw_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = zext i8 %state_load_5 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 88 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%sbox_hw_addr_5 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 89 'getelementptr' 'sbox_hw_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (3.25ns)   --->   "%sbox_hw_load_5 = load i8* %sbox_hw_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 90 'load' 'sbox_hw_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 5.57>
ST_11 : Operation 91 [1/2] (3.25ns)   --->   "%sbox_hw_load_4 = load i8* %sbox_hw_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 91 'load' 'sbox_hw_load_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 92 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_4, i8* %state_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 93 [1/2] (3.25ns)   --->   "%sbox_hw_load_5 = load i8* %sbox_hw_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 93 'load' 'sbox_hw_load_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 94 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_5, i8* %state_addr_5, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 94 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_6 = zext i8 %state_load_6 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 95 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%sbox_hw_addr_6 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_6" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 96 'getelementptr' 'sbox_hw_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (3.25ns)   --->   "%sbox_hw_load_6 = load i8* %sbox_hw_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 97 'load' 'sbox_hw_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7 = zext i8 %state_load_7 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 98 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%sbox_hw_addr_7 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_7" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 99 'getelementptr' 'sbox_hw_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [2/2] (3.25ns)   --->   "%sbox_hw_load_7 = load i8* %sbox_hw_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 100 'load' 'sbox_hw_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 5.57>
ST_12 : Operation 101 [1/2] (3.25ns)   --->   "%sbox_hw_load_6 = load i8* %sbox_hw_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 101 'load' 'sbox_hw_load_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 102 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_6, i8* %state_addr_6, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 103 [1/2] (3.25ns)   --->   "%sbox_hw_load_7 = load i8* %sbox_hw_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 103 'load' 'sbox_hw_load_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 104 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_7, i8* %state_addr_7, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = zext i8 %state_load_8 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 105 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sbox_hw_addr_8 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_8" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 106 'getelementptr' 'sbox_hw_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/2] (3.25ns)   --->   "%sbox_hw_load_8 = load i8* %sbox_hw_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 107 'load' 'sbox_hw_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_9 = zext i8 %state_load_9 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 108 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sbox_hw_addr_9 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_9" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 109 'getelementptr' 'sbox_hw_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (3.25ns)   --->   "%sbox_hw_load_9 = load i8* %sbox_hw_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 110 'load' 'sbox_hw_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 5.57>
ST_13 : Operation 111 [1/2] (3.25ns)   --->   "%sbox_hw_load_8 = load i8* %sbox_hw_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 111 'load' 'sbox_hw_load_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 112 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_8, i8* %state_addr_8, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 113 [1/2] (3.25ns)   --->   "%sbox_hw_load_9 = load i8* %sbox_hw_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 113 'load' 'sbox_hw_load_9' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 114 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_9, i8* %state_addr_9, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 114 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_s_3 = zext i8 %state_load_10 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 115 'zext' 'tmp_s_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%sbox_hw_addr_10 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_s_3" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 116 'getelementptr' 'sbox_hw_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [2/2] (3.25ns)   --->   "%sbox_hw_load_10 = load i8* %sbox_hw_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 117 'load' 'sbox_hw_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_10 = zext i8 %state_load_11 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 118 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%sbox_hw_addr_11 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_10" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 119 'getelementptr' 'sbox_hw_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [2/2] (3.25ns)   --->   "%sbox_hw_load_11 = load i8* %sbox_hw_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 120 'load' 'sbox_hw_load_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 121 [1/2] (3.25ns)   --->   "%sbox_hw_load_10 = load i8* %sbox_hw_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 121 'load' 'sbox_hw_load_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 122 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_10, i8* %state_addr_10, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 123 [1/2] (3.25ns)   --->   "%sbox_hw_load_11 = load i8* %sbox_hw_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 123 'load' 'sbox_hw_load_11' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 124 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_11, i8* %state_addr_11, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_11 = zext i8 %state_load_12 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 125 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%sbox_hw_addr_12 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_11" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 126 'getelementptr' 'sbox_hw_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [2/2] (3.25ns)   --->   "%sbox_hw_load_12 = load i8* %sbox_hw_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 127 'load' 'sbox_hw_load_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_12 = zext i8 %state_load_13 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 128 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%sbox_hw_addr_13 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_12" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 129 'getelementptr' 'sbox_hw_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [2/2] (3.25ns)   --->   "%sbox_hw_load_13 = load i8* %sbox_hw_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 130 'load' 'sbox_hw_load_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 5.57>
ST_15 : Operation 131 [1/2] (3.25ns)   --->   "%sbox_hw_load_12 = load i8* %sbox_hw_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 131 'load' 'sbox_hw_load_12' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 132 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_12, i8* %state_addr_12, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 132 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 133 [1/2] (3.25ns)   --->   "%sbox_hw_load_13 = load i8* %sbox_hw_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 133 'load' 'sbox_hw_load_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 134 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_13, i8* %state_addr_13, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_13 = zext i8 %state_load_14 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 135 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%sbox_hw_addr_14 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_13" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 136 'getelementptr' 'sbox_hw_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [2/2] (3.25ns)   --->   "%sbox_hw_load_14 = load i8* %sbox_hw_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 137 'load' 'sbox_hw_load_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_14 = zext i8 %state_load_15 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 138 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%sbox_hw_addr_15 = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_14" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 139 'getelementptr' 'sbox_hw_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [2/2] (3.25ns)   --->   "%sbox_hw_load_15 = load i8* %sbox_hw_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 140 'load' 'sbox_hw_load_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 5.57>
ST_16 : Operation 141 [1/2] (3.25ns)   --->   "%sbox_hw_load_14 = load i8* %sbox_hw_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 141 'load' 'sbox_hw_load_14' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 142 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_14, i8* %state_addr_14, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 143 [1/2] (3.25ns)   --->   "%sbox_hw_load_15 = load i8* %sbox_hw_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 143 'load' 'sbox_hw_load_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 144 [1/1] (2.32ns)   --->   "store i8 %sbox_hw_load_15, i8* %state_addr_15, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:75]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:77]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', AES_HLS_ECE1155/src/aes_hw.cpp:75) [3]  (0 ns)
	'load' operation ('state_load', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'state' [4]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'state' [4]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'state' [16]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_4', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'state' [28]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_6', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'state' [40]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_8', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'state' [52]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_10', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'state' [64]  (2.32 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sbox_hw_addr', AES_HLS_ECE1155/src/aes_hw.cpp:75) [6]  (0 ns)
	'load' operation ('sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [7]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [7]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75) of variable 'sbox_hw_load', AES_HLS_ECE1155/src/aes_hw.cpp:75 on array 'state' [8]  (2.32 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [19]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75) of variable 'sbox_hw_load_2', AES_HLS_ECE1155/src/aes_hw.cpp:75 on array 'state' [20]  (2.32 ns)

 <State 11>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_4', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [31]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75) of variable 'sbox_hw_load_4', AES_HLS_ECE1155/src/aes_hw.cpp:75 on array 'state' [32]  (2.32 ns)

 <State 12>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_6', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [43]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75) of variable 'sbox_hw_load_6', AES_HLS_ECE1155/src/aes_hw.cpp:75 on array 'state' [44]  (2.32 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_8', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [55]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75) of variable 'sbox_hw_load_8', AES_HLS_ECE1155/src/aes_hw.cpp:75 on array 'state' [56]  (2.32 ns)

 <State 14>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_10', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [67]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75) of variable 'sbox_hw_load_10', AES_HLS_ECE1155/src/aes_hw.cpp:75 on array 'state' [68]  (2.32 ns)

 <State 15>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_12', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [79]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75) of variable 'sbox_hw_load_12', AES_HLS_ECE1155/src/aes_hw.cpp:75 on array 'state' [80]  (2.32 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('sbox_hw_load_14', AES_HLS_ECE1155/src/aes_hw.cpp:75) on array 'sbox_hw' [91]  (3.25 ns)
	'store' operation (AES_HLS_ECE1155/src/aes_hw.cpp:75) of variable 'sbox_hw_load_14', AES_HLS_ECE1155/src/aes_hw.cpp:75 on array 'state' [92]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
