// Seed: 1843505743
module module_0 (
    output logic id_0,
    input  tri0  id_1
);
  assign id_0 = (1'd0);
  localparam id_3 = 1'h0 ==? 1;
  initial begin : LABEL_0
    if (1) id_0 <= id_3;
    if (1) disable id_4;
  end
  assign module_1.id_2 = 0;
  parameter id_5 = id_3;
endmodule
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output wire module_1,
    output logic id_3,
    output supply1 id_4,
    input tri id_5
);
  always_latch @(posedge id_5 or posedge id_5) begin : LABEL_0
    id_3 <= id_1 == -1;
  end
  module_0 modCall_1 (
      id_3,
      id_0
  );
endmodule
