2  /*n_tbl*/
2  /*nreg*/
/*loop2 for n_tbl*/
81  /*n_entry*/
0     /*tblidx_min*/
0x30  /*sensorMode of this tbl*/
80  /*expidx0_tvscale*/
16  /*exp_tvscale*/
2  /*n_burst_tbl*/
0x10
0
0x04
0  /*template*/
/*loop1 for n_burst_tbl*/
19  /*n_entry_burst*/
2   /*nbyte_entry*/
0   /*burstidx_min*/
2   /*nreg_involved*/
/*loop0 for nreg_involved*/
0   /*reg# in template*/
3   /*lsb right shift*/
8   /*lsb left shift*/
8   /*nbit_mask*/
1   /*reg# in template*/
0   /*lsb right shift*/
8   /*lsb left shift*/
3   /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
51
2
27
2
4
2
238
1
217
1
197
1
178
1
159
1
142
1
125
1
109
1
93
1
78
1
64
1
51
1
38
1
25
1
13
1
2
1
/*end contains*/
/*loop1 for n_burst_tbl*/
62  /*n_entry_burst*/
1   /*nbyte_entry*/
19   /*burstidx_min*/
2   /*nreg_involved*/
/*loop0 for nreg_involved*/
0   /*reg# in template*/
3   /*lsb right shift*/
8   /*lsb left shift*/
8   /*nbit_mask*/
1   /*reg# in template*/
0   /*lsb right shift*/
8   /*lsb left shift*/
3   /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
247
237
226
217
208
199
190
182
175
167
160
153
147
141
135
129
123
118
113
108
104
99
95
91
87
84
80
77
73
70
67
64
62
59
57
54
52
50
48
46
44
42
40
38
37
35
34
32
31
30
28
27
26
25
24
23
22
21
20
19
18
18
/*end contains*/
/*end loop1*/
0
0  /*vtable n_vtbl def_vtype(0:no used)*/
0
0
64  /*etable n_eidx emin escale in evtbl*/
/*loop2 for n_tbl*/
81  /*n_entry*/
0     /*tblidx_min*/
0x40  /*sensorMode of this tbl*/
48  /*expidx0_tvscale*/
16  /*exp_tvscale*/
2  /*n_burst_tbl*/
0x10
0
0x04
0  /*template*/
/*loop1 for n_burst_tbl*/
35  /*n_entry_burst*/
2   /*nbyte_entry*/
0   /*burstidx_min*/
2   /*nreg_involved*/
/*loop0 for nreg_involved*/
0   /*reg# in template*/
3   /*lsb right shift*/
8   /*lsb left shift*/
8   /*nbit_mask*/
1   /*reg# in template*/
0   /*lsb right shift*/
8   /*lsb left shift*/
3   /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
101
4
53
4
8
4
220
3
178
3
138
3
99
3
63
3
27
3
250
2
217
2
187
2
157
2
129
2
101
2
75
2
51
2
27
2
4
2
238
1
217
1
197
1
178
1
159
1
142
1
125
1
109
1
93
1
78
1
64
1
51
1
38
1
25
1
13
1
2
1
/*end contains*/
/*loop1 for n_burst_tbl*/
46  /*n_entry_burst*/
1   /*nbyte_entry*/
35   /*burstidx_min*/
2   /*nreg_involved*/
/*loop0 for nreg_involved*/
0   /*reg# in template*/
3   /*lsb right shift*/
8   /*lsb left shift*/
8   /*nbit_mask*/
1   /*reg# in template*/
0   /*lsb right shift*/
8   /*lsb left shift*/
3   /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
247
237
226
217
208
199
190
182
175
167
160
153
147
141
135
129
123
118
113
108
104
99
95
91
87
84
80
77
73
70
67
64
62
59
57
54
52
50
48
46
44
42
40
38
37
35
/*end contains*/
/*end loop1*/
0
0  /*vtable n_vtbl def_vtype(0:no used)*/
0
0
64  /*etable n_eidx emin escale in N-th ev*/
/*end loop2*/
