/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x58)
#define image_0_initialization_task        (0x58)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1320)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1320)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0xdec)
#define image_0_ghost_reporting_1st_wakeup_request        (0xdec)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x648)
#define image_0_budget_allocator_1st_wakeup_request        (0x648)
#define image_0_start_task_debug_routine        (0xac)
#define image_0_debug_routine        (0xac)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x190)
#define image_0_ds_tx_task_wakeup_request        (0x190)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xce4)
#define image_0_flush_task_1st_wakeup_request        (0xce4)
#define image_0_debug_routine_handler        (0xc)
#define image_0_ds_tx_scheduling_update_status        (0x43c)
#define image_0_ds_tx_scheduling_action_not_valid        (0x4c0)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0x618)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0x628)
#define image_0_complex_scheduler_update_dwrr_queues        (0x638)
#define image_0_basic_rate_limiter_complex_scheduler        (0x95c)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x994)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x9c8)
#define image_0_basic_rate_limiter_queue_with_bs        (0xa1c)
#define image_0_complex_rate_limiter_queue_sir        (0xa58)
#define image_0_complex_rate_limiter_queue_pir        (0xa94)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0xad0)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0xb0c)
#define image_0_basic_scheduler_update_dwrr        (0xbe4)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0xe78)
#define image_1_processing_wakeup_request        (0xe78)
#define image_1_start_task_debug_routine        (0x52d8)
#define image_1_debug_routine        (0x52d8)
#define image_1_start_task_cpu_rx_wakeup_request        (0x6244)
#define image_1_cpu_rx_wakeup_request        (0x6244)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x691c)
#define image_1_cpu_recycle_wakeup_request        (0x691c)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6a70)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6a70)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6564)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x6564)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x53fc)
#define image_1_cpu_rx_copy_wakeup_request        (0x53fc)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x6b34)
#define image_1_spdsvc_gen_wakeup_request        (0x6b34)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7c68)
#define image_1_common_reprocessing_wakeup_request        (0x7c68)
#define image_1_debug_routine_handler        (0xc)
#define image_1_action_exception        (0x58)
#define image_1_processing_header_update_length_calc        (0x2c14)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2ce0)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2ce8)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2cf0)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2d04)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2d14)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2d24)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2d44)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2d50)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2d74)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2d80)
#define image_1_tcam_cmd_ic_submit        (0x4020)
#define image_1_tcam_cmd_outer_tpid        (0x4064)
#define image_1_tcam_cmd_inner_tpid        (0x407c)
#define image_1_tcam_cmd_ethertype        (0x4094)
#define image_1_tcam_cmd_outer_vid        (0x40ac)
#define image_1_tcam_cmd_inner_vid        (0x40c4)
#define image_1_tcam_cmd_outer_pbit        (0x40dc)
#define image_1_tcam_cmd_inner_pbit        (0x40f4)
#define image_1_tcam_cmd_vlan_num        (0x410c)
#define image_1_tcam_cmd_ip_protocol        (0x4124)
#define image_1_tcam_cmd_l3_protocol        (0x413c)
#define image_1_tcam_cmd_tos        (0x4154)
#define image_1_tcam_cmd_network_layer        (0x416c)
#define image_1_tcam_cmd_ingress_port        (0x418c)
#define image_1_tcam_cmd_gem_flow        (0x41a4)
#define image_1_tcam_cmd_ipv6_label        (0x41bc)
#define image_1_tcam_cmd_src_ip        (0x41e8)
#define image_1_tcam_cmd_src_ipv6_masked        (0x423c)
#define image_1_tcam_cmd_dst_ip        (0x4270)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x42c4)
#define image_1_tcam_cmd_src_port        (0x42f8)
#define image_1_tcam_cmd_dst_port        (0x4310)
#define image_1_tcam_cmd_src_mac        (0x4328)
#define image_1_tcam_cmd_dst_mac        (0x4354)
#define image_1_tcam_cmd_generic_l2        (0x4380)
#define image_1_tcam_cmd_generic_l3        (0x43b4)
#define image_1_tcam_cmd_generic_l4        (0x43e8)
#define image_1_gpe_cmd_replace_16        (0x49a8)
#define image_1_gpe_cmd_replace_32        (0x49b0)
#define image_1_gpe_cmd_replace_bits_16        (0x49c8)
#define image_1_gpe_cmd_copy_bits_16        (0x49e8)
#define image_1_gpe_cmd_skip_if        (0x4a18)
#define image_1_gpe_vlan_action_cmd_drop        (0x4a38)
#define image_1_gpe_vlan_action_cmd_dscp        (0x4a3c)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy        (0x4a8c)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0xf9c)
#define image_2_processing_wakeup_request        (0xf9c)
#define image_2_start_task_cpu_tx_wakeup_request        (0x53fc)
#define image_2_cpu_tx_wakeup_request        (0x53fc)
#define image_2_cpu_tx_read_ring_indices        (0x53fc)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x5a7c)
#define image_2_cpu_recycle_wakeup_request        (0x5a7c)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x6028)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x6028)
#define image_2_start_task_timer_common_task_wakeup_request        (0x5bd0)
#define image_2_timer_common_task_wakeup_request        (0x5bd0)
#define image_2_debug_routine_handler        (0xc)
#define image_2_action_exception        (0x17c)
#define image_2_processing_header_update_length_calc        (0x2d38)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2e04)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2e0c)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2e14)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2e28)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2e38)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2e48)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2e68)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2e74)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2e98)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2ea4)
#define image_2_tcam_cmd_ic_submit        (0x4144)
#define image_2_tcam_cmd_outer_tpid        (0x4188)
#define image_2_tcam_cmd_inner_tpid        (0x41a0)
#define image_2_tcam_cmd_ethertype        (0x41b8)
#define image_2_tcam_cmd_outer_vid        (0x41d0)
#define image_2_tcam_cmd_inner_vid        (0x41e8)
#define image_2_tcam_cmd_outer_pbit        (0x4200)
#define image_2_tcam_cmd_inner_pbit        (0x4218)
#define image_2_tcam_cmd_vlan_num        (0x4230)
#define image_2_tcam_cmd_ip_protocol        (0x4248)
#define image_2_tcam_cmd_l3_protocol        (0x4260)
#define image_2_tcam_cmd_tos        (0x4278)
#define image_2_tcam_cmd_network_layer        (0x4290)
#define image_2_tcam_cmd_ingress_port        (0x42b0)
#define image_2_tcam_cmd_gem_flow        (0x42c8)
#define image_2_tcam_cmd_ipv6_label        (0x42e0)
#define image_2_tcam_cmd_src_ip        (0x430c)
#define image_2_tcam_cmd_src_ipv6_masked        (0x4360)
#define image_2_tcam_cmd_dst_ip        (0x4394)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x43e8)
#define image_2_tcam_cmd_src_port        (0x441c)
#define image_2_tcam_cmd_dst_port        (0x4434)
#define image_2_tcam_cmd_src_mac        (0x444c)
#define image_2_tcam_cmd_dst_mac        (0x4478)
#define image_2_tcam_cmd_generic_l2        (0x44a4)
#define image_2_tcam_cmd_generic_l3        (0x44d8)
#define image_2_tcam_cmd_generic_l4        (0x450c)
#define image_2_gpe_cmd_replace_16        (0x4acc)
#define image_2_gpe_cmd_replace_32        (0x4ad4)
#define image_2_gpe_cmd_replace_bits_16        (0x4aec)
#define image_2_gpe_cmd_copy_bits_16        (0x4b0c)
#define image_2_gpe_cmd_skip_if        (0x4b3c)
#define image_2_gpe_vlan_action_cmd_drop        (0x4b5c)
#define image_2_gpe_vlan_action_cmd_dscp        (0x4b60)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy        (0x4bb0)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x748)
#define image_3_us_tx_task_1st_wakeup_request        (0x748)
#define image_3_us_tx_task_wakeup_request        (0x748)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1d34)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1d34)
#define image_3_start_task_epon_tx_task_wakeup_request        (0xddc)
#define image_3_epon_tx_task_wakeup_request        (0xddc)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x111c)
#define image_3_budget_allocator_1st_wakeup_request        (0x111c)
#define image_3_start_task_debug_routine        (0x58)
#define image_3_debug_routine        (0x58)
#define image_3_start_task_gpon_control_wakeup_request        (0x5a0)
#define image_3_gpon_control_wakeup_request        (0x5a0)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1480)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1480)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x1830)
#define image_3_flush_task_1st_wakeup_request        (0x1830)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1aa4)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1aa4)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0xbe0)
#define image_3_scheduling_action_not_valid        (0xcdc)
#define image_3_basic_scheduler_update_dwrr        (0xf78)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0x10d8)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0x10e8)
#define image_3_complex_scheduler_update_dwrr_queues        (0x10f8)
#define image_3_basic_rate_limiter_complex_scheduler        (0x1540)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0x1578)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0x15ac)
#define image_3_basic_rate_limiter_queue_with_bs        (0x1600)
#define image_3_ovl_rate_limiter        (0x163c)
#define image_3_complex_rate_limiter_queue_sir        (0x1650)
#define image_3_complex_rate_limiter_queue_pir        (0x168c)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0x16c8)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x1704)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0xf9c)
#define image_4_processing_wakeup_request        (0xf9c)
#define image_4_start_task_debug_routine        (0x58)
#define image_4_debug_routine        (0x58)
#define image_4_start_task_dhd_tx_complete_wakeup_request        (0x56f4)
#define image_4_dhd_tx_complete_wakeup_request        (0x56f4)
#define image_4_start_task_dhd_rx_complete_wakeup_request        (0x5a34)
#define image_4_dhd_rx_complete_wakeup_request        (0x5a34)
#define image_4_debug_routine_handler        (0xc)
#define image_4_action_exception        (0x17c)
#define image_4_processing_header_update_length_calc        (0x2d38)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2e04)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2e0c)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2e14)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2e28)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2e38)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2e48)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2e68)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2e74)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2e98)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2ea4)
#define image_4_tcam_cmd_ic_submit        (0x4144)
#define image_4_tcam_cmd_outer_tpid        (0x4188)
#define image_4_tcam_cmd_inner_tpid        (0x41a0)
#define image_4_tcam_cmd_ethertype        (0x41b8)
#define image_4_tcam_cmd_outer_vid        (0x41d0)
#define image_4_tcam_cmd_inner_vid        (0x41e8)
#define image_4_tcam_cmd_outer_pbit        (0x4200)
#define image_4_tcam_cmd_inner_pbit        (0x4218)
#define image_4_tcam_cmd_vlan_num        (0x4230)
#define image_4_tcam_cmd_ip_protocol        (0x4248)
#define image_4_tcam_cmd_l3_protocol        (0x4260)
#define image_4_tcam_cmd_tos        (0x4278)
#define image_4_tcam_cmd_network_layer        (0x4290)
#define image_4_tcam_cmd_ingress_port        (0x42b0)
#define image_4_tcam_cmd_gem_flow        (0x42c8)
#define image_4_tcam_cmd_ipv6_label        (0x42e0)
#define image_4_tcam_cmd_src_ip        (0x430c)
#define image_4_tcam_cmd_src_ipv6_masked        (0x4360)
#define image_4_tcam_cmd_dst_ip        (0x4394)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x43e8)
#define image_4_tcam_cmd_src_port        (0x441c)
#define image_4_tcam_cmd_dst_port        (0x4434)
#define image_4_tcam_cmd_src_mac        (0x444c)
#define image_4_tcam_cmd_dst_mac        (0x4478)
#define image_4_tcam_cmd_generic_l2        (0x44a4)
#define image_4_tcam_cmd_generic_l3        (0x44d8)
#define image_4_tcam_cmd_generic_l4        (0x450c)
#define image_4_gpe_cmd_replace_16        (0x4acc)
#define image_4_gpe_cmd_replace_32        (0x4ad4)
#define image_4_gpe_cmd_replace_bits_16        (0x4aec)
#define image_4_gpe_cmd_copy_bits_16        (0x4b0c)
#define image_4_gpe_cmd_skip_if        (0x4b3c)
#define image_4_gpe_vlan_action_cmd_drop        (0x4b5c)
#define image_4_gpe_vlan_action_cmd_dscp        (0x4b60)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x4bb0)

#endif

/* IMAGE 5 LABELS */
#ifndef IMAGE_5_CODE_ADDRESSES
#define IMAGE_5_CODE_ADDRESSES

#define image_5_start_task_initialization_task        (0x18)
#define image_5_initialization_task        (0x18)
#define image_5_start_task_processing_wakeup_request        (0xe78)
#define image_5_processing_wakeup_request        (0xe78)
#define image_5_start_task_budget_allocator_1st_wakeup_request        (0x5cf8)
#define image_5_budget_allocator_1st_wakeup_request        (0x5cf8)
#define image_5_start_task_debug_routine        (0x52d8)
#define image_5_debug_routine        (0x52d8)
#define image_5_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x56f4)
#define image_5_service_queues_update_fifo_read_1st_wakeup_request        (0x56f4)
#define image_5_start_task_service_queues_tx_task_wakeup_request        (0x5784)
#define image_5_service_queues_tx_task_wakeup_request        (0x5784)
#define image_5_debug_routine_handler        (0xc)
#define image_5_action_exception        (0x58)
#define image_5_processing_header_update_length_calc        (0x2c14)
#define image_5_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2ce0)
#define image_5_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2ce8)
#define image_5_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2cf0)
#define image_5_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2d04)
#define image_5_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2d14)
#define image_5_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2d24)
#define image_5_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2d44)
#define image_5_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2d50)
#define image_5_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2d74)
#define image_5_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2d80)
#define image_5_tcam_cmd_ic_submit        (0x4020)
#define image_5_tcam_cmd_outer_tpid        (0x4064)
#define image_5_tcam_cmd_inner_tpid        (0x407c)
#define image_5_tcam_cmd_ethertype        (0x4094)
#define image_5_tcam_cmd_outer_vid        (0x40ac)
#define image_5_tcam_cmd_inner_vid        (0x40c4)
#define image_5_tcam_cmd_outer_pbit        (0x40dc)
#define image_5_tcam_cmd_inner_pbit        (0x40f4)
#define image_5_tcam_cmd_vlan_num        (0x410c)
#define image_5_tcam_cmd_ip_protocol        (0x4124)
#define image_5_tcam_cmd_l3_protocol        (0x413c)
#define image_5_tcam_cmd_tos        (0x4154)
#define image_5_tcam_cmd_network_layer        (0x416c)
#define image_5_tcam_cmd_ingress_port        (0x418c)
#define image_5_tcam_cmd_gem_flow        (0x41a4)
#define image_5_tcam_cmd_ipv6_label        (0x41bc)
#define image_5_tcam_cmd_src_ip        (0x41e8)
#define image_5_tcam_cmd_src_ipv6_masked        (0x423c)
#define image_5_tcam_cmd_dst_ip        (0x4270)
#define image_5_tcam_cmd_dst_ipv6_masked        (0x42c4)
#define image_5_tcam_cmd_src_port        (0x42f8)
#define image_5_tcam_cmd_dst_port        (0x4310)
#define image_5_tcam_cmd_src_mac        (0x4328)
#define image_5_tcam_cmd_dst_mac        (0x4354)
#define image_5_tcam_cmd_generic_l2        (0x4380)
#define image_5_tcam_cmd_generic_l3        (0x43b4)
#define image_5_tcam_cmd_generic_l4        (0x43e8)
#define image_5_gpe_cmd_replace_16        (0x49a8)
#define image_5_gpe_cmd_replace_32        (0x49b0)
#define image_5_gpe_cmd_replace_bits_16        (0x49c8)
#define image_5_gpe_cmd_copy_bits_16        (0x49e8)
#define image_5_gpe_cmd_skip_if        (0x4a18)
#define image_5_gpe_vlan_action_cmd_drop        (0x4a38)
#define image_5_gpe_vlan_action_cmd_dscp        (0x4a3c)
#define image_5_gpe_vlan_action_cmd_mac_hdr_copy        (0x4a8c)
#define image_5_scheduling_service_queues_update_status        (0x58b0)
#define image_5_scheduling_service_queues_action_not_valid        (0x59a4)
#define image_5_complex_scheduler_update_dwrr_basic_schedulers        (0x5adc)
#define image_5_complex_scheduler_update_dwrr_complex_schedulers        (0x5aec)
#define image_5_complex_scheduler_update_dwrr_queues        (0x5afc)
#define image_5_complex_rate_limiter_queue_sir        (0x5b0c)
#define image_5_complex_rate_limiter_queue_pir        (0x5b48)
#define image_5_complex_rate_limiter_basic_scheduler_sir        (0x5b84)
#define image_5_complex_rate_limiter_basic_scheduler_pir        (0x5bc0)
#define image_5_basic_rate_limiter_complex_scheduler        (0x5bfc)
#define image_5_basic_rate_limiter_basic_scheduler_no_cs        (0x5c34)
#define image_5_basic_rate_limiter_queue_with_cs_bs        (0x5c68)
#define image_5_basic_rate_limiter_queue_with_bs        (0x5cbc)

#endif

/* IMAGE 6 LABELS */
#ifndef IMAGE_6_CODE_ADDRESSES
#define IMAGE_6_CODE_ADDRESSES

#define image_6_start_task_initialization_task        (0x18)
#define image_6_initialization_task        (0x18)
#define image_6_start_task_processing_wakeup_request        (0xe78)
#define image_6_processing_wakeup_request        (0xe78)
#define image_6_start_task_debug_routine        (0x52d8)
#define image_6_debug_routine        (0x52d8)
#define image_6_start_task_dhd_tx_post_wakeup_request        (0x5b80)
#define image_6_dhd_tx_post_wakeup_request        (0x5b80)
#define image_6_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x5b28)
#define image_6_dhd_tx_post_update_fifo_wakeup_request        (0x5b28)
#define image_6_start_task_dhd_timer_1st_wakeup_request        (0x56f4)
#define image_6_dhd_timer_1st_wakeup_request        (0x56f4)
#define image_6_start_task_dhd_mcast_wakeup_request        (0x67ac)
#define image_6_dhd_mcast_wakeup_request        (0x67ac)
#define image_6_debug_routine_handler        (0xc)
#define image_6_action_exception        (0x58)
#define image_6_processing_header_update_length_calc        (0x2c14)
#define image_6_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2ce0)
#define image_6_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2ce8)
#define image_6_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2cf0)
#define image_6_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2d04)
#define image_6_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2d14)
#define image_6_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2d24)
#define image_6_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2d44)
#define image_6_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2d50)
#define image_6_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2d74)
#define image_6_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2d80)
#define image_6_tcam_cmd_ic_submit        (0x4020)
#define image_6_tcam_cmd_outer_tpid        (0x4064)
#define image_6_tcam_cmd_inner_tpid        (0x407c)
#define image_6_tcam_cmd_ethertype        (0x4094)
#define image_6_tcam_cmd_outer_vid        (0x40ac)
#define image_6_tcam_cmd_inner_vid        (0x40c4)
#define image_6_tcam_cmd_outer_pbit        (0x40dc)
#define image_6_tcam_cmd_inner_pbit        (0x40f4)
#define image_6_tcam_cmd_vlan_num        (0x410c)
#define image_6_tcam_cmd_ip_protocol        (0x4124)
#define image_6_tcam_cmd_l3_protocol        (0x413c)
#define image_6_tcam_cmd_tos        (0x4154)
#define image_6_tcam_cmd_network_layer        (0x416c)
#define image_6_tcam_cmd_ingress_port        (0x418c)
#define image_6_tcam_cmd_gem_flow        (0x41a4)
#define image_6_tcam_cmd_ipv6_label        (0x41bc)
#define image_6_tcam_cmd_src_ip        (0x41e8)
#define image_6_tcam_cmd_src_ipv6_masked        (0x423c)
#define image_6_tcam_cmd_dst_ip        (0x4270)
#define image_6_tcam_cmd_dst_ipv6_masked        (0x42c4)
#define image_6_tcam_cmd_src_port        (0x42f8)
#define image_6_tcam_cmd_dst_port        (0x4310)
#define image_6_tcam_cmd_src_mac        (0x4328)
#define image_6_tcam_cmd_dst_mac        (0x4354)
#define image_6_tcam_cmd_generic_l2        (0x4380)
#define image_6_tcam_cmd_generic_l3        (0x43b4)
#define image_6_tcam_cmd_generic_l4        (0x43e8)
#define image_6_gpe_cmd_replace_16        (0x49a8)
#define image_6_gpe_cmd_replace_32        (0x49b0)
#define image_6_gpe_cmd_replace_bits_16        (0x49c8)
#define image_6_gpe_cmd_copy_bits_16        (0x49e8)
#define image_6_gpe_cmd_skip_if        (0x4a18)
#define image_6_gpe_vlan_action_cmd_drop        (0x4a38)
#define image_6_gpe_vlan_action_cmd_dscp        (0x4a3c)
#define image_6_gpe_vlan_action_cmd_mac_hdr_copy        (0x4a8c)

#endif

/* IMAGE 7 LABELS */
#ifndef IMAGE_7_CODE_ADDRESSES
#define IMAGE_7_CODE_ADDRESSES

#define image_7_start_task_initialization_task        (0x18)
#define image_7_initialization_task        (0x18)
#define image_7_start_task_processing_wakeup_request        (0xe78)
#define image_7_processing_wakeup_request        (0xe78)
#define image_7_start_task_debug_routine        (0x52d8)
#define image_7_debug_routine        (0x52d8)
#define image_7_debug_routine_handler        (0xc)
#define image_7_action_exception        (0x58)
#define image_7_processing_header_update_length_calc        (0x2c14)
#define image_7_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2ce0)
#define image_7_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2ce8)
#define image_7_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2cf0)
#define image_7_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2d04)
#define image_7_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2d14)
#define image_7_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2d24)
#define image_7_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2d44)
#define image_7_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2d50)
#define image_7_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2d74)
#define image_7_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2d80)
#define image_7_tcam_cmd_ic_submit        (0x4020)
#define image_7_tcam_cmd_outer_tpid        (0x4064)
#define image_7_tcam_cmd_inner_tpid        (0x407c)
#define image_7_tcam_cmd_ethertype        (0x4094)
#define image_7_tcam_cmd_outer_vid        (0x40ac)
#define image_7_tcam_cmd_inner_vid        (0x40c4)
#define image_7_tcam_cmd_outer_pbit        (0x40dc)
#define image_7_tcam_cmd_inner_pbit        (0x40f4)
#define image_7_tcam_cmd_vlan_num        (0x410c)
#define image_7_tcam_cmd_ip_protocol        (0x4124)
#define image_7_tcam_cmd_l3_protocol        (0x413c)
#define image_7_tcam_cmd_tos        (0x4154)
#define image_7_tcam_cmd_network_layer        (0x416c)
#define image_7_tcam_cmd_ingress_port        (0x418c)
#define image_7_tcam_cmd_gem_flow        (0x41a4)
#define image_7_tcam_cmd_ipv6_label        (0x41bc)
#define image_7_tcam_cmd_src_ip        (0x41e8)
#define image_7_tcam_cmd_src_ipv6_masked        (0x423c)
#define image_7_tcam_cmd_dst_ip        (0x4270)
#define image_7_tcam_cmd_dst_ipv6_masked        (0x42c4)
#define image_7_tcam_cmd_src_port        (0x42f8)
#define image_7_tcam_cmd_dst_port        (0x4310)
#define image_7_tcam_cmd_src_mac        (0x4328)
#define image_7_tcam_cmd_dst_mac        (0x4354)
#define image_7_tcam_cmd_generic_l2        (0x4380)
#define image_7_tcam_cmd_generic_l3        (0x43b4)
#define image_7_tcam_cmd_generic_l4        (0x43e8)
#define image_7_gpe_cmd_replace_16        (0x49a8)
#define image_7_gpe_cmd_replace_32        (0x49b0)
#define image_7_gpe_cmd_replace_bits_16        (0x49c8)
#define image_7_gpe_cmd_copy_bits_16        (0x49e8)
#define image_7_gpe_cmd_skip_if        (0x4a18)
#define image_7_gpe_vlan_action_cmd_drop        (0x4a38)
#define image_7_gpe_vlan_action_cmd_dscp        (0x4a3c)
#define image_7_gpe_vlan_action_cmd_mac_hdr_copy        (0x4a8c)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4270, 0x4394, INVALID_LABEL_ADDRESS, 0x4394, 0x4270, 0x4270, 0x4270}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x42c4, 0x43e8, INVALID_LABEL_ADDRESS, 0x43e8, 0x42c4, 0x42c4, 0x42c4}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4354, 0x4478, INVALID_LABEL_ADDRESS, 0x4478, 0x4354, 0x4354, 0x4354}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4310, 0x4434, INVALID_LABEL_ADDRESS, 0x4434, 0x4310, 0x4310, 0x4310}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4094, 0x41b8, INVALID_LABEL_ADDRESS, 0x41b8, 0x4094, 0x4094, 0x4094}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x41a4, 0x42c8, INVALID_LABEL_ADDRESS, 0x42c8, 0x41a4, 0x41a4, 0x41a4}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4380, 0x44a4, INVALID_LABEL_ADDRESS, 0x44a4, 0x4380, 0x4380, 0x4380}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x43b4, 0x44d8, INVALID_LABEL_ADDRESS, 0x44d8, 0x43b4, 0x43b4, 0x43b4}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x43e8, 0x450c, INVALID_LABEL_ADDRESS, 0x450c, 0x43e8, 0x43e8, 0x43e8}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4020, 0x4144, INVALID_LABEL_ADDRESS, 0x4144, 0x4020, 0x4020, 0x4020}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x418c, 0x42b0, INVALID_LABEL_ADDRESS, 0x42b0, 0x418c, 0x418c, 0x418c}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x40f4, 0x4218, INVALID_LABEL_ADDRESS, 0x4218, 0x40f4, 0x40f4, 0x40f4}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x407c, 0x41a0, INVALID_LABEL_ADDRESS, 0x41a0, 0x407c, 0x407c, 0x407c}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x40c4, 0x41e8, INVALID_LABEL_ADDRESS, 0x41e8, 0x40c4, 0x40c4, 0x40c4}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4124, 0x4248, INVALID_LABEL_ADDRESS, 0x4248, 0x4124, 0x4124, 0x4124}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x41bc, 0x42e0, INVALID_LABEL_ADDRESS, 0x42e0, 0x41bc, 0x41bc, 0x41bc}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x413c, 0x4260, INVALID_LABEL_ADDRESS, 0x4260, 0x413c, 0x413c, 0x413c}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x416c, 0x4290, INVALID_LABEL_ADDRESS, 0x4290, 0x416c, 0x416c, 0x416c}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x40dc, 0x4200, INVALID_LABEL_ADDRESS, 0x4200, 0x40dc, 0x40dc, 0x40dc}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4064, 0x4188, INVALID_LABEL_ADDRESS, 0x4188, 0x4064, 0x4064, 0x4064}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x40ac, 0x41d0, INVALID_LABEL_ADDRESS, 0x41d0, 0x40ac, 0x40ac, 0x40ac}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x41e8, 0x430c, INVALID_LABEL_ADDRESS, 0x430c, 0x41e8, 0x41e8, 0x41e8}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x423c, 0x4360, INVALID_LABEL_ADDRESS, 0x4360, 0x423c, 0x423c, 0x423c}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4328, 0x444c, INVALID_LABEL_ADDRESS, 0x444c, 0x4328, 0x4328, 0x4328}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x42f8, 0x441c, INVALID_LABEL_ADDRESS, 0x441c, 0x42f8, 0x42f8, 0x42f8}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4154, 0x4278, INVALID_LABEL_ADDRESS, 0x4278, 0x4154, 0x4154, 0x4154}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x410c, 0x4230, INVALID_LABEL_ADDRESS, 0x4230, 0x410c, 0x410c, 0x410c}

#endif

