
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.4/scripts/init.tcl'
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 353.824 ; gain = 112.742
Command: synth_design -top design_1_wrapper -part xc7z007sclg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 434.055 ; gain = 224.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:61]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3196' bound to instance 'design_1_i' of component 'design_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:127]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3251]
INFO: [Synth 8-3491] module 'design_1_axi_quad_spi_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_1_axi_quad_spi_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4226]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_axi_quad_spi_0_0_stub.vhdl:44]
INFO: [Synth 8-3491] module 'design_1_axi_vdma_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'design_1_axi_vdma_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4262]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_axi_vdma_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'design_1_axis_subset_converter_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_axis_subset_converter_0_0_stub.vhdl:5' bound to instance 'axis_subset_converter_0' of component 'design_1_axis_subset_converter_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4306]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_subset_converter_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_axis_subset_converter_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4323]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_processing_system7_0_0_stub.vhdl:159]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1994]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (1#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (2#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:156]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (3#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:254]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_YFYJ3U' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:357]
INFO: [Synth 8-3491] module 'design_1_auto_cc_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_1_auto_cc_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:487]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_YFYJ3U' (4#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:357]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_17KQ732' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:582]
INFO: [Synth 8-3491] module 'design_1_auto_cc_1' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_cc_1_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_1_auto_cc_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:712]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_cc_1_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_17KQ732' (5#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:582]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_VQEDA7' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:807]
INFO: [Synth 8-3491] module 'design_1_auto_cc_2' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_cc_2_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_1_auto_cc_2' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:937]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_2' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_cc_2_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_VQEDA7' (6#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:807]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_16EQN6L' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1032]
INFO: [Synth 8-3491] module 'design_1_auto_cc_3' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_cc_3_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_1_auto_cc_3' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1162]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_3' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_cc_3_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_16EQN6L' (7#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1032]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1455]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1705]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-3491] module 'design_1_s00_data_fifo_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_s00_data_fifo_0_stub.vhdl:5' bound to instance 's00_data_fifo' of component 'design_1_s00_data_fifo_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1767]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_s00_data_fifo_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (8#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1455]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2893]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (9#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1994]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3090]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1NLB69B' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1249]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1348]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_1_stub.vhdl:44]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1NLB69B' (10#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1249]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_1' (11#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3090]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'design_1_rst_ps7_0_50M_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4688]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_1' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_rst_ps7_0_50M_1_stub.vhdl:5' bound to instance 'rst_ps7_0_50M1' of component 'design_1_rst_ps7_0_50M_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4701]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_rst_ps7_0_50M_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_v_axi4s_vid_out_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'design_1_v_axi4s_vid_out_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4714]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_axi4s_vid_out_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'design_1_v_mix_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_mix_0_0_stub.vhdl:5' bound to instance 'v_mix_0' of component 'design_1_v_mix_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4747]
INFO: [Synth 8-638] synthesizing module 'design_1_v_mix_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_mix_0_0_stub.vhdl:76]
INFO: [Synth 8-3491] module 'design_1_v_tc_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'design_1_v_tc_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4815]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_tc_0_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_tpg_0_0_stub.vhdl:5' bound to instance 'v_tpg_0' of component 'design_1_v_tpg_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4850]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_tpg_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_1' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_tpg_0_1_stub.vhdl:5' bound to instance 'v_tpg_1' of component 'design_1_v_tpg_0_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4882]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_tpg_0_1_stub.vhdl:40]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_2' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_tpg_0_2_stub.vhdl:5' bound to instance 'v_tpg_2' of component 'design_1_v_tpg_0_2' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4914]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_2' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_v_tpg_0_2_stub.vhdl:40]
INFO: [Synth 8-3491] module 'design_1_wireless_mgr_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_wireless_mgr_0_0_stub.vhdl:5' bound to instance 'wireless_mgr_0' of component 'design_1_wireless_mgr_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4946]
INFO: [Synth 8-638] synthesizing module 'design_1_wireless_mgr_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_wireless_mgr_0_0_stub.vhdl:39]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4977]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4981]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_1' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_xlconstant_1_1_stub.vhdl:5' bound to instance 'xlconstant_2' of component 'design_1_xlconstant_1_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_xlconstant_1_1_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_zed_ali3_controller_0_0' declared at 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_zed_ali3_controller_0_0_stub.vhdl:5' bound to instance 'zed_ali3_controller_0' of component 'design_1_zed_ali3_controller_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4989]
INFO: [Synth 8-638] synthesizing module 'design_1_zed_ali3_controller_0_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/realtime/design_1_zed_ali3_controller_0_0_stub.vhdl:25]
WARNING: [Synth 8-3848] Net NLW_zed_ali3_controller_0_video_data_UNCONNECTED in module/entity design_1 does not have driver. [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4201]
INFO: [Synth 8-256] done synthesizing module 'design_1' (12#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3251]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_0_scl_iobuf' of component 'IOBUF' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:176]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (13#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_0_sda_iobuf' of component 'IOBUF' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (14#1) [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:61]
WARNING: [Synth 8-3331] design s00_couplers_imp_1NLB69B has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1NLB69B has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_1 has unconnected port ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m06_couplers_imp_16EQN6L has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m05_couplers_imp_VQEDA7 has unconnected port S_AXI_awaddr[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 475.301 ; gain = 265.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 475.301 ; gain = 265.301
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_cc_0' instantiated as 'design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:487]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_cc_1' instantiated as 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:712]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_cc_2' instantiated as 'design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:937]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_cc_3' instantiated as 'design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1162]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1705]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_1' instantiated as 'design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1348]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_quad_spi_0_0' instantiated as 'design_1_i/axi_quad_spi_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4226]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_vdma_0_0' instantiated as 'design_1_i/axi_vdma_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4262]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axis_subset_converter_0_0' instantiated as 'design_1_i/axis_subset_converter_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4306]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_processing_system7_0_0' instantiated as 'design_1_i/processing_system7_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4323]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_ps7_0_50M_0' instantiated as 'design_1_i/rst_ps7_0_50M' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4688]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_ps7_0_50M_1' instantiated as 'design_1_i/rst_ps7_0_50M1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4701]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_s00_data_fifo_0' instantiated as 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1767]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_axi4s_vid_out_0_0' instantiated as 'design_1_i/v_axi4s_vid_out_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4714]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_mix_0_0' instantiated as 'design_1_i/v_mix_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4747]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tc_0_0' instantiated as 'design_1_i/v_tc_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4815]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tpg_0_0' instantiated as 'design_1_i/v_tpg_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4850]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tpg_0_1' instantiated as 'design_1_i/v_tpg_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4882]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tpg_0_2' instantiated as 'design_1_i/v_tpg_2' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4914]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_wireless_mgr_0_0' instantiated as 'design_1_i/wireless_mgr_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4946]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/ps7_0_axi_periph/xbar' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2893]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4977]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_1_0' instantiated as 'design_1_i/xlconstant_1' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4981]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_1_1' instantiated as 'design_1_i/xlconstant_2' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4985]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_zed_ali3_controller_0_0' instantiated as 'design_1_i/zed_ali3_controller_0' [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4989]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc] for cell 'design_1_i/wireless_mgr_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc] for cell 'design_1_i/wireless_mgr_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_3/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_3/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_4/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_4/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_5/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_5/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_6/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_6/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_7/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_7/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_8/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_8/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc] for cell 'design_1_i/zed_ali3_controller_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc] for cell 'design_1_i/zed_ali3_controller_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_10/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_10/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_11/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_11/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_12/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M1'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_12/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M1'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_13/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_13/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_14/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_14/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_15/design_1_v_mix_0_0_in_context.xdc] for cell 'design_1_i/v_mix_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_15/design_1_v_mix_0_0_in_context.xdc] for cell 'design_1_i/v_mix_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_16/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_16/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_17/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_1'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_17/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_1'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_18/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_2'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_18/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_2'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_19/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_19/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_20/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_20/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_21/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_21/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_22/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_22/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_23/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_23/design_1_auto_cc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_24/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_24/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_25/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_25/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/constrs_1/imports/Lab3_hw_full/minized_pins.xdc]
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/constrs_1/imports/Lab3_hw_full/minized_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/hdl_projects/MiniZed_full/MiniZed_full.srcs/constrs_1/imports/Lab3_hw_full/minized_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 748.348 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.000' specified during out-of-context synthesis of instance 'design_1_i/rst_ps7_0_50M1' at clock pin 'slowest_sync_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.000' specified during out-of-context synthesis of instance 'design_1_i/v_axi4s_vid_out_0' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '8.000' specified during out-of-context synthesis of instance 'design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc' at clock pin 'aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for WL_SDIO_CMD. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for WL_SDIO_CMD. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for WL_SDIO_DAT[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for WL_SDIO_DAT[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for WL_SDIO_DAT[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for WL_SDIO_DAT[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for WL_SDIO_DAT[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for WL_SDIO_DAT[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for WL_SDIO_DAT[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for WL_SDIO_DAT[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_2/design_1_wireless_mgr_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_clk_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_clk_n. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_clk_p. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_clk_p. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_data_n[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_data_n[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_data_n[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_data_n[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_data_n[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_data_n[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_data_n[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_data_n[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_data_p[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_data_p[0]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_data_p[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_data_p[1]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_data_p[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_data_p[2]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ALI3_ali_data_p[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ALI3_ali_data_p[3]. (constraint file  C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/.Xil/Vivado-11596-DESKTOP-HQKVQ13/dcp_9/design_1_zed_ali3_controller_0_0_in_context.xdc, line 20).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_mix_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/wireless_mgr_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zed_ali3_controller_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK1' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK2' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK3' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module zed_ali3_controller_0 has unconnected pin video_data[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module zed_ali3_controller_0 has unconnected pin video_data[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module zed_ali3_controller_0 has unconnected pin video_data[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module zed_ali3_controller_0 has unconnected pin video_data[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module zed_ali3_controller_0 has unconnected pin video_data[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module zed_ali3_controller_0 has unconnected pin video_data[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module zed_ali3_controller_0 has unconnected pin video_data[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module zed_ali3_controller_0 has unconnected pin video_data[24]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_axi_quad_spi_0_0          |         1|
|2     |design_1_axi_vdma_0_0              |         1|
|3     |design_1_axis_subset_converter_0_0 |         1|
|4     |design_1_processing_system7_0_0    |         1|
|5     |design_1_xbar_0                    |         1|
|6     |design_1_auto_cc_0                 |         1|
|7     |design_1_auto_cc_1                 |         1|
|8     |design_1_auto_cc_2                 |         1|
|9     |design_1_auto_cc_3                 |         1|
|10    |design_1_auto_pc_0                 |         1|
|11    |design_1_s00_data_fifo_0           |         1|
|12    |design_1_auto_pc_1                 |         1|
|13    |design_1_rst_ps7_0_50M_0           |         1|
|14    |design_1_rst_ps7_0_50M_1           |         1|
|15    |design_1_v_axi4s_vid_out_0_0       |         1|
|16    |design_1_v_mix_0_0                 |         1|
|17    |design_1_v_tc_0_0                  |         1|
|18    |design_1_v_tpg_0_0                 |         1|
|19    |design_1_v_tpg_0_1                 |         1|
|20    |design_1_v_tpg_0_2                 |         1|
|21    |design_1_wireless_mgr_0_0          |         1|
|22    |design_1_xlconstant_0_0            |         1|
|23    |design_1_xlconstant_1_0            |         1|
|24    |design_1_xlconstant_1_1            |         1|
|25    |design_1_zed_ali3_controller_0_0   |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_auto_cc_0_bbox                 |     1|
|2     |design_1_auto_cc_1_bbox                 |     1|
|3     |design_1_auto_cc_2_bbox                 |     1|
|4     |design_1_auto_cc_3_bbox                 |     1|
|5     |design_1_auto_pc_0_bbox                 |     1|
|6     |design_1_auto_pc_1_bbox                 |     1|
|7     |design_1_axi_quad_spi_0_0_bbox          |     1|
|8     |design_1_axi_vdma_0_0_bbox              |     1|
|9     |design_1_axis_subset_converter_0_0_bbox |     1|
|10    |design_1_processing_system7_0_0_bbox    |     1|
|11    |design_1_rst_ps7_0_50M_0_bbox           |     1|
|12    |design_1_rst_ps7_0_50M_1_bbox           |     1|
|13    |design_1_s00_data_fifo_0_bbox           |     1|
|14    |design_1_v_axi4s_vid_out_0_0_bbox       |     1|
|15    |design_1_v_mix_0_0_bbox                 |     1|
|16    |design_1_v_tc_0_0_bbox                  |     1|
|17    |design_1_v_tpg_0_0_bbox                 |     1|
|18    |design_1_v_tpg_0_1_bbox                 |     1|
|19    |design_1_v_tpg_0_2_bbox                 |     1|
|20    |design_1_wireless_mgr_0_0_bbox          |     1|
|21    |design_1_xbar_0_bbox                    |     1|
|22    |design_1_xlconstant_0_0_bbox            |     1|
|23    |design_1_xlconstant_1_0_bbox            |     1|
|24    |design_1_xlconstant_1_1_bbox            |     1|
|25    |design_1_zed_ali3_controller_0_0_bbox   |     1|
|26    |IBUF                                    |     5|
|27    |IOBUF                                   |     2|
|28    |OBUF                                    |     8|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+----------------------+----------------------------+------+
|      |Instance              |Module                      |Cells |
+------+----------------------+----------------------------+------+
|1     |top                   |                            |  2740|
|2     |  design_1_i          |design_1                    |  2725|
|3     |    ps7_0_axi_periph  |design_1_ps7_0_axi_periph_0 |  1567|
|4     |      m03_couplers    |m03_couplers_imp_YFYJ3U     |   108|
|5     |      m04_couplers    |m04_couplers_imp_17KQ732    |   104|
|6     |      m05_couplers    |m05_couplers_imp_VQEDA7     |   104|
|7     |      m06_couplers    |m06_couplers_imp_16EQN6L    |   104|
|8     |      s00_couplers    |s00_couplers_imp_UYSKKA     |   329|
|9     |    ps7_0_axi_periph1 |design_1_ps7_0_axi_periph_1 |   125|
|10    |      s00_couplers    |s00_couplers_imp_1NLB69B    |   125|
+------+----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 748.348 ; gain = 538.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 748.348 ; gain = 112.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 748.348 ; gain = 538.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 132 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 748.348 ; gain = 394.523
INFO: [Common 17-1381] The checkpoint 'C:/hdl_projects/MiniZed_full/MiniZed_full.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 748.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 05 11:50:48 2017...
