// SDRAM DEFINE
#define SDRAM_BASE		0x00000000
#define SDRAM_MAX		0x03FFFFFF
#define SDRAM_ADDR_MASK	0x03FFFFFF

// SEG DEFINE
#define SEG_BASE		0x04000000
#define SEG_MAX			0x0000001F
#define SEG_ADDR_MASK	0x0400001C
#define SEG_DATA_MASK	0x0000000F

// UART DEFINE
#define UART_BASE		0x04010000
#define UART_MAX		0x0401001F
#define UART_DATA_MASK	0x000000FF
#define UART_DATA_ADDR	UART_BASE
#define UART_DLEN_ADDR	(UART_BASE + 0x4)