{
  "name": "core_arch::x86::avx512bf16::_mm512_cvtpbh_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_cvtepi16_epi32": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Sign extend packed 16-bit integers in a to packed 32-bit integers, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_cvtepi16_epi32&expand=1389)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "core_arch::x86::avx512f::_mm512_slli_epi32": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shift packed 32-bit integers in a left by imm8 while shifting in zeros, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_slli_epi32&expand=5310)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "core_arch::x86::avx512f::_mm512_castsi512_ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Cast vector of type __m512i to type __m512. This intrinsic is only used for compilation and does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_castsi512_ps&expand=635)\n",
      "adt": {
        "core_arch::x86::__m512": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::x86::__m256bh": [
      "Plain"
    ],
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::x86::__m512": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512bf16::_mm512_cvtpbh_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bf16.rs:386:1: 388:2",
  "src": "pub fn _mm512_cvtpbh_ps(a: __m256bh) -> __m512 {\n    unsafe { _mm512_castsi512_ps(_mm512_slli_epi32::<16>(_mm512_cvtepi16_epi32(transmute(a)))) }\n}",
  "mir": "fn core_arch::x86::avx512bf16::_mm512_cvtpbh_ps(_1: core_arch::x86::__m256bh) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let mut _2: core_arch::x86::__m512i;\n    let mut _3: core_arch::x86::__m512i;\n    let mut _4: core_arch::x86::__m256i;\n    debug a => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = _1 as core_arch::x86::__m256i;\n        _3 = core_arch::x86::avx512f::_mm512_cvtepi16_epi32(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        _2 = core_arch::x86::avx512f::_mm512_slli_epi32::<16>(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        _0 = core_arch::x86::avx512f::_mm512_castsi512_ps(move _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_2);\n        return;\n    }\n}\n",
  "doc": " Converts packed BF16 (16-bit) floating-point elements in a to packed single-precision (32-bit)\n floating-point elements, and store the results in dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpbh_ps)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}