
Model Technology ModelSim - Intel FPGA Edition vmap 10.5c Lib Mapping Utility 2017.01 Jan 23 2017
vmap LIB_CORE /home/escou64/Projects/RISC-V-Core-32-bits/CORE/libs/LIB_CORE 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling package RISCV_CORE_CONFIG
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity registerfile
-- Compiling architecture registerfile_arch of registerfile
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity decode
-- Compiling architecture decode_arch of decode
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity alu
-- Compiling architecture alu_arch of alu
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Compiling entity execute
-- Compiling architecture execute_arch of execute
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vmap 10.5c Lib Mapping Utility 2017.01 Jan 23 2017
vmap LIB_CORE_BENCH /home/escou64/Projects/RISC-V-Core-32-bits/CORE/libs/LIB_CORE_BENCH 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE_BENCH /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/RISCV_CORE_CONFIG_BENCH.vhd 
-- Loading package STANDARD
-- Compiling package RISCV_CORE_CONFIG_BENCH
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE_BENCH /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/registerfile_bench.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
-- Compiling entity tb_registerfile
-- Compiling architecture bench_arch of tb_registerfile
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE_BENCH /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/decode_bench.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
-- Compiling entity tb_decode
-- Compiling architecture bench_arch of tb_decode
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
Start time: 12:24:32 on Nov 28,2017
vcom -work LIB_CORE_BENCH /home/escou64/Projects/RISC-V-Core-32-bits/CORE/bench/alu_bench.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package RISCV_CORE_CONFIG
-- Loading package RISCV_CORE_CONFIG_BENCH
-- Compiling entity tb_alu
-- Compiling architecture bench_arch of tb_alu
End time: 12:24:32 on Nov 28,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

Errors: 0, Warnings: 0
Errors: 0, Warnings: 0
Errors: 0, Warnings: 0
Errors: 0, Warnings: 0
Errors: 0, Warnings: 0
Errors: 0, Warnings: 0
Errors: 0, Warnings: 0
Errors: 0, Warnings: 0
Errors: 0, Warnings: 0
