
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017a0 <.init>:
  4017a0:	stp	x29, x30, [sp, #-16]!
  4017a4:	mov	x29, sp
  4017a8:	bl	401c80 <feof@plt+0x60>
  4017ac:	ldp	x29, x30, [sp], #16
  4017b0:	ret

Disassembly of section .plt:

00000000004017c0 <_Znam@plt-0x20>:
  4017c0:	stp	x16, x30, [sp, #-16]!
  4017c4:	adrp	x16, 422000 <_ZdlPvm@@Base+0x17d34>
  4017c8:	ldr	x17, [x16, #4088]
  4017cc:	add	x16, x16, #0xff8
  4017d0:	br	x17
  4017d4:	nop
  4017d8:	nop
  4017dc:	nop

00000000004017e0 <_Znam@plt>:
  4017e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16]
  4017e8:	add	x16, x16, #0x0
  4017ec:	br	x17

00000000004017f0 <fputs@plt>:
  4017f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #8]
  4017f8:	add	x16, x16, #0x8
  4017fc:	br	x17

0000000000401800 <memcpy@plt>:
  401800:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #16]
  401808:	add	x16, x16, #0x10
  40180c:	br	x17

0000000000401810 <fread@plt>:
  401810:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #24]
  401818:	add	x16, x16, #0x18
  40181c:	br	x17

0000000000401820 <execvp@plt>:
  401820:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #32]
  401828:	add	x16, x16, #0x20
  40182c:	br	x17

0000000000401830 <ungetc@plt>:
  401830:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #40]
  401838:	add	x16, x16, #0x28
  40183c:	br	x17

0000000000401840 <pipe@plt>:
  401840:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #48]
  401848:	add	x16, x16, #0x30
  40184c:	br	x17

0000000000401850 <dup2@plt>:
  401850:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #56]
  401858:	add	x16, x16, #0x38
  40185c:	br	x17

0000000000401860 <strlen@plt>:
  401860:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #64]
  401868:	add	x16, x16, #0x40
  40186c:	br	x17

0000000000401870 <fprintf@plt>:
  401870:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #72]
  401878:	add	x16, x16, #0x48
  40187c:	br	x17

0000000000401880 <putc@plt>:
  401880:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #80]
  401888:	add	x16, x16, #0x50
  40188c:	br	x17

0000000000401890 <open@plt>:
  401890:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #88]
  401898:	add	x16, x16, #0x58
  40189c:	br	x17

00000000004018a0 <fclose@plt>:
  4018a0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #96]
  4018a8:	add	x16, x16, #0x60
  4018ac:	br	x17

00000000004018b0 <isspace@plt>:
  4018b0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #104]
  4018b8:	add	x16, x16, #0x68
  4018bc:	br	x17

00000000004018c0 <memcmp@plt>:
  4018c0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #112]
  4018c8:	add	x16, x16, #0x70
  4018cc:	br	x17

00000000004018d0 <strtol@plt>:
  4018d0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #120]
  4018d8:	add	x16, x16, #0x78
  4018dc:	br	x17

00000000004018e0 <free@plt>:
  4018e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #128]
  4018e8:	add	x16, x16, #0x80
  4018ec:	br	x17

00000000004018f0 <strchr@plt>:
  4018f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #136]
  4018f8:	add	x16, x16, #0x88
  4018fc:	br	x17

0000000000401900 <realloc@plt>:
  401900:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #144]
  401908:	add	x16, x16, #0x90
  40190c:	br	x17

0000000000401910 <wait@plt>:
  401910:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #152]
  401918:	add	x16, x16, #0x98
  40191c:	br	x17

0000000000401920 <_exit@plt>:
  401920:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #160]
  401928:	add	x16, x16, #0xa0
  40192c:	br	x17

0000000000401930 <read@plt>:
  401930:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #168]
  401938:	add	x16, x16, #0xa8
  40193c:	br	x17

0000000000401940 <strerror@plt>:
  401940:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #176]
  401948:	add	x16, x16, #0xb0
  40194c:	br	x17

0000000000401950 <strcpy@plt>:
  401950:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #184]
  401958:	add	x16, x16, #0xb8
  40195c:	br	x17

0000000000401960 <strtok@plt>:
  401960:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #192]
  401968:	add	x16, x16, #0xc0
  40196c:	br	x17

0000000000401970 <sprintf@plt>:
  401970:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #200]
  401978:	add	x16, x16, #0xc8
  40197c:	br	x17

0000000000401980 <creat@plt>:
  401980:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #208]
  401988:	add	x16, x16, #0xd0
  40198c:	br	x17

0000000000401990 <unlink@plt>:
  401990:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #216]
  401998:	add	x16, x16, #0xd8
  40199c:	br	x17

00000000004019a0 <putchar@plt>:
  4019a0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #224]
  4019a8:	add	x16, x16, #0xe0
  4019ac:	br	x17

00000000004019b0 <__libc_start_main@plt>:
  4019b0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #232]
  4019b8:	add	x16, x16, #0xe8
  4019bc:	br	x17

00000000004019c0 <memchr@plt>:
  4019c0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #240]
  4019c8:	add	x16, x16, #0xf0
  4019cc:	br	x17

00000000004019d0 <mkstemp@plt>:
  4019d0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #248]
  4019d8:	add	x16, x16, #0xf8
  4019dc:	br	x17

00000000004019e0 <getpid@plt>:
  4019e0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #256]
  4019e8:	add	x16, x16, #0x100
  4019ec:	br	x17

00000000004019f0 <getc@plt>:
  4019f0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #264]
  4019f8:	add	x16, x16, #0x108
  4019fc:	br	x17

0000000000401a00 <strncmp@plt>:
  401a00:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #272]
  401a08:	add	x16, x16, #0x110
  401a0c:	br	x17

0000000000401a10 <fputc@plt>:
  401a10:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #280]
  401a18:	add	x16, x16, #0x118
  401a1c:	br	x17

0000000000401a20 <__ctype_b_loc@plt>:
  401a20:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #288]
  401a28:	add	x16, x16, #0x120
  401a2c:	br	x17

0000000000401a30 <__isoc99_sscanf@plt>:
  401a30:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #296]
  401a38:	add	x16, x16, #0x128
  401a3c:	br	x17

0000000000401a40 <__cxa_atexit@plt>:
  401a40:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #304]
  401a48:	add	x16, x16, #0x130
  401a4c:	br	x17

0000000000401a50 <fflush@plt>:
  401a50:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #312]
  401a58:	add	x16, x16, #0x138
  401a5c:	br	x17

0000000000401a60 <pathconf@plt>:
  401a60:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #320]
  401a68:	add	x16, x16, #0x140
  401a6c:	br	x17

0000000000401a70 <_ZdaPv@plt>:
  401a70:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #328]
  401a78:	add	x16, x16, #0x148
  401a7c:	br	x17

0000000000401a80 <__errno_location@plt>:
  401a80:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #336]
  401a88:	add	x16, x16, #0x150
  401a8c:	br	x17

0000000000401a90 <dup@plt>:
  401a90:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #344]
  401a98:	add	x16, x16, #0x158
  401a9c:	br	x17

0000000000401aa0 <mkdir@plt>:
  401aa0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #352]
  401aa8:	add	x16, x16, #0x160
  401aac:	br	x17

0000000000401ab0 <vsnprintf@plt>:
  401ab0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #360]
  401ab8:	add	x16, x16, #0x168
  401abc:	br	x17

0000000000401ac0 <fork@plt>:
  401ac0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #368]
  401ac8:	add	x16, x16, #0x170
  401acc:	br	x17

0000000000401ad0 <system@plt>:
  401ad0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #376]
  401ad8:	add	x16, x16, #0x178
  401adc:	br	x17

0000000000401ae0 <wcwidth@plt>:
  401ae0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #384]
  401ae8:	add	x16, x16, #0x180
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #392]
  401af8:	add	x16, x16, #0x188
  401afc:	br	x17

0000000000401b00 <__cxa_throw_bad_array_new_length@plt>:
  401b00:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #400]
  401b08:	add	x16, x16, #0x190
  401b0c:	br	x17

0000000000401b10 <close@plt>:
  401b10:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #408]
  401b18:	add	x16, x16, #0x198
  401b1c:	br	x17

0000000000401b20 <strcmp@plt>:
  401b20:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #416]
  401b28:	add	x16, x16, #0x1a0
  401b2c:	br	x17

0000000000401b30 <fgets@plt>:
  401b30:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #424]
  401b38:	add	x16, x16, #0x1a8
  401b3c:	br	x17

0000000000401b40 <write@plt>:
  401b40:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #432]
  401b48:	add	x16, x16, #0x1b0
  401b4c:	br	x17

0000000000401b50 <malloc@plt>:
  401b50:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #440]
  401b58:	add	x16, x16, #0x1b8
  401b5c:	br	x17

0000000000401b60 <abort@plt>:
  401b60:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #448]
  401b68:	add	x16, x16, #0x1c0
  401b6c:	br	x17

0000000000401b70 <getenv@plt>:
  401b70:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #456]
  401b78:	add	x16, x16, #0x1c8
  401b7c:	br	x17

0000000000401b80 <strcasecmp@plt>:
  401b80:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #464]
  401b88:	add	x16, x16, #0x1d0
  401b8c:	br	x17

0000000000401b90 <__gxx_personality_v0@plt>:
  401b90:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #472]
  401b98:	add	x16, x16, #0x1d8
  401b9c:	br	x17

0000000000401ba0 <tan@plt>:
  401ba0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #480]
  401ba8:	add	x16, x16, #0x1e0
  401bac:	br	x17

0000000000401bb0 <exit@plt>:
  401bb0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #488]
  401bb8:	add	x16, x16, #0x1e8
  401bbc:	br	x17

0000000000401bc0 <fwrite@plt>:
  401bc0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #496]
  401bc8:	add	x16, x16, #0x1f0
  401bcc:	br	x17

0000000000401bd0 <_Unwind_Resume@plt>:
  401bd0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #504]
  401bd8:	add	x16, x16, #0x1f8
  401bdc:	br	x17

0000000000401be0 <fdopen@plt>:
  401be0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #512]
  401be8:	add	x16, x16, #0x200
  401bec:	br	x17

0000000000401bf0 <__gmon_start__@plt>:
  401bf0:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #520]
  401bf8:	add	x16, x16, #0x208
  401bfc:	br	x17

0000000000401c00 <strcat@plt>:
  401c00:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #528]
  401c08:	add	x16, x16, #0x210
  401c0c:	br	x17

0000000000401c10 <printf@plt>:
  401c10:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #536]
  401c18:	add	x16, x16, #0x218
  401c1c:	br	x17

0000000000401c20 <feof@plt>:
  401c20:	adrp	x16, 423000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #544]
  401c28:	add	x16, x16, #0x220
  401c2c:	br	x17

Disassembly of section .text:

0000000000401c30 <_Znwm@@Base-0x862c>:
  401c30:	mov	x29, #0x0                   	// #0
  401c34:	mov	x30, #0x0                   	// #0
  401c38:	mov	x5, x0
  401c3c:	ldr	x1, [sp]
  401c40:	add	x2, sp, #0x8
  401c44:	mov	x6, sp
  401c48:	movz	x0, #0x0, lsl #48
  401c4c:	movk	x0, #0x0, lsl #32
  401c50:	movk	x0, #0x40, lsl #16
  401c54:	movk	x0, #0x360c
  401c58:	movz	x3, #0x0, lsl #48
  401c5c:	movk	x3, #0x0, lsl #32
  401c60:	movk	x3, #0x40, lsl #16
  401c64:	movk	x3, #0xc2c0
  401c68:	movz	x4, #0x0, lsl #48
  401c6c:	movk	x4, #0x0, lsl #32
  401c70:	movk	x4, #0x40, lsl #16
  401c74:	movk	x4, #0xc340
  401c78:	bl	4019b0 <__libc_start_main@plt>
  401c7c:	bl	401b60 <abort@plt>
  401c80:	adrp	x0, 422000 <_ZdlPvm@@Base+0x17d34>
  401c84:	ldr	x0, [x0, #4064]
  401c88:	cbz	x0, 401c90 <feof@plt+0x70>
  401c8c:	b	401bf0 <__gmon_start__@plt>
  401c90:	ret
  401c94:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401c98:	add	x0, x0, #0xe90
  401c9c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ca0:	add	x1, x1, #0xe90
  401ca4:	cmp	x0, x1
  401ca8:	b.eq	401cdc <feof@plt+0xbc>  // b.none
  401cac:	stp	x29, x30, [sp, #-32]!
  401cb0:	mov	x29, sp
  401cb4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  401cb8:	ldr	x0, [x0, #864]
  401cbc:	str	x0, [sp, #24]
  401cc0:	mov	x1, x0
  401cc4:	cbz	x1, 401cd4 <feof@plt+0xb4>
  401cc8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ccc:	add	x0, x0, #0xe90
  401cd0:	blr	x1
  401cd4:	ldp	x29, x30, [sp], #32
  401cd8:	ret
  401cdc:	ret
  401ce0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ce4:	add	x0, x0, #0xe90
  401ce8:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401cec:	add	x1, x1, #0xe90
  401cf0:	sub	x0, x0, x1
  401cf4:	lsr	x1, x0, #63
  401cf8:	add	x0, x1, x0, asr #3
  401cfc:	cmp	xzr, x0, asr #1
  401d00:	b.eq	401d38 <feof@plt+0x118>  // b.none
  401d04:	stp	x29, x30, [sp, #-32]!
  401d08:	mov	x29, sp
  401d0c:	asr	x1, x0, #1
  401d10:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  401d14:	ldr	x0, [x0, #872]
  401d18:	str	x0, [sp, #24]
  401d1c:	mov	x2, x0
  401d20:	cbz	x2, 401d30 <feof@plt+0x110>
  401d24:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d28:	add	x0, x0, #0xe90
  401d2c:	blr	x2
  401d30:	ldp	x29, x30, [sp], #32
  401d34:	ret
  401d38:	ret
  401d3c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d40:	ldrb	w0, [x0, #3752]
  401d44:	cbnz	w0, 401d68 <feof@plt+0x148>
  401d48:	stp	x29, x30, [sp, #-16]!
  401d4c:	mov	x29, sp
  401d50:	bl	401c94 <feof@plt+0x74>
  401d54:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d58:	mov	w1, #0x1                   	// #1
  401d5c:	strb	w1, [x0, #3752]
  401d60:	ldp	x29, x30, [sp], #16
  401d64:	ret
  401d68:	ret
  401d6c:	stp	x29, x30, [sp, #-16]!
  401d70:	mov	x29, sp
  401d74:	bl	401ce0 <feof@plt+0xc0>
  401d78:	ldp	x29, x30, [sp], #16
  401d7c:	ret
  401d80:	stp	x29, x30, [sp, #-32]!
  401d84:	mov	x29, sp
  401d88:	stp	x19, x20, [sp, #16]
  401d8c:	mov	x19, x0
  401d90:	ldr	x0, [x0]
  401d94:	cbz	x0, 401db4 <feof@plt+0x194>
  401d98:	mov	x20, #0x110                 	// #272
  401d9c:	ldr	x1, [x0, #264]
  401da0:	str	x1, [x19]
  401da4:	mov	x1, x20
  401da8:	bl	40a2cc <_ZdlPvm@@Base>
  401dac:	ldr	x0, [x19]
  401db0:	cbnz	x0, 401d9c <feof@plt+0x17c>
  401db4:	ldp	x19, x20, [sp, #16]
  401db8:	ldp	x29, x30, [sp], #32
  401dbc:	ret
  401dc0:	stp	x29, x30, [sp, #-48]!
  401dc4:	mov	x29, sp
  401dc8:	mov	x1, x0
  401dcc:	add	x0, sp, #0x10
  401dd0:	bl	40495c <feof@plt+0x2d3c>
  401dd4:	bl	401a80 <__errno_location@plt>
  401dd8:	ldr	w0, [x0]
  401ddc:	bl	401940 <strerror@plt>
  401de0:	mov	x1, x0
  401de4:	add	x0, sp, #0x20
  401de8:	bl	40495c <feof@plt+0x2d3c>
  401dec:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401df0:	add	x3, x3, #0xf70
  401df4:	add	x2, sp, #0x20
  401df8:	add	x1, sp, #0x10
  401dfc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  401e00:	add	x0, x0, #0x370
  401e04:	bl	404e60 <feof@plt+0x3240>
  401e08:	ldp	x29, x30, [sp], #48
  401e0c:	ret
  401e10:	cmp	w1, #0x0
  401e14:	b.le	401e94 <feof@plt+0x274>
  401e18:	stp	x29, x30, [sp, #-64]!
  401e1c:	mov	x29, sp
  401e20:	stp	x19, x20, [sp, #16]
  401e24:	stp	x21, x22, [sp, #32]
  401e28:	stp	x23, x24, [sp, #48]
  401e2c:	mov	x21, x0
  401e30:	mov	w22, w1
  401e34:	mov	w20, #0x0                   	// #0
  401e38:	mov	w23, #0x1                   	// #1
  401e3c:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1d34>
  401e40:	add	x24, x24, #0x378
  401e44:	b	401e58 <feof@plt+0x238>
  401e48:	add	w20, w20, w19
  401e4c:	add	x21, x21, w19, sxtw
  401e50:	cmp	w22, w20
  401e54:	b.le	401e80 <feof@plt+0x260>
  401e58:	sub	w2, w22, w20
  401e5c:	sxtw	x2, w2
  401e60:	mov	x1, x21
  401e64:	mov	w0, w23
  401e68:	bl	401b40 <write@plt>
  401e6c:	mov	x19, x0
  401e70:	tbz	w0, #31, 401e48 <feof@plt+0x228>
  401e74:	mov	x0, x24
  401e78:	bl	401dc0 <feof@plt+0x1a0>
  401e7c:	b	401e48 <feof@plt+0x228>
  401e80:	ldp	x19, x20, [sp, #16]
  401e84:	ldp	x21, x22, [sp, #32]
  401e88:	ldp	x23, x24, [sp, #48]
  401e8c:	ldp	x29, x30, [sp], #64
  401e90:	ret
  401e94:	ret
  401e98:	stp	x29, x30, [sp, #-32]!
  401e9c:	mov	x29, sp
  401ea0:	str	x19, [sp, #16]
  401ea4:	mov	x19, x0
  401ea8:	bl	401860 <strlen@plt>
  401eac:	mov	w1, w0
  401eb0:	mov	x0, x19
  401eb4:	bl	401e10 <feof@plt+0x1f0>
  401eb8:	ldr	x19, [sp, #16]
  401ebc:	ldp	x29, x30, [sp], #32
  401ec0:	ret
  401ec4:	cmp	w0, w1
  401ec8:	b.ne	401ed0 <feof@plt+0x2b0>  // b.any
  401ecc:	ret
  401ed0:	stp	x29, x30, [sp, #-32]!
  401ed4:	mov	x29, sp
  401ed8:	stp	x19, x20, [sp, #16]
  401edc:	mov	w20, w0
  401ee0:	mov	w19, w1
  401ee4:	mov	w1, w0
  401ee8:	mov	w0, w19
  401eec:	bl	401850 <dup2@plt>
  401ef0:	tbnz	w0, #31, 401f0c <feof@plt+0x2ec>
  401ef4:	mov	w0, w19
  401ef8:	bl	401b10 <close@plt>
  401efc:	tbnz	w0, #31, 401f5c <feof@plt+0x33c>
  401f00:	ldp	x19, x20, [sp, #16]
  401f04:	ldp	x29, x30, [sp], #32
  401f08:	ret
  401f0c:	mov	w3, w19
  401f10:	mov	w2, w20
  401f14:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  401f18:	add	x1, x1, #0x380
  401f1c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f20:	ldr	x0, [x0, #3744]
  401f24:	bl	401870 <fprintf@plt>
  401f28:	cmp	w19, #0x1
  401f2c:	b.eq	401f40 <feof@plt+0x320>  // b.none
  401f30:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  401f34:	add	x0, x0, #0x3d8
  401f38:	bl	401dc0 <feof@plt+0x1a0>
  401f3c:	b	401ef4 <feof@plt+0x2d4>
  401f40:	mov	w2, w20
  401f44:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  401f48:	add	x1, x1, #0x3a8
  401f4c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f50:	ldr	x0, [x0, #3744]
  401f54:	bl	401870 <fprintf@plt>
  401f58:	b	401f30 <feof@plt+0x310>
  401f5c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  401f60:	add	x0, x0, #0x3e0
  401f64:	bl	401dc0 <feof@plt+0x1a0>
  401f68:	b	401f00 <feof@plt+0x2e0>
  401f6c:	cbz	x0, 402078 <feof@plt+0x458>
  401f70:	stp	x29, x30, [sp, #-64]!
  401f74:	mov	x29, sp
  401f78:	stp	x21, x22, [sp, #32]
  401f7c:	mov	x21, x0
  401f80:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f84:	ldr	x0, [x0, #3760]
  401f88:	cbz	x0, 401fc8 <feof@plt+0x3a8>
  401f8c:	mov	x0, x21
  401f90:	bl	4019f0 <getc@plt>
  401f94:	cmn	w0, #0x1
  401f98:	b.eq	402080 <feof@plt+0x460>  // b.none
  401f9c:	cmp	w0, #0x20
  401fa0:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  401fa4:	b.eq	401f8c <feof@plt+0x36c>  // b.none
  401fa8:	stp	x19, x20, [sp, #16]
  401fac:	stp	x23, x24, [sp, #48]
  401fb0:	mov	x1, x21
  401fb4:	bl	401830 <ungetc@plt>
  401fb8:	mov	x20, #0x0                   	// #0
  401fbc:	adrp	x22, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fc0:	add	x22, x22, #0xeb0
  401fc4:	b	402030 <feof@plt+0x410>
  401fc8:	mov	x0, #0x80                  	// #128
  401fcc:	bl	4017e0 <_Znam@plt>
  401fd0:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fd4:	add	x2, x1, #0xeb0
  401fd8:	str	x0, [x1, #3760]
  401fdc:	mov	w0, #0x80                  	// #128
  401fe0:	str	w0, [x2, #8]
  401fe4:	b	401f8c <feof@plt+0x36c>
  401fe8:	ldr	x24, [x22]
  401fec:	lsl	w1, w1, #1
  401ff0:	sxtw	x0, w1
  401ff4:	bl	4017e0 <_Znam@plt>
  401ff8:	str	x0, [x22]
  401ffc:	ldrsw	x2, [x22, #8]
  402000:	mov	x1, x24
  402004:	bl	401800 <memcpy@plt>
  402008:	mov	x0, x24
  40200c:	bl	401a70 <_ZdaPv@plt>
  402010:	ldr	w0, [x22, #8]
  402014:	lsl	w0, w0, #1
  402018:	str	w0, [x22, #8]
  40201c:	ldr	x0, [x22]
  402020:	strb	w19, [x0, x20]
  402024:	add	x20, x20, #0x1
  402028:	cmp	w19, #0xa
  40202c:	b.eq	40205c <feof@plt+0x43c>  // b.none
  402030:	mov	w23, w20
  402034:	mov	x0, x21
  402038:	bl	4019f0 <getc@plt>
  40203c:	mov	w19, w0
  402040:	cmn	w0, #0x1
  402044:	b.eq	40205c <feof@plt+0x43c>  // b.none
  402048:	ldr	w1, [x22, #8]
  40204c:	add	w0, w20, #0x1
  402050:	cmp	w1, w0
  402054:	b.gt	40201c <feof@plt+0x3fc>
  402058:	b	401fe8 <feof@plt+0x3c8>
  40205c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402060:	ldr	x0, [x0, #3760]
  402064:	strb	wzr, [x0, w23, sxtw]
  402068:	mov	w0, #0x1                   	// #1
  40206c:	ldp	x19, x20, [sp, #16]
  402070:	ldp	x23, x24, [sp, #48]
  402074:	b	402084 <feof@plt+0x464>
  402078:	mov	w0, #0x0                   	// #0
  40207c:	ret
  402080:	mov	w0, #0x0                   	// #0
  402084:	ldp	x21, x22, [sp, #32]
  402088:	ldp	x29, x30, [sp], #64
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-64]!
  402094:	mov	x29, sp
  402098:	stp	x19, x20, [sp, #16]
  40209c:	stp	x21, x22, [sp, #32]
  4020a0:	str	x23, [sp, #48]
  4020a4:	mov	x22, x0
  4020a8:	mov	w23, w1
  4020ac:	mov	w0, #0x2                   	// #2
  4020b0:	bl	401a90 <dup@plt>
  4020b4:	mov	w20, w0
  4020b8:	mov	w0, #0x1                   	// #1
  4020bc:	bl	401a90 <dup@plt>
  4020c0:	mov	w21, w0
  4020c4:	mov	w2, #0x1b6                 	// #438
  4020c8:	mov	w1, #0x1                   	// #1
  4020cc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4020d0:	add	x0, x0, #0x3e8
  4020d4:	bl	401890 <open@plt>
  4020d8:	mov	w19, w0
  4020dc:	cmp	w20, #0x2
  4020e0:	ccmp	w0, #0x2, #0x4, gt
  4020e4:	b.gt	402150 <feof@plt+0x530>
  4020e8:	cmp	w23, #0x0
  4020ec:	cset	w23, ne  // ne = any
  4020f0:	cmp	w21, #0x1
  4020f4:	ccmp	w0, #0x1, #0x4, gt
  4020f8:	ccmp	w23, #0x0, #0x4, gt
  4020fc:	b.ne	402178 <feof@plt+0x558>  // b.any
  402100:	tbz	w0, #31, 40216c <feof@plt+0x54c>
  402104:	mov	x0, x22
  402108:	bl	401ad0 <system@plt>
  40210c:	mov	w19, w0
  402110:	mov	w1, #0x2                   	// #2
  402114:	mov	w0, w20
  402118:	bl	401850 <dup2@plt>
  40211c:	cbnz	w23, 40218c <feof@plt+0x56c>
  402120:	cmn	w19, #0x1
  402124:	b.eq	40219c <feof@plt+0x57c>  // b.none
  402128:	cbnz	w19, 4021b8 <feof@plt+0x598>
  40212c:	mov	w0, w20
  402130:	bl	401b10 <close@plt>
  402134:	mov	w0, w21
  402138:	bl	401b10 <close@plt>
  40213c:	ldp	x19, x20, [sp, #16]
  402140:	ldp	x21, x22, [sp, #32]
  402144:	ldr	x23, [sp, #48]
  402148:	ldp	x29, x30, [sp], #64
  40214c:	ret
  402150:	mov	w1, #0x2                   	// #2
  402154:	bl	401850 <dup2@plt>
  402158:	cmp	w23, #0x0
  40215c:	cset	w23, ne  // ne = any
  402160:	cmp	w23, #0x0
  402164:	ccmp	w21, #0x1, #0x4, ne  // ne = any
  402168:	b.gt	402178 <feof@plt+0x558>
  40216c:	mov	w0, w19
  402170:	bl	401b10 <close@plt>
  402174:	b	402104 <feof@plt+0x4e4>
  402178:	mov	w1, #0x1                   	// #1
  40217c:	mov	w0, w19
  402180:	bl	401850 <dup2@plt>
  402184:	mov	w23, #0x1                   	// #1
  402188:	b	40216c <feof@plt+0x54c>
  40218c:	mov	w1, #0x1                   	// #1
  402190:	mov	w0, w21
  402194:	bl	401850 <dup2@plt>
  402198:	b	402120 <feof@plt+0x500>
  40219c:	mov	x2, x22
  4021a0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4021a4:	add	x1, x1, #0x3f8
  4021a8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4021ac:	ldr	x0, [x0, #3744]
  4021b0:	bl	401870 <fprintf@plt>
  4021b4:	b	40212c <feof@plt+0x50c>
  4021b8:	mov	w3, w19
  4021bc:	mov	x2, x22
  4021c0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4021c4:	add	x1, x1, #0x410
  4021c8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4021cc:	ldr	x0, [x0, #3744]
  4021d0:	bl	401870 <fprintf@plt>
  4021d4:	b	40212c <feof@plt+0x50c>
  4021d8:	stp	x29, x30, [sp, #-336]!
  4021dc:	mov	x29, sp
  4021e0:	stp	x21, x22, [sp, #32]
  4021e4:	mov	x22, x0
  4021e8:	str	x1, [sp, #280]
  4021ec:	str	x2, [sp, #288]
  4021f0:	str	x3, [sp, #296]
  4021f4:	str	x4, [sp, #304]
  4021f8:	str	x5, [sp, #312]
  4021fc:	str	x6, [sp, #320]
  402200:	str	x7, [sp, #328]
  402204:	str	q0, [sp, #144]
  402208:	str	q1, [sp, #160]
  40220c:	str	q2, [sp, #176]
  402210:	str	q3, [sp, #192]
  402214:	str	q4, [sp, #208]
  402218:	str	q5, [sp, #224]
  40221c:	str	q6, [sp, #240]
  402220:	str	q7, [sp, #256]
  402224:	mov	x0, #0x64                  	// #100
  402228:	bl	401b50 <malloc@plt>
  40222c:	mov	x21, x0
  402230:	cbz	x0, 4022fc <feof@plt+0x6dc>
  402234:	stp	x19, x20, [sp, #16]
  402238:	stp	x23, x24, [sp, #48]
  40223c:	str	x25, [sp, #64]
  402240:	mov	w20, #0x64                  	// #100
  402244:	add	x25, sp, #0x110
  402248:	mov	w24, #0xffffffc8            	// #-56
  40224c:	mov	w23, #0xffffff80            	// #-128
  402250:	b	402298 <feof@plt+0x678>
  402254:	mov	x0, x21
  402258:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  40225c:	mov	x19, x0
  402260:	mov	x0, x21
  402264:	bl	4018e0 <free@plt>
  402268:	mov	x21, x19
  40226c:	ldp	x19, x20, [sp, #16]
  402270:	ldp	x23, x24, [sp, #48]
  402274:	ldr	x25, [sp, #64]
  402278:	b	4022fc <feof@plt+0x6dc>
  40227c:	lsl	w20, w20, #1
  402280:	sxtw	x1, w20
  402284:	mov	x0, x21
  402288:	bl	401900 <realloc@plt>
  40228c:	mov	x19, x0
  402290:	cbz	x0, 40230c <feof@plt+0x6ec>
  402294:	mov	x21, x19
  402298:	add	x0, sp, #0x150
  40229c:	str	x0, [sp, #112]
  4022a0:	str	x0, [sp, #120]
  4022a4:	str	x25, [sp, #128]
  4022a8:	str	w24, [sp, #136]
  4022ac:	str	w23, [sp, #140]
  4022b0:	ldp	x0, x1, [sp, #112]
  4022b4:	stp	x0, x1, [sp, #80]
  4022b8:	ldp	x0, x1, [sp, #128]
  4022bc:	stp	x0, x1, [sp, #96]
  4022c0:	add	x3, sp, #0x50
  4022c4:	mov	x2, x22
  4022c8:	sxtw	x1, w20
  4022cc:	mov	x0, x21
  4022d0:	bl	401ab0 <vsnprintf@plt>
  4022d4:	tbnz	w0, #31, 40227c <feof@plt+0x65c>
  4022d8:	sub	w1, w20, #0x1
  4022dc:	cmp	w1, w0
  4022e0:	b.le	40227c <feof@plt+0x65c>
  4022e4:	add	w1, w0, #0x1
  4022e8:	cmp	w1, w20
  4022ec:	b.lt	402254 <feof@plt+0x634>  // b.tstop
  4022f0:	ldp	x19, x20, [sp, #16]
  4022f4:	ldp	x23, x24, [sp, #48]
  4022f8:	ldr	x25, [sp, #64]
  4022fc:	mov	x0, x21
  402300:	ldp	x21, x22, [sp, #32]
  402304:	ldp	x29, x30, [sp], #336
  402308:	ret
  40230c:	mov	x0, x21
  402310:	bl	4018e0 <free@plt>
  402314:	mov	x21, x19
  402318:	ldp	x19, x20, [sp, #16]
  40231c:	ldp	x23, x24, [sp, #48]
  402320:	ldr	x25, [sp, #64]
  402324:	b	4022fc <feof@plt+0x6dc>
  402328:	str	wzr, [x0, #256]
  40232c:	str	xzr, [x0, #264]
  402330:	mov	x1, x0
  402334:	add	x0, x0, #0x100
  402338:	strb	wzr, [x1], #1
  40233c:	cmp	x1, x0
  402340:	b.ne	402338 <feof@plt+0x718>  // b.any
  402344:	ret
  402348:	str	xzr, [x0]
  40234c:	str	xzr, [x0, #8]
  402350:	ret
  402354:	stp	x29, x30, [sp, #-80]!
  402358:	mov	x29, sp
  40235c:	stp	x19, x20, [sp, #16]
  402360:	stp	x21, x22, [sp, #32]
  402364:	stp	x23, x24, [sp, #48]
  402368:	str	x25, [sp, #64]
  40236c:	mov	x20, x0
  402370:	mov	x21, x1
  402374:	mov	x24, #0x110                 	// #272
  402378:	mov	w23, #0x100                 	// #256
  40237c:	mov	x22, #0x1                   	// #1
  402380:	b	4023d0 <feof@plt+0x7b0>
  402384:	mov	x0, x24
  402388:	bl	40a25c <_Znwm@@Base>
  40238c:	mov	x25, x0
  402390:	bl	402328 <feof@plt+0x708>
  402394:	str	x25, [x20, #8]
  402398:	str	x25, [x20]
  40239c:	ldr	x0, [x20, #8]
  4023a0:	ldr	w2, [x0, #256]
  4023a4:	sub	w2, w23, w2
  4023a8:	mov	x3, x21
  4023ac:	sxtw	x2, w2
  4023b0:	mov	x1, x22
  4023b4:	bl	401810 <fread@plt>
  4023b8:	cmp	w0, #0x0
  4023bc:	b.le	402420 <feof@plt+0x800>
  4023c0:	ldr	x2, [x20, #8]
  4023c4:	ldr	w1, [x2, #256]
  4023c8:	add	w0, w1, w0
  4023cc:	str	w0, [x2, #256]
  4023d0:	mov	x0, x21
  4023d4:	bl	401c20 <feof@plt>
  4023d8:	mov	w19, w0
  4023dc:	cbnz	w0, 40241c <feof@plt+0x7fc>
  4023e0:	ldr	x0, [x20, #8]
  4023e4:	cbz	x0, 402384 <feof@plt+0x764>
  4023e8:	ldr	w0, [x0, #256]
  4023ec:	cmp	w0, #0x100
  4023f0:	b.ne	40239c <feof@plt+0x77c>  // b.any
  4023f4:	mov	x0, x24
  4023f8:	bl	40a25c <_Znwm@@Base>
  4023fc:	mov	x25, x0
  402400:	bl	402328 <feof@plt+0x708>
  402404:	ldr	x0, [x20, #8]
  402408:	str	x25, [x0, #264]
  40240c:	ldr	x0, [x20, #8]
  402410:	ldr	x0, [x0, #264]
  402414:	str	x0, [x20, #8]
  402418:	b	40239c <feof@plt+0x77c>
  40241c:	mov	w19, #0x1                   	// #1
  402420:	mov	w0, w19
  402424:	ldp	x19, x20, [sp, #16]
  402428:	ldp	x21, x22, [sp, #32]
  40242c:	ldp	x23, x24, [sp, #48]
  402430:	ldr	x25, [sp, #64]
  402434:	ldp	x29, x30, [sp], #80
  402438:	ret
  40243c:	stp	x29, x30, [sp, #-64]!
  402440:	mov	x29, sp
  402444:	stp	x19, x20, [sp, #16]
  402448:	mov	x20, x0
  40244c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402450:	str	x0, [x1, #3976]
  402454:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  402458:	add	x1, x1, #0xb88
  40245c:	bl	401b20 <strcmp@plt>
  402460:	cbnz	w0, 4024b0 <feof@plt+0x890>
  402464:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402468:	ldr	x19, [x0, #3728]
  40246c:	mov	x1, x19
  402470:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402474:	add	x0, x0, #0xeb0
  402478:	add	x0, x0, #0x10
  40247c:	bl	402354 <feof@plt+0x734>
  402480:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402484:	ldr	x0, [x0, #3728]
  402488:	cmp	x0, x19
  40248c:	b.eq	402498 <feof@plt+0x878>  // b.none
  402490:	mov	x0, x19
  402494:	bl	4018a0 <fclose@plt>
  402498:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40249c:	str	xzr, [x0, #3976]
  4024a0:	mov	w0, #0x1                   	// #1
  4024a4:	ldp	x19, x20, [sp, #16]
  4024a8:	ldp	x29, x30, [sp], #64
  4024ac:	ret
  4024b0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4024b4:	add	x1, x1, #0x438
  4024b8:	mov	x0, x20
  4024bc:	bl	401af0 <fopen@plt>
  4024c0:	mov	x19, x0
  4024c4:	cbnz	x0, 40246c <feof@plt+0x84c>
  4024c8:	mov	x1, x20
  4024cc:	add	x0, sp, #0x20
  4024d0:	bl	40495c <feof@plt+0x2d3c>
  4024d4:	bl	401a80 <__errno_location@plt>
  4024d8:	ldr	w0, [x0]
  4024dc:	bl	401940 <strerror@plt>
  4024e0:	mov	x1, x0
  4024e4:	add	x0, sp, #0x30
  4024e8:	bl	40495c <feof@plt+0x2d3c>
  4024ec:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4024f0:	add	x3, x3, #0xf70
  4024f4:	add	x2, sp, #0x30
  4024f8:	add	x1, sp, #0x20
  4024fc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402500:	add	x0, x0, #0x440
  402504:	bl	404e10 <feof@plt+0x31f0>
  402508:	mov	w0, #0x0                   	// #0
  40250c:	b	4024a4 <feof@plt+0x884>
  402510:	stp	x29, x30, [sp, #-48]!
  402514:	mov	x29, sp
  402518:	stp	x19, x20, [sp, #16]
  40251c:	str	x21, [sp, #32]
  402520:	mov	x20, x1
  402524:	mov	x21, x2
  402528:	mov	x19, x3
  40252c:	mov	x0, x3
  402530:	bl	401860 <strlen@plt>
  402534:	ldr	w7, [x21]
  402538:	ldr	x10, [x20]
  40253c:	cbz	x10, 402618 <feof@plt+0x9f8>
  402540:	mov	w1, #0x0                   	// #0
  402544:	mov	w11, #0x0                   	// #0
  402548:	b	40257c <feof@plt+0x95c>
  40254c:	mov	w1, w6
  402550:	b	4025e8 <feof@plt+0x9c8>
  402554:	str	w7, [x21]
  402558:	str	x10, [x20]
  40255c:	mov	w0, #0x1                   	// #1
  402560:	ldp	x19, x20, [sp, #16]
  402564:	ldr	x21, [sp, #32]
  402568:	ldp	x29, x30, [sp], #48
  40256c:	ret
  402570:	ldr	x10, [x10, #264]
  402574:	mov	w7, w11
  402578:	cbz	x10, 402610 <feof@plt+0x9f0>
  40257c:	ldr	w8, [x10, #256]
  402580:	cmp	w0, w1
  402584:	ccmp	w8, w7, #0x4, gt
  402588:	b.le	4025e8 <feof@plt+0x9c8>
  40258c:	add	w4, w7, #0x1
  402590:	sxtw	x4, w4
  402594:	mov	w6, w1
  402598:	sub	x9, x10, #0x1
  40259c:	sxtw	x1, w1
  4025a0:	sub	x1, x1, w7, sxtw
  4025a4:	sub	x1, x1, #0x1
  4025a8:	add	x1, x19, x1
  4025ac:	sub	w7, w4, #0x1
  4025b0:	ldrb	w3, [x9, x4]
  4025b4:	ldrb	w2, [x1, x4]
  4025b8:	cmp	w3, w2
  4025bc:	b.ne	40254c <feof@plt+0x92c>  // b.any
  4025c0:	add	w6, w6, #0x1
  4025c4:	mov	w7, w4
  4025c8:	cmp	w0, w6
  4025cc:	cset	w5, le
  4025d0:	cmp	w8, w4
  4025d4:	cset	w2, le
  4025d8:	orr	w5, w5, w2
  4025dc:	add	x4, x4, #0x1
  4025e0:	cbz	w5, 4025ac <feof@plt+0x98c>
  4025e4:	mov	w1, w6
  4025e8:	cmp	w0, w1
  4025ec:	b.eq	402554 <feof@plt+0x934>  // b.none
  4025f0:	cmp	w8, w7
  4025f4:	b.le	402570 <feof@plt+0x950>
  4025f8:	ldrb	w3, [x10, w7, sxtw]
  4025fc:	ldrb	w2, [x19, w1, sxtw]
  402600:	cmp	w3, w2
  402604:	b.eq	402570 <feof@plt+0x950>  // b.none
  402608:	mov	w0, #0x0                   	// #0
  40260c:	b	402560 <feof@plt+0x940>
  402610:	mov	w0, #0x0                   	// #0
  402614:	b	402560 <feof@plt+0x940>
  402618:	mov	w0, #0x0                   	// #0
  40261c:	b	402560 <feof@plt+0x940>
  402620:	stp	x29, x30, [sp, #-64]!
  402624:	mov	x29, sp
  402628:	stp	x21, x22, [sp, #32]
  40262c:	mov	x21, x0
  402630:	ldr	w0, [x2]
  402634:	str	w0, [sp, #60]
  402638:	ldr	x6, [x1]
  40263c:	cbz	x6, 4026e4 <feof@plt+0xac4>
  402640:	stp	x19, x20, [sp, #16]
  402644:	mov	x19, x1
  402648:	mov	x20, x2
  40264c:	mov	w22, w3
  402650:	ldr	w7, [x6, #256]
  402654:	cmp	w0, w7
  402658:	b.ge	40269c <feof@plt+0xa7c>  // b.tcont
  40265c:	sxtw	x4, w0
  402660:	ldrb	w5, [x6, x4]
  402664:	cmp	w5, #0x5c
  402668:	ccmp	w5, #0xa, #0x4, ne  // ne = any
  40266c:	b.eq	402688 <feof@plt+0xa68>  // b.none
  402670:	add	w5, w4, #0x1
  402674:	str	w5, [sp, #60]
  402678:	add	x4, x4, #0x1
  40267c:	cmp	w7, w4
  402680:	b.gt	402660 <feof@plt+0xa40>
  402684:	b	40269c <feof@plt+0xa7c>
  402688:	cmp	w7, w4
  40268c:	b.le	40269c <feof@plt+0xa7c>
  402690:	ldrb	w1, [x6, w4, sxtw]
  402694:	cmp	w1, #0xa
  402698:	b.eq	4026f0 <feof@plt+0xad0>  // b.none
  40269c:	ldr	w1, [sp, #60]
  4026a0:	sub	w1, w1, w0
  4026a4:	add	x0, x6, w0, sxtw
  4026a8:	bl	401e10 <feof@plt+0x1f0>
  4026ac:	ldr	w0, [sp, #60]
  4026b0:	cmp	w0, #0xff
  4026b4:	b.gt	4026c8 <feof@plt+0xaa8>
  4026b8:	ldr	x1, [x19]
  4026bc:	ldrb	w0, [x1, w0, sxtw]
  4026c0:	cmp	w0, #0x5c
  4026c4:	b.eq	4026fc <feof@plt+0xadc>  // b.none
  4026c8:	ldr	w0, [sp, #60]
  4026cc:	ldr	x1, [x19]
  4026d0:	ldr	w1, [x1, #256]
  4026d4:	cmp	w1, w0
  4026d8:	b.eq	4027ec <feof@plt+0xbcc>  // b.none
  4026dc:	str	w0, [x20]
  4026e0:	ldp	x19, x20, [sp, #16]
  4026e4:	ldp	x21, x22, [sp, #32]
  4026e8:	ldp	x29, x30, [sp], #64
  4026ec:	ret
  4026f0:	add	w8, w4, #0x1
  4026f4:	str	w8, [sp, #60]
  4026f8:	b	40269c <feof@plt+0xa7c>
  4026fc:	adrp	x3, 40c000 <_ZdlPvm@@Base+0x1d34>
  402700:	add	x3, x3, #0x458
  402704:	add	x2, sp, #0x3c
  402708:	mov	x1, x19
  40270c:	mov	x0, x21
  402710:	bl	402510 <feof@plt+0x8f0>
  402714:	cbz	w0, 40276c <feof@plt+0xb4c>
  402718:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  40271c:	add	x0, x0, #0x478
  402720:	bl	401e98 <feof@plt+0x278>
  402724:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402728:	add	x0, x0, #0x480
  40272c:	bl	401e98 <feof@plt+0x278>
  402730:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402734:	ldr	x0, [x0, #3792]
  402738:	bl	401e98 <feof@plt+0x278>
  40273c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402740:	add	x0, x0, #0x488
  402744:	bl	401e98 <feof@plt+0x278>
  402748:	cbz	w22, 40275c <feof@plt+0xb3c>
  40274c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402750:	add	x0, x0, #0x490
  402754:	bl	401e98 <feof@plt+0x278>
  402758:	b	4026c8 <feof@plt+0xaa8>
  40275c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402760:	add	x0, x0, #0x4a0
  402764:	bl	401e98 <feof@plt+0x278>
  402768:	b	4026c8 <feof@plt+0xaa8>
  40276c:	adrp	x3, 40c000 <_ZdlPvm@@Base+0x1d34>
  402770:	add	x3, x3, #0x4b0
  402774:	add	x2, sp, #0x3c
  402778:	mov	x1, x19
  40277c:	mov	x0, x21
  402780:	bl	402510 <feof@plt+0x8f0>
  402784:	cbnz	w0, 4027bc <feof@plt+0xb9c>
  402788:	ldr	w0, [sp, #60]
  40278c:	ldr	x1, [x19]
  402790:	ldr	w1, [x1, #256]
  402794:	cmp	w1, w0
  402798:	b.le	4026c8 <feof@plt+0xaa8>
  40279c:	str	w0, [x20]
  4027a0:	add	w1, w0, #0x1
  4027a4:	str	w1, [sp, #60]
  4027a8:	ldr	x2, [x19]
  4027ac:	mov	w1, #0x1                   	// #1
  4027b0:	add	x0, x2, w0, sxtw
  4027b4:	bl	401e10 <feof@plt+0x1f0>
  4027b8:	b	4026c8 <feof@plt+0xaa8>
  4027bc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4027c0:	add	x0, x0, #0x4d0
  4027c4:	bl	401e98 <feof@plt+0x278>
  4027c8:	cbz	w22, 4027dc <feof@plt+0xbbc>
  4027cc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4027d0:	add	x0, x0, #0x4e0
  4027d4:	bl	401e98 <feof@plt+0x278>
  4027d8:	b	4026c8 <feof@plt+0xaa8>
  4027dc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4027e0:	add	x0, x0, #0x4e8
  4027e4:	bl	401e98 <feof@plt+0x278>
  4027e8:	b	4026c8 <feof@plt+0xaa8>
  4027ec:	str	wzr, [x20]
  4027f0:	ldr	x1, [x19]
  4027f4:	ldr	x1, [x1, #264]
  4027f8:	str	x1, [x19]
  4027fc:	cbz	x1, 402834 <feof@plt+0xc14>
  402800:	sub	w0, w0, #0x1
  402804:	ldrb	w0, [x1, w0, sxtw]
  402808:	cmp	w0, #0xa
  40280c:	b.ne	402818 <feof@plt+0xbf8>  // b.any
  402810:	ldp	x19, x20, [sp, #16]
  402814:	b	4026e4 <feof@plt+0xac4>
  402818:	mov	w3, w22
  40281c:	mov	x2, x20
  402820:	mov	x1, x19
  402824:	mov	x0, x21
  402828:	bl	402620 <feof@plt+0xa00>
  40282c:	ldp	x19, x20, [sp, #16]
  402830:	b	4026e4 <feof@plt+0xac4>
  402834:	ldp	x19, x20, [sp, #16]
  402838:	b	4026e4 <feof@plt+0xac4>
  40283c:	stp	x29, x30, [sp, #-64]!
  402840:	mov	x29, sp
  402844:	stp	x19, x20, [sp, #16]
  402848:	stp	x21, x22, [sp, #32]
  40284c:	ldr	x21, [x1]
  402850:	ldr	w20, [x2]
  402854:	cbz	x21, 4028cc <feof@plt+0xcac>
  402858:	stp	x23, x24, [sp, #48]
  40285c:	mov	x24, x2
  402860:	mov	w23, #0x0                   	// #0
  402864:	b	40287c <feof@plt+0xc5c>
  402868:	cmp	w22, w20
  40286c:	b.ne	4028b0 <feof@plt+0xc90>  // b.any
  402870:	ldr	x21, [x21, #264]
  402874:	mov	w20, w23
  402878:	cbz	x21, 4028d4 <feof@plt+0xcb4>
  40287c:	ldr	w22, [x21, #256]
  402880:	cmp	w22, w20
  402884:	b.le	402868 <feof@plt+0xc48>
  402888:	sxtw	x19, w20
  40288c:	mov	w20, w19
  402890:	ldrb	w0, [x21, x19]
  402894:	bl	4018b0 <isspace@plt>
  402898:	cbz	w0, 402868 <feof@plt+0xc48>
  40289c:	add	w20, w19, #0x1
  4028a0:	add	x19, x19, #0x1
  4028a4:	cmp	w22, w19
  4028a8:	b.gt	40288c <feof@plt+0xc6c>
  4028ac:	b	402868 <feof@plt+0xc48>
  4028b0:	str	w20, [x24]
  4028b4:	mov	w0, #0x1                   	// #1
  4028b8:	ldp	x23, x24, [sp, #48]
  4028bc:	ldp	x19, x20, [sp, #16]
  4028c0:	ldp	x21, x22, [sp, #32]
  4028c4:	ldp	x29, x30, [sp], #64
  4028c8:	ret
  4028cc:	mov	w0, #0x0                   	// #0
  4028d0:	b	4028bc <feof@plt+0xc9c>
  4028d4:	mov	w0, #0x0                   	// #0
  4028d8:	ldp	x23, x24, [sp, #48]
  4028dc:	b	4028bc <feof@plt+0xc9c>
  4028e0:	ldr	x6, [x1]
  4028e4:	cbz	x6, 402950 <feof@plt+0xd30>
  4028e8:	ldr	w4, [x2]
  4028ec:	ldr	w7, [x6, #256]
  4028f0:	cmp	w4, w7
  4028f4:	b.ge	40291c <feof@plt+0xcfc>  // b.tcont
  4028f8:	sxtw	x3, w4
  4028fc:	mov	w4, w3
  402900:	ldrb	w5, [x6, x3]
  402904:	cmp	w5, #0xa
  402908:	b.eq	40291c <feof@plt+0xcfc>  // b.none
  40290c:	add	w4, w3, #0x1
  402910:	add	x3, x3, #0x1
  402914:	cmp	w7, w3
  402918:	b.gt	4028fc <feof@plt+0xcdc>
  40291c:	cmp	w7, w4
  402920:	b.eq	40292c <feof@plt+0xd0c>  // b.none
  402924:	str	w4, [x2]
  402928:	ret
  40292c:	stp	x29, x30, [sp, #-16]!
  402930:	mov	x29, sp
  402934:	str	wzr, [x2]
  402938:	ldr	x3, [x1]
  40293c:	ldr	x3, [x3, #264]
  402940:	str	x3, [x1]
  402944:	bl	4028e0 <feof@plt+0xcc0>
  402948:	ldp	x29, x30, [sp], #16
  40294c:	ret
  402950:	ret
  402954:	stp	x29, x30, [sp, #-48]!
  402958:	mov	x29, sp
  40295c:	stp	x19, x20, [sp, #16]
  402960:	mov	x19, x0
  402964:	mov	w20, w1
  402968:	str	wzr, [sp, #44]
  40296c:	ldr	x0, [x0]
  402970:	str	x0, [sp, #32]
  402974:	cbz	x0, 402994 <feof@plt+0xd74>
  402978:	mov	w3, w20
  40297c:	add	x2, sp, #0x2c
  402980:	add	x1, sp, #0x20
  402984:	mov	x0, x19
  402988:	bl	402620 <feof@plt+0xa00>
  40298c:	ldr	x2, [sp, #32]
  402990:	cbnz	x2, 402978 <feof@plt+0xd58>
  402994:	ldp	x19, x20, [sp, #16]
  402998:	ldp	x29, x30, [sp], #48
  40299c:	ret
  4029a0:	str	w1, [x0, #8]
  4029a4:	str	w2, [x0, #12]
  4029a8:	str	w3, [x0, #16]
  4029ac:	str	w4, [x0, #20]
  4029b0:	str	w5, [x0, #40]
  4029b4:	str	w6, [x0, #32]
  4029b8:	str	w7, [x0, #36]
  4029bc:	ldr	x1, [sp]
  4029c0:	str	x1, [x0, #24]
  4029c4:	str	xzr, [x0]
  4029c8:	ret
  4029cc:	ldr	x0, [x0, #24]
  4029d0:	cbz	x0, 4029e8 <feof@plt+0xdc8>
  4029d4:	stp	x29, x30, [sp, #-16]!
  4029d8:	mov	x29, sp
  4029dc:	bl	4018e0 <free@plt>
  4029e0:	ldp	x29, x30, [sp], #16
  4029e4:	ret
  4029e8:	ret
  4029ec:	stp	x29, x30, [sp, #-48]!
  4029f0:	mov	x29, sp
  4029f4:	stp	x19, x20, [sp, #16]
  4029f8:	ldr	x19, [x0]
  4029fc:	cbz	x19, 402a34 <feof@plt+0xe14>
  402a00:	str	x21, [sp, #32]
  402a04:	mov	x20, x0
  402a08:	mov	x21, #0x30                  	// #48
  402a0c:	ldr	x0, [x19]
  402a10:	str	x0, [x20]
  402a14:	mov	x0, x19
  402a18:	bl	4029cc <feof@plt+0xdac>
  402a1c:	mov	x1, x21
  402a20:	mov	x0, x19
  402a24:	bl	40a2cc <_ZdlPvm@@Base>
  402a28:	ldr	x19, [x20]
  402a2c:	cbnz	x19, 402a0c <feof@plt+0xdec>
  402a30:	ldr	x21, [sp, #32]
  402a34:	ldp	x19, x20, [sp, #16]
  402a38:	ldp	x29, x30, [sp], #48
  402a3c:	ret
  402a40:	str	xzr, [x0]
  402a44:	str	xzr, [x0, #8]
  402a48:	str	wzr, [x0, #16]
  402a4c:	ret
  402a50:	cmp	w0, w1
  402a54:	csel	w0, w0, w1, le
  402a58:	ret
  402a5c:	cmp	w0, w1
  402a60:	csel	w0, w0, w1, ge  // ge = tcont
  402a64:	ret
  402a68:	ldr	x2, [x0]
  402a6c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  402a70:	ldr	w3, [x0, #568]
  402a74:	lsl	w0, w3, #3
  402a78:	sub	w0, w0, w3
  402a7c:	cbnz	x2, 402a8c <feof@plt+0xe6c>
  402a80:	ret
  402a84:	ldr	x2, [x2]
  402a88:	cbz	x2, 402a80 <feof@plt+0xe60>
  402a8c:	ldr	w3, [x2, #40]
  402a90:	cmp	w3, w1
  402a94:	b.ne	402a84 <feof@plt+0xe64>  // b.any
  402a98:	ldr	w3, [x2, #16]
  402a9c:	cmp	w0, w3
  402aa0:	csel	w0, w0, w3, ge  // ge = tcont
  402aa4:	b	402a84 <feof@plt+0xe64>
  402aa8:	sub	sp, sp, #0x40
  402aac:	stp	x29, x30, [sp, #16]
  402ab0:	add	x29, sp, #0x10
  402ab4:	stp	x19, x20, [sp, #32]
  402ab8:	mov	w19, w1
  402abc:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  402ac0:	ldr	w1, [x1, #572]
  402ac4:	cmp	w1, w19
  402ac8:	b.eq	402ba4 <feof@plt+0xf84>  // b.none
  402acc:	stp	x21, x22, [sp, #48]
  402ad0:	mov	x21, x0
  402ad4:	cmp	w1, #0x0
  402ad8:	b.gt	402bb8 <feof@plt+0xf98>
  402adc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ae0:	ldr	w0, [x0, #3816]
  402ae4:	cbnz	w0, 402bd4 <feof@plt+0xfb4>
  402ae8:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402aec:	add	x1, x1, #0xeb0
  402af0:	ldr	x3, [x1, #48]
  402af4:	ldr	x2, [x1, #64]
  402af8:	mov	w1, w19
  402afc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402b00:	add	x0, x0, #0x4f8
  402b04:	bl	4021d8 <feof@plt+0x5b8>
  402b08:	mov	x20, x0
  402b0c:	cbz	x0, 402bf8 <feof@plt+0xfd8>
  402b10:	mov	w1, #0x1                   	// #1
  402b14:	mov	x0, x20
  402b18:	bl	402090 <feof@plt+0x470>
  402b1c:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b20:	add	x20, x20, #0xeb0
  402b24:	ldr	x22, [x20, #72]
  402b28:	mov	w1, w19
  402b2c:	mov	x0, x21
  402b30:	bl	402a68 <feof@plt+0xe48>
  402b34:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  402b38:	add	x2, x1, #0x238
  402b3c:	ldr	w5, [x2, #8]
  402b40:	mul	w0, w0, w5
  402b44:	ldr	w3, [x1, #568]
  402b48:	ldr	x1, [x20, #48]
  402b4c:	str	x1, [sp]
  402b50:	ldr	x7, [x20, #40]
  402b54:	ldr	x6, [x20, #80]
  402b58:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1d34>
  402b5c:	add	x4, x4, #0x520
  402b60:	sdiv	w3, w0, w3
  402b64:	adrp	x2, 40f000 <_ZdlPvm@@Base+0x4d34>
  402b68:	add	x2, x2, #0x478
  402b6c:	mov	x1, x22
  402b70:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402b74:	add	x0, x0, #0x528
  402b78:	bl	4021d8 <feof@plt+0x5b8>
  402b7c:	mov	x20, x0
  402b80:	cbz	x0, 402c08 <feof@plt+0xfe8>
  402b84:	mov	w1, #0x1                   	// #1
  402b88:	mov	x0, x20
  402b8c:	bl	402090 <feof@plt+0x470>
  402b90:	mov	x0, x20
  402b94:	bl	4018e0 <free@plt>
  402b98:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  402b9c:	str	w19, [x0, #572]
  402ba0:	ldp	x21, x22, [sp, #48]
  402ba4:	mov	w0, #0x0                   	// #0
  402ba8:	ldp	x19, x20, [sp, #32]
  402bac:	ldp	x29, x30, [sp, #16]
  402bb0:	add	sp, sp, #0x40
  402bb4:	ret
  402bb8:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bbc:	add	x20, x20, #0xeb0
  402bc0:	ldr	x0, [x20, #40]
  402bc4:	bl	401990 <unlink@plt>
  402bc8:	ldr	x0, [x20, #48]
  402bcc:	bl	401990 <unlink@plt>
  402bd0:	b	402adc <feof@plt+0xebc>
  402bd4:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bd8:	mov	w2, w19
  402bdc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  402be0:	add	x1, x1, #0x4f0
  402be4:	ldr	x0, [x20, #3744]
  402be8:	bl	401870 <fprintf@plt>
  402bec:	ldr	x0, [x20, #3744]
  402bf0:	bl	401a50 <fflush@plt>
  402bf4:	b	402ae8 <feof@plt+0xec8>
  402bf8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402bfc:	add	x0, x0, #0x510
  402c00:	bl	401dc0 <feof@plt+0x1a0>
  402c04:	b	402b10 <feof@plt+0xef0>
  402c08:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402c0c:	add	x0, x0, #0x510
  402c10:	bl	401dc0 <feof@plt+0x1a0>
  402c14:	b	402b84 <feof@plt+0xf64>
  402c18:	sub	sp, sp, #0x60
  402c1c:	stp	x29, x30, [sp, #16]
  402c20:	add	x29, sp, #0x10
  402c24:	stp	x19, x20, [sp, #32]
  402c28:	ldr	w20, [x1, #8]
  402c2c:	cmn	w20, #0x1
  402c30:	b.ne	402c44 <feof@plt+0x1024>  // b.any
  402c34:	ldp	x19, x20, [sp, #32]
  402c38:	ldp	x29, x30, [sp, #16]
  402c3c:	add	sp, sp, #0x60
  402c40:	ret
  402c44:	stp	x21, x22, [sp, #48]
  402c48:	stp	x23, x24, [sp, #64]
  402c4c:	stp	x25, x26, [sp, #80]
  402c50:	mov	x19, x1
  402c54:	ldr	w24, [x1, #16]
  402c58:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  402c5c:	add	x2, x1, #0x238
  402c60:	ldr	w23, [x2, #8]
  402c64:	ldr	w22, [x1, #568]
  402c68:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c6c:	ldr	w26, [x1, #3848]
  402c70:	ldr	w21, [x19, #12]
  402c74:	ldr	w25, [x19, #20]
  402c78:	ldr	w1, [x19, #40]
  402c7c:	bl	402aa8 <feof@plt+0xe88>
  402c80:	cbnz	w0, 402d70 <feof@plt+0x1150>
  402c84:	cmp	w20, w24
  402c88:	csel	w2, w20, w24, le
  402c8c:	mul	w2, w2, w23
  402c90:	sdiv	w2, w2, w22
  402c94:	cmp	w2, #0x0
  402c98:	csel	w2, w2, wzr, ge  // ge = tcont
  402c9c:	mul	w5, w23, w26
  402ca0:	mov	w0, #0x8e39                	// #36409
  402ca4:	movk	w0, #0x38e3, lsl #16
  402ca8:	smull	x0, w5, w0
  402cac:	asr	x0, x0, #36
  402cb0:	sub	w0, w0, w5, asr #31
  402cb4:	cmp	w21, w25
  402cb8:	csel	w3, w21, w25, le
  402cbc:	mul	w3, w3, w23
  402cc0:	sdiv	w3, w3, w22
  402cc4:	adds	w3, w3, w0
  402cc8:	csel	w3, w3, wzr, pl  // pl = nfrst
  402ccc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  402cd0:	add	x1, x1, #0x478
  402cd4:	cmp	w21, w25
  402cd8:	csel	w5, w21, w25, ge  // ge = tcont
  402cdc:	mul	w5, w5, w23
  402ce0:	sdiv	w5, w5, w22
  402ce4:	add	w5, w5, w0
  402ce8:	sub	w5, w5, w3
  402cec:	cmp	w20, w24
  402cf0:	csel	w4, w20, w24, ge  // ge = tcont
  402cf4:	mul	w4, w4, w23
  402cf8:	sdiv	w4, w4, w22
  402cfc:	sub	w4, w4, w2
  402d00:	ldr	x0, [x19, #24]
  402d04:	str	x0, [sp, #8]
  402d08:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402d0c:	add	x0, x0, #0x608
  402d10:	str	x0, [sp]
  402d14:	mov	x7, x1
  402d18:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d1c:	ldr	x6, [x0, #3800]
  402d20:	add	w5, w5, #0x2
  402d24:	add	w4, w4, #0x1
  402d28:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402d2c:	add	x0, x0, #0x5c0
  402d30:	bl	4021d8 <feof@plt+0x5b8>
  402d34:	mov	x19, x0
  402d38:	cbz	x0, 402d60 <feof@plt+0x1140>
  402d3c:	mov	w1, #0x0                   	// #0
  402d40:	mov	x0, x19
  402d44:	bl	402090 <feof@plt+0x470>
  402d48:	mov	x0, x19
  402d4c:	bl	4018e0 <free@plt>
  402d50:	ldp	x21, x22, [sp, #48]
  402d54:	ldp	x23, x24, [sp, #64]
  402d58:	ldp	x25, x26, [sp, #80]
  402d5c:	b	402c34 <feof@plt+0x1014>
  402d60:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402d64:	add	x0, x0, #0x510
  402d68:	bl	401dc0 <feof@plt+0x1a0>
  402d6c:	b	402d3c <feof@plt+0x111c>
  402d70:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d74:	ldr	w2, [x19, #40]
  402d78:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  402d7c:	add	x1, x1, #0x638
  402d80:	ldr	x0, [x20, #3744]
  402d84:	bl	401870 <fprintf@plt>
  402d88:	ldr	x0, [x20, #3744]
  402d8c:	bl	401a50 <fflush@plt>
  402d90:	ldp	x21, x22, [sp, #48]
  402d94:	ldp	x23, x24, [sp, #64]
  402d98:	ldp	x25, x26, [sp, #80]
  402d9c:	b	402c34 <feof@plt+0x1014>
  402da0:	stp	x29, x30, [sp, #-80]!
  402da4:	mov	x29, sp
  402da8:	stp	x19, x20, [sp, #16]
  402dac:	stp	x21, x22, [sp, #32]
  402db0:	stp	x23, x24, [sp, #48]
  402db4:	stp	x25, x26, [sp, #64]
  402db8:	mov	x19, x0
  402dbc:	mov	w26, w1
  402dc0:	mov	w25, w2
  402dc4:	mov	w24, w3
  402dc8:	mov	w23, w4
  402dcc:	mov	w22, w5
  402dd0:	mov	w21, w6
  402dd4:	mov	w20, w7
  402dd8:	mov	x0, #0x30                  	// #48
  402ddc:	bl	40a25c <_Znwm@@Base>
  402de0:	str	w26, [x0, #8]
  402de4:	str	w25, [x0, #12]
  402de8:	str	w24, [x0, #16]
  402dec:	str	w23, [x0, #20]
  402df0:	str	w22, [x0, #40]
  402df4:	str	w21, [x0, #32]
  402df8:	str	w20, [x0, #36]
  402dfc:	ldr	x1, [sp, #80]
  402e00:	str	x1, [x0, #24]
  402e04:	str	xzr, [x0]
  402e08:	ldr	x1, [x19]
  402e0c:	cbz	x1, 402e34 <feof@plt+0x1214>
  402e10:	ldr	x1, [x19, #8]
  402e14:	str	x0, [x1]
  402e18:	str	x0, [x19, #8]
  402e1c:	ldp	x19, x20, [sp, #16]
  402e20:	ldp	x21, x22, [sp, #32]
  402e24:	ldp	x23, x24, [sp, #48]
  402e28:	ldp	x25, x26, [sp, #64]
  402e2c:	ldp	x29, x30, [sp], #80
  402e30:	ret
  402e34:	str	x0, [x19]
  402e38:	str	x0, [x19, #8]
  402e3c:	b	402e1c <feof@plt+0x11fc>
  402e40:	stp	x29, x30, [sp, #-32]!
  402e44:	mov	x29, sp
  402e48:	stp	x19, x20, [sp, #16]
  402e4c:	mov	x20, x0
  402e50:	ldr	x19, [x0]
  402e54:	cbz	x19, 402e6c <feof@plt+0x124c>
  402e58:	mov	x1, x19
  402e5c:	mov	x0, x20
  402e60:	bl	402c18 <feof@plt+0xff8>
  402e64:	ldr	x19, [x19]
  402e68:	cbnz	x19, 402e58 <feof@plt+0x1238>
  402e6c:	ldp	x19, x20, [sp, #16]
  402e70:	ldp	x29, x30, [sp], #32
  402e74:	ret
  402e78:	stp	x29, x30, [sp, #-64]!
  402e7c:	mov	x29, sp
  402e80:	stp	x19, x20, [sp, #16]
  402e84:	stp	x21, x22, [sp, #32]
  402e88:	str	x23, [sp, #48]
  402e8c:	mov	w19, w0
  402e90:	mov	x20, x1
  402e94:	mov	x22, x2
  402e98:	add	w0, w0, #0x2
  402e9c:	sbfiz	x23, x0, #3, #32
  402ea0:	mov	x0, x23
  402ea4:	bl	401b50 <malloc@plt>
  402ea8:	mov	x21, x0
  402eac:	cbz	x0, 402f08 <feof@plt+0x12e8>
  402eb0:	cmp	w19, #0x0
  402eb4:	b.le	402f18 <feof@plt+0x12f8>
  402eb8:	ldr	x0, [x20]
  402ebc:	mov	x1, x21
  402ec0:	str	x0, [x1], #8
  402ec4:	str	x22, [x21, #8]
  402ec8:	cmp	w19, #0x1
  402ecc:	b.le	402ee8 <feof@plt+0x12c8>
  402ed0:	mov	x2, #0x1                   	// #1
  402ed4:	ldr	x3, [x20, x2, lsl #3]
  402ed8:	str	x3, [x1, x2, lsl #3]
  402edc:	add	x2, x2, #0x1
  402ee0:	cmp	w19, w2
  402ee4:	b.gt	402ed4 <feof@plt+0x12b4>
  402ee8:	add	x0, x21, x23
  402eec:	stur	xzr, [x0, #-8]
  402ef0:	mov	x0, x21
  402ef4:	ldp	x19, x20, [sp, #16]
  402ef8:	ldp	x21, x22, [sp, #32]
  402efc:	ldr	x23, [sp, #48]
  402f00:	ldp	x29, x30, [sp], #64
  402f04:	ret
  402f08:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402f0c:	add	x0, x0, #0x660
  402f10:	bl	401dc0 <feof@plt+0x1a0>
  402f14:	b	402eb0 <feof@plt+0x1290>
  402f18:	str	x22, [x21]
  402f1c:	b	402ee8 <feof@plt+0x12c8>
  402f20:	stp	x29, x30, [sp, #-64]!
  402f24:	mov	x29, sp
  402f28:	stp	x19, x20, [sp, #16]
  402f2c:	stp	x21, x22, [sp, #32]
  402f30:	str	x23, [sp, #48]
  402f34:	mov	w20, w0
  402f38:	mov	x21, x1
  402f3c:	mov	x23, x2
  402f40:	add	w0, w0, #0x2
  402f44:	sbfiz	x22, x0, #3, #32
  402f48:	mov	x0, x22
  402f4c:	bl	401b50 <malloc@plt>
  402f50:	mov	x19, x0
  402f54:	cbz	x0, 402fa8 <feof@plt+0x1388>
  402f58:	cmp	w20, #0x0
  402f5c:	b.le	402f78 <feof@plt+0x1358>
  402f60:	mov	x3, #0x0                   	// #0
  402f64:	ldr	x4, [x21, x3, lsl #3]
  402f68:	str	x4, [x19, x3, lsl #3]
  402f6c:	add	x3, x3, #0x1
  402f70:	cmp	w20, w3
  402f74:	b.gt	402f64 <feof@plt+0x1344>
  402f78:	sub	x20, x22, #0x10
  402f7c:	mov	x0, x23
  402f80:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  402f84:	str	x0, [x19, x20]
  402f88:	add	x0, x19, x22
  402f8c:	stur	xzr, [x0, #-8]
  402f90:	mov	x0, x19
  402f94:	ldp	x19, x20, [sp, #16]
  402f98:	ldp	x21, x22, [sp, #32]
  402f9c:	ldr	x23, [sp, #48]
  402fa0:	ldp	x29, x30, [sp], #64
  402fa4:	ret
  402fa8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  402fac:	add	x0, x0, #0x660
  402fb0:	bl	401dc0 <feof@plt+0x1a0>
  402fb4:	b	402f58 <feof@plt+0x1338>
  402fb8:	stp	x29, x30, [sp, #-48]!
  402fbc:	mov	x29, sp
  402fc0:	stp	x19, x20, [sp, #16]
  402fc4:	stp	x21, x22, [sp, #32]
  402fc8:	mov	w20, w0
  402fcc:	mov	x21, x1
  402fd0:	mov	w2, w0
  402fd4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  402fd8:	add	x1, x1, #0x668
  402fdc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402fe0:	ldr	x0, [x0, #3744]
  402fe4:	bl	401870 <fprintf@plt>
  402fe8:	cmp	w20, #0x0
  402fec:	b.le	403024 <feof@plt+0x1404>
  402ff0:	mov	x19, x21
  402ff4:	sub	w20, w20, #0x1
  402ff8:	add	x21, x21, #0x8
  402ffc:	add	x20, x21, x20, lsl #3
  403000:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1d34>
  403004:	add	x21, x21, #0x678
  403008:	adrp	x22, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40300c:	ldr	x2, [x19], #8
  403010:	mov	x1, x21
  403014:	ldr	x0, [x22, #3744]
  403018:	bl	401870 <fprintf@plt>
  40301c:	cmp	x19, x20
  403020:	b.ne	40300c <feof@plt+0x13ec>  // b.any
  403024:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403028:	ldr	x1, [x0, #3744]
  40302c:	mov	w0, #0xa                   	// #10
  403030:	bl	401a10 <fputc@plt>
  403034:	ldp	x19, x20, [sp, #16]
  403038:	ldp	x21, x22, [sp, #32]
  40303c:	ldp	x29, x30, [sp], #48
  403040:	ret
  403044:	ret
  403048:	stp	x29, x30, [sp, #-128]!
  40304c:	mov	x29, sp
  403050:	stp	x19, x20, [sp, #16]
  403054:	stp	x21, x22, [sp, #32]
  403058:	str	x23, [sp, #48]
  40305c:	mov	x22, x0
  403060:	mov	w23, w1
  403064:	mov	x20, x3
  403068:	add	x0, sp, #0x48
  40306c:	bl	401840 <pipe@plt>
  403070:	tbnz	w0, #31, 403104 <feof@plt+0x14e4>
  403074:	bl	401ac0 <fork@plt>
  403078:	mov	w19, w0
  40307c:	tbnz	w0, #31, 403114 <feof@plt+0x14f4>
  403080:	cbz	w0, 403124 <feof@plt+0x1504>
  403084:	ldr	w0, [sp, #72]
  403088:	bl	401b10 <close@plt>
  40308c:	tbnz	w0, #31, 4031f8 <feof@plt+0x15d8>
  403090:	ldr	w20, [sp, #76]
  403094:	cmp	w20, #0x1
  403098:	b.eq	4030bc <feof@plt+0x149c>  // b.none
  40309c:	mov	w0, #0x1                   	// #1
  4030a0:	bl	401a90 <dup@plt>
  4030a4:	mov	w21, w0
  4030a8:	tbnz	w0, #31, 403208 <feof@plt+0x15e8>
  4030ac:	mov	w1, w20
  4030b0:	mov	w0, #0x1                   	// #1
  4030b4:	bl	401ec4 <feof@plt+0x2a4>
  4030b8:	mov	w20, w21
  4030bc:	str	w20, [sp, #76]
  4030c0:	cmp	w23, #0x0
  4030c4:	cset	w1, eq  // eq = none
  4030c8:	mov	x0, x22
  4030cc:	bl	402954 <feof@plt+0xd34>
  4030d0:	ldr	w1, [sp, #76]
  4030d4:	mov	w0, #0x1                   	// #1
  4030d8:	bl	401ec4 <feof@plt+0x2a4>
  4030dc:	add	x0, sp, #0x44
  4030e0:	bl	401910 <wait@plt>
  4030e4:	cmp	w19, w0
  4030e8:	b.ne	403230 <feof@plt+0x1610>  // b.any
  4030ec:	mov	w0, #0x0                   	// #0
  4030f0:	ldp	x19, x20, [sp, #16]
  4030f4:	ldp	x21, x22, [sp, #32]
  4030f8:	ldr	x23, [sp, #48]
  4030fc:	ldp	x29, x30, [sp], #128
  403100:	ret
  403104:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403108:	add	x0, x0, #0x680
  40310c:	bl	401dc0 <feof@plt+0x1a0>
  403110:	b	403074 <feof@plt+0x1454>
  403114:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403118:	add	x0, x0, #0x688
  40311c:	bl	401dc0 <feof@plt+0x1a0>
  403120:	b	4030ec <feof@plt+0x14cc>
  403124:	ldr	w1, [sp, #72]
  403128:	mov	w0, #0x0                   	// #0
  40312c:	bl	401ec4 <feof@plt+0x2a4>
  403130:	ldr	w0, [sp, #76]
  403134:	bl	401b10 <close@plt>
  403138:	tbnz	w0, #31, 4031ac <feof@plt+0x158c>
  40313c:	cmp	w23, #0x1
  403140:	b.eq	4031bc <feof@plt+0x159c>  // b.none
  403144:	mov	x1, x20
  403148:	ldr	x0, [x20]
  40314c:	bl	401820 <execvp@plt>
  403150:	ldr	x1, [x20]
  403154:	add	x0, sp, #0x50
  403158:	bl	40495c <feof@plt+0x2d3c>
  40315c:	bl	401a80 <__errno_location@plt>
  403160:	ldr	w0, [x0]
  403164:	bl	401940 <strerror@plt>
  403168:	mov	x1, x0
  40316c:	add	x0, sp, #0x60
  403170:	bl	40495c <feof@plt+0x2d3c>
  403174:	mov	x1, #0x0                   	// #0
  403178:	add	x0, sp, #0x70
  40317c:	bl	40495c <feof@plt+0x2d3c>
  403180:	add	x3, sp, #0x70
  403184:	add	x2, sp, #0x60
  403188:	add	x1, sp, #0x50
  40318c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403190:	add	x0, x0, #0x690
  403194:	bl	404e10 <feof@plt+0x31f0>
  403198:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40319c:	ldr	x0, [x0, #3744]
  4031a0:	bl	401a50 <fflush@plt>
  4031a4:	mov	w0, #0x1                   	// #1
  4031a8:	bl	401bb0 <exit@plt>
  4031ac:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4031b0:	add	x0, x0, #0x3e0
  4031b4:	bl	401dc0 <feof@plt+0x1a0>
  4031b8:	b	40313c <feof@plt+0x151c>
  4031bc:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4031c0:	add	x19, x19, #0xeb0
  4031c4:	mov	w1, #0x180                 	// #384
  4031c8:	ldr	x0, [x19, #64]
  4031cc:	bl	401980 <creat@plt>
  4031d0:	mov	w1, w0
  4031d4:	mov	w0, #0x1                   	// #1
  4031d8:	bl	401ec4 <feof@plt+0x2a4>
  4031dc:	mov	w1, #0x180                 	// #384
  4031e0:	ldr	x0, [x19, #96]
  4031e4:	bl	401980 <creat@plt>
  4031e8:	mov	w1, w0
  4031ec:	mov	w0, #0x2                   	// #2
  4031f0:	bl	401ec4 <feof@plt+0x2a4>
  4031f4:	b	403144 <feof@plt+0x1524>
  4031f8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4031fc:	add	x0, x0, #0x3e0
  403200:	bl	401dc0 <feof@plt+0x1a0>
  403204:	b	403090 <feof@plt+0x1470>
  403208:	mov	w2, #0x1                   	// #1
  40320c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403210:	add	x1, x1, #0x6a8
  403214:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403218:	ldr	x0, [x0, #3744]
  40321c:	bl	401870 <fprintf@plt>
  403220:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403224:	add	x0, x0, #0x6d0
  403228:	bl	401dc0 <feof@plt+0x1a0>
  40322c:	b	4030ac <feof@plt+0x148c>
  403230:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403234:	add	x0, x0, #0x6d8
  403238:	bl	401dc0 <feof@plt+0x1a0>
  40323c:	b	4030ec <feof@plt+0x14cc>
  403240:	stp	x29, x30, [sp, #-112]!
  403244:	mov	x29, sp
  403248:	stp	x19, x20, [sp, #16]
  40324c:	stp	x21, x22, [sp, #32]
  403250:	stp	x23, x24, [sp, #48]
  403254:	stp	x25, x26, [sp, #64]
  403258:	str	x27, [sp, #80]
  40325c:	mov	x23, x0
  403260:	mov	w19, w1
  403264:	mov	x20, x2
  403268:	add	x0, sp, #0x60
  40326c:	bl	40aea4 <_ZdlPvm@@Base+0xbd8>
  403270:	cmp	w19, #0x0
  403274:	b.le	4032d8 <feof@plt+0x16b8>
  403278:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  40327c:	ldr	w27, [x0, #580]
  403280:	mov	x21, x20
  403284:	sub	w22, w19, #0x1
  403288:	add	x0, x20, #0x8
  40328c:	add	x22, x0, x22, lsl #3
  403290:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1d34>
  403294:	add	x26, x26, #0x6e0
  403298:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1d34>
  40329c:	add	x25, x25, #0x6f0
  4032a0:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1d34>
  4032a4:	add	x24, x24, #0x6e8
  4032a8:	b	4032b8 <feof@plt+0x1698>
  4032ac:	add	x21, x21, #0x8
  4032b0:	cmp	x22, x21
  4032b4:	b.eq	4032d8 <feof@plt+0x16b8>  // b.none
  4032b8:	mov	x1, x26
  4032bc:	ldr	x0, [x21]
  4032c0:	bl	401b20 <strcmp@plt>
  4032c4:	cbnz	w0, 4032ac <feof@plt+0x168c>
  4032c8:	cmp	w27, #0x0
  4032cc:	csel	x0, x24, x25, eq  // eq = none
  4032d0:	str	x0, [x21]
  4032d4:	b	4032ac <feof@plt+0x168c>
  4032d8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4032dc:	ldr	w1, [x0, #3864]
  4032e0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4032e4:	add	x0, x0, #0x6f8
  4032e8:	str	x0, [x20, w1, sxtw #3]
  4032ec:	sub	w19, w19, w1
  4032f0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  4032f4:	add	x2, x2, #0x700
  4032f8:	add	x1, x20, w1, sxtw #3
  4032fc:	mov	w0, w19
  403300:	bl	402e78 <feof@plt+0x1258>
  403304:	mov	x20, x0
  403308:	add	w21, w19, #0x1
  40330c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403310:	add	x1, x1, #0x708
  403314:	add	x0, sp, #0x60
  403318:	bl	40b088 <_ZdlPvm@@Base+0xdbc>
  40331c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403320:	ldr	x1, [x0, #3872]
  403324:	add	x0, sp, #0x60
  403328:	bl	40b1e4 <_ZdlPvm@@Base+0xf18>
  40332c:	ldr	w1, [sp, #104]
  403330:	ldr	w0, [sp, #108]
  403334:	cmp	w1, w0
  403338:	b.ge	403364 <feof@plt+0x1744>  // b.tcont
  40333c:	ldr	w0, [sp, #104]
  403340:	add	w1, w0, #0x1
  403344:	str	w1, [sp, #104]
  403348:	ldr	x1, [sp, #96]
  40334c:	strb	wzr, [x1, w0, sxtw]
  403350:	ldr	x2, [sp, #96]
  403354:	mov	x1, x20
  403358:	mov	w0, w21
  40335c:	bl	402f20 <feof@plt+0x1300>
  403360:	b	403370 <feof@plt+0x1750>
  403364:	add	x0, sp, #0x60
  403368:	bl	40b1ac <_ZdlPvm@@Base+0xee0>
  40336c:	b	40333c <feof@plt+0x171c>
  403370:	mov	x3, x0
  403374:	add	w0, w19, #0x2
  403378:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  40337c:	ldr	w1, [x1, #580]
  403380:	cbnz	w1, 4033a8 <feof@plt+0x1788>
  403384:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  403388:	add	x2, x2, #0x720
  40338c:	mov	x1, x3
  403390:	bl	402f20 <feof@plt+0x1300>
  403394:	mov	x3, x0
  403398:	add	w0, w19, #0x3
  40339c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4033a0:	ldr	w1, [x1, #3880]
  4033a4:	cbnz	w1, 4033bc <feof@plt+0x179c>
  4033a8:	mov	w2, w0
  4033ac:	mov	w1, #0x0                   	// #0
  4033b0:	mov	x0, x23
  4033b4:	bl	403048 <feof@plt+0x1428>
  4033b8:	b	4033ec <feof@plt+0x17cc>
  4033bc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  4033c0:	add	x2, x2, #0x730
  4033c4:	mov	x1, x3
  4033c8:	bl	402f20 <feof@plt+0x1300>
  4033cc:	mov	x3, x0
  4033d0:	add	w0, w19, #0x4
  4033d4:	b	4033a8 <feof@plt+0x1788>
  4033d8:	mov	x19, x0
  4033dc:	add	x0, sp, #0x60
  4033e0:	bl	40b010 <_ZdlPvm@@Base+0xd44>
  4033e4:	mov	x0, x19
  4033e8:	bl	401bd0 <_Unwind_Resume@plt>
  4033ec:	mov	w19, w0
  4033f0:	add	x0, sp, #0x60
  4033f4:	bl	40b010 <_ZdlPvm@@Base+0xd44>
  4033f8:	mov	w0, w19
  4033fc:	ldp	x19, x20, [sp, #16]
  403400:	ldp	x21, x22, [sp, #32]
  403404:	ldp	x23, x24, [sp, #48]
  403408:	ldp	x25, x26, [sp, #64]
  40340c:	ldr	x27, [sp, #80]
  403410:	ldp	x29, x30, [sp], #112
  403414:	ret
  403418:	stp	x29, x30, [sp, #-112]!
  40341c:	mov	x29, sp
  403420:	stp	x19, x20, [sp, #16]
  403424:	stp	x21, x22, [sp, #32]
  403428:	stp	x23, x24, [sp, #48]
  40342c:	stp	x25, x26, [sp, #64]
  403430:	stp	x27, x28, [sp, #80]
  403434:	mov	x23, x0
  403438:	mov	w19, w1
  40343c:	mov	x20, x2
  403440:	add	x0, sp, #0x60
  403444:	bl	40aea4 <_ZdlPvm@@Base+0xbd8>
  403448:	cmp	w19, #0x0
  40344c:	b.le	4034b8 <feof@plt+0x1898>
  403450:	mov	x21, x20
  403454:	sub	w22, w19, #0x1
  403458:	add	x0, x20, #0x8
  40345c:	add	x22, x0, x22, lsl #3
  403460:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1d34>
  403464:	add	x26, x26, #0x6f0
  403468:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1d34>
  40346c:	add	x25, x25, #0x6e0
  403470:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1d34>
  403474:	add	x24, x24, #0x6e8
  403478:	b	40348c <feof@plt+0x186c>
  40347c:	str	x25, [x28]
  403480:	add	x21, x21, #0x8
  403484:	cmp	x21, x22
  403488:	b.eq	4034b8 <feof@plt+0x1898>  // b.none
  40348c:	mov	x28, x21
  403490:	ldr	x27, [x21]
  403494:	mov	x1, x26
  403498:	mov	x0, x27
  40349c:	bl	401b20 <strcmp@plt>
  4034a0:	cbz	w0, 40347c <feof@plt+0x185c>
  4034a4:	mov	x1, x24
  4034a8:	mov	x0, x27
  4034ac:	bl	401b20 <strcmp@plt>
  4034b0:	cbnz	w0, 403480 <feof@plt+0x1860>
  4034b4:	b	40347c <feof@plt+0x185c>
  4034b8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4034bc:	ldr	w1, [x0, #3864]
  4034c0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4034c4:	add	x0, x0, #0x6f8
  4034c8:	str	x0, [x20, w1, sxtw #3]
  4034cc:	sub	w19, w19, w1
  4034d0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  4034d4:	add	x2, x2, #0x738
  4034d8:	add	x1, x20, w1, sxtw #3
  4034dc:	mov	w0, w19
  4034e0:	bl	402f20 <feof@plt+0x1300>
  4034e4:	mov	x20, x0
  4034e8:	add	w21, w19, #0x1
  4034ec:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4034f0:	add	x1, x1, #0x708
  4034f4:	add	x0, sp, #0x60
  4034f8:	bl	40b088 <_ZdlPvm@@Base+0xdbc>
  4034fc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403500:	ldr	x1, [x0, #3872]
  403504:	add	x0, sp, #0x60
  403508:	bl	40b1e4 <_ZdlPvm@@Base+0xf18>
  40350c:	ldr	w1, [sp, #104]
  403510:	ldr	w0, [sp, #108]
  403514:	cmp	w1, w0
  403518:	b.ge	403544 <feof@plt+0x1924>  // b.tcont
  40351c:	ldr	w0, [sp, #104]
  403520:	add	w1, w0, #0x1
  403524:	str	w1, [sp, #104]
  403528:	ldr	x1, [sp, #96]
  40352c:	strb	wzr, [x1, w0, sxtw]
  403530:	ldr	x2, [sp, #96]
  403534:	mov	x1, x20
  403538:	mov	w0, w21
  40353c:	bl	402f20 <feof@plt+0x1300>
  403540:	b	403550 <feof@plt+0x1930>
  403544:	add	x0, sp, #0x60
  403548:	bl	40b1ac <_ZdlPvm@@Base+0xee0>
  40354c:	b	40351c <feof@plt+0x18fc>
  403550:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  403554:	add	x2, x2, #0x748
  403558:	mov	x1, x0
  40355c:	add	w0, w19, #0x2
  403560:	bl	402f20 <feof@plt+0x1300>
  403564:	mov	x1, x0
  403568:	add	w20, w19, #0x3
  40356c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403570:	ldr	w0, [x0, #580]
  403574:	cbnz	w0, 4035b4 <feof@plt+0x1994>
  403578:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40357c:	ldr	w0, [x0, #3880]
  403580:	cbz	w0, 40359c <feof@plt+0x197c>
  403584:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  403588:	add	x2, x2, #0x720
  40358c:	mov	w0, w20
  403590:	bl	402f20 <feof@plt+0x1300>
  403594:	mov	x1, x0
  403598:	add	w20, w19, #0x4
  40359c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  4035a0:	add	x2, x2, #0x730
  4035a4:	mov	w0, w20
  4035a8:	bl	402f20 <feof@plt+0x1300>
  4035ac:	mov	x1, x0
  4035b0:	add	w20, w20, #0x1
  4035b4:	mov	x3, x1
  4035b8:	mov	w2, w20
  4035bc:	mov	w1, #0x1                   	// #1
  4035c0:	mov	x0, x23
  4035c4:	bl	403048 <feof@plt+0x1428>
  4035c8:	b	4035e0 <feof@plt+0x19c0>
  4035cc:	mov	x19, x0
  4035d0:	add	x0, sp, #0x60
  4035d4:	bl	40b010 <_ZdlPvm@@Base+0xd44>
  4035d8:	mov	x0, x19
  4035dc:	bl	401bd0 <_Unwind_Resume@plt>
  4035e0:	mov	w19, w0
  4035e4:	add	x0, sp, #0x60
  4035e8:	bl	40b010 <_ZdlPvm@@Base+0xd44>
  4035ec:	mov	w0, w19
  4035f0:	ldp	x19, x20, [sp, #16]
  4035f4:	ldp	x21, x22, [sp, #32]
  4035f8:	ldp	x23, x24, [sp, #48]
  4035fc:	ldp	x25, x26, [sp, #64]
  403600:	ldp	x27, x28, [sp, #80]
  403604:	ldp	x29, x30, [sp], #112
  403608:	ret
  40360c:	sub	sp, sp, #0xa0
  403610:	stp	x29, x30, [sp, #16]
  403614:	add	x29, sp, #0x10
  403618:	stp	x19, x20, [sp, #32]
  40361c:	stp	x21, x22, [sp, #48]
  403620:	stp	x23, x24, [sp, #64]
  403624:	stp	x25, x26, [sp, #80]
  403628:	stp	x27, x28, [sp, #96]
  40362c:	mov	w20, w0
  403630:	mov	x19, x1
  403634:	ldr	x1, [x1]
  403638:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40363c:	str	x1, [x0, #1200]
  403640:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  403644:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403648:	add	x0, x0, #0x758
  40364c:	str	x0, [x1, #600]
  403650:	bl	4074d8 <feof@plt+0x58b8>
  403654:	cbz	w0, 4036fc <feof@plt+0x1adc>
  403658:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40365c:	ldr	x0, [x0, #4056]
  403660:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403664:	str	x0, [x1, #3832]
  403668:	cbz	x0, 403674 <feof@plt+0x1a54>
  40366c:	ldrb	w0, [x0]
  403670:	cbnz	w0, 403690 <feof@plt+0x1a70>
  403674:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403678:	add	x1, x1, #0xf70
  40367c:	mov	x3, x1
  403680:	mov	x2, x1
  403684:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403688:	add	x0, x0, #0x788
  40368c:	bl	404e60 <feof@plt+0x3240>
  403690:	add	x2, sp, #0x88
  403694:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403698:	add	x1, x1, #0x7c8
  40369c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036a0:	add	x0, x0, #0xeb0
  4036a4:	add	x0, x0, #0x80
  4036a8:	bl	40a938 <_ZdlPvm@@Base+0x66c>
  4036ac:	mov	x21, x0
  4036b0:	ldr	x0, [sp, #136]
  4036b4:	bl	4018e0 <free@plt>
  4036b8:	cbz	x21, 40371c <feof@plt+0x1afc>
  4036bc:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1d34>
  4036c0:	add	x22, x22, #0x7f0
  4036c4:	adrp	x23, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036c8:	mov	x0, x21
  4036cc:	bl	401f6c <feof@plt+0x34c>
  4036d0:	cbz	w0, 40373c <feof@plt+0x1b1c>
  4036d4:	add	x2, sp, #0x84
  4036d8:	mov	x1, x22
  4036dc:	ldr	x0, [x23, #3760]
  4036e0:	bl	401a30 <__isoc99_sscanf@plt>
  4036e4:	cmp	w0, #0x0
  4036e8:	b.le	4036c8 <feof@plt+0x1aa8>
  4036ec:	mov	x0, x21
  4036f0:	bl	4018a0 <fclose@plt>
  4036f4:	ldr	w1, [sp, #132]
  4036f8:	b	40375c <feof@plt+0x1b3c>
  4036fc:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403700:	add	x1, x1, #0xf70
  403704:	mov	x3, x1
  403708:	mov	x2, x1
  40370c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403710:	add	x0, x0, #0x760
  403714:	bl	404e60 <feof@plt+0x3240>
  403718:	b	403658 <feof@plt+0x1a38>
  40371c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403720:	add	x1, x1, #0xf70
  403724:	mov	x3, x1
  403728:	mov	x2, x1
  40372c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403730:	add	x0, x0, #0x7d8
  403734:	bl	404e60 <feof@plt+0x3240>
  403738:	b	4036bc <feof@plt+0x1a9c>
  40373c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403740:	add	x1, x1, #0xf70
  403744:	mov	x3, x1
  403748:	mov	x2, x1
  40374c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403750:	add	x0, x0, #0x7f8
  403754:	bl	404e60 <feof@plt+0x3240>
  403758:	mov	w1, #0x0                   	// #0
  40375c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403760:	str	w1, [x0, #568]
  403764:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403768:	add	x0, x0, #0x820
  40376c:	bl	401b70 <getenv@plt>
  403770:	mov	x21, x0
  403774:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  403778:	add	x0, x0, #0x478
  40377c:	cmp	x21, #0x0
  403780:	csel	x21, x0, x21, eq  // eq = none
  403784:	mov	x0, x21
  403788:	bl	401860 <strlen@plt>
  40378c:	add	x0, x0, #0x6
  403790:	bl	4017e0 <_Znam@plt>
  403794:	mov	x23, x0
  403798:	mov	x1, x21
  40379c:	bl	401950 <strcpy@plt>
  4037a0:	mov	x0, x23
  4037a4:	bl	401860 <strlen@plt>
  4037a8:	add	x2, x23, x0
  4037ac:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4037b0:	add	x1, x1, #0x838
  4037b4:	ldr	w3, [x1]
  4037b8:	str	w3, [x23, x0]
  4037bc:	ldrh	w0, [x1, #4]
  4037c0:	strh	w0, [x2, #4]
  4037c4:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1d34>
  4037c8:	add	x22, x22, #0xc18
  4037cc:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1d34>
  4037d0:	add	x21, x21, #0x840
  4037d4:	adrp	x24, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037d8:	add	x24, x24, #0xeb0
  4037dc:	add	x25, x24, #0x80
  4037e0:	b	40383c <feof@plt+0x1c1c>
  4037e4:	cmp	w0, #0x49
  4037e8:	b.eq	4039ac <feof@plt+0x1d8c>  // b.none
  4037ec:	cmp	w0, #0x49
  4037f0:	b.le	403810 <feof@plt+0x1bf0>
  4037f4:	cmp	w0, #0x61
  4037f8:	b.eq	4038ec <feof@plt+0x1ccc>  // b.none
  4037fc:	cmp	w0, #0x65
  403800:	b.ne	40383c <feof@plt+0x1c1c>  // b.any
  403804:	mov	w0, #0x1                   	// #1
  403808:	str	w0, [x24, #120]
  40380c:	b	40383c <feof@plt+0x1c1c>
  403810:	cmp	w0, #0x44
  403814:	b.eq	403944 <feof@plt+0x1d24>  // b.none
  403818:	cmp	w0, #0x46
  40381c:	b.ne	403834 <feof@plt+0x1c14>  // b.any
  403820:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x2160>
  403824:	ldr	x1, [x0, #16]
  403828:	mov	x0, x25
  40382c:	bl	40a830 <_ZdlPvm@@Base+0x564>
  403830:	b	40383c <feof@plt+0x1c1c>
  403834:	cmp	w0, #0x3f
  403838:	b.eq	403a54 <feof@plt+0x1e34>  // b.none
  40383c:	mov	x4, #0x0                   	// #0
  403840:	mov	x3, x22
  403844:	mov	x2, x21
  403848:	mov	x1, x19
  40384c:	mov	w0, w20
  403850:	bl	408e54 <feof@plt+0x7234>
  403854:	cmn	w0, #0x1
  403858:	b.eq	403a78 <feof@plt+0x1e58>  // b.none
  40385c:	cmp	w0, #0x67
  403860:	b.eq	403954 <feof@plt+0x1d34>  // b.none
  403864:	b.le	4037e4 <feof@plt+0x1bc4>
  403868:	cmp	w0, #0x76
  40386c:	b.eq	4039d8 <feof@plt+0x1db8>  // b.none
  403870:	b.le	4038a8 <feof@plt+0x1c88>
  403874:	cmp	w0, #0x78
  403878:	b.eq	4039f4 <feof@plt+0x1dd4>  // b.none
  40387c:	cmp	w0, #0x100
  403880:	b.ne	40383c <feof@plt+0x1c1c>  // b.any
  403884:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403888:	ldr	x3, [x0, #3736]
  40388c:	mov	x2, #0x129                 	// #297
  403890:	mov	x1, #0x1                   	// #1
  403894:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403898:	add	x0, x0, #0x908
  40389c:	bl	401bc0 <fwrite@plt>
  4038a0:	mov	w0, #0x0                   	// #0
  4038a4:	bl	401bb0 <exit@plt>
  4038a8:	cmp	w0, #0x6f
  4038ac:	b.eq	4039bc <feof@plt+0x1d9c>  // b.none
  4038b0:	cmp	w0, #0x70
  4038b4:	b.ne	4038c4 <feof@plt+0x1ca4>  // b.any
  4038b8:	mov	w0, #0x1                   	// #1
  4038bc:	str	w0, [x24, #56]
  4038c0:	b	40383c <feof@plt+0x1c1c>
  4038c4:	cmp	w0, #0x69
  4038c8:	b.ne	40383c <feof@plt+0x1c1c>  // b.any
  4038cc:	mov	w2, #0xa                   	// #10
  4038d0:	mov	x1, #0x0                   	// #0
  4038d4:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x2160>
  4038d8:	ldr	x0, [x0, #16]
  4038dc:	bl	4018d0 <strtol@plt>
  4038e0:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  4038e4:	str	w0, [x1, #576]
  4038e8:	b	40383c <feof@plt+0x1c1c>
  4038ec:	mov	w2, #0xa                   	// #10
  4038f0:	mov	x1, #0x0                   	// #0
  4038f4:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x2160>
  4038f8:	ldr	x0, [x0, #16]
  4038fc:	bl	4018d0 <strtol@plt>
  403900:	cmp	w0, #0x3
  403904:	b.gt	4040f8 <feof@plt+0x24d8>
  403908:	cmp	w0, #0x0
  40390c:	csel	w2, w0, wzr, ge  // ge = tcont
  403910:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  403914:	str	w2, [x1, #584]
  403918:	cmp	w0, #0x3
  40391c:	b.ne	40383c <feof@plt+0x1c1c>  // b.any
  403920:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403924:	add	x1, x1, #0xf70
  403928:	mov	x3, x1
  40392c:	mov	x2, x1
  403930:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403934:	add	x0, x0, #0x868
  403938:	bl	404e10 <feof@plt+0x31f0>
  40393c:	mov	w0, #0x1                   	// #1
  403940:	bl	401bb0 <exit@plt>
  403944:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x2160>
  403948:	ldr	x0, [x0, #16]
  40394c:	str	x0, [x24, #144]
  403950:	b	40383c <feof@plt+0x1c1c>
  403954:	mov	w2, #0xa                   	// #10
  403958:	mov	x1, #0x0                   	// #0
  40395c:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x2160>
  403960:	ldr	x0, [x0, #16]
  403964:	bl	4018d0 <strtol@plt>
  403968:	cmp	w0, #0x3
  40396c:	b.gt	404108 <feof@plt+0x24e8>
  403970:	cmp	w0, #0x0
  403974:	csel	w2, w0, wzr, ge  // ge = tcont
  403978:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  40397c:	str	w2, [x1, #588]
  403980:	cmp	w0, #0x3
  403984:	b.ne	40383c <feof@plt+0x1c1c>  // b.any
  403988:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40398c:	add	x1, x1, #0xf70
  403990:	mov	x3, x1
  403994:	mov	x2, x1
  403998:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  40399c:	add	x0, x0, #0x868
  4039a0:	bl	404e10 <feof@plt+0x31f0>
  4039a4:	mov	w0, #0x1                   	// #1
  4039a8:	bl	401bb0 <exit@plt>
  4039ac:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x2160>
  4039b0:	ldr	x0, [x0, #16]
  4039b4:	str	x0, [x24, #32]
  4039b8:	b	40383c <feof@plt+0x1c1c>
  4039bc:	mov	w2, #0xa                   	// #10
  4039c0:	mov	x1, #0x0                   	// #0
  4039c4:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x2160>
  4039c8:	ldr	x0, [x0, #16]
  4039cc:	bl	4018d0 <strtol@plt>
  4039d0:	str	w0, [x24, #88]
  4039d4:	b	40383c <feof@plt+0x1c1c>
  4039d8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4039dc:	ldr	x1, [x0, #3704]
  4039e0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4039e4:	add	x0, x0, #0x898
  4039e8:	bl	401c10 <printf@plt>
  4039ec:	mov	w0, #0x0                   	// #0
  4039f0:	bl	401bb0 <exit@plt>
  4039f4:	adrp	x0, 427000 <stderr@@GLIBC_2.17+0x2160>
  4039f8:	ldr	x26, [x0, #16]
  4039fc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403a00:	add	x1, x1, #0x8c0
  403a04:	mov	x0, x26
  403a08:	bl	401b20 <strcmp@plt>
  403a0c:	cbnz	w0, 403a1c <feof@plt+0x1dfc>
  403a10:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403a14:	str	wzr, [x0, #580]
  403a18:	b	40383c <feof@plt+0x1c1c>
  403a1c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403a20:	add	x1, x1, #0x8c8
  403a24:	mov	x0, x26
  403a28:	bl	401b20 <strcmp@plt>
  403a2c:	cbnz	w0, 403a40 <feof@plt+0x1e20>
  403a30:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403a34:	mov	w1, #0x1                   	// #1
  403a38:	str	w1, [x0, #580]
  403a3c:	b	40383c <feof@plt+0x1c1c>
  403a40:	mov	x1, x26
  403a44:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403a48:	add	x0, x0, #0x8d0
  403a4c:	bl	401c10 <printf@plt>
  403a50:	b	40383c <feof@plt+0x1c1c>
  403a54:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403a58:	ldr	x3, [x0, #3744]
  403a5c:	mov	x2, #0x129                 	// #297
  403a60:	mov	x1, #0x1                   	// #1
  403a64:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403a68:	add	x0, x0, #0x908
  403a6c:	bl	401bc0 <fwrite@plt>
  403a70:	mov	w0, #0x1                   	// #1
  403a74:	bl	401bb0 <exit@plt>
  403a78:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403a7c:	ldr	w0, [x0, #620]
  403a80:	cmp	w20, w0
  403a84:	b.le	403ae0 <feof@plt+0x1ec0>
  403a88:	sxtw	x22, w0
  403a8c:	mvn	w24, w0
  403a90:	add	w24, w24, w20
  403a94:	add	x0, x22, #0x1
  403a98:	add	x24, x24, x0
  403a9c:	adrp	x26, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403aa0:	add	x26, x26, #0xeb0
  403aa4:	b	403ac0 <feof@plt+0x1ea0>
  403aa8:	ldrb	w0, [x21]
  403aac:	cmp	w0, #0x2d
  403ab0:	b.ne	403aec <feof@plt+0x1ecc>  // b.any
  403ab4:	add	x22, x22, #0x1
  403ab8:	cmp	x22, x24
  403abc:	b.eq	403ae0 <feof@plt+0x1ec0>  // b.none
  403ac0:	mov	w25, w22
  403ac4:	ldr	x21, [x19, x22, lsl #3]
  403ac8:	mov	x1, x23
  403acc:	mov	x0, x21
  403ad0:	bl	401b20 <strcmp@plt>
  403ad4:	cbnz	w0, 403aa8 <feof@plt+0x1e88>
  403ad8:	str	w22, [x26, #104]
  403adc:	b	403ab4 <feof@plt+0x1e94>
  403ae0:	mov	x0, x23
  403ae4:	bl	401a70 <_ZdaPv@plt>
  403ae8:	mov	w25, w20
  403aec:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403af0:	ldr	w1, [x0, #584]
  403af4:	cbnz	w1, 403b34 <feof@plt+0x1f14>
  403af8:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403afc:	ldr	w1, [x0, #588]
  403b00:	cbz	w1, 403b1c <feof@plt+0x1efc>
  403b04:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403b08:	add	x0, x0, #0xa40
  403b0c:	bl	4021d8 <feof@plt+0x5b8>
  403b10:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b14:	str	x0, [x1, #3840]
  403b18:	b	403b54 <feof@plt+0x1f34>
  403b1c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403b20:	add	x0, x0, #0xa38
  403b24:	bl	4021d8 <feof@plt+0x5b8>
  403b28:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b2c:	str	x0, [x1, #3840]
  403b30:	b	403b54 <feof@plt+0x1f34>
  403b34:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403b38:	ldr	w2, [x0, #588]
  403b3c:	cbnz	w2, 403bdc <feof@plt+0x1fbc>
  403b40:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403b44:	add	x0, x0, #0xa58
  403b48:	bl	4021d8 <feof@plt+0x5b8>
  403b4c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b50:	str	x0, [x1, #3840]
  403b54:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b58:	ldr	x21, [x0, #3904]
  403b5c:	cbz	x21, 403c20 <feof@plt+0x2000>
  403b60:	ldrb	w0, [x21]
  403b64:	cbnz	w0, 403bf4 <feof@plt+0x1fd4>
  403b68:	mov	w1, #0x25                  	// #37
  403b6c:	mov	x0, x21
  403b70:	bl	4018f0 <strchr@plt>
  403b74:	cbnz	x0, 403d24 <feof@plt+0x2104>
  403b78:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b7c:	ldr	x0, [x0, #3792]
  403b80:	cbz	x0, 404118 <feof@plt+0x24f8>
  403b84:	mov	w1, #0x25                  	// #37
  403b88:	bl	4018f0 <strchr@plt>
  403b8c:	cbnz	x0, 403d48 <feof@plt+0x2128>
  403b90:	ldrb	w0, [x21]
  403b94:	cbz	w0, 403c48 <feof@plt+0x2028>
  403b98:	mov	x0, x21
  403b9c:	bl	401860 <strlen@plt>
  403ba0:	add	x0, x21, x0
  403ba4:	ldurb	w0, [x0, #-1]
  403ba8:	cmp	w0, #0x2f
  403bac:	b.eq	403c48 <feof@plt+0x2028>  // b.none
  403bb0:	mov	x1, x21
  403bb4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403bb8:	add	x0, x0, #0xb28
  403bbc:	bl	4021d8 <feof@plt+0x5b8>
  403bc0:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403bc4:	str	x0, [x1, #3904]
  403bc8:	cbnz	x0, 403c48 <feof@plt+0x2028>
  403bcc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403bd0:	add	x0, x0, #0x510
  403bd4:	bl	401dc0 <feof@plt+0x1a0>
  403bd8:	b	403c48 <feof@plt+0x2028>
  403bdc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403be0:	add	x0, x0, #0xa70
  403be4:	bl	4021d8 <feof@plt+0x5b8>
  403be8:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403bec:	str	x0, [x1, #3840]
  403bf0:	b	403b54 <feof@plt+0x1f34>
  403bf4:	mov	w1, #0x1ff                 	// #511
  403bf8:	mov	x0, x21
  403bfc:	bl	401aa0 <mkdir@plt>
  403c00:	cbz	w0, 403c14 <feof@plt+0x1ff4>
  403c04:	bl	401a80 <__errno_location@plt>
  403c08:	ldr	w0, [x0]
  403c0c:	cmp	w0, #0x11
  403c10:	b.ne	403cf0 <feof@plt+0x20d0>  // b.any
  403c14:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c18:	ldr	x21, [x0, #3904]
  403c1c:	cbnz	x21, 403b68 <feof@plt+0x1f48>
  403c20:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c24:	ldr	x0, [x0, #3792]
  403c28:	cbz	x0, 403c38 <feof@plt+0x2018>
  403c2c:	mov	w1, #0x25                  	// #37
  403c30:	bl	4018f0 <strchr@plt>
  403c34:	cbnz	x0, 403d48 <feof@plt+0x2128>
  403c38:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c3c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  403c40:	add	x1, x1, #0x478
  403c44:	str	x1, [x0, #3904]
  403c48:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c4c:	ldr	x2, [x0, #3792]
  403c50:	cbz	x2, 404120 <feof@plt+0x2500>
  403c54:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c58:	add	x21, x21, #0xeb0
  403c5c:	ldr	x1, [x21, #144]
  403c60:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403c64:	add	x0, x0, #0xb40
  403c68:	bl	4021d8 <feof@plt+0x5b8>
  403c6c:	str	x0, [x21, #112]
  403c70:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c74:	ldr	x0, [x0, #3872]
  403c78:	cbz	x0, 403d6c <feof@plt+0x214c>
  403c7c:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c80:	add	x21, x21, #0xeb0
  403c84:	ldr	x0, [x21, #112]
  403c88:	bl	401860 <strlen@plt>
  403c8c:	add	x0, x0, #0x4
  403c90:	bl	401b50 <malloc@plt>
  403c94:	str	x0, [x21, #32]
  403c98:	cbz	x0, 403d7c <feof@plt+0x215c>
  403c9c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ca0:	add	x0, x0, #0xeb0
  403ca4:	ldr	x21, [x0, #32]
  403ca8:	ldr	x1, [x0, #112]
  403cac:	mov	x0, x21
  403cb0:	bl	401950 <strcpy@plt>
  403cb4:	mov	x0, x21
  403cb8:	bl	401860 <strlen@plt>
  403cbc:	mov	w1, #0x252d                	// #9517
  403cc0:	movk	w1, #0x64, lsl #16
  403cc4:	str	w1, [x21, x0]
  403cc8:	cmp	w20, w25
  403ccc:	b.le	403ea8 <feof@plt+0x2288>
  403cd0:	sxtw	x21, w25
  403cd4:	sub	w22, w20, #0x1
  403cd8:	sub	w22, w22, w25
  403cdc:	add	x0, x21, #0x1
  403ce0:	add	x22, x22, x0
  403ce4:	mov	w2, #0x0                   	// #0
  403ce8:	mov	w23, #0x1                   	// #1
  403cec:	b	403d98 <feof@plt+0x2178>
  403cf0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403cf4:	ldr	x1, [x0, #3904]
  403cf8:	add	x0, sp, #0x90
  403cfc:	bl	40495c <feof@plt+0x2d3c>
  403d00:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d04:	add	x2, x2, #0xf70
  403d08:	mov	x3, x2
  403d0c:	add	x1, sp, #0x90
  403d10:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403d14:	add	x0, x0, #0xaa0
  403d18:	bl	404e10 <feof@plt+0x31f0>
  403d1c:	mov	w0, #0x1                   	// #1
  403d20:	bl	401bb0 <exit@plt>
  403d24:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d28:	add	x1, x1, #0xf70
  403d2c:	mov	x3, x1
  403d30:	mov	x2, x1
  403d34:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403d38:	add	x0, x0, #0xac0
  403d3c:	bl	404e10 <feof@plt+0x31f0>
  403d40:	mov	w0, #0x1                   	// #1
  403d44:	bl	401bb0 <exit@plt>
  403d48:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d4c:	add	x1, x1, #0xf70
  403d50:	mov	x3, x1
  403d54:	mov	x2, x1
  403d58:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403d5c:	add	x0, x0, #0xaf8
  403d60:	bl	404e10 <feof@plt+0x31f0>
  403d64:	mov	w0, #0x1                   	// #1
  403d68:	bl	401bb0 <exit@plt>
  403d6c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403d70:	add	x0, x0, #0x510
  403d74:	bl	401dc0 <feof@plt+0x1a0>
  403d78:	b	403c7c <feof@plt+0x205c>
  403d7c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403d80:	add	x0, x0, #0x660
  403d84:	bl	401dc0 <feof@plt+0x1a0>
  403d88:	b	403c9c <feof@plt+0x207c>
  403d8c:	add	x21, x21, #0x1
  403d90:	cmp	x21, x22
  403d94:	b.eq	403db8 <feof@plt+0x2198>  // b.none
  403d98:	ldr	x0, [x19, x21, lsl #3]
  403d9c:	ldrb	w1, [x0]
  403da0:	cmp	w1, #0x2d
  403da4:	b.eq	403d8c <feof@plt+0x216c>  // b.none
  403da8:	bl	40243c <feof@plt+0x81c>
  403dac:	cbz	w0, 403e88 <feof@plt+0x2268>
  403db0:	mov	w2, w23
  403db4:	b	403d8c <feof@plt+0x216c>
  403db8:	cbz	w2, 403ea8 <feof@plt+0x2288>
  403dbc:	mov	w3, #0x1                   	// #1
  403dc0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  403dc4:	add	x2, x2, #0xb48
  403dc8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403dcc:	add	x1, x1, #0xb50
  403dd0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403dd4:	add	x0, x0, #0xeb0
  403dd8:	add	x0, x0, #0x30
  403ddc:	bl	40bbbc <_ZdlPvm@@Base+0x18f0>
  403de0:	cbz	x0, 403eb8 <feof@plt+0x2298>
  403de4:	bl	4018a0 <fclose@plt>
  403de8:	mov	w3, #0x1                   	// #1
  403dec:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  403df0:	add	x2, x2, #0xb68
  403df4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403df8:	add	x1, x1, #0xb70
  403dfc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403e00:	add	x0, x0, #0xeb0
  403e04:	add	x0, x0, #0x28
  403e08:	bl	40bbbc <_ZdlPvm@@Base+0x18f0>
  403e0c:	cbz	x0, 403ecc <feof@plt+0x22ac>
  403e10:	bl	4018a0 <fclose@plt>
  403e14:	mov	w3, #0x1                   	// #1
  403e18:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  403e1c:	add	x2, x2, #0xb48
  403e20:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403e24:	add	x1, x1, #0xb50
  403e28:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403e2c:	add	x0, x0, #0xeb0
  403e30:	add	x0, x0, #0x40
  403e34:	bl	40bbbc <_ZdlPvm@@Base+0x18f0>
  403e38:	cbz	x0, 403edc <feof@plt+0x22bc>
  403e3c:	bl	4018a0 <fclose@plt>
  403e40:	mov	w3, #0x1                   	// #1
  403e44:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  403e48:	add	x2, x2, #0xb78
  403e4c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  403e50:	add	x1, x1, #0xb80
  403e54:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403e58:	add	x0, x0, #0xeb0
  403e5c:	add	x0, x0, #0x60
  403e60:	bl	40bbbc <_ZdlPvm@@Base+0x18f0>
  403e64:	cbz	x0, 403eec <feof@plt+0x22cc>
  403e68:	bl	4018a0 <fclose@plt>
  403e6c:	mov	x2, x19
  403e70:	mov	w1, w20
  403e74:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403e78:	add	x0, x0, #0xeb0
  403e7c:	add	x0, x0, #0x10
  403e80:	bl	403418 <feof@plt+0x17f8>
  403e84:	cbz	w0, 403efc <feof@plt+0x22dc>
  403e88:	ldp	x19, x20, [sp, #32]
  403e8c:	ldp	x21, x22, [sp, #48]
  403e90:	ldp	x23, x24, [sp, #64]
  403e94:	ldp	x25, x26, [sp, #80]
  403e98:	ldp	x27, x28, [sp, #96]
  403e9c:	ldp	x29, x30, [sp, #16]
  403ea0:	add	sp, sp, #0xa0
  403ea4:	ret
  403ea8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403eac:	add	x0, x0, #0xb88
  403eb0:	bl	40243c <feof@plt+0x81c>
  403eb4:	b	403dbc <feof@plt+0x219c>
  403eb8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403ebc:	add	x0, x0, #0xb58
  403ec0:	bl	401dc0 <feof@plt+0x1a0>
  403ec4:	mov	w0, #0x1                   	// #1
  403ec8:	b	403e88 <feof@plt+0x2268>
  403ecc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403ed0:	add	x0, x0, #0xb58
  403ed4:	bl	401dc0 <feof@plt+0x1a0>
  403ed8:	b	403ec4 <feof@plt+0x22a4>
  403edc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403ee0:	add	x0, x0, #0xb58
  403ee4:	bl	401dc0 <feof@plt+0x1a0>
  403ee8:	b	403ec4 <feof@plt+0x22a4>
  403eec:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  403ef0:	add	x0, x0, #0xb58
  403ef4:	bl	401dc0 <feof@plt+0x1a0>
  403ef8:	b	403ec4 <feof@plt+0x22a4>
  403efc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f00:	ldr	x22, [x0, #3856]
  403f04:	mov	x0, #0x28                  	// #40
  403f08:	bl	40a25c <_Znwm@@Base>
  403f0c:	mov	x21, x0
  403f10:	mov	x1, x22
  403f14:	bl	404214 <feof@plt+0x25f4>
  403f18:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1d34>
  403f1c:	add	x22, x22, #0xb90
  403f20:	adrp	x28, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f24:	add	x28, x28, #0xeb0
  403f28:	add	x28, x28, #0x98
  403f2c:	b	404018 <feof@plt+0x23f8>
  403f30:	mov	x0, x21
  403f34:	bl	4046b0 <feof@plt+0x2a90>
  403f38:	mov	w26, w0
  403f3c:	mov	x0, x21
  403f40:	bl	4046b0 <feof@plt+0x2a90>
  403f44:	str	w0, [sp, #124]
  403f48:	mov	x0, x21
  403f4c:	bl	4046b0 <feof@plt+0x2a90>
  403f50:	mov	w23, w0
  403f54:	mov	x0, x21
  403f58:	bl	4046b0 <feof@plt+0x2a90>
  403f5c:	mov	w24, w0
  403f60:	mov	x0, x21
  403f64:	bl	4046b0 <feof@plt+0x2a90>
  403f68:	mov	w25, w0
  403f6c:	mov	x0, x21
  403f70:	bl	4046b0 <feof@plt+0x2a90>
  403f74:	mov	w27, w0
  403f78:	mov	x0, x21
  403f7c:	bl	40484c <feof@plt+0x2c2c>
  403f80:	str	x0, [sp]
  403f84:	mov	w7, w27
  403f88:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  403f8c:	ldr	w6, [x0, #568]
  403f90:	mov	w5, w26
  403f94:	mov	w4, w25
  403f98:	mov	w3, w24
  403f9c:	mov	w2, w23
  403fa0:	ldr	w1, [sp, #124]
  403fa4:	mov	x0, x28
  403fa8:	bl	402da0 <feof@plt+0x1180>
  403fac:	b	403fb8 <feof@plt+0x2398>
  403fb0:	mov	x0, x21
  403fb4:	bl	404324 <feof@plt+0x2704>
  403fb8:	mov	x0, x21
  403fbc:	bl	404324 <feof@plt+0x2704>
  403fc0:	mov	w1, w0
  403fc4:	mov	x0, x21
  403fc8:	bl	4043b4 <feof@plt+0x2794>
  403fcc:	and	w0, w0, #0xff
  403fd0:	cmp	w0, #0xa
  403fd4:	b.eq	403ff8 <feof@plt+0x23d8>  // b.none
  403fd8:	mov	x0, x21
  403fdc:	bl	404324 <feof@plt+0x2704>
  403fe0:	mov	w1, w0
  403fe4:	mov	x0, x21
  403fe8:	bl	4043b4 <feof@plt+0x2794>
  403fec:	and	w0, w0, #0xff
  403ff0:	cmp	w0, #0xff
  403ff4:	b.ne	403fb0 <feof@plt+0x2390>  // b.any
  403ff8:	mov	x0, x21
  403ffc:	bl	404324 <feof@plt+0x2704>
  404000:	mov	w1, w0
  404004:	mov	x0, x21
  404008:	bl	4043b4 <feof@plt+0x2794>
  40400c:	and	w0, w0, #0xff
  404010:	cmp	w0, #0xa
  404014:	b.eq	404064 <feof@plt+0x2444>  // b.none
  404018:	mov	x0, x21
  40401c:	bl	404324 <feof@plt+0x2704>
  404020:	mov	w1, w0
  404024:	mov	x0, x21
  404028:	bl	4043b4 <feof@plt+0x2794>
  40402c:	and	w0, w0, #0xff
  404030:	cmp	w0, #0xff
  404034:	b.eq	404070 <feof@plt+0x2450>  // b.none
  404038:	mov	x1, x22
  40403c:	mov	x0, x21
  404040:	bl	40450c <feof@plt+0x28ec>
  404044:	cbnz	w0, 403f30 <feof@plt+0x2310>
  404048:	mov	x0, x21
  40404c:	bl	404324 <feof@plt+0x2704>
  404050:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404054:	ldr	x1, [x1, #3744]
  404058:	and	w0, w0, #0xff
  40405c:	bl	401a10 <fputc@plt>
  404060:	b	404018 <feof@plt+0x23f8>
  404064:	mov	x0, x21
  404068:	bl	404324 <feof@plt+0x2704>
  40406c:	b	404018 <feof@plt+0x23f8>
  404070:	adrp	x22, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404074:	add	x22, x22, #0xeb0
  404078:	add	x0, x22, #0x98
  40407c:	bl	402e40 <feof@plt+0x1220>
  404080:	ldr	w0, [x22, #56]
  404084:	cbnz	w0, 4040b8 <feof@plt+0x2498>
  404088:	mov	x0, x21
  40408c:	bl	4042c4 <feof@plt+0x26a4>
  404090:	mov	x1, #0x28                  	// #40
  404094:	mov	x0, x21
  404098:	bl	40a2cc <_ZdlPvm@@Base>
  40409c:	mov	x2, x19
  4040a0:	mov	w1, w20
  4040a4:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040a8:	add	x0, x0, #0xeb0
  4040ac:	add	x0, x0, #0x10
  4040b0:	bl	403240 <feof@plt+0x1620>
  4040b4:	b	403e88 <feof@plt+0x2268>
  4040b8:	adrp	x22, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040bc:	ldr	x3, [x22, #3744]
  4040c0:	mov	x2, #0x5                   	// #5
  4040c4:	mov	x1, #0x1                   	// #1
  4040c8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4040cc:	add	x0, x0, #0xba8
  4040d0:	bl	401bc0 <fwrite@plt>
  4040d4:	ldr	x0, [x22, #3744]
  4040d8:	bl	401a50 <fflush@plt>
  4040dc:	b	404088 <feof@plt+0x2468>
  4040e0:	mov	x19, x0
  4040e4:	mov	x1, #0x28                  	// #40
  4040e8:	mov	x0, x21
  4040ec:	bl	40a2cc <_ZdlPvm@@Base>
  4040f0:	mov	x0, x19
  4040f4:	bl	401bd0 <_Unwind_Resume@plt>
  4040f8:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  4040fc:	mov	w1, #0x4                   	// #4
  404100:	str	w1, [x0, #584]
  404104:	b	40383c <feof@plt+0x1c1c>
  404108:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  40410c:	mov	w1, #0x4                   	// #4
  404110:	str	w1, [x0, #588]
  404114:	b	40383c <feof@plt+0x1c1c>
  404118:	ldrb	w0, [x21]
  40411c:	cbnz	w0, 403b98 <feof@plt+0x1f78>
  404120:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404124:	add	x21, x21, #0xeb0
  404128:	ldr	x22, [x21, #144]
  40412c:	bl	4019e0 <getpid@plt>
  404130:	mov	w2, w0
  404134:	mov	x1, x22
  404138:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  40413c:	add	x0, x0, #0xb30
  404140:	bl	4021d8 <feof@plt+0x5b8>
  404144:	str	x0, [x21, #112]
  404148:	b	403c70 <feof@plt+0x2050>
  40414c:	stp	x29, x30, [sp, #-48]!
  404150:	mov	x29, sp
  404154:	stp	x19, x20, [sp, #16]
  404158:	str	x21, [sp, #32]
  40415c:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404160:	add	x19, x19, #0xeb0
  404164:	add	x0, x19, #0xb0
  404168:	bl	40a410 <_ZdlPvm@@Base+0x144>
  40416c:	add	x21, x19, #0x80
  404170:	mov	w4, #0x0                   	// #0
  404174:	mov	w3, #0x0                   	// #0
  404178:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  40417c:	add	x2, x2, #0xbb0
  404180:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404184:	add	x1, x1, #0xbf8
  404188:	mov	x0, x21
  40418c:	bl	40a678 <_ZdlPvm@@Base+0x3ac>
  404190:	adrp	x20, 423000 <_Znam@GLIBCXX_3.4>
  404194:	add	x20, x20, #0x230
  404198:	mov	x2, x20
  40419c:	mov	x1, x21
  4041a0:	adrp	x0, 40a000 <feof@plt+0x83e0>
  4041a4:	add	x0, x0, #0x810
  4041a8:	bl	401a40 <__cxa_atexit@plt>
  4041ac:	add	x1, x19, #0x98
  4041b0:	str	xzr, [x19, #152]
  4041b4:	str	xzr, [x1, #8]
  4041b8:	str	wzr, [x1, #16]
  4041bc:	mov	x2, x20
  4041c0:	adrp	x0, 402000 <feof@plt+0x3e0>
  4041c4:	add	x0, x0, #0x9ec
  4041c8:	bl	401a40 <__cxa_atexit@plt>
  4041cc:	add	x1, x19, #0x10
  4041d0:	str	xzr, [x19, #16]
  4041d4:	str	xzr, [x1, #8]
  4041d8:	mov	x2, x20
  4041dc:	adrp	x0, 401000 <_Znam@plt-0x7e0>
  4041e0:	add	x0, x0, #0xd80
  4041e4:	bl	401a40 <__cxa_atexit@plt>
  4041e8:	ldp	x19, x20, [sp, #16]
  4041ec:	ldr	x21, [sp, #32]
  4041f0:	ldp	x29, x30, [sp], #48
  4041f4:	ret
  4041f8:	and	w0, w0, #0xff
  4041fc:	sub	w1, w0, #0x9
  404200:	and	w1, w1, #0xff
  404204:	cmp	w0, #0x20
  404208:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  40420c:	cset	w0, ls  // ls = plast
  404210:	ret
  404214:	stp	x29, x30, [sp, #-32]!
  404218:	mov	x29, sp
  40421c:	stp	x19, x20, [sp, #16]
  404220:	mov	x19, x0
  404224:	mov	x20, x1
  404228:	mov	x0, #0x1000                	// #4096
  40422c:	bl	401b50 <malloc@plt>
  404230:	str	x0, [x19]
  404234:	cbz	x0, 404264 <feof@plt+0x2644>
  404238:	str	wzr, [x19, #8]
  40423c:	str	wzr, [x19, #12]
  404240:	str	wzr, [x19, #16]
  404244:	str	wzr, [x19, #20]
  404248:	mov	w0, #0x1                   	// #1
  40424c:	str	w0, [x19, #32]
  404250:	ldrb	w0, [x20]
  404254:	cbnz	w0, 404274 <feof@plt+0x2654>
  404258:	ldp	x19, x20, [sp, #16]
  40425c:	ldp	x29, x30, [sp], #32
  404260:	ret
  404264:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  404268:	add	x0, x0, #0x660
  40426c:	bl	401dc0 <feof@plt+0x1a0>
  404270:	b	404238 <feof@plt+0x2618>
  404274:	mov	w0, #0x0                   	// #0
  404278:	bl	401a90 <dup@plt>
  40427c:	str	w0, [x19, #36]
  404280:	tbnz	w0, #31, 4042a4 <feof@plt+0x2684>
  404284:	mov	w0, #0x0                   	// #0
  404288:	bl	401b10 <close@plt>
  40428c:	mov	w1, #0x0                   	// #0
  404290:	mov	x0, x20
  404294:	bl	401890 <open@plt>
  404298:	cbnz	w0, 4042b4 <feof@plt+0x2694>
  40429c:	str	x20, [x19, #24]
  4042a0:	b	404258 <feof@plt+0x2638>
  4042a4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4042a8:	add	x0, x0, #0xc78
  4042ac:	bl	401dc0 <feof@plt+0x1a0>
  4042b0:	b	404284 <feof@plt+0x2664>
  4042b4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4042b8:	add	x0, x0, #0xc88
  4042bc:	bl	401dc0 <feof@plt+0x1a0>
  4042c0:	b	404258 <feof@plt+0x2638>
  4042c4:	stp	x29, x30, [sp, #-32]!
  4042c8:	mov	x29, sp
  4042cc:	str	x19, [sp, #16]
  4042d0:	mov	x19, x0
  4042d4:	ldr	x0, [x0]
  4042d8:	cbz	x0, 4042e0 <feof@plt+0x26c0>
  4042dc:	bl	4018e0 <free@plt>
  4042e0:	mov	w0, #0x0                   	// #0
  4042e4:	bl	401b10 <close@plt>
  4042e8:	ldr	w0, [x19, #36]
  4042ec:	bl	401a90 <dup@plt>
  4042f0:	tbnz	w0, #31, 404308 <feof@plt+0x26e8>
  4042f4:	ldr	w0, [x19, #36]
  4042f8:	bl	401b10 <close@plt>
  4042fc:	ldr	x19, [sp, #16]
  404300:	ldp	x29, x30, [sp], #32
  404304:	ret
  404308:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  40430c:	add	x0, x0, #0xca8
  404310:	bl	401dc0 <feof@plt+0x1a0>
  404314:	b	4042f4 <feof@plt+0x26d4>
  404318:	stp	x29, x30, [sp, #-16]!
  40431c:	mov	x29, sp
  404320:	bl	401bb0 <exit@plt>
  404324:	stp	x29, x30, [sp, #-48]!
  404328:	mov	x29, sp
  40432c:	str	x19, [sp, #16]
  404330:	mov	x19, x0
  404334:	ldr	w0, [x0, #8]
  404338:	cmp	w0, #0x0
  40433c:	b.le	40435c <feof@plt+0x273c>
  404340:	sub	w0, w0, #0x1
  404344:	str	w0, [x19, #8]
  404348:	ldr	x1, [x19]
  40434c:	ldrb	w0, [x1, w0, sxtw]
  404350:	ldr	x19, [sp, #16]
  404354:	ldp	x29, x30, [sp], #48
  404358:	ret
  40435c:	mov	x2, #0x1                   	// #1
  404360:	add	x1, sp, #0x2f
  404364:	mov	w0, #0x0                   	// #0
  404368:	bl	401930 <read@plt>
  40436c:	cmp	x0, #0x1
  404370:	b.eq	404384 <feof@plt+0x2764>  // b.none
  404374:	mov	w0, #0x1                   	// #1
  404378:	str	w0, [x19, #20]
  40437c:	mov	w0, #0xff                  	// #255
  404380:	b	404350 <feof@plt+0x2730>
  404384:	ldr	w0, [x19, #16]
  404388:	cbnz	w0, 4043a8 <feof@plt+0x2788>
  40438c:	ldrb	w0, [sp, #47]
  404390:	cmp	w0, #0xa
  404394:	b.ne	404350 <feof@plt+0x2730>  // b.any
  404398:	ldr	w1, [x19, #32]
  40439c:	add	w1, w1, #0x1
  4043a0:	str	w1, [x19, #32]
  4043a4:	b	404350 <feof@plt+0x2730>
  4043a8:	ldrb	w0, [sp, #47]
  4043ac:	bl	4019a0 <putchar@plt>
  4043b0:	b	40438c <feof@plt+0x276c>
  4043b4:	stp	x29, x30, [sp, #-32]!
  4043b8:	mov	x29, sp
  4043bc:	str	x19, [sp, #16]
  4043c0:	and	w19, w1, #0xff
  4043c4:	ldr	w1, [x0, #8]
  4043c8:	cmp	w1, #0xfff
  4043cc:	b.gt	4043f4 <feof@plt+0x27d4>
  4043d0:	ldr	x2, [x0]
  4043d4:	strb	w19, [x2, w1, sxtw]
  4043d8:	ldr	w1, [x0, #8]
  4043dc:	add	w1, w1, #0x1
  4043e0:	str	w1, [x0, #8]
  4043e4:	mov	w0, w19
  4043e8:	ldr	x19, [sp, #16]
  4043ec:	ldp	x29, x30, [sp], #32
  4043f0:	ret
  4043f4:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1d34>
  4043f8:	add	x4, x4, #0xcb8
  4043fc:	mov	w3, #0x93                  	// #147
  404400:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  404404:	add	x2, x2, #0xd00
  404408:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40440c:	add	x1, x1, #0xd20
  404410:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404414:	ldr	x0, [x0, #3744]
  404418:	bl	401870 <fprintf@plt>
  40441c:	cbz	w0, 4043e4 <feof@plt+0x27c4>
  404420:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404424:	ldr	x0, [x0, #3744]
  404428:	bl	401a50 <fflush@plt>
  40442c:	cbz	w0, 4043e4 <feof@plt+0x27c4>
  404430:	mov	w0, #0x1                   	// #1
  404434:	bl	401bb0 <exit@plt>
  404438:	stp	x29, x30, [sp, #-32]!
  40443c:	mov	x29, sp
  404440:	str	x19, [sp, #16]
  404444:	mov	x19, x0
  404448:	mov	x0, x19
  40444c:	bl	404324 <feof@plt+0x2704>
  404450:	mov	w1, w0
  404454:	mov	x0, x19
  404458:	bl	4043b4 <feof@plt+0x2794>
  40445c:	and	w0, w0, #0xff
  404460:	cmp	w0, #0xa
  404464:	b.eq	40447c <feof@plt+0x285c>  // b.none
  404468:	ldr	w0, [x19, #20]
  40446c:	cbnz	w0, 40447c <feof@plt+0x285c>
  404470:	mov	x0, x19
  404474:	bl	404324 <feof@plt+0x2704>
  404478:	b	404448 <feof@plt+0x2828>
  40447c:	ldr	x19, [sp, #16]
  404480:	ldp	x29, x30, [sp], #32
  404484:	ret
  404488:	stp	x29, x30, [sp, #-32]!
  40448c:	mov	x29, sp
  404490:	str	x19, [sp, #16]
  404494:	mov	x19, x0
  404498:	b	4044b8 <feof@plt+0x2898>
  40449c:	ldr	w0, [x19, #20]
  4044a0:	cbnz	w0, 4044f4 <feof@plt+0x28d4>
  4044a4:	mov	x0, x19
  4044a8:	bl	404324 <feof@plt+0x2704>
  4044ac:	and	w0, w0, #0xff
  4044b0:	cmp	w0, #0x23
  4044b4:	b.eq	404500 <feof@plt+0x28e0>  // b.none
  4044b8:	mov	x0, x19
  4044bc:	bl	404324 <feof@plt+0x2704>
  4044c0:	mov	w1, w0
  4044c4:	mov	x0, x19
  4044c8:	bl	4043b4 <feof@plt+0x2794>
  4044cc:	bl	4041f8 <feof@plt+0x25d8>
  4044d0:	cbnz	w0, 40449c <feof@plt+0x287c>
  4044d4:	mov	x0, x19
  4044d8:	bl	404324 <feof@plt+0x2704>
  4044dc:	mov	w1, w0
  4044e0:	mov	x0, x19
  4044e4:	bl	4043b4 <feof@plt+0x2794>
  4044e8:	and	w0, w0, #0xff
  4044ec:	cmp	w0, #0x23
  4044f0:	b.eq	40449c <feof@plt+0x287c>  // b.none
  4044f4:	ldr	x19, [sp, #16]
  4044f8:	ldp	x29, x30, [sp], #32
  4044fc:	ret
  404500:	mov	x0, x19
  404504:	bl	404438 <feof@plt+0x2818>
  404508:	b	4044b8 <feof@plt+0x2898>
  40450c:	stp	x29, x30, [sp, #-96]!
  404510:	mov	x29, sp
  404514:	stp	x19, x20, [sp, #16]
  404518:	stp	x21, x22, [sp, #32]
  40451c:	stp	x23, x24, [sp, #48]
  404520:	stp	x27, x28, [sp, #80]
  404524:	mov	x22, x0
  404528:	mov	x21, x1
  40452c:	mov	x0, x1
  404530:	bl	401860 <strlen@plt>
  404534:	mov	x28, x0
  404538:	cmp	w0, #0x0
  40453c:	b.le	404564 <feof@plt+0x2944>
  404540:	stp	x25, x26, [sp, #64]
  404544:	mov	w24, w0
  404548:	mov	x20, #0x0                   	// #0
  40454c:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1d34>
  404550:	add	x26, x26, #0xd30
  404554:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1d34>
  404558:	add	x25, x25, #0xd00
  40455c:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x1d34>
  404560:	b	4045ac <feof@plt+0x298c>
  404564:	mov	w19, #0x0                   	// #0
  404568:	b	404570 <feof@plt+0x2950>
  40456c:	ldp	x25, x26, [sp, #64]
  404570:	cmp	w28, w19
  404574:	b.eq	4046a0 <feof@plt+0x2a80>  // b.none
  404578:	subs	w19, w19, #0x1
  40457c:	b.mi	4046a8 <feof@plt+0x2a88>  // b.first
  404580:	sxtw	x19, w19
  404584:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x1d34>
  404588:	add	x23, x23, #0xd30
  40458c:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1d34>
  404590:	add	x20, x20, #0xd00
  404594:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1d34>
  404598:	b	404630 <feof@plt+0x2a10>
  40459c:	add	w19, w23, #0x1
  4045a0:	add	x20, x20, #0x1
  4045a4:	cmp	w24, w20
  4045a8:	b.le	404620 <feof@plt+0x2a00>
  4045ac:	mov	w23, w20
  4045b0:	mov	w19, w20
  4045b4:	mov	x0, x22
  4045b8:	bl	404324 <feof@plt+0x2704>
  4045bc:	mov	w1, w0
  4045c0:	mov	x0, x22
  4045c4:	bl	4043b4 <feof@plt+0x2794>
  4045c8:	ldrb	w1, [x21, x20]
  4045cc:	cmp	w1, w0, uxtb
  4045d0:	b.ne	40456c <feof@plt+0x294c>  // b.any
  4045d4:	mov	x0, x22
  4045d8:	bl	404324 <feof@plt+0x2704>
  4045dc:	ldrb	w1, [x21, x20]
  4045e0:	cmp	w1, w0, uxtb
  4045e4:	b.eq	40459c <feof@plt+0x297c>  // b.none
  4045e8:	mov	x4, x26
  4045ec:	mov	w3, #0xc9                  	// #201
  4045f0:	mov	x2, x25
  4045f4:	add	x1, x27, #0xd20
  4045f8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4045fc:	ldr	x0, [x0, #3744]
  404600:	bl	401870 <fprintf@plt>
  404604:	cbz	w0, 40459c <feof@plt+0x297c>
  404608:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40460c:	ldr	x0, [x0, #3744]
  404610:	bl	401a50 <fflush@plt>
  404614:	cbz	w0, 40459c <feof@plt+0x297c>
  404618:	mov	w0, #0x1                   	// #1
  40461c:	bl	401bb0 <exit@plt>
  404620:	ldp	x25, x26, [sp, #64]
  404624:	b	404570 <feof@plt+0x2950>
  404628:	sub	x19, x19, #0x1
  40462c:	tbnz	w19, #31, 404684 <feof@plt+0x2a64>
  404630:	ldrb	w1, [x21, x19]
  404634:	mov	x0, x22
  404638:	bl	4043b4 <feof@plt+0x2794>
  40463c:	ldrb	w1, [x21, x19]
  404640:	cmp	w1, w0, uxtb
  404644:	b.eq	404628 <feof@plt+0x2a08>  // b.none
  404648:	mov	x4, x23
  40464c:	mov	w3, #0xd3                  	// #211
  404650:	mov	x2, x20
  404654:	add	x1, x24, #0xd20
  404658:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40465c:	ldr	x0, [x0, #3744]
  404660:	bl	401870 <fprintf@plt>
  404664:	cbz	w0, 404628 <feof@plt+0x2a08>
  404668:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40466c:	ldr	x0, [x0, #3744]
  404670:	bl	401a50 <fflush@plt>
  404674:	cbz	w0, 404628 <feof@plt+0x2a08>
  404678:	stp	x25, x26, [sp, #64]
  40467c:	mov	w0, #0x1                   	// #1
  404680:	bl	401bb0 <exit@plt>
  404684:	mov	w0, #0x0                   	// #0
  404688:	ldp	x19, x20, [sp, #16]
  40468c:	ldp	x21, x22, [sp, #32]
  404690:	ldp	x23, x24, [sp, #48]
  404694:	ldp	x27, x28, [sp, #80]
  404698:	ldp	x29, x30, [sp], #96
  40469c:	ret
  4046a0:	mov	w0, #0x1                   	// #1
  4046a4:	b	404688 <feof@plt+0x2a68>
  4046a8:	mov	w0, #0x0                   	// #0
  4046ac:	b	404688 <feof@plt+0x2a68>
  4046b0:	stp	x29, x30, [sp, #-48]!
  4046b4:	mov	x29, sp
  4046b8:	stp	x19, x20, [sp, #16]
  4046bc:	stp	x21, x22, [sp, #32]
  4046c0:	mov	x21, x0
  4046c4:	bl	404324 <feof@plt+0x2704>
  4046c8:	and	w19, w0, #0xff
  4046cc:	mov	w0, w19
  4046d0:	bl	4041f8 <feof@plt+0x25d8>
  4046d4:	mov	w20, w0
  4046d8:	cbz	w0, 4046ec <feof@plt+0x2acc>
  4046dc:	mov	x0, x21
  4046e0:	bl	404324 <feof@plt+0x2704>
  4046e4:	and	w19, w0, #0xff
  4046e8:	b	4046cc <feof@plt+0x2aac>
  4046ec:	mov	w22, #0x1                   	// #1
  4046f0:	cmp	w19, #0x2d
  4046f4:	b.eq	404764 <feof@plt+0x2b44>  // b.none
  4046f8:	sub	w1, w19, #0x30
  4046fc:	and	w1, w1, #0xff
  404700:	cmp	w1, #0x9
  404704:	b.hi	40473c <feof@plt+0x2b1c>  // b.pmore
  404708:	add	w20, w20, w20, lsl #2
  40470c:	lsl	w20, w20, #1
  404710:	sub	w19, w19, #0x30
  404714:	add	w19, w20, w19
  404718:	cmp	w1, #0xa
  40471c:	csel	w20, w19, w20, cc  // cc = lo, ul, last
  404720:	mov	x0, x21
  404724:	bl	404324 <feof@plt+0x2704>
  404728:	and	w19, w0, #0xff
  40472c:	sub	w1, w19, #0x30
  404730:	and	w1, w1, #0xff
  404734:	cmp	w1, #0x9
  404738:	b.ls	404708 <feof@plt+0x2ae8>  // b.plast
  40473c:	mov	w1, w19
  404740:	mov	x0, x21
  404744:	bl	4043b4 <feof@plt+0x2794>
  404748:	cmp	w19, w0, uxtb
  40474c:	b.ne	404778 <feof@plt+0x2b58>  // b.any
  404750:	mul	w0, w20, w22
  404754:	ldp	x19, x20, [sp, #16]
  404758:	ldp	x21, x22, [sp, #32]
  40475c:	ldp	x29, x30, [sp], #48
  404760:	ret
  404764:	mov	x0, x21
  404768:	bl	404324 <feof@plt+0x2704>
  40476c:	and	w19, w0, #0xff
  404770:	mov	w22, #0xffffffff            	// #-1
  404774:	b	4046f8 <feof@plt+0x2ad8>
  404778:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x1d34>
  40477c:	add	x4, x4, #0xd30
  404780:	mov	w3, #0x10c                 	// #268
  404784:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  404788:	add	x2, x2, #0xd00
  40478c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404790:	add	x1, x1, #0xd20
  404794:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404798:	ldr	x0, [x0, #3744]
  40479c:	bl	401870 <fprintf@plt>
  4047a0:	cbz	w0, 404750 <feof@plt+0x2b30>
  4047a4:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4047a8:	ldr	x0, [x0, #3744]
  4047ac:	bl	401a50 <fflush@plt>
  4047b0:	cbz	w0, 404750 <feof@plt+0x2b30>
  4047b4:	mov	w0, #0x1                   	// #1
  4047b8:	bl	401bb0 <exit@plt>
  4047bc:	stp	x29, x30, [sp, #-32]!
  4047c0:	mov	x29, sp
  4047c4:	stp	x19, x20, [sp, #16]
  4047c8:	mov	x20, x0
  4047cc:	bl	4046b0 <feof@plt+0x2a90>
  4047d0:	mov	w19, w0
  4047d4:	mov	x0, x20
  4047d8:	bl	404324 <feof@plt+0x2704>
  4047dc:	mov	w1, w0
  4047e0:	and	w0, w0, #0xff
  4047e4:	cmp	w0, #0x2e
  4047e8:	b.eq	404804 <feof@plt+0x2be4>  // b.none
  4047ec:	mov	x0, x20
  4047f0:	bl	4043b4 <feof@plt+0x2794>
  4047f4:	scvtf	d0, w19
  4047f8:	ldp	x19, x20, [sp, #16]
  4047fc:	ldp	x29, x30, [sp], #32
  404800:	ret
  404804:	mov	x0, x20
  404808:	bl	4046b0 <feof@plt+0x2a90>
  40480c:	cmp	w0, #0xa
  404810:	b.le	404844 <feof@plt+0x2c24>
  404814:	mov	w1, #0xa                   	// #10
  404818:	add	w1, w1, w1, lsl #2
  40481c:	lsl	w2, w1, #1
  404820:	mov	w1, w2
  404824:	cmp	w0, w2
  404828:	b.gt	404818 <feof@plt+0x2bf8>
  40482c:	scvtf	d1, w0
  404830:	scvtf	d0, w1
  404834:	fdiv	d1, d1, d0
  404838:	scvtf	d0, w19
  40483c:	fadd	d0, d1, d0
  404840:	b	4047f8 <feof@plt+0x2bd8>
  404844:	mov	w1, #0xa                   	// #10
  404848:	b	40482c <feof@plt+0x2c0c>
  40484c:	mov	x12, #0x1030                	// #4144
  404850:	sub	sp, sp, x12
  404854:	stp	x29, x30, [sp]
  404858:	mov	x29, sp
  40485c:	stp	x19, x20, [sp, #16]
  404860:	stp	x21, x22, [sp, #32]
  404864:	mov	x22, x0
  404868:	bl	404324 <feof@plt+0x2704>
  40486c:	and	w20, w0, #0xff
  404870:	mov	w0, w20
  404874:	bl	4041f8 <feof@plt+0x25d8>
  404878:	mov	w19, w0
  40487c:	cbz	w0, 404890 <feof@plt+0x2c70>
  404880:	mov	x0, x22
  404884:	bl	404324 <feof@plt+0x2704>
  404888:	and	w20, w0, #0xff
  40488c:	b	404870 <feof@plt+0x2c50>
  404890:	add	x21, sp, #0x30
  404894:	ldr	w0, [x22, #20]
  404898:	cbnz	w0, 4048c4 <feof@plt+0x2ca4>
  40489c:	strb	w20, [x21]
  4048a0:	add	w19, w19, #0x1
  4048a4:	mov	x0, x22
  4048a8:	bl	404324 <feof@plt+0x2704>
  4048ac:	and	w20, w0, #0xff
  4048b0:	cmp	w19, #0x1, lsl #12
  4048b4:	b.eq	404910 <feof@plt+0x2cf0>  // b.none
  4048b8:	bl	4041f8 <feof@plt+0x25d8>
  4048bc:	add	x21, x21, #0x1
  4048c0:	cbz	w0, 404894 <feof@plt+0x2c74>
  4048c4:	mov	x20, #0x0                   	// #0
  4048c8:	cmp	w19, #0xfff
  4048cc:	b.gt	4048f4 <feof@plt+0x2cd4>
  4048d0:	add	x21, sp, #0x30
  4048d4:	strb	wzr, [x21, w19, sxtw]
  4048d8:	mov	x0, x21
  4048dc:	bl	401860 <strlen@plt>
  4048e0:	add	x0, x0, #0x1
  4048e4:	bl	401b50 <malloc@plt>
  4048e8:	mov	x20, x0
  4048ec:	mov	x1, x21
  4048f0:	bl	401950 <strcpy@plt>
  4048f4:	mov	x0, x20
  4048f8:	ldp	x19, x20, [sp, #16]
  4048fc:	ldp	x21, x22, [sp, #32]
  404900:	ldp	x29, x30, [sp]
  404904:	mov	x12, #0x1030                	// #4144
  404908:	add	sp, sp, x12
  40490c:	ret
  404910:	mov	x20, #0x0                   	// #0
  404914:	b	4048f4 <feof@plt+0x2cd4>
  404918:	stp	x29, x30, [sp, #-16]!
  40491c:	mov	x29, sp
  404920:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  404924:	add	x0, x0, #0xd40
  404928:	bl	401b70 <getenv@plt>
  40492c:	cbz	x0, 404938 <feof@plt+0x2d18>
  404930:	adrp	x1, 423000 <_Znam@GLIBCXX_3.4>
  404934:	str	x0, [x1, #600]
  404938:	ldp	x29, x30, [sp], #16
  40493c:	ret
  404940:	stp	x29, x30, [sp, #-16]!
  404944:	mov	x29, sp
  404948:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40494c:	add	x0, x0, #0xf68
  404950:	bl	404918 <feof@plt+0x2cf8>
  404954:	ldp	x29, x30, [sp], #16
  404958:	ret
  40495c:	mov	w2, #0x1                   	// #1
  404960:	str	w2, [x0]
  404964:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  404968:	add	x2, x2, #0xd58
  40496c:	cmp	x1, #0x0
  404970:	csel	x1, x2, x1, eq  // eq = none
  404974:	str	x1, [x0, #8]
  404978:	ret
  40497c:	str	wzr, [x0]
  404980:	ret
  404984:	mov	w2, #0x3                   	// #3
  404988:	str	w2, [x0]
  40498c:	str	w1, [x0, #8]
  404990:	ret
  404994:	mov	w2, #0x4                   	// #4
  404998:	str	w2, [x0]
  40499c:	str	w1, [x0, #8]
  4049a0:	ret
  4049a4:	mov	w2, #0x2                   	// #2
  4049a8:	str	w2, [x0]
  4049ac:	strb	w1, [x0, #8]
  4049b0:	ret
  4049b4:	mov	w2, #0x2                   	// #2
  4049b8:	str	w2, [x0]
  4049bc:	strb	w1, [x0, #8]
  4049c0:	ret
  4049c4:	mov	w1, #0x5                   	// #5
  4049c8:	str	w1, [x0]
  4049cc:	str	d0, [x0, #8]
  4049d0:	ret
  4049d4:	ldr	w0, [x0]
  4049d8:	cmp	w0, #0x0
  4049dc:	cset	w0, eq  // eq = none
  4049e0:	ret
  4049e4:	stp	x29, x30, [sp, #-16]!
  4049e8:	mov	x29, sp
  4049ec:	ldr	w1, [x0]
  4049f0:	cmp	w1, #0x3
  4049f4:	b.eq	404a4c <feof@plt+0x2e2c>  // b.none
  4049f8:	b.ls	404a28 <feof@plt+0x2e08>  // b.plast
  4049fc:	cmp	w1, #0x4
  404a00:	b.eq	404a68 <feof@plt+0x2e48>  // b.none
  404a04:	cmp	w1, #0x5
  404a08:	b.ne	404a60 <feof@plt+0x2e40>  // b.any
  404a0c:	ldr	d0, [x0, #8]
  404a10:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404a14:	add	x1, x1, #0xd60
  404a18:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a1c:	ldr	x0, [x0, #3744]
  404a20:	bl	401870 <fprintf@plt>
  404a24:	b	404a60 <feof@plt+0x2e40>
  404a28:	cmp	w1, #0x1
  404a2c:	b.eq	404a80 <feof@plt+0x2e60>  // b.none
  404a30:	cmp	w1, #0x2
  404a34:	b.ne	404a60 <feof@plt+0x2e40>  // b.any
  404a38:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a3c:	ldr	x1, [x1, #3744]
  404a40:	ldrb	w0, [x0, #8]
  404a44:	bl	401880 <putc@plt>
  404a48:	b	404a60 <feof@plt+0x2e40>
  404a4c:	ldr	w0, [x0, #8]
  404a50:	bl	4094b8 <feof@plt+0x7898>
  404a54:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a58:	ldr	x1, [x1, #3744]
  404a5c:	bl	4017f0 <fputs@plt>
  404a60:	ldp	x29, x30, [sp], #16
  404a64:	ret
  404a68:	ldr	w0, [x0, #8]
  404a6c:	bl	40954c <feof@plt+0x792c>
  404a70:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a74:	ldr	x1, [x1, #3744]
  404a78:	bl	4017f0 <fputs@plt>
  404a7c:	b	404a60 <feof@plt+0x2e40>
  404a80:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404a84:	ldr	x1, [x1, #3744]
  404a88:	ldr	x0, [x0, #8]
  404a8c:	bl	4017f0 <fputs@plt>
  404a90:	b	404a60 <feof@plt+0x2e40>
  404a94:	stp	x29, x30, [sp, #-96]!
  404a98:	mov	x29, sp
  404a9c:	stp	x19, x20, [sp, #16]
  404aa0:	stp	x21, x22, [sp, #32]
  404aa4:	stp	x23, x24, [sp, #48]
  404aa8:	mov	x20, x0
  404aac:	mov	x22, x1
  404ab0:	mov	x23, x2
  404ab4:	mov	x24, x3
  404ab8:	cbz	x0, 404ae8 <feof@plt+0x2ec8>
  404abc:	mov	x19, x20
  404ac0:	ldrb	w0, [x19], #1
  404ac4:	cbz	w0, 404bf4 <feof@plt+0x2fd4>
  404ac8:	stp	x25, x26, [sp, #64]
  404acc:	str	x27, [sp, #80]
  404ad0:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ad4:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1d34>
  404ad8:	add	x25, x25, #0xd68
  404adc:	mov	w27, #0x70                  	// #112
  404ae0:	mov	w26, #0x78                  	// #120
  404ae4:	b	404ba4 <feof@plt+0x2f84>
  404ae8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404aec:	add	x1, x1, #0xd68
  404af0:	mov	w0, #0x62                  	// #98
  404af4:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  404af8:	b	404abc <feof@plt+0x2e9c>
  404afc:	cmp	w0, #0x33
  404b00:	b.ne	404b78 <feof@plt+0x2f58>  // b.any
  404b04:	ldr	w0, [x24]
  404b08:	cbz	w0, 404b68 <feof@plt+0x2f48>
  404b0c:	mov	x0, x24
  404b10:	bl	4049e4 <feof@plt+0x2dc4>
  404b14:	mov	x20, x19
  404b18:	b	404b98 <feof@plt+0x2f78>
  404b1c:	ldr	x1, [x21, #3744]
  404b20:	mov	w0, #0x25                  	// #37
  404b24:	bl	401a10 <fputc@plt>
  404b28:	mov	x20, x19
  404b2c:	b	404b98 <feof@plt+0x2f78>
  404b30:	mov	x1, x25
  404b34:	mov	w0, #0x6c                  	// #108
  404b38:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  404b3c:	b	404bdc <feof@plt+0x2fbc>
  404b40:	ldr	w0, [x23]
  404b44:	cbz	w0, 404b58 <feof@plt+0x2f38>
  404b48:	mov	x0, x23
  404b4c:	bl	4049e4 <feof@plt+0x2dc4>
  404b50:	mov	x20, x19
  404b54:	b	404b98 <feof@plt+0x2f78>
  404b58:	mov	x1, x25
  404b5c:	mov	w0, w27
  404b60:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  404b64:	b	404b48 <feof@plt+0x2f28>
  404b68:	mov	x1, x25
  404b6c:	mov	w0, #0x74                  	// #116
  404b70:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  404b74:	b	404b0c <feof@plt+0x2eec>
  404b78:	mov	x1, x25
  404b7c:	mov	w0, w26
  404b80:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  404b84:	mov	x20, x19
  404b88:	b	404b98 <feof@plt+0x2f78>
  404b8c:	ldr	x1, [x21, #3744]
  404b90:	bl	401880 <putc@plt>
  404b94:	mov	x20, x19
  404b98:	mov	x19, x20
  404b9c:	ldrb	w0, [x19], #1
  404ba0:	cbz	w0, 404bec <feof@plt+0x2fcc>
  404ba4:	cmp	w0, #0x25
  404ba8:	b.ne	404b8c <feof@plt+0x2f6c>  // b.any
  404bac:	add	x19, x20, #0x2
  404bb0:	ldrb	w0, [x20, #1]
  404bb4:	cmp	w0, #0x32
  404bb8:	b.eq	404b40 <feof@plt+0x2f20>  // b.none
  404bbc:	cmp	w0, #0x32
  404bc0:	b.hi	404afc <feof@plt+0x2edc>  // b.pmore
  404bc4:	cmp	w0, #0x25
  404bc8:	b.eq	404b1c <feof@plt+0x2efc>  // b.none
  404bcc:	cmp	w0, #0x31
  404bd0:	b.ne	404b78 <feof@plt+0x2f58>  // b.any
  404bd4:	ldr	w0, [x22]
  404bd8:	cbz	w0, 404b30 <feof@plt+0x2f10>
  404bdc:	mov	x0, x22
  404be0:	bl	4049e4 <feof@plt+0x2dc4>
  404be4:	mov	x20, x19
  404be8:	b	404b98 <feof@plt+0x2f78>
  404bec:	ldp	x25, x26, [sp, #64]
  404bf0:	ldr	x27, [sp, #80]
  404bf4:	ldp	x19, x20, [sp, #16]
  404bf8:	ldp	x21, x22, [sp, #32]
  404bfc:	ldp	x23, x24, [sp, #48]
  404c00:	ldp	x29, x30, [sp], #96
  404c04:	ret
  404c08:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404c0c:	str	wzr, [x0, #3952]
  404c10:	ret
  404c14:	stp	x29, x30, [sp, #-80]!
  404c18:	mov	x29, sp
  404c1c:	stp	x19, x20, [sp, #16]
  404c20:	stp	x21, x22, [sp, #32]
  404c24:	stp	x23, x24, [sp, #48]
  404c28:	stp	x25, x26, [sp, #64]
  404c2c:	mov	x19, x0
  404c30:	mov	x26, x1
  404c34:	mov	w21, w2
  404c38:	mov	w20, w3
  404c3c:	mov	x22, x4
  404c40:	mov	x23, x5
  404c44:	mov	x24, x6
  404c48:	mov	x25, x7
  404c4c:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  404c50:	ldr	x2, [x0, #1200]
  404c54:	cbz	x2, 404d7c <feof@plt+0x315c>
  404c58:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404c5c:	add	x1, x1, #0xda0
  404c60:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404c64:	ldr	x0, [x0, #3744]
  404c68:	bl	401870 <fprintf@plt>
  404c6c:	cmp	w21, #0x0
  404c70:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  404c74:	b.eq	404cbc <feof@plt+0x309c>  // b.none
  404c78:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404c7c:	add	x1, x1, #0xb88
  404c80:	mov	x0, x19
  404c84:	bl	401b20 <strcmp@plt>
  404c88:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404c8c:	add	x1, x1, #0xd88
  404c90:	cmp	w0, #0x0
  404c94:	csel	x19, x1, x19, eq  // eq = none
  404c98:	cbz	x26, 404d3c <feof@plt+0x311c>
  404c9c:	mov	w4, w21
  404ca0:	mov	x3, x26
  404ca4:	mov	x2, x19
  404ca8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404cac:	add	x1, x1, #0xda8
  404cb0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cb4:	ldr	x0, [x0, #3744]
  404cb8:	bl	401870 <fprintf@plt>
  404cbc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cc0:	ldr	x1, [x0, #3744]
  404cc4:	mov	w0, #0x20                  	// #32
  404cc8:	bl	401a10 <fputc@plt>
  404ccc:	cbz	w20, 404d5c <feof@plt+0x313c>
  404cd0:	cmp	w20, #0x2
  404cd4:	b.ne	404d8c <feof@plt+0x316c>  // b.any
  404cd8:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cdc:	ldr	x3, [x0, #3744]
  404ce0:	mov	x2, #0xc                   	// #12
  404ce4:	mov	x1, #0x1                   	// #1
  404ce8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  404cec:	add	x0, x0, #0xdc0
  404cf0:	bl	401bc0 <fwrite@plt>
  404cf4:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cf8:	ldr	x1, [x19, #3744]
  404cfc:	mov	w0, #0x20                  	// #32
  404d00:	bl	401a10 <fputc@plt>
  404d04:	mov	x3, x25
  404d08:	mov	x2, x24
  404d0c:	mov	x1, x23
  404d10:	mov	x0, x22
  404d14:	bl	404a94 <feof@plt+0x2e74>
  404d18:	ldr	x1, [x19, #3744]
  404d1c:	mov	w0, #0xa                   	// #10
  404d20:	bl	401a10 <fputc@plt>
  404d24:	ldr	x0, [x19, #3744]
  404d28:	bl	401a50 <fflush@plt>
  404d2c:	cmp	w20, #0x2
  404d30:	b.ne	404db8 <feof@plt+0x3198>  // b.any
  404d34:	bl	404f18 <feof@plt+0x32f8>
  404d38:	b	404db8 <feof@plt+0x3198>
  404d3c:	mov	w3, w21
  404d40:	mov	x2, x19
  404d44:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404d48:	add	x1, x1, #0xdb8
  404d4c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d50:	ldr	x0, [x0, #3744]
  404d54:	bl	401870 <fprintf@plt>
  404d58:	b	404cbc <feof@plt+0x309c>
  404d5c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d60:	ldr	x3, [x0, #3744]
  404d64:	mov	x2, #0x8                   	// #8
  404d68:	mov	x1, #0x1                   	// #1
  404d6c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  404d70:	add	x0, x0, #0xdd0
  404d74:	bl	401bc0 <fwrite@plt>
  404d78:	b	404cf4 <feof@plt+0x30d4>
  404d7c:	cmp	w21, #0x0
  404d80:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  404d84:	b.eq	404ccc <feof@plt+0x30ac>  // b.none
  404d88:	b	404c78 <feof@plt+0x3058>
  404d8c:	mov	x3, x25
  404d90:	mov	x2, x24
  404d94:	mov	x1, x23
  404d98:	mov	x0, x22
  404d9c:	bl	404a94 <feof@plt+0x2e74>
  404da0:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404da4:	ldr	x1, [x19, #3744]
  404da8:	mov	w0, #0xa                   	// #10
  404dac:	bl	401a10 <fputc@plt>
  404db0:	ldr	x0, [x19, #3744]
  404db4:	bl	401a50 <fflush@plt>
  404db8:	ldp	x19, x20, [sp, #16]
  404dbc:	ldp	x21, x22, [sp, #32]
  404dc0:	ldp	x23, x24, [sp, #48]
  404dc4:	ldp	x25, x26, [sp, #64]
  404dc8:	ldp	x29, x30, [sp], #80
  404dcc:	ret
  404dd0:	stp	x29, x30, [sp, #-16]!
  404dd4:	mov	x29, sp
  404dd8:	mov	x7, x4
  404ddc:	mov	x6, x3
  404de0:	mov	x5, x2
  404de4:	mov	x4, x1
  404de8:	mov	w3, w0
  404dec:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  404df0:	ldr	w2, [x0, #152]
  404df4:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404df8:	ldr	x1, [x0, #3968]
  404dfc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404e00:	ldr	x0, [x0, #3976]
  404e04:	bl	404c14 <feof@plt+0x2ff4>
  404e08:	ldp	x29, x30, [sp], #16
  404e0c:	ret
  404e10:	stp	x29, x30, [sp, #-16]!
  404e14:	mov	x29, sp
  404e18:	mov	x4, x3
  404e1c:	mov	x3, x2
  404e20:	mov	x2, x1
  404e24:	mov	x1, x0
  404e28:	mov	w0, #0x1                   	// #1
  404e2c:	bl	404dd0 <feof@plt+0x31b0>
  404e30:	ldp	x29, x30, [sp], #16
  404e34:	ret
  404e38:	stp	x29, x30, [sp, #-16]!
  404e3c:	mov	x29, sp
  404e40:	mov	x4, x3
  404e44:	mov	x3, x2
  404e48:	mov	x2, x1
  404e4c:	mov	x1, x0
  404e50:	mov	w0, #0x0                   	// #0
  404e54:	bl	404dd0 <feof@plt+0x31b0>
  404e58:	ldp	x29, x30, [sp], #16
  404e5c:	ret
  404e60:	stp	x29, x30, [sp, #-16]!
  404e64:	mov	x29, sp
  404e68:	mov	x4, x3
  404e6c:	mov	x3, x2
  404e70:	mov	x2, x1
  404e74:	mov	x1, x0
  404e78:	mov	w0, #0x2                   	// #2
  404e7c:	bl	404dd0 <feof@plt+0x31b0>
  404e80:	ldp	x29, x30, [sp], #16
  404e84:	ret
  404e88:	stp	x29, x30, [sp, #-16]!
  404e8c:	mov	x29, sp
  404e90:	mov	x7, x5
  404e94:	mov	x6, x4
  404e98:	mov	x5, x3
  404e9c:	mov	x4, x2
  404ea0:	mov	w3, #0x1                   	// #1
  404ea4:	mov	w2, w1
  404ea8:	mov	x1, #0x0                   	// #0
  404eac:	bl	404c14 <feof@plt+0x2ff4>
  404eb0:	ldp	x29, x30, [sp], #16
  404eb4:	ret
  404eb8:	stp	x29, x30, [sp, #-16]!
  404ebc:	mov	x29, sp
  404ec0:	mov	x7, x5
  404ec4:	mov	x6, x4
  404ec8:	mov	x5, x3
  404ecc:	mov	x4, x2
  404ed0:	mov	w3, #0x0                   	// #0
  404ed4:	mov	w2, w1
  404ed8:	mov	x1, #0x0                   	// #0
  404edc:	bl	404c14 <feof@plt+0x2ff4>
  404ee0:	ldp	x29, x30, [sp], #16
  404ee4:	ret
  404ee8:	stp	x29, x30, [sp, #-16]!
  404eec:	mov	x29, sp
  404ef0:	mov	x7, x5
  404ef4:	mov	x6, x4
  404ef8:	mov	x5, x3
  404efc:	mov	x4, x2
  404f00:	mov	w3, #0x2                   	// #2
  404f04:	mov	w2, w1
  404f08:	mov	x1, #0x0                   	// #0
  404f0c:	bl	404c14 <feof@plt+0x2ff4>
  404f10:	ldp	x29, x30, [sp], #16
  404f14:	ret
  404f18:	stp	x29, x30, [sp, #-16]!
  404f1c:	mov	x29, sp
  404f20:	mov	w0, #0x3                   	// #3
  404f24:	bl	401bb0 <exit@plt>
  404f28:	ret
  404f2c:	stp	x29, x30, [sp, #-48]!
  404f30:	mov	x29, sp
  404f34:	stp	x19, x20, [sp, #16]
  404f38:	stp	x21, x22, [sp, #32]
  404f3c:	mov	w19, w0
  404f40:	mov	w20, w1
  404f44:	mov	w22, w2
  404f48:	mov	w21, w3
  404f4c:	cmp	w2, #0x0
  404f50:	ccmp	w3, #0x0, #0x4, gt
  404f54:	ccmp	w1, #0x0, #0x1, gt
  404f58:	b.ge	404f6c <feof@plt+0x334c>  // b.tcont
  404f5c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  404f60:	add	x1, x1, #0xde0
  404f64:	mov	w0, #0xfc                  	// #252
  404f68:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  404f6c:	mov	w0, w20
  404f70:	cbz	w20, 404fb0 <feof@plt+0x3390>
  404f74:	tbnz	w19, #31, 404fc0 <feof@plt+0x33a0>
  404f78:	scvtf	d0, w19
  404f7c:	scvtf	d1, w20
  404f80:	fmul	d0, d0, d1
  404f84:	scvtf	d1, w22
  404f88:	fdiv	d0, d0, d1
  404f8c:	scvtf	d1, w21
  404f90:	mov	x0, #0x400000000000        	// #70368744177664
  404f94:	movk	x0, #0x408f, lsl #48
  404f98:	fmov	d2, x0
  404f9c:	fdiv	d1, d1, d2
  404fa0:	fmul	d0, d0, d1
  404fa4:	fmov	d1, #5.000000000000000000e-01
  404fa8:	fadd	d0, d0, d1
  404fac:	fcvtzs	w0, d0
  404fb0:	ldp	x19, x20, [sp, #16]
  404fb4:	ldp	x21, x22, [sp, #32]
  404fb8:	ldp	x29, x30, [sp], #48
  404fbc:	ret
  404fc0:	scvtf	d0, w19
  404fc4:	scvtf	d1, w20
  404fc8:	fmul	d0, d0, d1
  404fcc:	scvtf	d1, w22
  404fd0:	fdiv	d0, d0, d1
  404fd4:	scvtf	d1, w21
  404fd8:	mov	x0, #0x400000000000        	// #70368744177664
  404fdc:	movk	x0, #0x408f, lsl #48
  404fe0:	fmov	d2, x0
  404fe4:	fdiv	d1, d1, d2
  404fe8:	fmul	d0, d0, d1
  404fec:	fmov	d1, #5.000000000000000000e-01
  404ff0:	fsub	d0, d0, d1
  404ff4:	fcvtzs	w0, d0
  404ff8:	b	404fb0 <feof@plt+0x3390>
  404ffc:	stp	x29, x30, [sp, #-48]!
  405000:	mov	x29, sp
  405004:	stp	x19, x20, [sp, #16]
  405008:	str	x21, [sp, #32]
  40500c:	mov	w21, w0
  405010:	mov	w19, w1
  405014:	mov	w20, w2
  405018:	cmp	w1, #0x0
  40501c:	ccmp	w2, #0x0, #0x4, ge  // ge = tcont
  405020:	b.le	405064 <feof@plt+0x3444>
  405024:	mov	w0, w19
  405028:	cbz	w19, 405054 <feof@plt+0x3434>
  40502c:	add	w3, w20, w20, lsr #31
  405030:	asr	w3, w3, #1
  405034:	tbnz	w21, #31, 40509c <feof@plt+0x347c>
  405038:	mov	w2, #0x7fffffff            	// #2147483647
  40503c:	sub	w2, w2, w3
  405040:	sdiv	w2, w2, w19
  405044:	cmp	w2, w21
  405048:	b.lt	405078 <feof@plt+0x3458>  // b.tstop
  40504c:	madd	w0, w19, w21, w3
  405050:	sdiv	w0, w0, w20
  405054:	ldp	x19, x20, [sp, #16]
  405058:	ldr	x21, [sp, #32]
  40505c:	ldp	x29, x30, [sp], #48
  405060:	ret
  405064:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405068:	add	x1, x1, #0xde0
  40506c:	mov	w0, #0xea                  	// #234
  405070:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405074:	b	405024 <feof@plt+0x3404>
  405078:	scvtf	d0, w21
  40507c:	scvtf	d1, w19
  405080:	fmul	d0, d0, d1
  405084:	scvtf	d1, w20
  405088:	fdiv	d0, d0, d1
  40508c:	fmov	d1, #5.000000000000000000e-01
  405090:	fadd	d0, d0, d1
  405094:	fcvtzs	w0, d0
  405098:	b	405054 <feof@plt+0x3434>
  40509c:	neg	w1, w21
  4050a0:	mov	w0, #0x80000000            	// #-2147483648
  4050a4:	sub	w0, w0, w3
  4050a8:	udiv	w0, w0, w19
  4050ac:	cmp	w1, w0
  4050b0:	b.hi	4050c4 <feof@plt+0x34a4>  // b.pmore
  4050b4:	mul	w0, w19, w21
  4050b8:	sub	w0, w0, w3
  4050bc:	sdiv	w0, w0, w20
  4050c0:	b	405054 <feof@plt+0x3434>
  4050c4:	scvtf	d1, w21
  4050c8:	scvtf	d0, w19
  4050cc:	fmul	d0, d1, d0
  4050d0:	scvtf	d1, w20
  4050d4:	fdiv	d1, d0, d1
  4050d8:	fmov	d0, #5.000000000000000000e-01
  4050dc:	fsub	d1, d1, d0
  4050e0:	fcvtzs	w0, d1
  4050e4:	b	405054 <feof@plt+0x3434>
  4050e8:	stp	x29, x30, [sp, #-32]!
  4050ec:	mov	x29, sp
  4050f0:	str	x19, [sp, #16]
  4050f4:	mov	x19, x0
  4050f8:	cbz	x0, 405164 <feof@plt+0x3544>
  4050fc:	ldrb	w1, [x0]
  405100:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  405104:	add	x0, x0, #0x908
  405108:	ldrb	w0, [x0, w1, sxtw]
  40510c:	cbz	w0, 405124 <feof@plt+0x3504>
  405110:	adrp	x1, 426000 <stderr@@GLIBC_2.17+0x1160>
  405114:	add	x1, x1, #0x908
  405118:	ldrb	w0, [x19, #1]!
  40511c:	ldrb	w0, [x1, w0, sxtw]
  405120:	cbnz	w0, 405118 <feof@plt+0x34f8>
  405124:	mov	x0, x19
  405128:	bl	401860 <strlen@plt>
  40512c:	add	x1, x19, x0
  405130:	cmp	x1, x19
  405134:	b.ls	40515c <feof@plt+0x353c>  // b.plast
  405138:	adrp	x2, 426000 <stderr@@GLIBC_2.17+0x1160>
  40513c:	add	x2, x2, #0x908
  405140:	ldurb	w0, [x1, #-1]
  405144:	ldrb	w0, [x2, w0, sxtw]
  405148:	cbz	w0, 40515c <feof@plt+0x353c>
  40514c:	sub	x1, x1, #0x1
  405150:	cmp	x1, x19
  405154:	b.ne	405140 <feof@plt+0x3520>  // b.any
  405158:	mov	x1, x19
  40515c:	strb	wzr, [x1]
  405160:	mov	x0, x19
  405164:	ldr	x19, [sp, #16]
  405168:	ldp	x29, x30, [sp], #32
  40516c:	ret
  405170:	str	x1, [x0]
  405174:	str	x2, [x0, #8]
  405178:	str	wzr, [x0, #16]
  40517c:	str	wzr, [x0, #20]
  405180:	mov	w1, #0x1                   	// #1
  405184:	str	w1, [x0, #24]
  405188:	str	wzr, [x0, #28]
  40518c:	str	xzr, [x0, #32]
  405190:	ret
  405194:	stp	x29, x30, [sp, #-32]!
  405198:	mov	x29, sp
  40519c:	str	x19, [sp, #16]
  4051a0:	mov	x19, x0
  4051a4:	ldr	x0, [x0, #32]
  4051a8:	cbz	x0, 4051b0 <feof@plt+0x3590>
  4051ac:	bl	401a70 <_ZdaPv@plt>
  4051b0:	ldr	x0, [x19, #8]
  4051b4:	bl	4018e0 <free@plt>
  4051b8:	ldr	x0, [x19]
  4051bc:	cbz	x0, 4051c4 <feof@plt+0x35a4>
  4051c0:	bl	4018a0 <fclose@plt>
  4051c4:	ldr	x19, [sp, #16]
  4051c8:	ldp	x29, x30, [sp], #32
  4051cc:	ret
  4051d0:	ldr	w5, [x0, #28]
  4051d4:	cbz	w5, 4051dc <feof@plt+0x35bc>
  4051d8:	ret
  4051dc:	stp	x29, x30, [sp, #-16]!
  4051e0:	mov	x29, sp
  4051e4:	mov	x5, x4
  4051e8:	mov	x4, x3
  4051ec:	mov	x3, x2
  4051f0:	mov	x2, x1
  4051f4:	ldr	w1, [x0, #16]
  4051f8:	ldr	x0, [x0, #8]
  4051fc:	bl	404e88 <feof@plt+0x3268>
  405200:	ldp	x29, x30, [sp], #16
  405204:	ret
  405208:	stp	x29, x30, [sp, #-96]!
  40520c:	mov	x29, sp
  405210:	stp	x21, x22, [sp, #32]
  405214:	mov	x21, x0
  405218:	ldr	x0, [x0]
  40521c:	cbz	x0, 405384 <feof@plt+0x3764>
  405220:	stp	x19, x20, [sp, #16]
  405224:	stp	x23, x24, [sp, #48]
  405228:	str	x25, [sp, #64]
  40522c:	ldr	x0, [x21, #32]
  405230:	cbz	x0, 405240 <feof@plt+0x3620>
  405234:	adrp	x23, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405238:	add	x23, x23, #0xd78
  40523c:	b	405360 <feof@plt+0x3740>
  405240:	mov	x0, #0x80                  	// #128
  405244:	bl	4017e0 <_Znam@plt>
  405248:	str	x0, [x21, #32]
  40524c:	mov	w0, #0x80                  	// #128
  405250:	str	w0, [x21, #20]
  405254:	b	405234 <feof@plt+0x3614>
  405258:	add	w20, w22, #0x1
  40525c:	ldr	w0, [x21, #20]
  405260:	cmp	w20, w0
  405264:	b.ge	4052cc <feof@plt+0x36ac>  // b.tcont
  405268:	ldr	x0, [x21, #32]
  40526c:	strb	w19, [x0, w22, sxtw]
  405270:	cmp	w19, #0xa
  405274:	b.eq	405304 <feof@plt+0x36e4>  // b.none
  405278:	mov	w22, w20
  40527c:	ldr	x0, [x21]
  405280:	bl	4019f0 <getc@plt>
  405284:	mov	w19, w0
  405288:	cmn	w0, #0x1
  40528c:	b.eq	405308 <feof@plt+0x36e8>  // b.none
  405290:	tbnz	w0, #31, 405258 <feof@plt+0x3638>
  405294:	ldrb	w0, [x23, w0, sxtw]
  405298:	cbz	w0, 405258 <feof@plt+0x3638>
  40529c:	mov	w1, w19
  4052a0:	add	x0, sp, #0x50
  4052a4:	bl	404984 <feof@plt+0x2d64>
  4052a8:	mov	x4, x24
  4052ac:	mov	x3, x24
  4052b0:	add	x2, sp, #0x50
  4052b4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4052b8:	add	x1, x1, #0xe00
  4052bc:	mov	x0, x21
  4052c0:	bl	4051d0 <feof@plt+0x35b0>
  4052c4:	mov	w20, w22
  4052c8:	b	405278 <feof@plt+0x3658>
  4052cc:	ldr	x25, [x21, #32]
  4052d0:	lsl	w0, w0, #1
  4052d4:	sxtw	x0, w0
  4052d8:	bl	4017e0 <_Znam@plt>
  4052dc:	str	x0, [x21, #32]
  4052e0:	ldrsw	x2, [x21, #20]
  4052e4:	mov	x1, x25
  4052e8:	bl	401800 <memcpy@plt>
  4052ec:	mov	x0, x25
  4052f0:	bl	401a70 <_ZdaPv@plt>
  4052f4:	ldr	w0, [x21, #20]
  4052f8:	lsl	w0, w0, #1
  4052fc:	str	w0, [x21, #20]
  405300:	b	405268 <feof@plt+0x3648>
  405304:	mov	w22, w20
  405308:	cbz	w22, 40538c <feof@plt+0x376c>
  40530c:	ldr	x0, [x21, #32]
  405310:	strb	wzr, [x0, w22, sxtw]
  405314:	ldr	w0, [x21, #16]
  405318:	add	w0, w0, #0x1
  40531c:	str	w0, [x21, #16]
  405320:	ldr	x1, [x21, #32]
  405324:	ldrb	w0, [x1]
  405328:	adrp	x2, 426000 <stderr@@GLIBC_2.17+0x1160>
  40532c:	add	x2, x2, #0x908
  405330:	ldrb	w2, [x2, w0, sxtw]
  405334:	cbz	w2, 40534c <feof@plt+0x372c>
  405338:	adrp	x3, 426000 <stderr@@GLIBC_2.17+0x1160>
  40533c:	add	x3, x3, #0x908
  405340:	ldrb	w0, [x1, #1]!
  405344:	ldrb	w2, [x3, w0, sxtw]
  405348:	cbnz	w2, 405340 <feof@plt+0x3720>
  40534c:	cbz	w0, 405360 <feof@plt+0x3740>
  405350:	ldr	w1, [x21, #24]
  405354:	cmp	w0, #0x23
  405358:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  40535c:	b.eq	405370 <feof@plt+0x3750>  // b.none
  405360:	mov	w22, #0x0                   	// #0
  405364:	adrp	x24, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405368:	add	x24, x24, #0xf70
  40536c:	b	40527c <feof@plt+0x365c>
  405370:	mov	w22, #0x1                   	// #1
  405374:	ldp	x19, x20, [sp, #16]
  405378:	ldp	x23, x24, [sp, #48]
  40537c:	ldr	x25, [sp, #64]
  405380:	b	405398 <feof@plt+0x3778>
  405384:	mov	w22, #0x0                   	// #0
  405388:	b	405398 <feof@plt+0x3778>
  40538c:	ldp	x19, x20, [sp, #16]
  405390:	ldp	x23, x24, [sp, #48]
  405394:	ldr	x25, [sp, #64]
  405398:	mov	w0, w22
  40539c:	ldp	x21, x22, [sp, #32]
  4053a0:	ldp	x29, x30, [sp], #96
  4053a4:	ret
  4053a8:	stp	x29, x30, [sp, #-48]!
  4053ac:	mov	x29, sp
  4053b0:	bl	40a1e4 <feof@plt+0x85c4>
  4053b4:	cbz	x0, 405504 <feof@plt+0x38e4>
  4053b8:	str	x19, [sp, #16]
  4053bc:	mov	x19, x0
  4053c0:	ldrb	w0, [x0]
  4053c4:	cmp	w0, #0x63
  4053c8:	b.ne	4053d8 <feof@plt+0x37b8>  // b.any
  4053cc:	ldrb	w0, [x19, #1]
  4053d0:	cmp	w0, #0x68
  4053d4:	b.eq	405400 <feof@plt+0x37e0>  // b.none
  4053d8:	mov	x0, x19
  4053dc:	bl	40bd5c <_ZdlPvm@@Base+0x1a90>
  4053e0:	cbz	x0, 405498 <feof@plt+0x3878>
  4053e4:	mov	w2, #0x10                  	// #16
  4053e8:	add	x1, sp, #0x28
  4053ec:	add	x0, x19, #0x1
  4053f0:	bl	4018d0 <strtol@plt>
  4053f4:	ldr	x19, [sp, #16]
  4053f8:	ldp	x29, x30, [sp], #48
  4053fc:	ret
  405400:	ldrb	w0, [x19, #2]
  405404:	cmp	w0, #0x61
  405408:	b.ne	4053d8 <feof@plt+0x37b8>  // b.any
  40540c:	ldrb	w0, [x19, #3]
  405410:	cmp	w0, #0x72
  405414:	b.ne	4053d8 <feof@plt+0x37b8>  // b.any
  405418:	ldrb	w0, [x19, #4]
  40541c:	sub	w1, w0, #0x30
  405420:	and	w1, w1, #0xff
  405424:	cmp	w1, #0x9
  405428:	b.hi	4053d8 <feof@plt+0x37b8>  // b.pmore
  40542c:	sub	w0, w0, #0x30
  405430:	ldrb	w1, [x19, #5]
  405434:	cbz	w1, 40550c <feof@plt+0x38ec>
  405438:	cmp	w0, #0x0
  40543c:	b.le	4053d8 <feof@plt+0x37b8>
  405440:	sub	w2, w1, #0x30
  405444:	and	w2, w2, #0xff
  405448:	cmp	w2, #0x9
  40544c:	b.hi	4053d8 <feof@plt+0x37b8>  // b.pmore
  405450:	add	w0, w0, w0, lsl #2
  405454:	sub	w1, w1, #0x30
  405458:	add	w0, w1, w0, lsl #1
  40545c:	ldrb	w1, [x19, #6]
  405460:	cbz	w1, 405514 <feof@plt+0x38f4>
  405464:	sub	w2, w1, #0x30
  405468:	and	w2, w2, #0xff
  40546c:	cmp	w2, #0x9
  405470:	b.hi	4053d8 <feof@plt+0x37b8>  // b.pmore
  405474:	sub	w1, w1, #0x30
  405478:	mov	w2, #0xa                   	// #10
  40547c:	madd	w0, w0, w2, w1
  405480:	ldrb	w1, [x19, #7]
  405484:	cmp	w0, #0x7f
  405488:	ccmp	w1, #0x0, #0x0, le
  40548c:	b.ne	4053d8 <feof@plt+0x37b8>  // b.any
  405490:	ldr	x19, [sp, #16]
  405494:	b	4053f8 <feof@plt+0x37d8>
  405498:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  40549c:	add	x1, x0, #0x5c0
  4054a0:	ldrh	w0, [x0, #1472]
  4054a4:	strh	w0, [sp, #32]
  4054a8:	ldrb	w0, [x1, #2]
  4054ac:	strb	w0, [sp, #34]
  4054b0:	ldrb	w0, [x19, #1]
  4054b4:	cbnz	w0, 4054c4 <feof@plt+0x38a4>
  4054b8:	ldrb	w0, [x19]
  4054bc:	strb	w0, [sp, #33]
  4054c0:	add	x19, sp, #0x20
  4054c4:	mov	x0, x19
  4054c8:	bl	409448 <feof@plt+0x7828>
  4054cc:	mov	x19, x0
  4054d0:	cbz	x0, 4054f8 <feof@plt+0x38d8>
  4054d4:	mov	w1, #0x5f                  	// #95
  4054d8:	bl	4018f0 <strchr@plt>
  4054dc:	cbnz	x0, 4054f8 <feof@plt+0x38d8>
  4054e0:	mov	w2, #0x10                  	// #16
  4054e4:	add	x1, sp, #0x28
  4054e8:	mov	x0, x19
  4054ec:	bl	4018d0 <strtol@plt>
  4054f0:	ldr	x19, [sp, #16]
  4054f4:	b	4053f8 <feof@plt+0x37d8>
  4054f8:	mov	w0, #0xffffffff            	// #-1
  4054fc:	ldr	x19, [sp, #16]
  405500:	b	4053f8 <feof@plt+0x37d8>
  405504:	mov	w0, #0xffffffff            	// #-1
  405508:	b	4053f8 <feof@plt+0x37d8>
  40550c:	ldr	x19, [sp, #16]
  405510:	b	4053f8 <feof@plt+0x37d8>
  405514:	ldr	x19, [sp, #16]
  405518:	b	4053f8 <feof@plt+0x37d8>
  40551c:	stp	x29, x30, [sp, #-32]!
  405520:	mov	x29, sp
  405524:	stp	x19, x20, [sp, #16]
  405528:	mov	x19, x0
  40552c:	mov	x20, x1
  405530:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  405534:	add	x0, x0, #0x580
  405538:	str	x0, [x19]
  40553c:	str	wzr, [x19, #8]
  405540:	str	xzr, [x19, #16]
  405544:	str	wzr, [x19, #24]
  405548:	str	wzr, [x19, #28]
  40554c:	str	xzr, [x19, #64]
  405550:	str	wzr, [x19, #72]
  405554:	str	xzr, [x19, #80]
  405558:	str	wzr, [x19, #88]
  40555c:	str	wzr, [x19, #92]
  405560:	str	xzr, [x19, #96]
  405564:	mov	x0, x1
  405568:	bl	401860 <strlen@plt>
  40556c:	add	x0, x0, #0x1
  405570:	bl	4017e0 <_Znam@plt>
  405574:	str	x0, [x19, #32]
  405578:	mov	x1, x20
  40557c:	bl	401950 <strcpy@plt>
  405580:	str	xzr, [x19, #40]
  405584:	str	xzr, [x19, #48]
  405588:	str	wzr, [x19, #56]
  40558c:	ldp	x19, x20, [sp, #16]
  405590:	ldp	x29, x30, [sp], #32
  405594:	ret
  405598:	and	w1, w1, #0xff
  40559c:	cmp	w1, #0x69
  4055a0:	b.eq	405608 <feof@plt+0x39e8>  // b.none
  4055a4:	b.hi	4055d4 <feof@plt+0x39b4>  // b.pmore
  4055a8:	cmp	w1, #0x50
  4055ac:	b.eq	405610 <feof@plt+0x39f0>  // b.none
  4055b0:	cmp	w1, #0x63
  4055b4:	b.ne	4055e4 <feof@plt+0x39c4>  // b.any
  4055b8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4055bc:	ldr	d0, [x1, #1440]
  4055c0:	ldr	d1, [x0]
  4055c4:	fdiv	d0, d1, d0
  4055c8:	str	d0, [x0]
  4055cc:	mov	w0, #0x1                   	// #1
  4055d0:	ret
  4055d4:	adrp	x2, 40d000 <_ZdlPvm@@Base+0x2d34>
  4055d8:	ldr	d0, [x2, #1432]
  4055dc:	cmp	w1, #0x70
  4055e0:	b.eq	4055c0 <feof@plt+0x39a0>  // b.none
  4055e4:	stp	x29, x30, [sp, #-16]!
  4055e8:	mov	x29, sp
  4055ec:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4055f0:	add	x1, x1, #0xde0
  4055f4:	mov	w0, #0x11f                 	// #287
  4055f8:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  4055fc:	mov	w0, #0x0                   	// #0
  405600:	ldp	x29, x30, [sp], #16
  405604:	ret
  405608:	fmov	d0, #1.000000000000000000e+00
  40560c:	b	4055c0 <feof@plt+0x39a0>
  405610:	fmov	d0, #6.000000000000000000e+00
  405614:	b	4055c0 <feof@plt+0x39a0>
  405618:	stp	x29, x30, [sp, #-48]!
  40561c:	mov	x29, sp
  405620:	stp	x19, x20, [sp, #16]
  405624:	str	x21, [sp, #32]
  405628:	mov	x19, x0
  40562c:	mov	x20, x1
  405630:	ldr	w21, [x1]
  405634:	tbnz	w21, #31, 405670 <feof@plt+0x3a50>
  405638:	ldr	w0, [x19, #72]
  40563c:	cmp	w0, w21
  405640:	b.le	405654 <feof@plt+0x3a34>
  405644:	ldr	x0, [x19, #64]
  405648:	ldr	w1, [x0, w21, sxtw #2]
  40564c:	mov	w0, #0x1                   	// #1
  405650:	tbz	w1, #31, 405660 <feof@plt+0x3a40>
  405654:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405658:	ldr	w0, [x0, #4064]
  40565c:	cbnz	w0, 405684 <feof@plt+0x3a64>
  405660:	ldp	x19, x20, [sp, #16]
  405664:	ldr	x21, [sp, #32]
  405668:	ldp	x29, x30, [sp], #48
  40566c:	ret
  405670:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405674:	add	x1, x1, #0xde0
  405678:	mov	w0, #0x132                 	// #306
  40567c:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405680:	b	405638 <feof@plt+0x3a18>
  405684:	mov	x0, x20
  405688:	bl	4053a8 <feof@plt+0x3788>
  40568c:	mov	w1, w0
  405690:	mov	w0, #0x1                   	// #1
  405694:	tbz	w1, #31, 405660 <feof@plt+0x3a40>
  405698:	ldr	w0, [x20, #4]
  40569c:	mvn	w0, w0
  4056a0:	lsr	w0, w0, #31
  4056a4:	b	405660 <feof@plt+0x3a40>
  4056a8:	ldr	w0, [x0, #28]
  4056ac:	ret
  4056b0:	stp	x29, x30, [sp, #-32]!
  4056b4:	mov	x29, sp
  4056b8:	stp	x19, x20, [sp, #16]
  4056bc:	str	x3, [x0]
  4056c0:	str	w1, [x0, #8]
  4056c4:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4056c8:	cmp	x1, w2, sxtw
  4056cc:	b.cc	405714 <feof@plt+0x3af4>  // b.lo, b.ul, b.last
  4056d0:	mov	x20, x0
  4056d4:	mov	w19, w2
  4056d8:	sxtw	x0, w2
  4056dc:	lsl	x0, x0, #2
  4056e0:	bl	4017e0 <_Znam@plt>
  4056e4:	str	x0, [x20, #16]
  4056e8:	cmp	w19, #0x0
  4056ec:	b.le	405708 <feof@plt+0x3ae8>
  4056f0:	mov	x1, #0x0                   	// #0
  4056f4:	mov	w2, #0xffffffff            	// #-1
  4056f8:	str	w2, [x0, x1, lsl #2]
  4056fc:	add	x1, x1, #0x1
  405700:	cmp	w19, w1
  405704:	b.gt	4056f8 <feof@plt+0x3ad8>
  405708:	ldp	x19, x20, [sp, #16]
  40570c:	ldp	x29, x30, [sp], #32
  405710:	ret
  405714:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  405718:	ldr	x0, [x0, #16]
  40571c:	cbz	x0, 405734 <feof@plt+0x3b14>
  405720:	stp	x29, x30, [sp, #-16]!
  405724:	mov	x29, sp
  405728:	bl	401a70 <_ZdaPv@plt>
  40572c:	ldp	x29, x30, [sp], #16
  405730:	ret
  405734:	ret
  405738:	stp	x29, x30, [sp, #-48]!
  40573c:	mov	x29, sp
  405740:	stp	x19, x20, [sp, #16]
  405744:	stp	x21, x22, [sp, #32]
  405748:	mov	x22, x0
  40574c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  405750:	add	x0, x0, #0x580
  405754:	str	x0, [x22]
  405758:	ldr	w0, [x22, #88]
  40575c:	cmp	w0, #0x0
  405760:	b.le	40579c <feof@plt+0x3b7c>
  405764:	mov	x20, #0x0                   	// #0
  405768:	mov	w19, #0x0                   	// #0
  40576c:	b	405788 <feof@plt+0x3b68>
  405770:	bl	401a70 <_ZdaPv@plt>
  405774:	add	w19, w19, #0x1
  405778:	add	x20, x20, #0x28
  40577c:	ldr	w0, [x22, #88]
  405780:	cmp	w0, w19
  405784:	b.le	40579c <feof@plt+0x3b7c>
  405788:	ldr	x0, [x22, #80]
  40578c:	add	x0, x0, x20
  405790:	ldr	x0, [x0, #32]
  405794:	cbnz	x0, 405770 <feof@plt+0x3b50>
  405798:	b	405774 <feof@plt+0x3b54>
  40579c:	ldr	x0, [x22, #80]
  4057a0:	cbz	x0, 4057a8 <feof@plt+0x3b88>
  4057a4:	bl	401a70 <_ZdaPv@plt>
  4057a8:	ldr	x0, [x22, #64]
  4057ac:	cbz	x0, 4057b4 <feof@plt+0x3b94>
  4057b0:	bl	401a70 <_ZdaPv@plt>
  4057b4:	ldr	x0, [x22, #16]
  4057b8:	cbz	x0, 405804 <feof@plt+0x3be4>
  4057bc:	mov	x21, #0x0                   	// #0
  4057c0:	mov	x20, #0x20                  	// #32
  4057c4:	b	4057d4 <feof@plt+0x3bb4>
  4057c8:	add	x21, x21, #0x8
  4057cc:	cmp	x21, #0xfb8
  4057d0:	b.eq	4057f8 <feof@plt+0x3bd8>  // b.none
  4057d4:	ldr	x0, [x22, #16]
  4057d8:	ldr	x19, [x0, x21]
  4057dc:	cbz	x19, 4057c8 <feof@plt+0x3ba8>
  4057e0:	mov	x0, x19
  4057e4:	ldr	x19, [x19, #24]
  4057e8:	mov	x1, x20
  4057ec:	bl	40a2cc <_ZdlPvm@@Base>
  4057f0:	cbnz	x19, 4057e0 <feof@plt+0x3bc0>
  4057f4:	b	4057c8 <feof@plt+0x3ba8>
  4057f8:	ldr	x0, [x22, #16]
  4057fc:	cbz	x0, 405804 <feof@plt+0x3be4>
  405800:	bl	401a70 <_ZdaPv@plt>
  405804:	ldr	x0, [x22, #32]
  405808:	cbz	x0, 405810 <feof@plt+0x3bf0>
  40580c:	bl	401a70 <_ZdaPv@plt>
  405810:	ldr	x0, [x22, #40]
  405814:	cbz	x0, 40581c <feof@plt+0x3bfc>
  405818:	bl	401a70 <_ZdaPv@plt>
  40581c:	mov	x20, #0x18                  	// #24
  405820:	b	405840 <feof@plt+0x3c20>
  405824:	ldr	x0, [x19]
  405828:	str	x0, [x22, #96]
  40582c:	mov	x0, x19
  405830:	bl	405718 <feof@plt+0x3af8>
  405834:	mov	x1, x20
  405838:	mov	x0, x19
  40583c:	bl	40a2cc <_ZdlPvm@@Base>
  405840:	ldr	x19, [x22, #96]
  405844:	cbnz	x19, 405824 <feof@plt+0x3c04>
  405848:	ldp	x19, x20, [sp, #16]
  40584c:	ldp	x21, x22, [sp, #32]
  405850:	ldp	x29, x30, [sp], #48
  405854:	ret
  405858:	stp	x29, x30, [sp, #-32]!
  40585c:	mov	x29, sp
  405860:	str	x19, [sp, #16]
  405864:	mov	x19, x0
  405868:	bl	405738 <feof@plt+0x3b18>
  40586c:	mov	x1, #0x68                  	// #104
  405870:	mov	x0, x19
  405874:	bl	40a2cc <_ZdlPvm@@Base>
  405878:	ldr	x19, [sp, #16]
  40587c:	ldp	x29, x30, [sp], #32
  405880:	ret
  405884:	stp	x29, x30, [sp, #-48]!
  405888:	mov	x29, sp
  40588c:	stp	x19, x20, [sp, #16]
  405890:	str	x21, [sp, #32]
  405894:	mov	x19, x0
  405898:	mov	w21, w2
  40589c:	ldr	w20, [x1]
  4058a0:	tbnz	w20, #31, 4058f4 <feof@plt+0x3cd4>
  4058a4:	ldr	w0, [x19, #72]
  4058a8:	cmp	w0, w20
  4058ac:	b.le	40591c <feof@plt+0x3cfc>
  4058b0:	ldr	x0, [x19, #64]
  4058b4:	ldr	w0, [x0, w20, sxtw #2]
  4058b8:	tbnz	w0, #31, 40591c <feof@plt+0x3cfc>
  4058bc:	ldr	x1, [x19, #80]
  4058c0:	sbfiz	x2, x0, #2, #32
  4058c4:	add	x0, x2, w0, sxtw
  4058c8:	add	x0, x1, x0, lsl #3
  4058cc:	ldr	w0, [x0, #12]
  4058d0:	ldr	w3, [x19, #56]
  4058d4:	cbnz	w3, 405908 <feof@plt+0x3ce8>
  4058d8:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  4058dc:	ldr	w2, [x1, #16]
  4058e0:	cmp	w21, w2
  4058e4:	b.eq	40592c <feof@plt+0x3d0c>  // b.none
  4058e8:	mov	w1, w21
  4058ec:	bl	404ffc <feof@plt+0x33dc>
  4058f0:	b	40592c <feof@plt+0x3d0c>
  4058f4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4058f8:	add	x1, x1, #0xde0
  4058fc:	mov	w0, #0x190                 	// #400
  405900:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405904:	b	4058a4 <feof@plt+0x3c84>
  405908:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  40590c:	ldr	w2, [x1, #16]
  405910:	mov	w1, w21
  405914:	bl	404f2c <feof@plt+0x330c>
  405918:	b	40592c <feof@plt+0x3d0c>
  40591c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405920:	ldr	w1, [x0, #4064]
  405924:	mov	w0, #0x0                   	// #0
  405928:	cbz	w1, 40593c <feof@plt+0x3d1c>
  40592c:	ldp	x19, x20, [sp, #16]
  405930:	ldr	x21, [sp, #32]
  405934:	ldp	x29, x30, [sp], #48
  405938:	ret
  40593c:	bl	401b60 <abort@plt>
  405940:	stp	x29, x30, [sp, #-48]!
  405944:	mov	x29, sp
  405948:	stp	x19, x20, [sp, #16]
  40594c:	str	x21, [sp, #32]
  405950:	mov	x21, x0
  405954:	mov	w20, w3
  405958:	bl	405884 <feof@plt+0x3c64>
  40595c:	mov	w19, w0
  405960:	scvtf	d0, w20
  405964:	ldr	d1, [x21, #48]
  405968:	fadd	d0, d0, d1
  40596c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  405970:	ldr	d1, [x0, #1448]
  405974:	fmul	d0, d0, d1
  405978:	mov	x0, #0x800000000000        	// #140737488355328
  40597c:	movk	x0, #0x4066, lsl #48
  405980:	fmov	d1, x0
  405984:	fdiv	d0, d0, d1
  405988:	bl	401ba0 <tan@plt>
  40598c:	scvtf	d1, w19
  405990:	fmul	d1, d1, d0
  405994:	fmov	d0, #5.000000000000000000e-01
  405998:	fadd	d1, d1, d0
  40599c:	fcvtzs	w0, d1
  4059a0:	ldp	x19, x20, [sp, #16]
  4059a4:	ldr	x21, [sp, #32]
  4059a8:	ldp	x29, x30, [sp], #48
  4059ac:	ret
  4059b0:	stp	x29, x30, [sp, #-48]!
  4059b4:	mov	x29, sp
  4059b8:	stp	x19, x20, [sp, #16]
  4059bc:	str	x21, [sp, #32]
  4059c0:	mov	x19, x0
  4059c4:	mov	w21, w2
  4059c8:	ldr	w20, [x1]
  4059cc:	tbnz	w20, #31, 405a20 <feof@plt+0x3e00>
  4059d0:	ldr	w0, [x19, #72]
  4059d4:	cmp	w0, w20
  4059d8:	b.le	405a48 <feof@plt+0x3e28>
  4059dc:	ldr	x0, [x19, #64]
  4059e0:	ldr	w0, [x0, w20, sxtw #2]
  4059e4:	tbnz	w0, #31, 405a48 <feof@plt+0x3e28>
  4059e8:	ldr	x1, [x19, #80]
  4059ec:	sbfiz	x2, x0, #2, #32
  4059f0:	add	x0, x2, w0, sxtw
  4059f4:	add	x0, x1, x0, lsl #3
  4059f8:	ldr	w0, [x0, #16]
  4059fc:	ldr	w3, [x19, #56]
  405a00:	cbnz	w3, 405a34 <feof@plt+0x3e14>
  405a04:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405a08:	ldr	w2, [x1, #16]
  405a0c:	cmp	w21, w2
  405a10:	b.eq	405a58 <feof@plt+0x3e38>  // b.none
  405a14:	mov	w1, w21
  405a18:	bl	404ffc <feof@plt+0x33dc>
  405a1c:	b	405a58 <feof@plt+0x3e38>
  405a20:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405a24:	add	x1, x1, #0xde0
  405a28:	mov	w0, #0x19f                 	// #415
  405a2c:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405a30:	b	4059d0 <feof@plt+0x3db0>
  405a34:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405a38:	ldr	w2, [x1, #16]
  405a3c:	mov	w1, w21
  405a40:	bl	404f2c <feof@plt+0x330c>
  405a44:	b	405a58 <feof@plt+0x3e38>
  405a48:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405a4c:	ldr	w1, [x0, #4064]
  405a50:	mov	w0, #0x0                   	// #0
  405a54:	cbz	w1, 405a68 <feof@plt+0x3e48>
  405a58:	ldp	x19, x20, [sp, #16]
  405a5c:	ldr	x21, [sp, #32]
  405a60:	ldp	x29, x30, [sp], #48
  405a64:	ret
  405a68:	bl	401b60 <abort@plt>
  405a6c:	stp	x29, x30, [sp, #-48]!
  405a70:	mov	x29, sp
  405a74:	stp	x19, x20, [sp, #16]
  405a78:	str	x21, [sp, #32]
  405a7c:	mov	x19, x0
  405a80:	mov	w21, w2
  405a84:	ldr	w20, [x1]
  405a88:	tbnz	w20, #31, 405adc <feof@plt+0x3ebc>
  405a8c:	ldr	w0, [x19, #72]
  405a90:	cmp	w0, w20
  405a94:	b.le	405b04 <feof@plt+0x3ee4>
  405a98:	ldr	x0, [x19, #64]
  405a9c:	ldr	w0, [x0, w20, sxtw #2]
  405aa0:	tbnz	w0, #31, 405b04 <feof@plt+0x3ee4>
  405aa4:	ldr	x1, [x19, #80]
  405aa8:	sbfiz	x2, x0, #2, #32
  405aac:	add	x0, x2, w0, sxtw
  405ab0:	add	x0, x1, x0, lsl #3
  405ab4:	ldr	w0, [x0, #24]
  405ab8:	ldr	w3, [x19, #56]
  405abc:	cbnz	w3, 405af0 <feof@plt+0x3ed0>
  405ac0:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405ac4:	ldr	w2, [x1, #16]
  405ac8:	cmp	w21, w2
  405acc:	b.eq	405b14 <feof@plt+0x3ef4>  // b.none
  405ad0:	mov	w1, w21
  405ad4:	bl	404ffc <feof@plt+0x33dc>
  405ad8:	b	405b14 <feof@plt+0x3ef4>
  405adc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405ae0:	add	x1, x1, #0xde0
  405ae4:	mov	w0, #0x1ae                 	// #430
  405ae8:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405aec:	b	405a8c <feof@plt+0x3e6c>
  405af0:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405af4:	ldr	w2, [x1, #16]
  405af8:	mov	w1, w21
  405afc:	bl	404f2c <feof@plt+0x330c>
  405b00:	b	405b14 <feof@plt+0x3ef4>
  405b04:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405b08:	ldr	w1, [x0, #4064]
  405b0c:	mov	w0, #0x0                   	// #0
  405b10:	cbz	w1, 405b24 <feof@plt+0x3f04>
  405b14:	ldp	x19, x20, [sp, #16]
  405b18:	ldr	x21, [sp, #32]
  405b1c:	ldp	x29, x30, [sp], #48
  405b20:	ret
  405b24:	bl	401b60 <abort@plt>
  405b28:	stp	x29, x30, [sp, #-48]!
  405b2c:	mov	x29, sp
  405b30:	stp	x19, x20, [sp, #16]
  405b34:	str	x21, [sp, #32]
  405b38:	mov	x19, x0
  405b3c:	mov	w21, w2
  405b40:	ldr	w20, [x1]
  405b44:	tbnz	w20, #31, 405b98 <feof@plt+0x3f78>
  405b48:	ldr	w0, [x19, #72]
  405b4c:	cmp	w0, w20
  405b50:	b.le	405bc0 <feof@plt+0x3fa0>
  405b54:	ldr	x0, [x19, #64]
  405b58:	ldr	w0, [x0, w20, sxtw #2]
  405b5c:	tbnz	w0, #31, 405bc0 <feof@plt+0x3fa0>
  405b60:	ldr	x1, [x19, #80]
  405b64:	sbfiz	x2, x0, #2, #32
  405b68:	add	x0, x2, w0, sxtw
  405b6c:	add	x0, x1, x0, lsl #3
  405b70:	ldr	w0, [x0, #20]
  405b74:	ldr	w3, [x19, #56]
  405b78:	cbnz	w3, 405bac <feof@plt+0x3f8c>
  405b7c:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405b80:	ldr	w2, [x1, #16]
  405b84:	cmp	w21, w2
  405b88:	b.eq	405bd0 <feof@plt+0x3fb0>  // b.none
  405b8c:	mov	w1, w21
  405b90:	bl	404ffc <feof@plt+0x33dc>
  405b94:	b	405bd0 <feof@plt+0x3fb0>
  405b98:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405b9c:	add	x1, x1, #0xde0
  405ba0:	mov	w0, #0x1bd                 	// #445
  405ba4:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405ba8:	b	405b48 <feof@plt+0x3f28>
  405bac:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405bb0:	ldr	w2, [x1, #16]
  405bb4:	mov	w1, w21
  405bb8:	bl	404f2c <feof@plt+0x330c>
  405bbc:	b	405bd0 <feof@plt+0x3fb0>
  405bc0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405bc4:	ldr	w1, [x0, #4064]
  405bc8:	mov	w0, #0x0                   	// #0
  405bcc:	cbz	w1, 405be0 <feof@plt+0x3fc0>
  405bd0:	ldp	x19, x20, [sp, #16]
  405bd4:	ldr	x21, [sp, #32]
  405bd8:	ldp	x29, x30, [sp], #48
  405bdc:	ret
  405be0:	bl	401b60 <abort@plt>
  405be4:	stp	x29, x30, [sp, #-48]!
  405be8:	mov	x29, sp
  405bec:	stp	x19, x20, [sp, #16]
  405bf0:	str	x21, [sp, #32]
  405bf4:	mov	x19, x0
  405bf8:	mov	w21, w2
  405bfc:	ldr	w20, [x1]
  405c00:	tbnz	w20, #31, 405c54 <feof@plt+0x4034>
  405c04:	ldr	w0, [x19, #72]
  405c08:	cmp	w0, w20
  405c0c:	b.le	405c7c <feof@plt+0x405c>
  405c10:	ldr	x0, [x19, #64]
  405c14:	ldr	w0, [x0, w20, sxtw #2]
  405c18:	tbnz	w0, #31, 405c7c <feof@plt+0x405c>
  405c1c:	ldr	x1, [x19, #80]
  405c20:	sbfiz	x2, x0, #2, #32
  405c24:	add	x0, x2, w0, sxtw
  405c28:	add	x0, x1, x0, lsl #3
  405c2c:	ldr	w0, [x0, #28]
  405c30:	ldr	w3, [x19, #56]
  405c34:	cbnz	w3, 405c68 <feof@plt+0x4048>
  405c38:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405c3c:	ldr	w2, [x1, #16]
  405c40:	cmp	w21, w2
  405c44:	b.eq	405c8c <feof@plt+0x406c>  // b.none
  405c48:	mov	w1, w21
  405c4c:	bl	404ffc <feof@plt+0x33dc>
  405c50:	b	405c8c <feof@plt+0x406c>
  405c54:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405c58:	add	x1, x1, #0xde0
  405c5c:	mov	w0, #0x1cc                 	// #460
  405c60:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405c64:	b	405c04 <feof@plt+0x3fe4>
  405c68:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405c6c:	ldr	w2, [x1, #16]
  405c70:	mov	w1, w21
  405c74:	bl	404f2c <feof@plt+0x330c>
  405c78:	b	405c8c <feof@plt+0x406c>
  405c7c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405c80:	ldr	w1, [x0, #4064]
  405c84:	mov	w0, #0x0                   	// #0
  405c88:	cbz	w1, 405c9c <feof@plt+0x407c>
  405c8c:	ldp	x19, x20, [sp, #16]
  405c90:	ldr	x21, [sp, #32]
  405c94:	ldp	x29, x30, [sp], #48
  405c98:	ret
  405c9c:	bl	401b60 <abort@plt>
  405ca0:	stp	x29, x30, [sp, #-32]!
  405ca4:	mov	x29, sp
  405ca8:	stp	x19, x20, [sp, #16]
  405cac:	mov	x20, x0
  405cb0:	mov	w19, w1
  405cb4:	tbnz	w1, #31, 405cd0 <feof@plt+0x40b0>
  405cb8:	cmp	w1, #0x3e8
  405cbc:	csel	w19, w1, wzr, ne  // ne = any
  405cc0:	str	w19, [x20, #56]
  405cc4:	ldp	x19, x20, [sp, #16]
  405cc8:	ldp	x29, x30, [sp], #32
  405ccc:	ret
  405cd0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405cd4:	add	x1, x1, #0xde0
  405cd8:	mov	w0, #0x1da                 	// #474
  405cdc:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405ce0:	b	405cc0 <feof@plt+0x40a0>
  405ce4:	ldr	w0, [x0, #56]
  405ce8:	ret
  405cec:	stp	x29, x30, [sp, #-16]!
  405cf0:	mov	x29, sp
  405cf4:	mov	x2, x0
  405cf8:	ldr	w0, [x0, #24]
  405cfc:	ldr	w3, [x2, #56]
  405d00:	cbnz	w3, 405d1c <feof@plt+0x40fc>
  405d04:	adrp	x2, 425000 <stderr@@GLIBC_2.17+0x160>
  405d08:	ldr	w2, [x2, #16]
  405d0c:	cmp	w1, w2
  405d10:	b.ne	405d2c <feof@plt+0x410c>  // b.any
  405d14:	ldp	x29, x30, [sp], #16
  405d18:	ret
  405d1c:	adrp	x2, 425000 <stderr@@GLIBC_2.17+0x160>
  405d20:	ldr	w2, [x2, #16]
  405d24:	bl	404f2c <feof@plt+0x330c>
  405d28:	b	405d14 <feof@plt+0x40f4>
  405d2c:	bl	404ffc <feof@plt+0x33dc>
  405d30:	b	405d14 <feof@plt+0x40f4>
  405d34:	str	x1, [x0]
  405d38:	str	x2, [x0, #8]
  405d3c:	str	w3, [x0, #16]
  405d40:	str	x4, [x0, #24]
  405d44:	ret
  405d48:	stp	x29, x30, [sp, #-64]!
  405d4c:	mov	x29, sp
  405d50:	stp	x19, x20, [sp, #16]
  405d54:	stp	x21, x22, [sp, #32]
  405d58:	str	x23, [sp, #48]
  405d5c:	mov	x19, x0
  405d60:	mov	x22, x1
  405d64:	mov	x21, x2
  405d68:	mov	w23, w3
  405d6c:	ldr	x0, [x0, #16]
  405d70:	cbz	x0, 405de8 <feof@plt+0x41c8>
  405d74:	ldr	w0, [x22]
  405d78:	ldr	w1, [x21]
  405d7c:	add	w1, w1, w0, lsl #10
  405d80:	mov	w0, #0x4e61                	// #20065
  405d84:	movk	w0, #0x824a, lsl #16
  405d88:	smull	x0, w1, w0
  405d8c:	lsr	x0, x0, #32
  405d90:	add	w0, w1, w0
  405d94:	asr	w0, w0, #8
  405d98:	sub	w0, w0, w1, asr #31
  405d9c:	mov	w2, #0x1f7                 	// #503
  405da0:	msub	w0, w0, w2, w1
  405da4:	cmp	w0, #0x0
  405da8:	cneg	w0, w0, lt  // lt = tstop
  405dac:	sxtw	x20, w0
  405db0:	ldr	x19, [x19, #16]
  405db4:	mov	x0, #0x20                  	// #32
  405db8:	bl	40a25c <_Znwm@@Base>
  405dbc:	ldr	x1, [x19, x20, lsl #3]
  405dc0:	str	x22, [x0]
  405dc4:	str	x21, [x0, #8]
  405dc8:	str	w23, [x0, #16]
  405dcc:	str	x1, [x0, #24]
  405dd0:	str	x0, [x19, x20, lsl #3]
  405dd4:	ldp	x19, x20, [sp, #16]
  405dd8:	ldp	x21, x22, [sp, #32]
  405ddc:	ldr	x23, [sp, #48]
  405de0:	ldp	x29, x30, [sp], #64
  405de4:	ret
  405de8:	mov	x0, #0xfb8                 	// #4024
  405dec:	bl	4017e0 <_Znam@plt>
  405df0:	str	x0, [x19, #16]
  405df4:	mov	x4, #0x0                   	// #0
  405df8:	ldr	x5, [x19, #16]
  405dfc:	str	xzr, [x5, x4]
  405e00:	add	x4, x4, #0x8
  405e04:	cmp	x4, #0xfb8
  405e08:	b.ne	405df8 <feof@plt+0x41d8>  // b.any
  405e0c:	b	405d74 <feof@plt+0x4154>
  405e10:	mov	x6, x0
  405e14:	ldr	x0, [x0, #16]
  405e18:	cbz	x0, 405edc <feof@plt+0x42bc>
  405e1c:	mov	w7, w3
  405e20:	ldr	w4, [x1]
  405e24:	ldr	w5, [x2]
  405e28:	add	w5, w5, w4, lsl #10
  405e2c:	mov	w4, #0x4e61                	// #20065
  405e30:	movk	w4, #0x824a, lsl #16
  405e34:	smull	x4, w5, w4
  405e38:	lsr	x4, x4, #32
  405e3c:	add	w4, w5, w4
  405e40:	asr	w4, w4, #8
  405e44:	sub	w4, w4, w5, asr #31
  405e48:	mov	w3, #0x1f7                 	// #503
  405e4c:	msub	w4, w4, w3, w5
  405e50:	cmp	w4, #0x0
  405e54:	cneg	w4, w4, lt  // lt = tstop
  405e58:	ldr	x4, [x0, w4, sxtw #3]
  405e5c:	cbnz	x4, 405e90 <feof@plt+0x4270>
  405e60:	mov	w0, #0x0                   	// #0
  405e64:	ret
  405e68:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405e6c:	ldr	w2, [x1, #16]
  405e70:	mov	w1, w7
  405e74:	bl	404f2c <feof@plt+0x330c>
  405e78:	b	405ecc <feof@plt+0x42ac>
  405e7c:	mov	w1, w7
  405e80:	bl	404ffc <feof@plt+0x33dc>
  405e84:	b	405ecc <feof@plt+0x42ac>
  405e88:	ldr	x4, [x4, #24]
  405e8c:	cbz	x4, 405ed4 <feof@plt+0x42b4>
  405e90:	ldr	x5, [x4]
  405e94:	cmp	x5, x1
  405e98:	b.ne	405e88 <feof@plt+0x4268>  // b.any
  405e9c:	ldr	x5, [x4, #8]
  405ea0:	cmp	x5, x2
  405ea4:	b.ne	405e88 <feof@plt+0x4268>  // b.any
  405ea8:	stp	x29, x30, [sp, #-16]!
  405eac:	mov	x29, sp
  405eb0:	ldr	w0, [x4, #16]
  405eb4:	ldr	w3, [x6, #56]
  405eb8:	cbnz	w3, 405e68 <feof@plt+0x4248>
  405ebc:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  405ec0:	ldr	w2, [x1, #16]
  405ec4:	cmp	w7, w2
  405ec8:	b.ne	405e7c <feof@plt+0x425c>  // b.any
  405ecc:	ldp	x29, x30, [sp], #16
  405ed0:	ret
  405ed4:	mov	w0, #0x0                   	// #0
  405ed8:	ret
  405edc:	mov	w0, #0x0                   	// #0
  405ee0:	ret
  405ee4:	ldr	w0, [x0, #8]
  405ee8:	and	w0, w1, w0
  405eec:	ret
  405ef0:	stp	x29, x30, [sp, #-32]!
  405ef4:	mov	x29, sp
  405ef8:	stp	x19, x20, [sp, #16]
  405efc:	mov	x19, x0
  405f00:	ldr	w20, [x1]
  405f04:	tbnz	w20, #31, 405f38 <feof@plt+0x4318>
  405f08:	ldr	w0, [x19, #72]
  405f0c:	cmp	w0, w20
  405f10:	b.le	405f4c <feof@plt+0x432c>
  405f14:	ldr	x0, [x19, #64]
  405f18:	ldr	w0, [x0, w20, sxtw #2]
  405f1c:	tbnz	w0, #31, 405f4c <feof@plt+0x432c>
  405f20:	ldr	x1, [x19, #80]
  405f24:	sbfiz	x2, x0, #2, #32
  405f28:	add	x0, x2, w0, sxtw
  405f2c:	lsl	x0, x0, #3
  405f30:	ldrb	w0, [x1, x0]
  405f34:	b	405f5c <feof@plt+0x433c>
  405f38:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405f3c:	add	x1, x1, #0xde0
  405f40:	mov	w0, #0x215                 	// #533
  405f44:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405f48:	b	405f08 <feof@plt+0x42e8>
  405f4c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405f50:	ldr	w1, [x0, #4064]
  405f54:	mov	w0, #0x0                   	// #0
  405f58:	cbz	w1, 405f68 <feof@plt+0x4348>
  405f5c:	ldp	x19, x20, [sp, #16]
  405f60:	ldp	x29, x30, [sp], #32
  405f64:	ret
  405f68:	bl	401b60 <abort@plt>
  405f6c:	stp	x29, x30, [sp, #-48]!
  405f70:	mov	x29, sp
  405f74:	stp	x19, x20, [sp, #16]
  405f78:	str	x21, [sp, #32]
  405f7c:	mov	x20, x0
  405f80:	mov	x19, x1
  405f84:	ldr	w21, [x1]
  405f88:	tbnz	w21, #31, 405fcc <feof@plt+0x43ac>
  405f8c:	ldr	w0, [x20, #72]
  405f90:	cmp	w0, w21
  405f94:	b.le	405fa4 <feof@plt+0x4384>
  405f98:	ldr	x0, [x20, #64]
  405f9c:	ldr	w0, [x0, w21, sxtw #2]
  405fa0:	tbz	w0, #31, 405fe0 <feof@plt+0x43c0>
  405fa4:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405fa8:	ldr	w0, [x0, #4064]
  405fac:	cbz	w0, 406000 <feof@plt+0x43e0>
  405fb0:	mov	x0, x19
  405fb4:	bl	4053a8 <feof@plt+0x3788>
  405fb8:	tbnz	w0, #31, 405ff8 <feof@plt+0x43d8>
  405fbc:	ldp	x19, x20, [sp, #16]
  405fc0:	ldr	x21, [sp, #32]
  405fc4:	ldp	x29, x30, [sp], #48
  405fc8:	ret
  405fcc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  405fd0:	add	x1, x1, #0xde0
  405fd4:	mov	w0, #0x224                 	// #548
  405fd8:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  405fdc:	b	405f8c <feof@plt+0x436c>
  405fe0:	ldr	x1, [x20, #80]
  405fe4:	sbfiz	x2, x0, #2, #32
  405fe8:	add	x0, x2, w0, sxtw
  405fec:	add	x0, x1, x0, lsl #3
  405ff0:	ldr	w0, [x0, #4]
  405ff4:	b	405fbc <feof@plt+0x439c>
  405ff8:	ldr	w0, [x19, #4]
  405ffc:	tbz	w0, #31, 405fbc <feof@plt+0x439c>
  406000:	bl	401b60 <abort@plt>
  406004:	stp	x29, x30, [sp, #-64]!
  406008:	mov	x29, sp
  40600c:	stp	x19, x20, [sp, #16]
  406010:	stp	x21, x22, [sp, #32]
  406014:	str	x23, [sp, #48]
  406018:	mov	x20, x0
  40601c:	mov	x22, x1
  406020:	mov	w21, w2
  406024:	ldr	w23, [x1]
  406028:	tbnz	w23, #31, 4060f8 <feof@plt+0x44d8>
  40602c:	ldr	w0, [x20, #56]
  406030:	mov	w19, w21
  406034:	cbz	w0, 406068 <feof@plt+0x4448>
  406038:	mov	w1, #0xfe0b                	// #65035
  40603c:	movk	w1, #0x7fff, lsl #16
  406040:	sdiv	w1, w1, w0
  406044:	cmp	w1, w21
  406048:	b.lt	40610c <feof@plt+0x44ec>  // b.tstop
  40604c:	mul	w0, w0, w21
  406050:	add	w0, w0, #0x1f4
  406054:	mov	w19, #0x4dd3                	// #19923
  406058:	movk	w19, #0x1062, lsl #16
  40605c:	smull	x19, w0, w19
  406060:	asr	x19, x19, #38
  406064:	sub	w19, w19, w0, asr #31
  406068:	ldr	w0, [x20, #72]
  40606c:	cmp	w0, w23
  406070:	b.le	4061cc <feof@plt+0x45ac>
  406074:	ldr	x0, [x20, #64]
  406078:	ldr	w23, [x0, w23, sxtw #2]
  40607c:	tbnz	w23, #31, 4061cc <feof@plt+0x45ac>
  406080:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  406084:	ldr	w0, [x0, #16]
  406088:	cmp	w0, w19
  40608c:	b.eq	406138 <feof@plt+0x4518>  // b.none
  406090:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406094:	ldr	w0, [x0, #4072]
  406098:	cbnz	w0, 406138 <feof@plt+0x4518>
  40609c:	ldr	x0, [x20, #96]
  4060a0:	cbz	x0, 406150 <feof@plt+0x4530>
  4060a4:	ldr	w1, [x0, #8]
  4060a8:	cmp	w1, w19
  4060ac:	b.eq	4060dc <feof@plt+0x44bc>  // b.none
  4060b0:	mov	x2, x0
  4060b4:	ldr	x0, [x0]
  4060b8:	cbz	x0, 406288 <feof@plt+0x4668>
  4060bc:	ldr	w1, [x0, #8]
  4060c0:	cmp	w1, w19
  4060c4:	b.ne	4060b0 <feof@plt+0x4490>  // b.any
  4060c8:	ldr	x1, [x0]
  4060cc:	str	x1, [x2]
  4060d0:	ldr	x1, [x20, #96]
  4060d4:	str	x1, [x0]
  4060d8:	str	x0, [x20, #96]
  4060dc:	sxtw	x23, w23
  4060e0:	ldr	x0, [x20, #96]
  4060e4:	ldr	x19, [x0, #16]
  4060e8:	ldr	w0, [x19, x23, lsl #2]
  4060ec:	tbnz	w0, #31, 40617c <feof@plt+0x455c>
  4060f0:	ldr	w0, [x19, x23, lsl #2]
  4060f4:	b	406218 <feof@plt+0x45f8>
  4060f8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4060fc:	add	x1, x1, #0xde0
  406100:	mov	w0, #0x158                 	// #344
  406104:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  406108:	b	40602c <feof@plt+0x440c>
  40610c:	scvtf	d1, w21
  406110:	scvtf	d0, w0
  406114:	fmul	d0, d1, d0
  406118:	mov	x0, #0x400000000000        	// #70368744177664
  40611c:	movk	x0, #0x408f, lsl #48
  406120:	fmov	d1, x0
  406124:	fdiv	d0, d0, d1
  406128:	fmov	d1, #5.000000000000000000e-01
  40612c:	fadd	d0, d0, d1
  406130:	fcvtzs	w19, d0
  406134:	b	406068 <feof@plt+0x4448>
  406138:	ldr	x1, [x20, #80]
  40613c:	sbfiz	x0, x23, #2, #32
  406140:	add	x23, x0, w23, sxtw
  406144:	add	x23, x1, x23, lsl #3
  406148:	ldr	w0, [x23, #8]
  40614c:	b	406218 <feof@plt+0x45f8>
  406150:	mov	x0, #0x18                  	// #24
  406154:	bl	40a25c <_Znwm@@Base>
  406158:	mov	x22, x0
  40615c:	mov	x3, #0x0                   	// #0
  406160:	ldr	w2, [x20, #92]
  406164:	mov	w1, w19
  406168:	bl	4056b0 <feof@plt+0x3a90>
  40616c:	str	x22, [x20, #96]
  406170:	b	4060dc <feof@plt+0x44bc>
  406174:	str	x22, [x20, #96]
  406178:	b	4060dc <feof@plt+0x44bc>
  40617c:	ldr	x1, [x20, #80]
  406180:	add	x0, x23, x23, lsl #2
  406184:	add	x0, x1, x0, lsl #3
  406188:	ldr	w0, [x0, #8]
  40618c:	ldr	w3, [x20, #56]
  406190:	cbnz	w3, 4061ac <feof@plt+0x458c>
  406194:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  406198:	ldr	w2, [x1, #16]
  40619c:	cmp	w21, w2
  4061a0:	b.ne	4061c0 <feof@plt+0x45a0>  // b.any
  4061a4:	str	w0, [x19, x23, lsl #2]
  4061a8:	b	4060f0 <feof@plt+0x44d0>
  4061ac:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  4061b0:	ldr	w2, [x1, #16]
  4061b4:	mov	w1, w21
  4061b8:	bl	404f2c <feof@plt+0x330c>
  4061bc:	b	4061a4 <feof@plt+0x4584>
  4061c0:	mov	w1, w21
  4061c4:	bl	404ffc <feof@plt+0x33dc>
  4061c8:	b	4061a4 <feof@plt+0x4584>
  4061cc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4061d0:	ldr	w0, [x0, #4064]
  4061d4:	cbz	w0, 406254 <feof@plt+0x4634>
  4061d8:	mov	x1, x22
  4061dc:	mov	x0, x20
  4061e0:	bl	405f6c <feof@plt+0x434c>
  4061e4:	bl	401ae0 <wcwidth@plt>
  4061e8:	add	w1, w0, w0, lsl #1
  4061ec:	lsl	w1, w1, #3
  4061f0:	cmp	w0, #0x1
  4061f4:	mov	w0, #0x18                  	// #24
  4061f8:	csel	w0, w1, w0, gt
  4061fc:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  406200:	ldr	w2, [x1, #16]
  406204:	cmp	w2, w19
  406208:	b.eq	406218 <feof@plt+0x45f8>  // b.none
  40620c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406210:	ldr	w1, [x1, #4072]
  406214:	cbz	w1, 40622c <feof@plt+0x460c>
  406218:	ldp	x19, x20, [sp, #16]
  40621c:	ldp	x21, x22, [sp, #32]
  406220:	ldr	x23, [sp, #48]
  406224:	ldp	x29, x30, [sp], #64
  406228:	ret
  40622c:	ldr	w3, [x20, #56]
  406230:	cbnz	w3, 406248 <feof@plt+0x4628>
  406234:	cmp	w2, w21
  406238:	b.eq	406218 <feof@plt+0x45f8>  // b.none
  40623c:	mov	w1, w21
  406240:	bl	404ffc <feof@plt+0x33dc>
  406244:	b	406218 <feof@plt+0x45f8>
  406248:	mov	w1, w21
  40624c:	bl	404f2c <feof@plt+0x330c>
  406250:	b	406218 <feof@plt+0x45f8>
  406254:	bl	401b60 <abort@plt>
  406258:	mov	x19, x0
  40625c:	mov	x1, #0x18                  	// #24
  406260:	mov	x0, x22
  406264:	bl	40a2cc <_ZdlPvm@@Base>
  406268:	mov	x0, x19
  40626c:	bl	401bd0 <_Unwind_Resume@plt>
  406270:	mov	x19, x0
  406274:	mov	x1, #0x18                  	// #24
  406278:	mov	x0, x22
  40627c:	bl	40a2cc <_ZdlPvm@@Base>
  406280:	mov	x0, x19
  406284:	bl	401bd0 <_Unwind_Resume@plt>
  406288:	mov	x0, #0x18                  	// #24
  40628c:	bl	40a25c <_Znwm@@Base>
  406290:	mov	x22, x0
  406294:	ldr	x3, [x20, #96]
  406298:	ldr	w2, [x20, #92]
  40629c:	mov	w1, w19
  4062a0:	bl	4056b0 <feof@plt+0x3a90>
  4062a4:	b	406174 <feof@plt+0x4554>
  4062a8:	ldr	x0, [x0, #32]
  4062ac:	ret
  4062b0:	ldr	x0, [x0, #40]
  4062b4:	ret
  4062b8:	stp	x29, x30, [sp, #-32]!
  4062bc:	mov	x29, sp
  4062c0:	stp	x19, x20, [sp, #16]
  4062c4:	mov	x19, x0
  4062c8:	ldr	w20, [x1]
  4062cc:	tbnz	w20, #31, 406308 <feof@plt+0x46e8>
  4062d0:	ldr	w0, [x19, #72]
  4062d4:	cmp	w0, w20
  4062d8:	b.le	40631c <feof@plt+0x46fc>
  4062dc:	ldr	x0, [x19, #64]
  4062e0:	ldr	w1, [x0, w20, sxtw #2]
  4062e4:	tbnz	w1, #31, 40631c <feof@plt+0x46fc>
  4062e8:	ldr	x0, [x19, #80]
  4062ec:	sbfiz	x2, x1, #2, #32
  4062f0:	add	x1, x2, w1, sxtw
  4062f4:	add	x1, x0, x1, lsl #3
  4062f8:	ldr	x0, [x1, #32]
  4062fc:	ldp	x19, x20, [sp, #16]
  406300:	ldp	x29, x30, [sp], #32
  406304:	ret
  406308:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40630c:	add	x1, x1, #0xde0
  406310:	mov	w0, #0x245                 	// #581
  406314:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  406318:	b	4062d0 <feof@plt+0x46b0>
  40631c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406320:	ldr	w1, [x0, #4064]
  406324:	mov	x0, #0x0                   	// #0
  406328:	cbnz	w1, 4062fc <feof@plt+0x46dc>
  40632c:	bl	401b60 <abort@plt>
  406330:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406334:	ldr	x0, [x0, #4056]
  406338:	ret
  40633c:	stp	x29, x30, [sp, #-48]!
  406340:	mov	x29, sp
  406344:	stp	x19, x20, [sp, #16]
  406348:	mov	x19, x0
  40634c:	ldr	w20, [x0, #72]
  406350:	cbnz	w20, 4063c8 <feof@plt+0x47a8>
  406354:	mov	w0, #0x80                  	// #128
  406358:	str	w0, [x19, #72]
  40635c:	cmp	w1, #0x7f
  406360:	b.le	4063c0 <feof@plt+0x47a0>
  406364:	add	w1, w1, #0xa
  406368:	str	w1, [x19, #72]
  40636c:	sxtw	x0, w1
  406370:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  406374:	cmp	x2, w1, sxtw
  406378:	b.cc	4063b8 <feof@plt+0x4798>  // b.lo, b.ul, b.last
  40637c:	lsl	x0, x0, #2
  406380:	bl	4017e0 <_Znam@plt>
  406384:	str	x0, [x19, #64]
  406388:	ldr	w0, [x19, #72]
  40638c:	cmp	w0, #0x0
  406390:	b.le	406448 <feof@plt+0x4828>
  406394:	mov	x0, #0x0                   	// #0
  406398:	mov	w2, #0xffffffff            	// #-1
  40639c:	ldr	x1, [x19, #64]
  4063a0:	str	w2, [x1, x0, lsl #2]
  4063a4:	add	x0, x0, #0x1
  4063a8:	ldr	w1, [x19, #72]
  4063ac:	cmp	w1, w0
  4063b0:	b.gt	40639c <feof@plt+0x477c>
  4063b4:	b	406448 <feof@plt+0x4828>
  4063b8:	stp	x21, x22, [sp, #32]
  4063bc:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  4063c0:	mov	x0, #0x80                  	// #128
  4063c4:	b	40637c <feof@plt+0x475c>
  4063c8:	stp	x21, x22, [sp, #32]
  4063cc:	lsl	w0, w20, #1
  4063d0:	add	w2, w1, #0xa
  4063d4:	cmp	w0, w1
  4063d8:	csel	w1, w0, w2, gt
  4063dc:	str	w1, [x19, #72]
  4063e0:	ldr	x22, [x19, #64]
  4063e4:	sxtw	x0, w1
  4063e8:	mov	x2, #0x1ffffffffffffffe    	// #2305843009213693950
  4063ec:	cmp	x2, w1, sxtw
  4063f0:	b.cc	406454 <feof@plt+0x4834>  // b.lo, b.ul, b.last
  4063f4:	lsl	x0, x0, #2
  4063f8:	bl	4017e0 <_Znam@plt>
  4063fc:	str	x0, [x19, #64]
  406400:	sbfiz	x21, x20, #2, #32
  406404:	mov	x2, x21
  406408:	mov	x1, x22
  40640c:	bl	401800 <memcpy@plt>
  406410:	ldr	w0, [x19, #72]
  406414:	cmp	w20, w0
  406418:	b.ge	40643c <feof@plt+0x481c>  // b.tcont
  40641c:	mov	w1, #0xffffffff            	// #-1
  406420:	ldr	x0, [x19, #64]
  406424:	str	w1, [x0, x21]
  406428:	add	w20, w20, #0x1
  40642c:	add	x21, x21, #0x4
  406430:	ldr	w0, [x19, #72]
  406434:	cmp	w0, w20
  406438:	b.gt	406420 <feof@plt+0x4800>
  40643c:	mov	x0, x22
  406440:	bl	401a70 <_ZdaPv@plt>
  406444:	ldp	x21, x22, [sp, #32]
  406448:	ldp	x19, x20, [sp, #16]
  40644c:	ldp	x29, x30, [sp], #48
  406450:	ret
  406454:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  406458:	stp	x29, x30, [sp, #-48]!
  40645c:	mov	x29, sp
  406460:	stp	x19, x20, [sp, #16]
  406464:	str	x21, [sp, #32]
  406468:	mov	x19, x0
  40646c:	ldr	x21, [x0, #80]
  406470:	cbz	x21, 4064d0 <feof@plt+0x48b0>
  406474:	ldr	w20, [x0, #92]
  406478:	lsl	w1, w20, #1
  40647c:	str	w1, [x0, #92]
  406480:	sxtw	x0, w1
  406484:	mov	x2, #0x3333333333333333    	// #3689348814741910323
  406488:	movk	x2, #0x333, lsl #48
  40648c:	cmp	x2, w1, sxtw
  406490:	b.cc	4064e8 <feof@plt+0x48c8>  // b.lo, b.ul, b.last
  406494:	add	x0, x0, x0, lsl #2
  406498:	lsl	x0, x0, #3
  40649c:	bl	4017e0 <_Znam@plt>
  4064a0:	str	x0, [x19, #80]
  4064a4:	sbfiz	x2, x20, #2, #32
  4064a8:	add	x2, x2, w20, sxtw
  4064ac:	lsl	x2, x2, #3
  4064b0:	mov	x1, x21
  4064b4:	bl	401800 <memcpy@plt>
  4064b8:	mov	x0, x21
  4064bc:	bl	401a70 <_ZdaPv@plt>
  4064c0:	ldp	x19, x20, [sp, #16]
  4064c4:	ldr	x21, [sp, #32]
  4064c8:	ldp	x29, x30, [sp], #48
  4064cc:	ret
  4064d0:	mov	w0, #0x10                  	// #16
  4064d4:	str	w0, [x19, #92]
  4064d8:	mov	x0, #0x280                 	// #640
  4064dc:	bl	4017e0 <_Znam@plt>
  4064e0:	str	x0, [x19, #80]
  4064e4:	b	4064c0 <feof@plt+0x48a0>
  4064e8:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  4064ec:	stp	x29, x30, [sp, #-48]!
  4064f0:	mov	x29, sp
  4064f4:	stp	x19, x20, [sp, #16]
  4064f8:	mov	x20, x0
  4064fc:	ldr	w4, [x0, #72]
  406500:	subs	w2, w4, #0x1
  406504:	b.mi	406528 <feof@plt+0x4908>  // b.first
  406508:	ldr	x0, [x0, #64]
  40650c:	sxtw	x1, w2
  406510:	mov	w2, w1
  406514:	ldr	w3, [x0, x1, lsl #2]
  406518:	tbz	w3, #31, 406528 <feof@plt+0x4908>
  40651c:	sub	w2, w1, #0x1
  406520:	sub	x1, x1, #0x1
  406524:	tbz	w1, #31, 406510 <feof@plt+0x48f0>
  406528:	add	w19, w2, #0x1
  40652c:	cmp	w4, w19
  406530:	b.le	406578 <feof@plt+0x4958>
  406534:	stp	x21, x22, [sp, #32]
  406538:	ldr	x22, [x20, #64]
  40653c:	sxtw	x21, w19
  406540:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  406544:	cmp	x0, w19, sxtw
  406548:	b.cc	4065e0 <feof@plt+0x49c0>  // b.lo, b.ul, b.last
  40654c:	lsl	x21, x21, #2
  406550:	mov	x0, x21
  406554:	bl	4017e0 <_Znam@plt>
  406558:	str	x0, [x20, #64]
  40655c:	mov	x2, x21
  406560:	mov	x1, x22
  406564:	bl	401800 <memcpy@plt>
  406568:	mov	x0, x22
  40656c:	bl	401a70 <_ZdaPv@plt>
  406570:	str	w19, [x20, #72]
  406574:	ldp	x21, x22, [sp, #32]
  406578:	ldr	w0, [x20, #88]
  40657c:	ldr	w1, [x20, #92]
  406580:	cmp	w0, w1
  406584:	b.ge	4065d4 <feof@plt+0x49b4>  // b.tcont
  406588:	ldr	x19, [x20, #80]
  40658c:	sxtw	x1, w0
  406590:	mov	x2, #0x3333333333333333    	// #3689348814741910323
  406594:	movk	x2, #0x333, lsl #48
  406598:	cmp	x2, w0, sxtw
  40659c:	b.cc	4065e4 <feof@plt+0x49c4>  // b.lo, b.ul, b.last
  4065a0:	add	x1, x1, x1, lsl #2
  4065a4:	lsl	x0, x1, #3
  4065a8:	bl	4017e0 <_Znam@plt>
  4065ac:	str	x0, [x20, #80]
  4065b0:	ldrsw	x2, [x20, #88]
  4065b4:	add	x2, x2, x2, lsl #2
  4065b8:	lsl	x2, x2, #3
  4065bc:	mov	x1, x19
  4065c0:	bl	401800 <memcpy@plt>
  4065c4:	mov	x0, x19
  4065c8:	bl	401a70 <_ZdaPv@plt>
  4065cc:	ldr	w0, [x20, #88]
  4065d0:	str	w0, [x20, #92]
  4065d4:	ldp	x19, x20, [sp, #16]
  4065d8:	ldp	x29, x30, [sp], #48
  4065dc:	ret
  4065e0:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  4065e4:	stp	x21, x22, [sp, #32]
  4065e8:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  4065ec:	stp	x29, x30, [sp, #-48]!
  4065f0:	mov	x29, sp
  4065f4:	stp	x19, x20, [sp, #16]
  4065f8:	str	x21, [sp, #32]
  4065fc:	mov	x19, x0
  406600:	mov	x20, x2
  406604:	ldr	w21, [x1]
  406608:	tbnz	w21, #31, 406678 <feof@plt+0x4a58>
  40660c:	ldr	w0, [x19, #72]
  406610:	cmp	w0, w21
  406614:	b.le	40668c <feof@plt+0x4a6c>
  406618:	ldr	w0, [x19, #88]
  40661c:	add	w0, w0, #0x1
  406620:	ldr	w1, [x19, #92]
  406624:	cmp	w0, w1
  406628:	b.ge	4066b8 <feof@plt+0x4a98>  // b.tcont
  40662c:	ldr	w0, [x19, #88]
  406630:	ldr	x1, [x19, #64]
  406634:	str	w0, [x1, w21, sxtw #2]
  406638:	ldr	x1, [x19, #80]
  40663c:	add	w2, w0, #0x1
  406640:	str	w2, [x19, #88]
  406644:	sbfiz	x2, x0, #2, #32
  406648:	add	x0, x2, w0, sxtw
  40664c:	add	x0, x1, x0, lsl #3
  406650:	ldp	x2, x3, [x20]
  406654:	stp	x2, x3, [x0]
  406658:	ldp	x2, x3, [x20, #16]
  40665c:	stp	x2, x3, [x0, #16]
  406660:	ldr	x1, [x20, #32]
  406664:	str	x1, [x0, #32]
  406668:	ldp	x19, x20, [sp, #16]
  40666c:	ldr	x21, [sp, #32]
  406670:	ldp	x29, x30, [sp], #48
  406674:	ret
  406678:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40667c:	add	x1, x1, #0xde0
  406680:	mov	w0, #0x296                 	// #662
  406684:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  406688:	b	40660c <feof@plt+0x49ec>
  40668c:	mov	w1, w21
  406690:	mov	x0, x19
  406694:	bl	40633c <feof@plt+0x471c>
  406698:	ldr	w0, [x19, #72]
  40669c:	cmp	w0, w21
  4066a0:	b.gt	406618 <feof@plt+0x49f8>
  4066a4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4066a8:	add	x1, x1, #0xde0
  4066ac:	mov	w0, #0x299                 	// #665
  4066b0:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  4066b4:	b	406618 <feof@plt+0x49f8>
  4066b8:	mov	x0, x19
  4066bc:	bl	406458 <feof@plt+0x4838>
  4066c0:	ldr	w0, [x19, #88]
  4066c4:	add	w0, w0, #0x1
  4066c8:	ldr	w1, [x19, #92]
  4066cc:	cmp	w0, w1
  4066d0:	b.lt	40662c <feof@plt+0x4a0c>  // b.tstop
  4066d4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4066d8:	add	x1, x1, #0xde0
  4066dc:	mov	w0, #0x29c                 	// #668
  4066e0:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  4066e4:	b	40662c <feof@plt+0x4a0c>
  4066e8:	stp	x29, x30, [sp, #-48]!
  4066ec:	mov	x29, sp
  4066f0:	stp	x19, x20, [sp, #16]
  4066f4:	str	x21, [sp, #32]
  4066f8:	mov	x19, x0
  4066fc:	ldr	w20, [x1]
  406700:	ldr	w21, [x2]
  406704:	cmp	w20, #0x0
  406708:	ccmp	w21, #0x0, #0x1, ge  // ge = tcont
  40670c:	b.lt	40671c <feof@plt+0x4afc>  // b.tstop
  406710:	ldr	w0, [x0, #72]
  406714:	cmp	w0, w21
  406718:	b.gt	40672c <feof@plt+0x4b0c>
  40671c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406720:	add	x1, x1, #0xde0
  406724:	mov	w0, #0x2a5                 	// #677
  406728:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  40672c:	ldr	w0, [x19, #72]
  406730:	cmp	w0, w20
  406734:	b.le	406754 <feof@plt+0x4b34>
  406738:	ldr	x0, [x19, #64]
  40673c:	ldr	w1, [x0, w21, sxtw #2]
  406740:	str	w1, [x0, w20, sxtw #2]
  406744:	ldp	x19, x20, [sp, #16]
  406748:	ldr	x21, [sp, #32]
  40674c:	ldp	x29, x30, [sp], #48
  406750:	ret
  406754:	mov	w1, w20
  406758:	mov	x0, x19
  40675c:	bl	40633c <feof@plt+0x471c>
  406760:	b	406738 <feof@plt+0x4b18>
  406764:	stp	x29, x30, [sp, #-400]!
  406768:	mov	x29, sp
  40676c:	stp	x19, x20, [sp, #16]
  406770:	stp	x21, x22, [sp, #32]
  406774:	stp	x23, x24, [sp, #48]
  406778:	stp	x25, x26, [sp, #64]
  40677c:	stp	x27, x28, [sp, #80]
  406780:	str	x0, [sp, #96]
  406784:	mov	x22, x1
  406788:	mov	x24, x2
  40678c:	mov	x23, x3
  406790:	mov	x21, x0
  406794:	mov	w26, #0x1                   	// #1
  406798:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x1d34>
  40679c:	add	x27, x27, #0x438
  4067a0:	add	x0, sp, #0x70
  4067a4:	str	x0, [sp, #104]
  4067a8:	adrp	x25, 426000 <stderr@@GLIBC_2.17+0x1160>
  4067ac:	add	x25, x25, #0x708
  4067b0:	adrp	x28, 426000 <stderr@@GLIBC_2.17+0x1160>
  4067b4:	ldrb	w0, [x21]
  4067b8:	ldrb	w0, [x25, w0, sxtw]
  4067bc:	cbnz	w0, 406848 <feof@plt+0x4c28>
  4067c0:	add	x20, x28, #0xc8
  4067c4:	mov	w19, #0x0                   	// #0
  4067c8:	mov	x1, x21
  4067cc:	ldr	x0, [x20]
  4067d0:	bl	401b80 <strcasecmp@plt>
  4067d4:	cbz	w0, 4068ec <feof@plt+0x4ccc>
  4067d8:	add	w19, w19, #0x1
  4067dc:	add	x20, x20, #0x18
  4067e0:	cmp	w19, #0x29
  4067e4:	b.ne	4067c8 <feof@plt+0x4ba8>  // b.any
  4067e8:	cbz	w26, 40694c <feof@plt+0x4d2c>
  4067ec:	mov	x1, x27
  4067f0:	ldr	x0, [sp, #96]
  4067f4:	bl	401af0 <fopen@plt>
  4067f8:	mov	x19, x0
  4067fc:	cbz	x0, 406974 <feof@plt+0x4d54>
  406800:	mov	x2, x0
  406804:	mov	w1, #0xfe                  	// #254
  406808:	ldr	x21, [sp, #104]
  40680c:	mov	x0, x21
  406810:	bl	401b30 <fgets@plt>
  406814:	mov	x0, x19
  406818:	bl	4018a0 <fclose@plt>
  40681c:	mov	x0, x21
  406820:	bl	401860 <strlen@plt>
  406824:	add	x1, sp, #0x70
  406828:	add	x0, x1, x0
  40682c:	mov	w26, #0x0                   	// #0
  406830:	ldurb	w1, [x0, #-1]
  406834:	cmp	w1, #0xa
  406838:	b.ne	4067b4 <feof@plt+0x4b94>  // b.any
  40683c:	sturb	wzr, [x0, #-1]
  406840:	add	x21, sp, #0x70
  406844:	b	4067a8 <feof@plt+0x4b88>
  406848:	add	x5, sp, #0x170
  40684c:	add	x4, sp, #0x180
  406850:	add	x3, sp, #0x178
  406854:	add	x2, sp, #0x188
  406858:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40685c:	add	x1, x1, #0xe28
  406860:	mov	x0, x21
  406864:	bl	401a30 <__isoc99_sscanf@plt>
  406868:	mov	w26, #0x0                   	// #0
  40686c:	cmp	w0, #0x4
  406870:	b.ne	40694c <feof@plt+0x4d2c>  // b.any
  406874:	ldr	d0, [sp, #392]
  406878:	mov	w26, #0x0                   	// #0
  40687c:	fcmpe	d0, #0.0
  406880:	b.le	40694c <feof@plt+0x4d2c>
  406884:	ldr	d0, [sp, #384]
  406888:	mov	w26, #0x0                   	// #0
  40688c:	fcmpe	d0, #0.0
  406890:	b.le	40694c <feof@plt+0x4d2c>
  406894:	ldrb	w1, [sp, #376]
  406898:	add	x0, sp, #0x188
  40689c:	bl	405598 <feof@plt+0x3978>
  4068a0:	mov	w26, w0
  4068a4:	cbz	w0, 40694c <feof@plt+0x4d2c>
  4068a8:	ldrb	w1, [sp, #368]
  4068ac:	add	x0, sp, #0x180
  4068b0:	bl	405598 <feof@plt+0x3978>
  4068b4:	mov	w26, w0
  4068b8:	cbz	w0, 40694c <feof@plt+0x4d2c>
  4068bc:	cbz	x24, 4068c8 <feof@plt+0x4ca8>
  4068c0:	ldr	d0, [sp, #392]
  4068c4:	str	d0, [x24]
  4068c8:	cbz	x23, 4068d4 <feof@plt+0x4cb4>
  4068cc:	ldr	d0, [sp, #384]
  4068d0:	str	d0, [x23]
  4068d4:	cbz	x22, 40696c <feof@plt+0x4d4c>
  4068d8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4068dc:	add	x0, x0, #0xe40
  4068e0:	str	x0, [x22]
  4068e4:	mov	w26, #0x1                   	// #1
  4068e8:	b	40694c <feof@plt+0x4d2c>
  4068ec:	cbz	x24, 40690c <feof@plt+0x4cec>
  4068f0:	sbfiz	x0, x19, #1, #32
  4068f4:	add	x0, x0, w19, sxtw
  4068f8:	adrp	x1, 426000 <stderr@@GLIBC_2.17+0x1160>
  4068fc:	add	x1, x1, #0xc8
  406900:	add	x0, x1, x0, lsl #3
  406904:	ldr	d0, [x0, #8]
  406908:	str	d0, [x24]
  40690c:	cbz	x23, 40692c <feof@plt+0x4d0c>
  406910:	sbfiz	x0, x19, #1, #32
  406914:	add	x0, x0, w19, sxtw
  406918:	adrp	x1, 426000 <stderr@@GLIBC_2.17+0x1160>
  40691c:	add	x1, x1, #0xc8
  406920:	add	x0, x1, x0, lsl #3
  406924:	ldr	d0, [x0, #16]
  406928:	str	d0, [x23]
  40692c:	mov	w26, #0x1                   	// #1
  406930:	cbz	x22, 40694c <feof@plt+0x4d2c>
  406934:	sbfiz	x0, x19, #1, #32
  406938:	add	x19, x0, w19, sxtw
  40693c:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  406940:	add	x0, x0, #0xc8
  406944:	ldr	x0, [x0, x19, lsl #3]
  406948:	str	x0, [x22]
  40694c:	mov	w0, w26
  406950:	ldp	x19, x20, [sp, #16]
  406954:	ldp	x21, x22, [sp, #32]
  406958:	ldp	x23, x24, [sp, #48]
  40695c:	ldp	x25, x26, [sp, #64]
  406960:	ldp	x27, x28, [sp, #80]
  406964:	ldp	x29, x30, [sp], #400
  406968:	ret
  40696c:	mov	w26, #0x1                   	// #1
  406970:	b	40694c <feof@plt+0x4d2c>
  406974:	mov	w26, #0x0                   	// #0
  406978:	b	40694c <feof@plt+0x4d2c>
  40697c:	stp	x29, x30, [sp, #-416]!
  406980:	mov	x29, sp
  406984:	stp	x19, x20, [sp, #16]
  406988:	stp	x21, x22, [sp, #32]
  40698c:	stp	x23, x24, [sp, #48]
  406990:	stp	x25, x26, [sp, #64]
  406994:	stp	x27, x28, [sp, #80]
  406998:	mov	x22, x0
  40699c:	mov	x19, x1
  4069a0:	mov	w23, w2
  4069a4:	ldr	x21, [x0, #32]
  4069a8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4069ac:	add	x1, x1, #0xe48
  4069b0:	mov	x0, x21
  4069b4:	bl	401b20 <strcmp@plt>
  4069b8:	cbnz	w0, 406a0c <feof@plt+0x4dec>
  4069bc:	mov	w20, w0
  4069c0:	cbz	x19, 4069ec <feof@plt+0x4dcc>
  4069c4:	mov	w0, #0x1                   	// #1
  4069c8:	str	w0, [x19]
  4069cc:	mov	w0, w20
  4069d0:	ldp	x19, x20, [sp, #16]
  4069d4:	ldp	x21, x22, [sp, #32]
  4069d8:	ldp	x23, x24, [sp, #48]
  4069dc:	ldp	x25, x26, [sp, #64]
  4069e0:	ldp	x27, x28, [sp, #80]
  4069e4:	ldp	x29, x30, [sp], #416
  4069e8:	ret
  4069ec:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4069f0:	add	x1, x1, #0xf70
  4069f4:	mov	x3, x1
  4069f8:	mov	x2, x1
  4069fc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  406a00:	add	x0, x0, #0xe50
  406a04:	bl	404e10 <feof@plt+0x31f0>
  406a08:	b	4069cc <feof@plt+0x4dac>
  406a0c:	add	x1, sp, #0xd8
  406a10:	mov	x0, x21
  406a14:	bl	40803c <feof@plt+0x641c>
  406a18:	cbz	x0, 406a68 <feof@plt+0x4e48>
  406a1c:	stp	d8, d9, [sp, #96]
  406a20:	str	x0, [sp, #176]
  406a24:	ldr	x0, [sp, #216]
  406a28:	str	x0, [sp, #184]
  406a2c:	str	wzr, [sp, #192]
  406a30:	str	wzr, [sp, #196]
  406a34:	mov	w0, #0x1                   	// #1
  406a38:	str	w0, [sp, #200]
  406a3c:	str	xzr, [sp, #208]
  406a40:	str	w23, [sp, #204]
  406a44:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x1d34>
  406a48:	add	x21, x21, #0xe98
  406a4c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  406a50:	ldr	d8, [x0, #1456]
  406a54:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  406a58:	ldr	d9, [x0, #1464]
  406a5c:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1d34>
  406a60:	add	x20, x20, #0xe70
  406a64:	b	406acc <feof@plt+0x4eac>
  406a68:	cbz	x19, 406a7c <feof@plt+0x4e5c>
  406a6c:	mov	w0, #0x1                   	// #1
  406a70:	str	w0, [x19]
  406a74:	mov	w20, #0x0                   	// #0
  406a78:	b	4069cc <feof@plt+0x4dac>
  406a7c:	ldr	x1, [x22, #32]
  406a80:	add	x0, sp, #0xe0
  406a84:	bl	40495c <feof@plt+0x2d3c>
  406a88:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406a8c:	add	x2, x2, #0xf70
  406a90:	mov	x3, x2
  406a94:	add	x1, sp, #0xe0
  406a98:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  406a9c:	add	x0, x0, #0xe78
  406aa0:	bl	404e10 <feof@plt+0x31f0>
  406aa4:	mov	w20, #0x0                   	// #0
  406aa8:	b	4069cc <feof@plt+0x4dac>
  406aac:	cbz	w0, 4073cc <feof@plt+0x57ac>
  406ab0:	mov	x1, x21
  406ab4:	ldr	x0, [sp, #208]
  406ab8:	bl	401960 <strtok@plt>
  406abc:	mov	x19, x0
  406ac0:	mov	x1, x20
  406ac4:	bl	401b20 <strcmp@plt>
  406ac8:	cbnz	w0, 406ad8 <feof@plt+0x4eb8>
  406acc:	add	x0, sp, #0xb0
  406ad0:	bl	405208 <feof@plt+0x35e8>
  406ad4:	b	406aac <feof@plt+0x4e8c>
  406ad8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406adc:	add	x1, x1, #0xea0
  406ae0:	mov	x0, x19
  406ae4:	bl	401b20 <strcmp@plt>
  406ae8:	mov	w20, w0
  406aec:	cbz	w0, 406b58 <feof@plt+0x4f38>
  406af0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406af4:	add	x1, x1, #0xee0
  406af8:	mov	x0, x19
  406afc:	bl	401b20 <strcmp@plt>
  406b00:	mov	w20, w0
  406b04:	cbz	w0, 406bb8 <feof@plt+0x4f98>
  406b08:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406b0c:	add	x1, x1, #0xf18
  406b10:	mov	x0, x19
  406b14:	bl	401b20 <strcmp@plt>
  406b18:	mov	w20, w0
  406b1c:	cbz	w0, 406c30 <feof@plt+0x5010>
  406b20:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406b24:	add	x1, x1, #0xf78
  406b28:	mov	x0, x19
  406b2c:	bl	401b20 <strcmp@plt>
  406b30:	mov	w20, w0
  406b34:	cbz	w0, 406d40 <feof@plt+0x5120>
  406b38:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406b3c:	add	x1, x1, #0xfb8
  406b40:	mov	x0, x19
  406b44:	bl	401b20 <strcmp@plt>
  406b48:	cbnz	w0, 406d98 <feof@plt+0x5178>
  406b4c:	mov	w0, #0x1                   	// #1
  406b50:	str	w0, [x22, #28]
  406b54:	b	406a5c <feof@plt+0x4e3c>
  406b58:	mov	x1, x21
  406b5c:	mov	x0, #0x0                   	// #0
  406b60:	bl	401960 <strtok@plt>
  406b64:	cbz	x0, 406b94 <feof@plt+0x4f74>
  406b68:	add	x2, sp, #0x88
  406b6c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406b70:	add	x1, x1, #0xeb0
  406b74:	bl	401a30 <__isoc99_sscanf@plt>
  406b78:	cmp	w0, #0x1
  406b7c:	b.ne	406b94 <feof@plt+0x4f74>  // b.any
  406b80:	ldr	w0, [sp, #136]
  406b84:	cmp	w0, #0x0
  406b88:	b.le	406b94 <feof@plt+0x4f74>
  406b8c:	str	w0, [x22, #24]
  406b90:	b	406a5c <feof@plt+0x4e3c>
  406b94:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406b98:	add	x2, x2, #0xf70
  406b9c:	mov	x4, x2
  406ba0:	mov	x3, x2
  406ba4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406ba8:	add	x1, x1, #0xeb8
  406bac:	add	x0, sp, #0xb0
  406bb0:	bl	4051d0 <feof@plt+0x35b0>
  406bb4:	b	406f18 <feof@plt+0x52f8>
  406bb8:	mov	x1, x21
  406bbc:	mov	x0, #0x0                   	// #0
  406bc0:	bl	401960 <strtok@plt>
  406bc4:	mov	x19, x0
  406bc8:	cbz	x0, 406c00 <feof@plt+0x4fe0>
  406bcc:	add	x2, sp, #0x88
  406bd0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406bd4:	add	x1, x1, #0xee8
  406bd8:	bl	401a30 <__isoc99_sscanf@plt>
  406bdc:	cmp	w0, #0x1
  406be0:	b.ne	406c00 <feof@plt+0x4fe0>  // b.any
  406be4:	ldr	d0, [sp, #136]
  406be8:	fcmpe	d0, d8
  406bec:	b.ge	406c00 <feof@plt+0x4fe0>  // b.tcont
  406bf0:	fcmpe	d0, d9
  406bf4:	b.ls	406c00 <feof@plt+0x4fe0>  // b.plast
  406bf8:	str	d0, [x22, #48]
  406bfc:	b	406a5c <feof@plt+0x4e3c>
  406c00:	mov	x1, x19
  406c04:	add	x0, sp, #0xf0
  406c08:	bl	40495c <feof@plt+0x2d3c>
  406c0c:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406c10:	add	x3, x3, #0xf70
  406c14:	mov	x4, x3
  406c18:	add	x2, sp, #0xf0
  406c1c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406c20:	add	x1, x1, #0xef0
  406c24:	add	x0, sp, #0xb0
  406c28:	bl	4051d0 <feof@plt+0x35b0>
  406c2c:	b	406f18 <feof@plt+0x52f8>
  406c30:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1d34>
  406c34:	add	x24, x24, #0xf28
  406c38:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1d34>
  406c3c:	add	x25, x25, #0xf30
  406c40:	b	406c64 <feof@plt+0x5044>
  406c44:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406c48:	add	x1, x1, #0xf38
  406c4c:	mov	x0, x19
  406c50:	bl	401b20 <strcmp@plt>
  406c54:	cbnz	w0, 406ca4 <feof@plt+0x5084>
  406c58:	ldr	w0, [x22, #8]
  406c5c:	orr	w0, w0, #0x2
  406c60:	str	w0, [x22, #8]
  406c64:	mov	x1, x21
  406c68:	mov	x0, #0x0                   	// #0
  406c6c:	bl	401960 <strtok@plt>
  406c70:	mov	x19, x0
  406c74:	cbz	x0, 406a5c <feof@plt+0x4e3c>
  406c78:	mov	x1, x24
  406c7c:	bl	401b20 <strcmp@plt>
  406c80:	cbz	w0, 406a5c <feof@plt+0x4e3c>
  406c84:	mov	x1, x25
  406c88:	mov	x0, x19
  406c8c:	bl	401b20 <strcmp@plt>
  406c90:	cbnz	w0, 406c44 <feof@plt+0x5024>
  406c94:	ldr	w0, [x22, #8]
  406c98:	orr	w0, w0, #0x1
  406c9c:	str	w0, [x22, #8]
  406ca0:	b	406c64 <feof@plt+0x5044>
  406ca4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406ca8:	add	x1, x1, #0xf40
  406cac:	mov	x0, x19
  406cb0:	bl	401b20 <strcmp@plt>
  406cb4:	cbnz	w0, 406cc8 <feof@plt+0x50a8>
  406cb8:	ldr	w0, [x22, #8]
  406cbc:	orr	w0, w0, #0x4
  406cc0:	str	w0, [x22, #8]
  406cc4:	b	406c64 <feof@plt+0x5044>
  406cc8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406ccc:	add	x1, x1, #0xf48
  406cd0:	mov	x0, x19
  406cd4:	bl	401b20 <strcmp@plt>
  406cd8:	cbnz	w0, 406cec <feof@plt+0x50cc>
  406cdc:	ldr	w0, [x22, #8]
  406ce0:	orr	w0, w0, #0x8
  406ce4:	str	w0, [x22, #8]
  406ce8:	b	406c64 <feof@plt+0x5044>
  406cec:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406cf0:	add	x1, x1, #0xf50
  406cf4:	mov	x0, x19
  406cf8:	bl	401b20 <strcmp@plt>
  406cfc:	cbnz	w0, 406d10 <feof@plt+0x50f0>
  406d00:	ldr	w0, [x22, #8]
  406d04:	orr	w0, w0, #0x10
  406d08:	str	w0, [x22, #8]
  406d0c:	b	406c64 <feof@plt+0x5044>
  406d10:	mov	x1, x19
  406d14:	add	x0, sp, #0x100
  406d18:	bl	40495c <feof@plt+0x2d3c>
  406d1c:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d20:	add	x3, x3, #0xf70
  406d24:	mov	x4, x3
  406d28:	add	x2, sp, #0x100
  406d2c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406d30:	add	x1, x1, #0xf58
  406d34:	add	x0, sp, #0xb0
  406d38:	bl	4051d0 <feof@plt+0x35b0>
  406d3c:	b	406f18 <feof@plt+0x52f8>
  406d40:	mov	x1, x21
  406d44:	mov	x0, #0x0                   	// #0
  406d48:	bl	401960 <strtok@plt>
  406d4c:	mov	x19, x0
  406d50:	cbz	x0, 406d64 <feof@plt+0x5144>
  406d54:	bl	401860 <strlen@plt>
  406d58:	add	x0, x0, #0x1
  406d5c:	bl	4017e0 <_Znam@plt>
  406d60:	b	406d88 <feof@plt+0x5168>
  406d64:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d68:	add	x2, x2, #0xf70
  406d6c:	mov	x4, x2
  406d70:	mov	x3, x2
  406d74:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406d78:	add	x1, x1, #0xf88
  406d7c:	add	x0, sp, #0xb0
  406d80:	bl	4051d0 <feof@plt+0x35b0>
  406d84:	b	406f18 <feof@plt+0x52f8>
  406d88:	str	x0, [x22, #40]
  406d8c:	mov	x1, x19
  406d90:	bl	401950 <strcpy@plt>
  406d94:	b	406a5c <feof@plt+0x4e3c>
  406d98:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406d9c:	add	x1, x1, #0xfc0
  406da0:	mov	x0, x19
  406da4:	bl	401b20 <strcmp@plt>
  406da8:	cbz	w0, 407410 <feof@plt+0x57f0>
  406dac:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406db0:	add	x1, x1, #0xfd0
  406db4:	mov	x0, x19
  406db8:	bl	401b20 <strcmp@plt>
  406dbc:	cbz	w0, 407410 <feof@plt+0x57f0>
  406dc0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406dc4:	add	x1, x1, #0xa30
  406dc8:	mov	x0, #0x0                   	// #0
  406dcc:	bl	401960 <strtok@plt>
  406dd0:	ldr	x1, [x22]
  406dd4:	ldr	x20, [x1, #16]
  406dd8:	bl	4050e8 <feof@plt+0x34c8>
  406ddc:	ldr	w4, [sp, #192]
  406de0:	ldr	x3, [sp, #184]
  406de4:	mov	x2, x0
  406de8:	mov	x1, x19
  406dec:	mov	x0, x22
  406df0:	blr	x20
  406df4:	b	406a5c <feof@plt+0x4e3c>
  406df8:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406dfc:	add	x2, x2, #0xf70
  406e00:	mov	x4, x2
  406e04:	mov	x3, x2
  406e08:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406e0c:	add	x1, x1, #0xfd8
  406e10:	add	x0, sp, #0xb0
  406e14:	bl	4051d0 <feof@plt+0x35b0>
  406e18:	b	406f18 <feof@plt+0x52f8>
  406e1c:	cbz	w0, 4072e8 <feof@plt+0x56c8>
  406e20:	mov	x1, x24
  406e24:	ldr	x0, [sp, #208]
  406e28:	bl	401960 <strtok@plt>
  406e2c:	mov	x19, x0
  406e30:	cbz	x0, 407444 <feof@plt+0x5824>
  406e34:	mov	x1, x24
  406e38:	mov	x0, #0x0                   	// #0
  406e3c:	bl	401960 <strtok@plt>
  406e40:	mov	x20, x0
  406e44:	cbz	x0, 40742c <feof@plt+0x580c>
  406e48:	mov	x1, x24
  406e4c:	mov	x0, #0x0                   	// #0
  406e50:	bl	401960 <strtok@plt>
  406e54:	mov	x21, x0
  406e58:	cbz	x0, 406e7c <feof@plt+0x525c>
  406e5c:	add	x2, sp, #0x88
  406e60:	add	x1, x26, #0xeb0
  406e64:	bl	401a30 <__isoc99_sscanf@plt>
  406e68:	cmp	w0, #0x1
  406e6c:	b.ne	406ea0 <feof@plt+0x5280>  // b.any
  406e70:	mov	x0, x19
  406e74:	bl	40a0ac <feof@plt+0x848c>
  406e78:	b	406ed0 <feof@plt+0x52b0>
  406e7c:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406e80:	add	x2, x2, #0xf70
  406e84:	mov	x4, x2
  406e88:	mov	x3, x2
  406e8c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406e90:	add	x1, x1, #0xff0
  406e94:	add	x0, sp, #0xb0
  406e98:	bl	4051d0 <feof@plt+0x35b0>
  406e9c:	b	406ef4 <feof@plt+0x52d4>
  406ea0:	mov	x1, x21
  406ea4:	add	x0, sp, #0x110
  406ea8:	bl	40495c <feof@plt+0x2d3c>
  406eac:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406eb0:	add	x3, x3, #0xf70
  406eb4:	mov	x4, x3
  406eb8:	add	x2, sp, #0x110
  406ebc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  406ec0:	add	x1, x1, #0x8
  406ec4:	add	x0, sp, #0xb0
  406ec8:	bl	4051d0 <feof@plt+0x35b0>
  406ecc:	b	406ef4 <feof@plt+0x52d4>
  406ed0:	mov	x19, x0
  406ed4:	mov	x0, x20
  406ed8:	bl	40a0ac <feof@plt+0x848c>
  406edc:	ldr	w3, [sp, #136]
  406ee0:	mov	x2, x0
  406ee4:	mov	x1, x19
  406ee8:	mov	x0, x22
  406eec:	bl	405d48 <feof@plt+0x4128>
  406ef0:	b	407444 <feof@plt+0x5824>
  406ef4:	mov	w20, w23
  406ef8:	b	406f18 <feof@plt+0x52f8>
  406efc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  406f00:	add	x1, x1, #0xfd0
  406f04:	mov	x0, x19
  406f08:	bl	401b20 <strcmp@plt>
  406f0c:	cbnz	w0, 4072b4 <feof@plt+0x5694>
  406f10:	cbz	w23, 406f28 <feof@plt+0x5308>
  406f14:	mov	w20, #0x1                   	// #1
  406f18:	add	x0, sp, #0xb0
  406f1c:	bl	405194 <feof@plt+0x3574>
  406f20:	ldp	d8, d9, [sp, #96]
  406f24:	b	4069cc <feof@plt+0x4dac>
  406f28:	mov	x21, #0x0                   	// #0
  406f2c:	add	x26, sp, #0xa4
  406f30:	add	x0, sp, #0xb0
  406f34:	bl	405208 <feof@plt+0x35e8>
  406f38:	cbz	w0, 407394 <feof@plt+0x5774>
  406f3c:	mov	x1, x25
  406f40:	ldr	x0, [sp, #208]
  406f44:	bl	401960 <strtok@plt>
  406f48:	mov	x19, x0
  406f4c:	cbz	x0, 406f30 <feof@plt+0x5310>
  406f50:	mov	x1, x25
  406f54:	mov	x0, #0x0                   	// #0
  406f58:	bl	401960 <strtok@plt>
  406f5c:	cbz	x0, 4073c0 <feof@plt+0x57a0>
  406f60:	ldrb	w1, [x0]
  406f64:	cmp	w1, #0x22
  406f68:	b.ne	406ff0 <feof@plt+0x53d0>  // b.any
  406f6c:	cbz	x21, 406f94 <feof@plt+0x5374>
  406f70:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  406f74:	add	x1, x1, #0x48
  406f78:	mov	x0, x19
  406f7c:	bl	401b20 <strcmp@plt>
  406f80:	mov	w20, w0
  406f84:	cbz	w0, 406fb8 <feof@plt+0x5398>
  406f88:	mov	x0, x19
  406f8c:	bl	40a0ac <feof@plt+0x848c>
  406f90:	b	406fdc <feof@plt+0x53bc>
  406f94:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406f98:	add	x2, x2, #0xf70
  406f9c:	mov	x4, x2
  406fa0:	mov	x3, x2
  406fa4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  406fa8:	add	x1, x1, #0x20
  406fac:	add	x0, sp, #0xb0
  406fb0:	bl	4051d0 <feof@plt+0x35b0>
  406fb4:	b	407368 <feof@plt+0x5748>
  406fb8:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406fbc:	add	x2, x2, #0xf70
  406fc0:	mov	x4, x2
  406fc4:	mov	x3, x2
  406fc8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  406fcc:	add	x1, x1, #0x50
  406fd0:	add	x0, sp, #0xb0
  406fd4:	bl	4051d0 <feof@plt+0x35b0>
  406fd8:	b	406f18 <feof@plt+0x52f8>
  406fdc:	mov	x2, x21
  406fe0:	mov	x1, x0
  406fe4:	mov	x0, x22
  406fe8:	bl	4066e8 <feof@plt+0x4ac8>
  406fec:	b	406f30 <feof@plt+0x5310>
  406ff0:	str	wzr, [sp, #148]
  406ff4:	str	wzr, [sp, #152]
  406ff8:	str	wzr, [sp, #156]
  406ffc:	str	wzr, [sp, #160]
  407000:	str	wzr, [sp, #164]
  407004:	mov	x7, x26
  407008:	add	x1, sp, #0x88
  40700c:	add	x6, sp, #0x9c
  407010:	add	x5, x1, #0x18
  407014:	add	x4, x1, #0x10
  407018:	add	x3, x1, #0xc
  40701c:	add	x2, x1, #0x8
  407020:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407024:	add	x1, x1, #0x78
  407028:	bl	401a30 <__isoc99_sscanf@plt>
  40702c:	cmp	w0, #0x0
  407030:	b.le	4070f4 <feof@plt+0x54d4>
  407034:	mov	x1, x25
  407038:	mov	x0, #0x0                   	// #0
  40703c:	bl	401960 <strtok@plt>
  407040:	cbz	x0, 407124 <feof@plt+0x5504>
  407044:	add	x2, sp, #0x7c
  407048:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40704c:	add	x1, x1, #0xeb0
  407050:	bl	401a30 <__isoc99_sscanf@plt>
  407054:	cmp	w0, #0x1
  407058:	b.ne	407154 <feof@plt+0x5534>  // b.any
  40705c:	ldr	w1, [sp, #124]
  407060:	cmp	w1, #0xff
  407064:	b.hi	407184 <feof@plt+0x5564>  // b.pmore
  407068:	strb	w1, [sp, #136]
  40706c:	mov	x1, x25
  407070:	mov	x0, #0x0                   	// #0
  407074:	bl	401960 <strtok@plt>
  407078:	mov	x20, x0
  40707c:	cbz	x0, 4071b0 <feof@plt+0x5590>
  407080:	mov	w2, #0x0                   	// #0
  407084:	add	x1, sp, #0x80
  407088:	bl	4018d0 <strtol@plt>
  40708c:	str	w0, [sp, #140]
  407090:	cbnz	w0, 4070a0 <feof@plt+0x5480>
  407094:	ldr	x1, [sp, #128]
  407098:	cmp	x1, x20
  40709c:	b.eq	4071e0 <feof@plt+0x55c0>  // b.none
  4070a0:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4070a4:	ldr	w1, [x1, #4064]
  4070a8:	cbnz	w1, 40721c <feof@plt+0x55fc>
  4070ac:	mov	x1, x25
  4070b0:	mov	x0, #0x0                   	// #0
  4070b4:	bl	401960 <strtok@plt>
  4070b8:	mov	x20, x0
  4070bc:	cbz	x0, 4070d0 <feof@plt+0x54b0>
  4070c0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4070c4:	add	x1, x1, #0x150
  4070c8:	bl	401b20 <strcmp@plt>
  4070cc:	cbnz	w0, 407238 <feof@plt+0x5618>
  4070d0:	str	xzr, [sp, #168]
  4070d4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4070d8:	add	x1, x1, #0x48
  4070dc:	mov	x0, x19
  4070e0:	bl	401b20 <strcmp@plt>
  4070e4:	cbnz	w0, 407274 <feof@plt+0x5654>
  4070e8:	ldr	w0, [sp, #140]
  4070ec:	bl	409fd4 <feof@plt+0x83b4>
  4070f0:	b	40725c <feof@plt+0x563c>
  4070f4:	mov	x1, x19
  4070f8:	add	x0, sp, #0x120
  4070fc:	bl	40495c <feof@plt+0x2d3c>
  407100:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407104:	add	x3, x3, #0xf70
  407108:	mov	x4, x3
  40710c:	add	x2, sp, #0x120
  407110:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407114:	add	x1, x1, #0x90
  407118:	add	x0, sp, #0xb0
  40711c:	bl	4051d0 <feof@plt+0x35b0>
  407120:	b	4072ac <feof@plt+0x568c>
  407124:	mov	x1, x19
  407128:	add	x0, sp, #0x130
  40712c:	bl	40495c <feof@plt+0x2d3c>
  407130:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407134:	add	x3, x3, #0xf70
  407138:	mov	x4, x3
  40713c:	add	x2, sp, #0x130
  407140:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407144:	add	x1, x1, #0xa8
  407148:	add	x0, sp, #0xb0
  40714c:	bl	4051d0 <feof@plt+0x35b0>
  407150:	b	4072ac <feof@plt+0x568c>
  407154:	mov	x1, x19
  407158:	add	x0, sp, #0x140
  40715c:	bl	40495c <feof@plt+0x2d3c>
  407160:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407164:	add	x3, x3, #0xf70
  407168:	mov	x4, x3
  40716c:	add	x2, sp, #0x140
  407170:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407174:	add	x1, x1, #0xc8
  407178:	add	x0, sp, #0xb0
  40717c:	bl	4051d0 <feof@plt+0x35b0>
  407180:	b	4072ac <feof@plt+0x568c>
  407184:	add	x0, sp, #0x150
  407188:	bl	404984 <feof@plt+0x2d64>
  40718c:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407190:	add	x3, x3, #0xf70
  407194:	mov	x4, x3
  407198:	add	x2, sp, #0x150
  40719c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4071a0:	add	x1, x1, #0xe8
  4071a4:	add	x0, sp, #0xb0
  4071a8:	bl	4051d0 <feof@plt+0x35b0>
  4071ac:	b	4072ac <feof@plt+0x568c>
  4071b0:	mov	x1, x19
  4071b4:	add	x0, sp, #0x160
  4071b8:	bl	40495c <feof@plt+0x2d3c>
  4071bc:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4071c0:	add	x3, x3, #0xf70
  4071c4:	mov	x4, x3
  4071c8:	add	x2, sp, #0x160
  4071cc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4071d0:	add	x1, x1, #0x110
  4071d4:	add	x0, sp, #0xb0
  4071d8:	bl	4051d0 <feof@plt+0x35b0>
  4071dc:	b	4072ac <feof@plt+0x568c>
  4071e0:	mov	x1, x20
  4071e4:	add	x0, sp, #0x170
  4071e8:	bl	40495c <feof@plt+0x2d3c>
  4071ec:	mov	x1, x19
  4071f0:	add	x0, sp, #0x180
  4071f4:	bl	40495c <feof@plt+0x2d3c>
  4071f8:	adrp	x4, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4071fc:	add	x4, x4, #0xf70
  407200:	add	x3, sp, #0x180
  407204:	add	x2, sp, #0x170
  407208:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  40720c:	add	x1, x1, #0x128
  407210:	add	x0, sp, #0xb0
  407214:	bl	4051d0 <feof@plt+0x35b0>
  407218:	b	4072ac <feof@plt+0x568c>
  40721c:	bl	401ae0 <wcwidth@plt>
  407220:	cmp	w0, #0x1
  407224:	b.le	4070ac <feof@plt+0x548c>
  407228:	ldr	w1, [sp, #144]
  40722c:	mul	w0, w1, w0
  407230:	str	w0, [sp, #144]
  407234:	b	4070ac <feof@plt+0x548c>
  407238:	mov	x0, x20
  40723c:	bl	401860 <strlen@plt>
  407240:	add	x0, x0, #0x1
  407244:	bl	4017e0 <_Znam@plt>
  407248:	mov	x21, x0
  40724c:	mov	x1, x20
  407250:	bl	401950 <strcpy@plt>
  407254:	str	x21, [sp, #168]
  407258:	b	4070d4 <feof@plt+0x54b4>
  40725c:	mov	x21, x0
  407260:	add	x2, sp, #0x88
  407264:	mov	x1, x0
  407268:	mov	x0, x22
  40726c:	bl	4065ec <feof@plt+0x49cc>
  407270:	b	406f30 <feof@plt+0x5310>
  407274:	mov	x0, x19
  407278:	bl	40a0ac <feof@plt+0x848c>
  40727c:	mov	x21, x0
  407280:	add	x2, sp, #0x88
  407284:	mov	x1, x0
  407288:	mov	x0, x22
  40728c:	bl	4065ec <feof@plt+0x49cc>
  407290:	ldr	w0, [sp, #140]
  407294:	bl	409fd4 <feof@plt+0x83b4>
  407298:	mov	x2, x21
  40729c:	mov	x1, x0
  4072a0:	mov	x0, x22
  4072a4:	bl	4066e8 <feof@plt+0x4ac8>
  4072a8:	b	406f30 <feof@plt+0x5310>
  4072ac:	mov	w20, w23
  4072b0:	b	406f18 <feof@plt+0x52f8>
  4072b4:	mov	x1, x19
  4072b8:	add	x0, sp, #0x190
  4072bc:	bl	40495c <feof@plt+0x2d3c>
  4072c0:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4072c4:	add	x3, x3, #0xf70
  4072c8:	mov	x4, x3
  4072cc:	add	x2, sp, #0x190
  4072d0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4072d4:	add	x1, x1, #0x180
  4072d8:	add	x0, sp, #0xb0
  4072dc:	bl	4051d0 <feof@plt+0x35b0>
  4072e0:	mov	w20, #0x0                   	// #0
  4072e4:	b	406f18 <feof@plt+0x52f8>
  4072e8:	mov	x0, x22
  4072ec:	bl	4064ec <feof@plt+0x48cc>
  4072f0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4072f4:	ldr	w20, [x0, #4064]
  4072f8:	orr	w20, w28, w20
  4072fc:	cbnz	w20, 4073d8 <feof@plt+0x57b8>
  407300:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407304:	add	x2, x2, #0xf70
  407308:	mov	x4, x2
  40730c:	mov	x3, x2
  407310:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407314:	add	x1, x1, #0x1c8
  407318:	add	x0, sp, #0xb0
  40731c:	bl	4051d0 <feof@plt+0x35b0>
  407320:	b	406f18 <feof@plt+0x52f8>
  407324:	str	w0, [x22, #24]
  407328:	mov	w20, #0x1                   	// #1
  40732c:	b	406f18 <feof@plt+0x52f8>
  407330:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  407334:	ldr	w2, [x0, #608]
  407338:	mov	w0, #0xd8                  	// #216
  40733c:	mul	w2, w2, w0
  407340:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  407344:	ldr	w1, [x0, #20]
  407348:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  40734c:	ldr	w0, [x0, #16]
  407350:	bl	404ffc <feof@plt+0x33dc>
  407354:	str	w0, [x22, #24]
  407358:	mov	w20, #0x1                   	// #1
  40735c:	b	406f18 <feof@plt+0x52f8>
  407360:	mov	w20, #0x1                   	// #1
  407364:	b	406f18 <feof@plt+0x52f8>
  407368:	mov	w20, w23
  40736c:	b	406f18 <feof@plt+0x52f8>
  407370:	mov	w20, w23
  407374:	b	406f18 <feof@plt+0x52f8>
  407378:	mov	w20, #0x1                   	// #1
  40737c:	b	406f18 <feof@plt+0x52f8>
  407380:	mov	x19, x0
  407384:	add	x0, sp, #0xb0
  407388:	bl	405194 <feof@plt+0x3574>
  40738c:	mov	x0, x19
  407390:	bl	401bd0 <_Unwind_Resume@plt>
  407394:	mov	w28, #0x1                   	// #1
  407398:	cbnz	x21, 4072e8 <feof@plt+0x56c8>
  40739c:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4073a0:	add	x2, x2, #0xf70
  4073a4:	mov	x4, x2
  4073a8:	mov	x3, x2
  4073ac:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4073b0:	add	x1, x1, #0x158
  4073b4:	add	x0, sp, #0xb0
  4073b8:	bl	4051d0 <feof@plt+0x35b0>
  4073bc:	b	407370 <feof@plt+0x5750>
  4073c0:	cbz	x21, 40739c <feof@plt+0x577c>
  4073c4:	mov	w28, #0x1                   	// #1
  4073c8:	b	40742c <feof@plt+0x580c>
  4073cc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4073d0:	ldr	w20, [x0, #4064]
  4073d4:	cbz	w20, 406df8 <feof@plt+0x51d8>
  4073d8:	ldr	w0, [x22, #24]
  4073dc:	cbnz	w0, 407378 <feof@plt+0x5758>
  4073e0:	ldr	w3, [x22, #56]
  4073e4:	cbz	w3, 407330 <feof@plt+0x5710>
  4073e8:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  4073ec:	ldr	w2, [x0, #608]
  4073f0:	mov	w0, #0xd8                  	// #216
  4073f4:	mul	w2, w2, w0
  4073f8:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  4073fc:	ldr	w1, [x0, #20]
  407400:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  407404:	ldr	w0, [x0, #16]
  407408:	bl	404f2c <feof@plt+0x330c>
  40740c:	b	407324 <feof@plt+0x5704>
  407410:	str	wzr, [sp, #200]
  407414:	mov	w28, #0x0                   	// #0
  407418:	adrp	x27, 40c000 <_ZdlPvm@@Base+0x1d34>
  40741c:	add	x27, x27, #0xfc0
  407420:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x1d34>
  407424:	add	x24, x24, #0xe98
  407428:	mov	x25, x24
  40742c:	mov	x1, x27
  407430:	mov	x0, x19
  407434:	bl	401b20 <strcmp@plt>
  407438:	cbnz	w0, 406efc <feof@plt+0x52dc>
  40743c:	cbnz	w23, 407360 <feof@plt+0x5740>
  407440:	adrp	x26, 40c000 <_ZdlPvm@@Base+0x1d34>
  407444:	add	x0, sp, #0xb0
  407448:	bl	405208 <feof@plt+0x35e8>
  40744c:	b	406e1c <feof@plt+0x51fc>
  407450:	stp	x29, x30, [sp, #-48]!
  407454:	mov	x29, sp
  407458:	stp	x19, x20, [sp, #16]
  40745c:	stp	x21, x22, [sp, #32]
  407460:	mov	x22, x0
  407464:	mov	x20, x1
  407468:	mov	w21, w2
  40746c:	mov	x0, #0x68                  	// #104
  407470:	bl	40a25c <_Znwm@@Base>
  407474:	mov	x19, x0
  407478:	mov	x1, x22
  40747c:	bl	40551c <feof@plt+0x38fc>
  407480:	mov	w2, w21
  407484:	mov	x1, x20
  407488:	mov	x0, x19
  40748c:	bl	40697c <feof@plt+0x4d5c>
  407490:	cbz	w0, 4074a8 <feof@plt+0x5888>
  407494:	mov	x0, x19
  407498:	ldp	x19, x20, [sp, #16]
  40749c:	ldp	x21, x22, [sp, #32]
  4074a0:	ldp	x29, x30, [sp], #48
  4074a4:	ret
  4074a8:	ldr	x0, [x19]
  4074ac:	ldr	x1, [x0, #8]
  4074b0:	mov	x0, x19
  4074b4:	blr	x1
  4074b8:	mov	x19, #0x0                   	// #0
  4074bc:	b	407494 <feof@plt+0x5874>
  4074c0:	mov	x20, x0
  4074c4:	mov	x1, #0x68                  	// #104
  4074c8:	mov	x0, x19
  4074cc:	bl	40a2cc <_ZdlPvm@@Base>
  4074d0:	mov	x0, x20
  4074d4:	bl	401bd0 <_Unwind_Resume@plt>
  4074d8:	stp	x29, x30, [sp, #-256]!
  4074dc:	mov	x29, sp
  4074e0:	stp	x19, x20, [sp, #16]
  4074e4:	stp	x25, x26, [sp, #64]
  4074e8:	stp	x27, x28, [sp, #80]
  4074ec:	str	wzr, [sp, #188]
  4074f0:	add	x1, sp, #0xb0
  4074f4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  4074f8:	add	x0, x0, #0xe48
  4074fc:	bl	40803c <feof@plt+0x641c>
  407500:	cbz	x0, 407548 <feof@plt+0x5928>
  407504:	stp	x21, x22, [sp, #32]
  407508:	stp	x23, x24, [sp, #48]
  40750c:	str	x0, [sp, #136]
  407510:	ldr	x0, [sp, #176]
  407514:	str	x0, [sp, #144]
  407518:	str	wzr, [sp, #152]
  40751c:	str	wzr, [sp, #156]
  407520:	mov	w0, #0x1                   	// #1
  407524:	str	w0, [sp, #160]
  407528:	str	wzr, [sp, #164]
  40752c:	str	xzr, [sp, #168]
  407530:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  407534:	str	wzr, [x0, #20]
  407538:	adrp	x19, 40d000 <_ZdlPvm@@Base+0x2d34>
  40753c:	add	x19, x19, #0x5c0
  407540:	add	x24, x19, #0x8
  407544:	b	4075f0 <feof@plt+0x59d0>
  407548:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40754c:	add	x1, x1, #0xf70
  407550:	mov	x3, x1
  407554:	mov	x2, x1
  407558:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  40755c:	add	x0, x0, #0x1e8
  407560:	bl	404e10 <feof@plt+0x31f0>
  407564:	mov	w20, #0x0                   	// #0
  407568:	b	407e90 <feof@plt+0x6270>
  40756c:	cbz	w0, 407e1c <feof@plt+0x61fc>
  407570:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  407574:	add	x1, x1, #0xe98
  407578:	ldr	x0, [sp, #168]
  40757c:	bl	401960 <strtok@plt>
  407580:	mov	x23, x0
  407584:	add	x22, x19, #0x8
  407588:	mov	w21, #0x0                   	// #0
  40758c:	b	4075a0 <feof@plt+0x5980>
  407590:	add	w21, w21, #0x1
  407594:	add	x22, x22, #0x10
  407598:	cmp	w21, #0xa
  40759c:	b.eq	4075fc <feof@plt+0x59dc>  // b.none
  4075a0:	mov	x1, x23
  4075a4:	ldr	x0, [x22]
  4075a8:	bl	401b20 <strcmp@plt>
  4075ac:	mov	w20, w0
  4075b0:	cbnz	w0, 407590 <feof@plt+0x5970>
  4075b4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4075b8:	add	x1, x1, #0xe98
  4075bc:	mov	x0, #0x0                   	// #0
  4075c0:	bl	401960 <strtok@plt>
  4075c4:	mov	x22, x0
  4075c8:	cbz	x0, 407668 <feof@plt+0x5a48>
  4075cc:	ubfiz	x21, x21, #4, #32
  4075d0:	add	x21, x24, x21
  4075d4:	ldr	x2, [x21, #8]
  4075d8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4075dc:	add	x1, x1, #0xeb0
  4075e0:	mov	x0, x22
  4075e4:	bl	401a30 <__isoc99_sscanf@plt>
  4075e8:	cmp	w0, #0x1
  4075ec:	b.ne	407698 <feof@plt+0x5a78>  // b.any
  4075f0:	add	x0, sp, #0x88
  4075f4:	bl	405208 <feof@plt+0x35e8>
  4075f8:	b	40756c <feof@plt+0x594c>
  4075fc:	mov	x1, x23
  407600:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  407604:	add	x0, x0, #0x200
  407608:	bl	401b20 <strcmp@plt>
  40760c:	mov	w20, w0
  407610:	cbz	w0, 4076c8 <feof@plt+0x5aa8>
  407614:	mov	x1, x23
  407618:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  40761c:	add	x0, x0, #0x260
  407620:	bl	401b20 <strcmp@plt>
  407624:	mov	w21, w0
  407628:	cbz	w0, 40772c <feof@plt+0x5b0c>
  40762c:	mov	x1, x23
  407630:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  407634:	add	x0, x0, #0x2e0
  407638:	bl	401b20 <strcmp@plt>
  40763c:	mov	w20, w0
  407640:	cbz	w0, 4078b8 <feof@plt+0x5c98>
  407644:	mov	x1, x23
  407648:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  40764c:	add	x0, x0, #0x328
  407650:	bl	401b20 <strcmp@plt>
  407654:	cbnz	w0, 407998 <feof@plt+0x5d78>
  407658:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40765c:	mov	w1, #0x1                   	// #1
  407660:	str	w1, [x0, #4072]
  407664:	b	4075f0 <feof@plt+0x59d0>
  407668:	mov	x1, x23
  40766c:	add	x0, sp, #0xc0
  407670:	bl	40495c <feof@plt+0x2d3c>
  407674:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407678:	add	x3, x3, #0xf70
  40767c:	mov	x4, x3
  407680:	add	x2, sp, #0xc0
  407684:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407688:	add	x1, x1, #0x208
  40768c:	add	x0, sp, #0x88
  407690:	bl	4051d0 <feof@plt+0x35b0>
  407694:	b	407e80 <feof@plt+0x6260>
  407698:	mov	x1, x22
  40769c:	add	x0, sp, #0xd0
  4076a0:	bl	40495c <feof@plt+0x2d3c>
  4076a4:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4076a8:	add	x3, x3, #0xf70
  4076ac:	mov	x4, x3
  4076b0:	add	x2, sp, #0xd0
  4076b4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4076b8:	add	x1, x1, #0x228
  4076bc:	add	x0, sp, #0x88
  4076c0:	bl	4051d0 <feof@plt+0x35b0>
  4076c4:	b	407e80 <feof@plt+0x6260>
  4076c8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4076cc:	add	x1, x1, #0xe98
  4076d0:	mov	x0, #0x0                   	// #0
  4076d4:	bl	401960 <strtok@plt>
  4076d8:	mov	x21, x0
  4076dc:	cbz	x0, 4076f0 <feof@plt+0x5ad0>
  4076e0:	bl	401860 <strlen@plt>
  4076e4:	add	x0, x0, #0x1
  4076e8:	bl	4017e0 <_Znam@plt>
  4076ec:	b	407714 <feof@plt+0x5af4>
  4076f0:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4076f4:	add	x2, x2, #0xf70
  4076f8:	mov	x4, x2
  4076fc:	mov	x3, x2
  407700:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407704:	add	x1, x1, #0x238
  407708:	add	x0, sp, #0x88
  40770c:	bl	4051d0 <feof@plt+0x35b0>
  407710:	b	407e80 <feof@plt+0x6260>
  407714:	mov	x20, x0
  407718:	mov	x1, x21
  40771c:	bl	401950 <strcpy@plt>
  407720:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407724:	str	x20, [x0, #4032]
  407728:	b	4075f0 <feof@plt+0x59d0>
  40772c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  407730:	add	x1, x1, #0xe98
  407734:	mov	x0, #0x0                   	// #0
  407738:	bl	401960 <strtok@plt>
  40773c:	mov	x20, x0
  407740:	cbz	x0, 407778 <feof@plt+0x5b58>
  407744:	add	x2, sp, #0xbc
  407748:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40774c:	add	x1, x1, #0xeb0
  407750:	bl	401a30 <__isoc99_sscanf@plt>
  407754:	cmp	w0, #0x1
  407758:	b.ne	407778 <feof@plt+0x5b58>  // b.any
  40775c:	ldr	w0, [sp, #188]
  407760:	cmp	w0, #0x0
  407764:	b.le	407778 <feof@plt+0x5b58>
  407768:	add	w0, w0, #0x1
  40776c:	sbfiz	x0, x0, #3, #32
  407770:	bl	4017e0 <_Znam@plt>
  407774:	b	407788 <feof@plt+0x5b68>
  407778:	mov	x1, x20
  40777c:	add	x0, sp, #0xe0
  407780:	bl	40495c <feof@plt+0x2d3c>
  407784:	b	4077d4 <feof@plt+0x5bb4>
  407788:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40778c:	str	x0, [x1, #4048]
  407790:	ldr	w0, [sp, #188]
  407794:	cmp	w0, #0x0
  407798:	b.le	40786c <feof@plt+0x5c4c>
  40779c:	mov	x23, #0x0                   	// #0
  4077a0:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1d34>
  4077a4:	add	x22, x22, #0xe98
  4077a8:	adrp	x25, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4077ac:	mov	x1, x22
  4077b0:	mov	x0, #0x0                   	// #0
  4077b4:	bl	401960 <strtok@plt>
  4077b8:	mov	x20, x0
  4077bc:	cbz	x0, 407818 <feof@plt+0x5bf8>
  4077c0:	mov	x0, x20
  4077c4:	bl	401860 <strlen@plt>
  4077c8:	add	x0, x0, #0x1
  4077cc:	bl	4017e0 <_Znam@plt>
  4077d0:	b	407848 <feof@plt+0x5c28>
  4077d4:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4077d8:	add	x3, x3, #0xf70
  4077dc:	mov	x4, x3
  4077e0:	add	x2, sp, #0xe0
  4077e4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4077e8:	add	x1, x1, #0x268
  4077ec:	add	x0, sp, #0x88
  4077f0:	bl	4051d0 <feof@plt+0x35b0>
  4077f4:	mov	w20, w21
  4077f8:	b	407e80 <feof@plt+0x6260>
  4077fc:	mov	w20, w0
  407800:	cbz	w0, 407824 <feof@plt+0x5c04>
  407804:	mov	x1, x22
  407808:	ldr	x0, [sp, #168]
  40780c:	bl	401960 <strtok@plt>
  407810:	mov	x20, x0
  407814:	cbnz	x0, 4077c0 <feof@plt+0x5ba0>
  407818:	add	x0, sp, #0x88
  40781c:	bl	405208 <feof@plt+0x35e8>
  407820:	b	4077fc <feof@plt+0x5bdc>
  407824:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407828:	add	x2, x2, #0xf70
  40782c:	mov	x4, x2
  407830:	mov	x3, x2
  407834:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407838:	add	x1, x1, #0x288
  40783c:	add	x0, sp, #0x88
  407840:	bl	4051d0 <feof@plt+0x35b0>
  407844:	b	407e80 <feof@plt+0x6260>
  407848:	mov	x26, x0
  40784c:	mov	x1, x20
  407850:	bl	401950 <strcpy@plt>
  407854:	ldr	x0, [x25, #4048]
  407858:	str	x26, [x0, x23, lsl #3]
  40785c:	add	x23, x23, #0x1
  407860:	ldr	w0, [sp, #188]
  407864:	cmp	w0, w23
  407868:	b.gt	4077ac <feof@plt+0x5b8c>
  40786c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  407870:	add	x1, x1, #0xe98
  407874:	mov	x0, #0x0                   	// #0
  407878:	bl	401960 <strtok@plt>
  40787c:	cbnz	x0, 407894 <feof@plt+0x5c74>
  407880:	ldrsw	x1, [sp, #188]
  407884:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407888:	ldr	x0, [x0, #4048]
  40788c:	str	xzr, [x0, x1, lsl #3]
  407890:	b	4075f0 <feof@plt+0x59d0>
  407894:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407898:	add	x2, x2, #0xf70
  40789c:	mov	x4, x2
  4078a0:	mov	x3, x2
  4078a4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4078a8:	add	x1, x1, #0x2b0
  4078ac:	add	x0, sp, #0x88
  4078b0:	bl	4051d0 <feof@plt+0x35b0>
  4078b4:	b	407fa8 <feof@plt+0x6388>
  4078b8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4078bc:	add	x1, x1, #0xe98
  4078c0:	mov	x0, #0x0                   	// #0
  4078c4:	bl	401960 <strtok@plt>
  4078c8:	cbz	x0, 4078e0 <feof@plt+0x5cc0>
  4078cc:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x160>
  4078d0:	add	x21, x21, #0x0
  4078d4:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1d34>
  4078d8:	add	x22, x22, #0xe98
  4078dc:	b	40791c <feof@plt+0x5cfc>
  4078e0:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4078e4:	add	x2, x2, #0xf70
  4078e8:	mov	x4, x2
  4078ec:	mov	x3, x2
  4078f0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4078f4:	add	x1, x1, #0x2f0
  4078f8:	add	x0, sp, #0x88
  4078fc:	bl	4051d0 <feof@plt+0x35b0>
  407900:	b	407e80 <feof@plt+0x6260>
  407904:	mov	w20, w0
  407908:	cbnz	w0, 407930 <feof@plt+0x5d10>
  40790c:	mov	x1, x22
  407910:	mov	x0, #0x0                   	// #0
  407914:	bl	401960 <strtok@plt>
  407918:	cbz	x0, 407974 <feof@plt+0x5d54>
  40791c:	add	x3, sp, #0x78
  407920:	add	x2, sp, #0x80
  407924:	mov	x1, x21
  407928:	bl	406764 <feof@plt+0x4b44>
  40792c:	b	407904 <feof@plt+0x5ce4>
  407930:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  407934:	ldr	w0, [x0, #20]
  407938:	scvtf	d0, w0
  40793c:	ldr	d1, [sp, #120]
  407940:	fmul	d1, d0, d1
  407944:	fmov	d2, #5.000000000000000000e-01
  407948:	fadd	d1, d1, d2
  40794c:	fcvtzs	w0, d1
  407950:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  407954:	str	w0, [x1, #12]
  407958:	ldr	d1, [sp, #128]
  40795c:	fmul	d0, d0, d1
  407960:	fadd	d0, d0, d2
  407964:	fcvtzs	w0, d0
  407968:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  40796c:	str	w0, [x1, #8]
  407970:	b	4075f0 <feof@plt+0x59d0>
  407974:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407978:	add	x2, x2, #0xf70
  40797c:	mov	x4, x2
  407980:	mov	x3, x2
  407984:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407988:	add	x1, x1, #0x318
  40798c:	add	x0, sp, #0x88
  407990:	bl	4051d0 <feof@plt+0x35b0>
  407994:	b	407e80 <feof@plt+0x6260>
  407998:	mov	x1, x23
  40799c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  4079a0:	add	x0, x0, #0x340
  4079a4:	bl	401b20 <strcmp@plt>
  4079a8:	cbnz	w0, 4079bc <feof@plt+0x5d9c>
  4079ac:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4079b0:	mov	w1, #0x1                   	// #1
  4079b4:	str	w1, [x0, #4076]
  4079b8:	b	4075f0 <feof@plt+0x59d0>
  4079bc:	mov	x1, x23
  4079c0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  4079c4:	add	x0, x0, #0x350
  4079c8:	bl	401b20 <strcmp@plt>
  4079cc:	mov	w20, w0
  4079d0:	cbz	w0, 407a10 <feof@plt+0x5df0>
  4079d4:	mov	x1, x23
  4079d8:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  4079dc:	add	x0, x0, #0x3b8
  4079e0:	bl	401b20 <strcmp@plt>
  4079e4:	mov	w22, w0
  4079e8:	cbz	w0, 407bd4 <feof@plt+0x5fb4>
  4079ec:	mov	x1, x23
  4079f0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  4079f4:	add	x0, x0, #0x3c0
  4079f8:	bl	401b20 <strcmp@plt>
  4079fc:	cbnz	w0, 407d1c <feof@plt+0x60fc>
  407a00:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407a04:	mov	w1, #0x1                   	// #1
  407a08:	str	w1, [x0, #4080]
  407a0c:	b	4075f0 <feof@plt+0x59d0>
  407a10:	mov	x0, #0x40                  	// #64
  407a14:	bl	4017e0 <_Znam@plt>
  407a18:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407a1c:	str	x0, [x1, #4040]
  407a20:	mov	x25, #0x0                   	// #0
  407a24:	mov	w23, #0x10                  	// #16
  407a28:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x1d34>
  407a2c:	add	x22, x22, #0xe98
  407a30:	mov	x1, x22
  407a34:	mov	x0, #0x0                   	// #0
  407a38:	bl	401960 <strtok@plt>
  407a3c:	mov	x21, x0
  407a40:	cbz	x0, 407a94 <feof@plt+0x5e74>
  407a44:	add	x3, sp, #0x80
  407a48:	add	x2, sp, #0x78
  407a4c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407a50:	add	x1, x1, #0x380
  407a54:	mov	x0, x21
  407a58:	bl	401a30 <__isoc99_sscanf@plt>
  407a5c:	cmp	w0, #0x1
  407a60:	b.eq	407ac4 <feof@plt+0x5ea4>  // b.none
  407a64:	cmp	w0, #0x2
  407a68:	b.eq	407acc <feof@plt+0x5eac>  // b.none
  407a6c:	mov	x1, x21
  407a70:	add	x0, sp, #0xf0
  407a74:	bl	40495c <feof@plt+0x2d3c>
  407a78:	b	407b18 <feof@plt+0x5ef8>
  407a7c:	cbz	w0, 407aa0 <feof@plt+0x5e80>
  407a80:	mov	x1, x22
  407a84:	ldr	x0, [sp, #168]
  407a88:	bl	401960 <strtok@plt>
  407a8c:	mov	x21, x0
  407a90:	cbnz	x0, 407a44 <feof@plt+0x5e24>
  407a94:	add	x0, sp, #0x88
  407a98:	bl	405208 <feof@plt+0x35e8>
  407a9c:	b	407a7c <feof@plt+0x5e5c>
  407aa0:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407aa4:	add	x2, x2, #0xf70
  407aa8:	mov	x4, x2
  407aac:	mov	x3, x2
  407ab0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407ab4:	add	x1, x1, #0x358
  407ab8:	add	x0, sp, #0x88
  407abc:	bl	4051d0 <feof@plt+0x35b0>
  407ac0:	b	407e80 <feof@plt+0x6260>
  407ac4:	ldr	w0, [sp, #120]
  407ac8:	str	w0, [sp, #128]
  407acc:	ldr	w0, [sp, #120]
  407ad0:	cmp	w0, #0x0
  407ad4:	ldr	w1, [sp, #128]
  407ad8:	ccmp	w0, w1, #0x0, ge  // ge = tcont
  407adc:	b.gt	407a6c <feof@plt+0x5e4c>
  407ae0:	lsl	w21, w25, #1
  407ae4:	add	w21, w21, #0x1
  407ae8:	cmp	w21, w23
  407aec:	b.lt	407b5c <feof@plt+0x5f3c>  // b.tstop
  407af0:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407af4:	ldr	x27, [x0, #4040]
  407af8:	lsl	w26, w23, #1
  407afc:	sxtw	x0, w26
  407b00:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  407b04:	cmp	x1, w26, sxtw
  407b08:	b.cc	407b90 <feof@plt+0x5f70>  // b.lo, b.ul, b.last
  407b0c:	lsl	x0, x0, #2
  407b10:	bl	4017e0 <_Znam@plt>
  407b14:	b	407b3c <feof@plt+0x5f1c>
  407b18:	adrp	x3, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b1c:	add	x3, x3, #0xf70
  407b20:	mov	x4, x3
  407b24:	add	x2, sp, #0xf0
  407b28:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407b2c:	add	x1, x1, #0x388
  407b30:	add	x0, sp, #0x88
  407b34:	bl	4051d0 <feof@plt+0x35b0>
  407b38:	b	407e80 <feof@plt+0x6260>
  407b3c:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b40:	str	x0, [x1, #4040]
  407b44:	sbfiz	x2, x23, #2, #32
  407b48:	mov	x1, x27
  407b4c:	bl	401800 <memcpy@plt>
  407b50:	mov	x0, x27
  407b54:	bl	401a70 <_ZdaPv@plt>
  407b58:	mov	w23, w26
  407b5c:	lsl	x1, x25, #3
  407b60:	ldr	w26, [sp, #120]
  407b64:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b68:	ldr	x0, [x0, #4040]
  407b6c:	str	w26, [x0, x1]
  407b70:	add	x25, x25, #0x1
  407b74:	cbz	w26, 407ba8 <feof@plt+0x5f88>
  407b78:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b7c:	ldr	x0, [x0, #4040]
  407b80:	add	x0, x0, x1
  407b84:	ldr	w1, [sp, #128]
  407b88:	str	w1, [x0, #4]
  407b8c:	b	407a30 <feof@plt+0x5e10>
  407b90:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  407b94:	mov	x19, x0
  407b98:	add	x0, sp, #0x88
  407b9c:	bl	405194 <feof@plt+0x3574>
  407ba0:	mov	x0, x19
  407ba4:	bl	401bd0 <_Unwind_Resume@plt>
  407ba8:	cmp	w21, #0x1
  407bac:	b.ne	4075f0 <feof@plt+0x59d0>  // b.any
  407bb0:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407bb4:	add	x2, x2, #0xf70
  407bb8:	mov	x4, x2
  407bbc:	mov	x3, x2
  407bc0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407bc4:	add	x1, x1, #0x3a0
  407bc8:	add	x0, sp, #0x88
  407bcc:	bl	4051d0 <feof@plt+0x35b0>
  407bd0:	b	407fb0 <feof@plt+0x6390>
  407bd4:	mov	x0, #0x28                  	// #40
  407bd8:	bl	4017e0 <_Znam@plt>
  407bdc:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407be0:	str	x0, [x1, #4024]
  407be4:	mov	x0, #0x0                   	// #0
  407be8:	mov	x2, x1
  407bec:	ldr	x1, [x2, #4024]
  407bf0:	str	xzr, [x1, x0]
  407bf4:	add	x0, x0, #0x8
  407bf8:	cmp	x0, #0x28
  407bfc:	b.ne	407bec <feof@plt+0x5fcc>  // b.any
  407c00:	mov	x21, #0x0                   	// #0
  407c04:	mov	w26, #0x5                   	// #5
  407c08:	adrp	x28, 40c000 <_ZdlPvm@@Base+0x1d34>
  407c0c:	add	x28, x28, #0xe98
  407c10:	adrp	x20, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c14:	str	w22, [sp, #108]
  407c18:	b	407ce4 <feof@plt+0x60c4>
  407c1c:	ldr	x25, [x20, #4024]
  407c20:	lsl	w26, w26, #1
  407c24:	sxtw	x0, w26
  407c28:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  407c2c:	cmp	x1, w26, sxtw
  407c30:	b.cc	407cb8 <feof@plt+0x6098>  // b.lo, b.ul, b.last
  407c34:	lsl	x0, x0, #3
  407c38:	bl	4017e0 <_Znam@plt>
  407c3c:	str	x0, [x20, #4024]
  407c40:	cmp	w21, #0x0
  407c44:	b.le	407cbc <feof@plt+0x609c>
  407c48:	sub	w3, w21, #0x1
  407c4c:	add	x3, x3, #0x1
  407c50:	lsl	x3, x3, #3
  407c54:	mov	x0, #0x0                   	// #0
  407c58:	ldr	x2, [x25, x0]
  407c5c:	ldr	x1, [x20, #4024]
  407c60:	str	x2, [x1, x0]
  407c64:	add	x0, x0, #0x8
  407c68:	cmp	x0, x3
  407c6c:	b.ne	407c58 <feof@plt+0x6038>  // b.any
  407c70:	cmp	w27, w26
  407c74:	b.ge	407cac <feof@plt+0x608c>  // b.tcont
  407c78:	sxtw	x1, w27
  407c7c:	sbfiz	x0, x27, #3, #32
  407c80:	sub	w2, w26, #0x1
  407c84:	sub	w2, w2, w27
  407c88:	add	x1, x1, #0x1
  407c8c:	add	x2, x2, x1
  407c90:	lsl	x2, x2, #3
  407c94:	ldr	x1, [x20, #4024]
  407c98:	str	xzr, [x1, x0]
  407c9c:	add	x0, x0, #0x8
  407ca0:	cmp	x0, x2
  407ca4:	b.ne	407c94 <feof@plt+0x6074>  // b.any
  407ca8:	cbz	x25, 407d08 <feof@plt+0x60e8>
  407cac:	mov	x0, x25
  407cb0:	bl	401a70 <_ZdaPv@plt>
  407cb4:	b	407d08 <feof@plt+0x60e8>
  407cb8:	bl	401b00 <__cxa_throw_bad_array_new_length@plt>
  407cbc:	cmp	w26, #0x0
  407cc0:	b.le	407ca8 <feof@plt+0x6088>
  407cc4:	ldr	w27, [sp, #108]
  407cc8:	b	407c78 <feof@plt+0x6058>
  407ccc:	mov	x22, x0
  407cd0:	mov	x1, x23
  407cd4:	bl	401950 <strcpy@plt>
  407cd8:	ldr	x0, [x20, #4024]
  407cdc:	str	x22, [x0, x21, lsl #3]
  407ce0:	add	x21, x21, #0x1
  407ce4:	mov	w27, w21
  407ce8:	mov	x1, x28
  407cec:	mov	x0, #0x0                   	// #0
  407cf0:	bl	401960 <strtok@plt>
  407cf4:	mov	x23, x0
  407cf8:	cbz	x0, 4075f0 <feof@plt+0x59d0>
  407cfc:	add	w0, w21, #0x1
  407d00:	cmp	w26, w0
  407d04:	b.le	407c1c <feof@plt+0x5ffc>
  407d08:	mov	x0, x23
  407d0c:	bl	401860 <strlen@plt>
  407d10:	add	x0, x0, #0x1
  407d14:	bl	4017e0 <_Znam@plt>
  407d18:	b	407ccc <feof@plt+0x60ac>
  407d1c:	mov	x1, x23
  407d20:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  407d24:	add	x0, x0, #0x3d0
  407d28:	bl	401b20 <strcmp@plt>
  407d2c:	cbnz	w0, 407d40 <feof@plt+0x6120>
  407d30:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d34:	mov	w1, #0x1                   	// #1
  407d38:	str	w1, [x0, #4068]
  407d3c:	b	4075f0 <feof@plt+0x59d0>
  407d40:	mov	x1, x23
  407d44:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  407d48:	add	x0, x0, #0x3f0
  407d4c:	bl	401b20 <strcmp@plt>
  407d50:	cbnz	w0, 407d64 <feof@plt+0x6144>
  407d54:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d58:	mov	w1, #0x1                   	// #1
  407d5c:	str	w1, [x0, #4064]
  407d60:	b	4075f0 <feof@plt+0x59d0>
  407d64:	mov	x1, x23
  407d68:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  407d6c:	add	x0, x0, #0x3f8
  407d70:	bl	401b20 <strcmp@plt>
  407d74:	mov	w20, w0
  407d78:	cbz	w0, 407dd0 <feof@plt+0x61b0>
  407d7c:	mov	x1, x23
  407d80:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  407d84:	add	x0, x0, #0xfd0
  407d88:	bl	401b20 <strcmp@plt>
  407d8c:	cbz	w0, 407e1c <feof@plt+0x61fc>
  407d90:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d94:	ldr	x0, [x0, #4016]
  407d98:	cbz	x0, 4075f0 <feof@plt+0x59d0>
  407d9c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  407da0:	add	x1, x1, #0xa30
  407da4:	mov	x0, #0x0                   	// #0
  407da8:	bl	401960 <strtok@plt>
  407dac:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407db0:	ldr	x20, [x1, #4016]
  407db4:	bl	4050e8 <feof@plt+0x34c8>
  407db8:	ldr	w3, [sp, #152]
  407dbc:	ldr	x2, [sp, #144]
  407dc0:	mov	x1, x0
  407dc4:	mov	x0, x23
  407dc8:	blr	x20
  407dcc:	b	4075f0 <feof@plt+0x59d0>
  407dd0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  407dd4:	add	x1, x1, #0xe98
  407dd8:	mov	x0, #0x0                   	// #0
  407ddc:	bl	401960 <strtok@plt>
  407de0:	cbz	x0, 407dec <feof@plt+0x61cc>
  407de4:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  407de8:	b	407e10 <feof@plt+0x61f0>
  407dec:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407df0:	add	x2, x2, #0xf70
  407df4:	mov	x4, x2
  407df8:	mov	x3, x2
  407dfc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407e00:	add	x1, x1, #0x408
  407e04:	add	x0, sp, #0x88
  407e08:	bl	4051d0 <feof@plt+0x35b0>
  407e0c:	b	407e80 <feof@plt+0x6260>
  407e10:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e14:	str	x0, [x1, #4056]
  407e18:	b	4075f0 <feof@plt+0x59d0>
  407e1c:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  407e20:	ldr	w20, [x0, #20]
  407e24:	cbz	w20, 407ea8 <feof@plt+0x6288>
  407e28:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  407e2c:	ldr	w20, [x0, #16]
  407e30:	cbz	w20, 407ecc <feof@plt+0x62ac>
  407e34:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e38:	ldr	x0, [x0, #4048]
  407e3c:	cbz	x0, 407ef0 <feof@plt+0x62d0>
  407e40:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e44:	ldr	x0, [x0, #4040]
  407e48:	cbz	x0, 407f14 <feof@plt+0x62f4>
  407e4c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  407e50:	ldr	w0, [x0, #608]
  407e54:	cmp	w0, #0x0
  407e58:	b.le	407f38 <feof@plt+0x6318>
  407e5c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  407e60:	ldr	w0, [x0, #616]
  407e64:	cmp	w0, #0x0
  407e68:	b.le	407f5c <feof@plt+0x633c>
  407e6c:	adrp	x0, 423000 <_Znam@GLIBCXX_3.4>
  407e70:	ldr	w0, [x0, #612]
  407e74:	mov	w20, #0x1                   	// #1
  407e78:	cmp	w0, #0x0
  407e7c:	b.le	407f80 <feof@plt+0x6360>
  407e80:	add	x0, sp, #0x88
  407e84:	bl	405194 <feof@plt+0x3574>
  407e88:	ldp	x21, x22, [sp, #32]
  407e8c:	ldp	x23, x24, [sp, #48]
  407e90:	mov	w0, w20
  407e94:	ldp	x19, x20, [sp, #16]
  407e98:	ldp	x25, x26, [sp, #64]
  407e9c:	ldp	x27, x28, [sp, #80]
  407ea0:	ldp	x29, x30, [sp], #256
  407ea4:	ret
  407ea8:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407eac:	add	x2, x2, #0xf70
  407eb0:	mov	x4, x2
  407eb4:	mov	x3, x2
  407eb8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407ebc:	add	x1, x1, #0x438
  407ec0:	add	x0, sp, #0x88
  407ec4:	bl	4051d0 <feof@plt+0x35b0>
  407ec8:	b	407e80 <feof@plt+0x6260>
  407ecc:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ed0:	add	x2, x2, #0xf70
  407ed4:	mov	x4, x2
  407ed8:	mov	x3, x2
  407edc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407ee0:	add	x1, x1, #0x450
  407ee4:	add	x0, sp, #0x88
  407ee8:	bl	4051d0 <feof@plt+0x35b0>
  407eec:	b	407e80 <feof@plt+0x6260>
  407ef0:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ef4:	add	x2, x2, #0xf70
  407ef8:	mov	x4, x2
  407efc:	mov	x3, x2
  407f00:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407f04:	add	x1, x1, #0x470
  407f08:	add	x0, sp, #0x88
  407f0c:	bl	4051d0 <feof@plt+0x35b0>
  407f10:	b	407fb8 <feof@plt+0x6398>
  407f14:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407f18:	add	x2, x2, #0xf70
  407f1c:	mov	x4, x2
  407f20:	mov	x3, x2
  407f24:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407f28:	add	x1, x1, #0x488
  407f2c:	add	x0, sp, #0x88
  407f30:	bl	4051d0 <feof@plt+0x35b0>
  407f34:	b	407fc0 <feof@plt+0x63a0>
  407f38:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407f3c:	add	x2, x2, #0xf70
  407f40:	mov	x4, x2
  407f44:	mov	x3, x2
  407f48:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407f4c:	add	x1, x1, #0x4a0
  407f50:	add	x0, sp, #0x88
  407f54:	bl	4051d0 <feof@plt+0x35b0>
  407f58:	b	407fc8 <feof@plt+0x63a8>
  407f5c:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407f60:	add	x2, x2, #0xf70
  407f64:	mov	x4, x2
  407f68:	mov	x3, x2
  407f6c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407f70:	add	x1, x1, #0x4b8
  407f74:	add	x0, sp, #0x88
  407f78:	bl	4051d0 <feof@plt+0x35b0>
  407f7c:	b	407fd0 <feof@plt+0x63b0>
  407f80:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407f84:	add	x2, x2, #0xf70
  407f88:	mov	x4, x2
  407f8c:	mov	x3, x2
  407f90:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  407f94:	add	x1, x1, #0x4c8
  407f98:	add	x0, sp, #0x88
  407f9c:	bl	4051d0 <feof@plt+0x35b0>
  407fa0:	mov	w20, #0x0                   	// #0
  407fa4:	b	407e80 <feof@plt+0x6260>
  407fa8:	mov	w20, w21
  407fac:	b	407e80 <feof@plt+0x6260>
  407fb0:	mov	w20, w26
  407fb4:	b	407e80 <feof@plt+0x6260>
  407fb8:	mov	w20, #0x0                   	// #0
  407fbc:	b	407e80 <feof@plt+0x6260>
  407fc0:	mov	w20, #0x0                   	// #0
  407fc4:	b	407e80 <feof@plt+0x6260>
  407fc8:	mov	w20, #0x0                   	// #0
  407fcc:	b	407e80 <feof@plt+0x6260>
  407fd0:	mov	w20, #0x0                   	// #0
  407fd4:	b	407e80 <feof@plt+0x6260>
  407fd8:	mov	x2, x0
  407fdc:	adrp	x1, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407fe0:	ldr	x0, [x1, #4016]
  407fe4:	str	x2, [x1, #4016]
  407fe8:	ret
  407fec:	stp	x29, x30, [sp, #-32]!
  407ff0:	mov	x29, sp
  407ff4:	str	x19, [sp, #16]
  407ff8:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ffc:	add	x19, x19, #0xf90
  408000:	mov	x0, x19
  408004:	bl	40bfb0 <_ZdlPvm@@Base+0x1ce4>
  408008:	add	x0, x19, #0x8
  40800c:	bl	40a410 <_ZdlPvm@@Base+0x144>
  408010:	ldr	x19, [sp, #16]
  408014:	ldp	x29, x30, [sp], #32
  408018:	ret
  40801c:	stp	x29, x30, [sp, #-16]!
  408020:	mov	x29, sp
  408024:	mov	x1, x0
  408028:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40802c:	add	x0, x0, #0xfa0
  408030:	bl	40a830 <_ZdlPvm@@Base+0x564>
  408034:	ldp	x29, x30, [sp], #16
  408038:	ret
  40803c:	stp	x29, x30, [sp, #-48]!
  408040:	mov	x29, sp
  408044:	stp	x19, x20, [sp, #16]
  408048:	stp	x21, x22, [sp, #32]
  40804c:	mov	x21, x0
  408050:	mov	x20, x1
  408054:	bl	401860 <strlen@plt>
  408058:	mov	x19, x0
  40805c:	adrp	x22, 423000 <_Znam@GLIBCXX_3.4>
  408060:	ldr	x0, [x22, #600]
  408064:	bl	401860 <strlen@plt>
  408068:	add	x0, x19, x0
  40806c:	add	x0, x0, #0x5
  408070:	bl	4017e0 <_Znam@plt>
  408074:	mov	x19, x0
  408078:	mov	x3, x21
  40807c:	ldr	x2, [x22, #600]
  408080:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408084:	add	x1, x1, #0x668
  408088:	bl	401970 <sprintf@plt>
  40808c:	mov	x2, x20
  408090:	mov	x1, x19
  408094:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408098:	add	x0, x0, #0xfa0
  40809c:	bl	40a938 <_ZdlPvm@@Base+0x66c>
  4080a0:	mov	x20, x0
  4080a4:	mov	x0, x19
  4080a8:	bl	401a70 <_ZdaPv@plt>
  4080ac:	mov	x0, x20
  4080b0:	ldp	x19, x20, [sp, #16]
  4080b4:	ldp	x21, x22, [sp, #32]
  4080b8:	ldp	x29, x30, [sp], #48
  4080bc:	ret
  4080c0:	stp	x29, x30, [sp, #-32]!
  4080c4:	mov	x29, sp
  4080c8:	str	x19, [sp, #16]
  4080cc:	adrp	x19, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4080d0:	add	x19, x19, #0xfa0
  4080d4:	mov	w4, #0x0                   	// #0
  4080d8:	mov	w3, #0x0                   	// #0
  4080dc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x1d34>
  4080e0:	add	x2, x2, #0xbb0
  4080e4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  4080e8:	add	x1, x1, #0xbf8
  4080ec:	mov	x0, x19
  4080f0:	bl	40a678 <_ZdlPvm@@Base+0x3ac>
  4080f4:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  4080f8:	add	x2, x2, #0x230
  4080fc:	mov	x1, x19
  408100:	adrp	x0, 40a000 <feof@plt+0x83e0>
  408104:	add	x0, x0, #0x810
  408108:	bl	401a40 <__cxa_atexit@plt>
  40810c:	ldr	x19, [sp, #16]
  408110:	ldp	x29, x30, [sp], #32
  408114:	ret
  408118:	ldr	w8, [x1, #48]
  40811c:	ldr	w9, [x1, #52]
  408120:	ldr	w10, [x1]
  408124:	cmp	w9, w10
  408128:	ccmp	w8, w9, #0x0, lt  // lt = tstop
  40812c:	b.ge	4081dc <feof@plt+0x65bc>  // b.tcont
  408130:	add	x13, x0, #0x8
  408134:	sxtw	x12, w9
  408138:	b	408188 <feof@plt+0x6568>
  40813c:	cmp	w7, #0x0
  408140:	b.le	408178 <feof@plt+0x6558>
  408144:	add	x4, x0, w8, sxtw #3
  408148:	sxtw	x3, w7
  40814c:	neg	x3, x3, lsl #3
  408150:	add	x3, x3, w10, sxtw #3
  408154:	add	x3, x0, x3
  408158:	mov	x2, #0x0                   	// #0
  40815c:	ldr	x5, [x4, x2, lsl #3]
  408160:	ldr	x6, [x3, x2, lsl #3]
  408164:	str	x6, [x4, x2, lsl #3]
  408168:	str	x5, [x3, x2, lsl #3]
  40816c:	add	x2, x2, #0x1
  408170:	cmp	w7, w2
  408174:	b.gt	40815c <feof@plt+0x653c>
  408178:	sub	w10, w10, w7
  40817c:	cmp	w10, w9
  408180:	ccmp	w9, w8, #0x4, gt
  408184:	b.le	4081dc <feof@plt+0x65bc>
  408188:	sub	w11, w10, w9
  40818c:	sub	w7, w9, w8
  408190:	cmp	w11, w7
  408194:	b.gt	40813c <feof@plt+0x651c>
  408198:	cmp	w11, #0x0
  40819c:	b.le	4081d4 <feof@plt+0x65b4>
  4081a0:	sxtw	x3, w8
  4081a4:	add	x2, x0, w8, sxtw #3
  4081a8:	sub	w6, w11, #0x1
  4081ac:	add	x6, x6, x3
  4081b0:	add	x6, x13, x6, lsl #3
  4081b4:	sub	x3, x12, x3
  4081b8:	ldr	x4, [x2]
  4081bc:	ldr	x5, [x2, x3, lsl #3]
  4081c0:	str	x5, [x2]
  4081c4:	str	x4, [x2, x3, lsl #3]
  4081c8:	add	x2, x2, #0x8
  4081cc:	cmp	x2, x6
  4081d0:	b.ne	4081b8 <feof@plt+0x6598>  // b.any
  4081d4:	add	w8, w8, w11
  4081d8:	b	40817c <feof@plt+0x655c>
  4081dc:	ldr	w3, [x1]
  4081e0:	ldr	w0, [x1, #52]
  4081e4:	sub	w2, w3, w0
  4081e8:	ldr	w0, [x1, #48]
  4081ec:	add	w0, w0, w2
  4081f0:	str	w0, [x1, #48]
  4081f4:	str	w3, [x1, #52]
  4081f8:	ret
  4081fc:	stp	x29, x30, [sp, #-192]!
  408200:	mov	x29, sp
  408204:	stp	x19, x20, [sp, #16]
  408208:	stp	x27, x28, [sp, #80]
  40820c:	mov	w20, w0
  408210:	str	x3, [sp, #112]
  408214:	str	x4, [sp, #136]
  408218:	str	w5, [sp, #128]
  40821c:	ldr	w28, [x7, #4]
  408220:	ldrb	w0, [x2]
  408224:	cmp	w0, #0x3a
  408228:	csel	w28, w28, wzr, ne  // ne = any
  40822c:	cmp	w20, #0x0
  408230:	b.le	408d5c <feof@plt+0x713c>
  408234:	stp	x21, x22, [sp, #32]
  408238:	stp	x23, x24, [sp, #48]
  40823c:	mov	x22, x1
  408240:	mov	x23, x2
  408244:	mov	x19, x7
  408248:	str	xzr, [x7, #16]
  40824c:	ldr	w0, [x7]
  408250:	cbz	w0, 408260 <feof@plt+0x6640>
  408254:	ldr	w0, [x7, #24]
  408258:	cbz	w0, 408268 <feof@plt+0x6648>
  40825c:	b	4082a8 <feof@plt+0x6688>
  408260:	mov	w0, #0x1                   	// #1
  408264:	str	w0, [x7]
  408268:	ldr	w0, [x19]
  40826c:	str	w0, [x19, #52]
  408270:	str	w0, [x19, #48]
  408274:	str	xzr, [x19, #32]
  408278:	mov	w0, #0x1                   	// #1
  40827c:	cbz	w6, 408368 <feof@plt+0x6748>
  408280:	str	w0, [x19, #44]
  408284:	ldrb	w1, [x23]
  408288:	cmp	w1, #0x2d
  40828c:	b.eq	408380 <feof@plt+0x6760>  // b.none
  408290:	cmp	w1, #0x2b
  408294:	b.eq	408390 <feof@plt+0x6770>  // b.none
  408298:	eor	w0, w0, #0x1
  40829c:	str	w0, [x19, #40]
  4082a0:	mov	w0, #0x1                   	// #1
  4082a4:	str	w0, [x19, #24]
  4082a8:	ldr	x0, [x19, #32]
  4082ac:	cbz	x0, 4082b8 <feof@plt+0x6698>
  4082b0:	ldrb	w0, [x0]
  4082b4:	cbnz	w0, 40845c <feof@plt+0x683c>
  4082b8:	ldr	w0, [x19]
  4082bc:	ldr	w1, [x19, #52]
  4082c0:	cmp	w1, w0
  4082c4:	b.le	4082cc <feof@plt+0x66ac>
  4082c8:	str	w0, [x19, #52]
  4082cc:	ldr	w1, [x19, #48]
  4082d0:	cmp	w0, w1
  4082d4:	b.ge	4082dc <feof@plt+0x66bc>  // b.tcont
  4082d8:	str	w0, [x19, #48]
  4082dc:	ldr	w1, [x19, #40]
  4082e0:	cmp	w1, #0x1
  4082e4:	b.eq	40839c <feof@plt+0x677c>  // b.none
  4082e8:	ldr	w21, [x19]
  4082ec:	cmp	w21, w20
  4082f0:	b.eq	408344 <feof@plt+0x6724>  // b.none
  4082f4:	stp	x25, x26, [sp, #64]
  4082f8:	sxtw	x25, w21
  4082fc:	ldr	x24, [x22, x25, lsl #3]
  408300:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408304:	add	x1, x1, #0x150
  408308:	mov	x0, x24
  40830c:	bl	401b20 <strcmp@plt>
  408310:	cbnz	w0, 408d88 <feof@plt+0x7168>
  408314:	add	w21, w21, #0x1
  408318:	str	w21, [x19]
  40831c:	ldr	w1, [x19, #48]
  408320:	ldr	w0, [x19, #52]
  408324:	cmp	w1, w0
  408328:	ccmp	w21, w0, #0x4, ne  // ne = any
  40832c:	b.ne	40841c <feof@plt+0x67fc>  // b.any
  408330:	cmp	w1, w0
  408334:	b.eq	40842c <feof@plt+0x680c>  // b.none
  408338:	str	w20, [x19, #52]
  40833c:	str	w20, [x19]
  408340:	ldp	x25, x26, [sp, #64]
  408344:	ldr	w0, [x19, #48]
  408348:	ldr	w1, [x19, #52]
  40834c:	cmp	w0, w1
  408350:	b.eq	408d78 <feof@plt+0x7158>  // b.none
  408354:	str	w0, [x19]
  408358:	mov	w0, #0xffffffff            	// #-1
  40835c:	ldp	x21, x22, [sp, #32]
  408360:	ldp	x23, x24, [sp, #48]
  408364:	b	408dbc <feof@plt+0x719c>
  408368:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  40836c:	add	x0, x0, #0x678
  408370:	bl	401b70 <getenv@plt>
  408374:	cmp	x0, #0x0
  408378:	cset	w0, ne  // ne = any
  40837c:	b	408280 <feof@plt+0x6660>
  408380:	mov	w0, #0x2                   	// #2
  408384:	str	w0, [x19, #40]
  408388:	add	x23, x23, #0x1
  40838c:	b	4082a0 <feof@plt+0x6680>
  408390:	str	wzr, [x19, #40]
  408394:	add	x23, x23, #0x1
  408398:	b	4082a0 <feof@plt+0x6680>
  40839c:	ldr	w1, [x19, #52]
  4083a0:	ldr	w2, [x19, #48]
  4083a4:	cmp	w2, w1
  4083a8:	ccmp	w0, w1, #0x4, ne  // ne = any
  4083ac:	b.ne	4083d0 <feof@plt+0x67b0>  // b.any
  4083b0:	cmp	w0, w1
  4083b4:	b.eq	4083bc <feof@plt+0x679c>  // b.none
  4083b8:	str	w0, [x19, #48]
  4083bc:	ldr	w1, [x19]
  4083c0:	cmp	w20, w1
  4083c4:	b.le	408414 <feof@plt+0x67f4>
  4083c8:	sxtw	x0, w1
  4083cc:	b	4083f4 <feof@plt+0x67d4>
  4083d0:	mov	x1, x19
  4083d4:	mov	x0, x22
  4083d8:	bl	408118 <feof@plt+0x64f8>
  4083dc:	b	4083bc <feof@plt+0x679c>
  4083e0:	add	w1, w4, #0x1
  4083e4:	str	w1, [x19]
  4083e8:	add	x0, x0, #0x1
  4083ec:	cmp	w20, w0
  4083f0:	b.le	408414 <feof@plt+0x67f4>
  4083f4:	mov	w4, w0
  4083f8:	mov	w1, w0
  4083fc:	ldr	x2, [x22, x0, lsl #3]
  408400:	ldrb	w3, [x2]
  408404:	cmp	w3, #0x2d
  408408:	b.ne	4083e0 <feof@plt+0x67c0>  // b.any
  40840c:	ldrb	w2, [x2, #1]
  408410:	cbz	w2, 4083e0 <feof@plt+0x67c0>
  408414:	str	w1, [x19, #52]
  408418:	b	4082e8 <feof@plt+0x66c8>
  40841c:	mov	x1, x19
  408420:	mov	x0, x22
  408424:	bl	408118 <feof@plt+0x64f8>
  408428:	b	408338 <feof@plt+0x6718>
  40842c:	str	w21, [x19, #48]
  408430:	b	408338 <feof@plt+0x6718>
  408434:	ldrb	w0, [x24, #1]
  408438:	cbz	w0, 408d94 <feof@plt+0x7174>
  40843c:	cmp	w0, #0x2d
  408440:	ldr	x0, [sp, #112]
  408444:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  408448:	cset	x0, ne  // ne = any
  40844c:	add	x0, x0, #0x1
  408450:	add	x24, x24, x0
  408454:	str	x24, [x19, #32]
  408458:	b	408460 <feof@plt+0x6840>
  40845c:	stp	x25, x26, [sp, #64]
  408460:	ldr	x0, [sp, #112]
  408464:	cbz	x0, 4084b4 <feof@plt+0x6894>
  408468:	ldr	w0, [x19]
  40846c:	str	w0, [sp, #156]
  408470:	sxtw	x1, w0
  408474:	str	x1, [sp, #176]
  408478:	sbfiz	x0, x0, #3, #32
  40847c:	str	x0, [sp, #168]
  408480:	ldr	x0, [x22, x1, lsl #3]
  408484:	str	x0, [sp, #160]
  408488:	ldrb	w1, [x0, #1]
  40848c:	str	w1, [sp, #184]
  408490:	cmp	w1, #0x2d
  408494:	b.eq	408520 <feof@plt+0x6900>  // b.none
  408498:	ldr	w2, [sp, #128]
  40849c:	cbz	w2, 4084b4 <feof@plt+0x6894>
  4084a0:	ldrb	w0, [x0, #2]
  4084a4:	cbnz	w0, 408520 <feof@plt+0x6900>
  4084a8:	mov	x0, x23
  4084ac:	bl	4018f0 <strchr@plt>
  4084b0:	cbz	x0, 408520 <feof@plt+0x6900>
  4084b4:	ldr	x24, [x19, #32]
  4084b8:	add	x25, x24, #0x1
  4084bc:	str	x25, [x19, #32]
  4084c0:	ldrb	w21, [x24]
  4084c4:	mov	w26, w21
  4084c8:	mov	w1, w21
  4084cc:	mov	x0, x23
  4084d0:	bl	4018f0 <strchr@plt>
  4084d4:	ldrb	w1, [x24, #1]
  4084d8:	cbnz	w1, 4084e8 <feof@plt+0x68c8>
  4084dc:	ldr	w1, [x19]
  4084e0:	add	w1, w1, #0x1
  4084e4:	str	w1, [x19]
  4084e8:	cmp	w21, #0x3a
  4084ec:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4084f0:	b.eq	408918 <feof@plt+0x6cf8>  // b.none
  4084f4:	ldrb	w1, [x0]
  4084f8:	cmp	w1, #0x57
  4084fc:	b.eq	408978 <feof@plt+0x6d58>  // b.none
  408500:	ldrb	w1, [x0, #1]
  408504:	cmp	w1, #0x3a
  408508:	b.eq	408cac <feof@plt+0x708c>  // b.none
  40850c:	mov	w0, w21
  408510:	ldp	x21, x22, [sp, #32]
  408514:	ldp	x23, x24, [sp, #48]
  408518:	ldp	x25, x26, [sp, #64]
  40851c:	b	408dbc <feof@plt+0x719c>
  408520:	ldr	x26, [x19, #32]
  408524:	str	x26, [sp, #104]
  408528:	ldrb	w0, [x26]
  40852c:	str	w0, [sp, #188]
  408530:	cmp	w0, #0x3d
  408534:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408538:	b.eq	408578 <feof@plt+0x6958>  // b.none
  40853c:	ldrb	w0, [x26, #1]!
  408540:	cmp	w0, #0x3d
  408544:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408548:	b.ne	40853c <feof@plt+0x691c>  // b.any
  40854c:	ldr	x24, [sp, #112]
  408550:	ldr	x21, [x24]
  408554:	cbz	x21, 408868 <feof@plt+0x6c48>
  408558:	mov	w25, #0x0                   	// #0
  40855c:	mov	w0, #0xffffffff            	// #-1
  408560:	str	w0, [sp, #152]
  408564:	str	wzr, [sp, #148]
  408568:	str	xzr, [sp, #120]
  40856c:	ldr	x0, [sp, #104]
  408570:	sub	x27, x26, x0
  408574:	b	4085e0 <feof@plt+0x69c0>
  408578:	ldr	x26, [sp, #104]
  40857c:	b	40854c <feof@plt+0x692c>
  408580:	ldr	x0, [sp, #120]
  408584:	ldr	x1, [x0, #16]
  408588:	ldr	x0, [x24, #16]
  40858c:	cmp	x1, x0
  408590:	b.eq	4085a0 <feof@plt+0x6980>  // b.none
  408594:	mov	w0, #0x1                   	// #1
  408598:	str	w0, [sp, #148]
  40859c:	b	4085d4 <feof@plt+0x69b4>
  4085a0:	ldr	x0, [sp, #120]
  4085a4:	ldr	w1, [x0, #24]
  4085a8:	ldr	w0, [x24, #24]
  4085ac:	cmp	w1, w0
  4085b0:	ldr	w0, [sp, #148]
  4085b4:	csinc	w0, w0, wzr, eq  // eq = none
  4085b8:	str	w0, [sp, #148]
  4085bc:	b	4085d4 <feof@plt+0x69b4>
  4085c0:	str	w25, [sp, #152]
  4085c4:	str	x24, [sp, #120]
  4085c8:	b	4085d4 <feof@plt+0x69b4>
  4085cc:	mov	w0, #0x1                   	// #1
  4085d0:	str	w0, [sp, #148]
  4085d4:	add	w25, w25, #0x1
  4085d8:	ldr	x21, [x24, #32]!
  4085dc:	cbz	x21, 408630 <feof@plt+0x6a10>
  4085e0:	mov	x2, x27
  4085e4:	ldr	x1, [sp, #104]
  4085e8:	mov	x0, x21
  4085ec:	bl	401a00 <strncmp@plt>
  4085f0:	cbnz	w0, 4085d4 <feof@plt+0x69b4>
  4085f4:	mov	x0, x21
  4085f8:	bl	401860 <strlen@plt>
  4085fc:	cmp	w27, w0
  408600:	b.eq	40870c <feof@plt+0x6aec>  // b.none
  408604:	ldr	x0, [sp, #120]
  408608:	cbz	x0, 4085c0 <feof@plt+0x69a0>
  40860c:	ldr	w1, [sp, #128]
  408610:	cbnz	w1, 4085cc <feof@plt+0x69ac>
  408614:	ldr	w1, [x0, #8]
  408618:	ldr	w0, [x24, #8]
  40861c:	cmp	w1, w0
  408620:	b.eq	408580 <feof@plt+0x6960>  // b.none
  408624:	mov	w0, #0x1                   	// #1
  408628:	str	w0, [sp, #148]
  40862c:	b	4085d4 <feof@plt+0x69b4>
  408630:	ldr	w0, [sp, #148]
  408634:	cbnz	w0, 4086b0 <feof@plt+0x6a90>
  408638:	ldr	x2, [sp, #120]
  40863c:	cbz	x2, 408868 <feof@plt+0x6c48>
  408640:	ldr	w0, [sp, #156]
  408644:	add	w0, w0, #0x1
  408648:	str	w0, [x19]
  40864c:	ldrb	w1, [x26]
  408650:	cbz	w1, 4087ac <feof@plt+0x6b8c>
  408654:	ldr	w0, [x2, #8]
  408658:	cbz	w0, 408718 <feof@plt+0x6af8>
  40865c:	add	x26, x26, #0x1
  408660:	str	x26, [x19, #16]
  408664:	ldr	x20, [sp, #104]
  408668:	mov	x0, x20
  40866c:	bl	401860 <strlen@plt>
  408670:	add	x0, x20, x0
  408674:	str	x0, [x19, #32]
  408678:	ldr	x0, [sp, #136]
  40867c:	cbz	x0, 408688 <feof@plt+0x6a68>
  408680:	ldr	w1, [sp, #152]
  408684:	str	w1, [x0]
  408688:	ldr	x1, [sp, #120]
  40868c:	ldr	x0, [x1, #16]
  408690:	cbz	x0, 408850 <feof@plt+0x6c30>
  408694:	ldr	w1, [x1, #24]
  408698:	str	w1, [x0]
  40869c:	mov	w0, #0x0                   	// #0
  4086a0:	ldp	x21, x22, [sp, #32]
  4086a4:	ldp	x23, x24, [sp, #48]
  4086a8:	ldp	x25, x26, [sp, #64]
  4086ac:	b	408dbc <feof@plt+0x719c>
  4086b0:	cbnz	w28, 4086ec <feof@plt+0x6acc>
  4086b4:	ldr	x20, [x19, #32]
  4086b8:	mov	x0, x20
  4086bc:	bl	401860 <strlen@plt>
  4086c0:	add	x20, x20, x0
  4086c4:	str	x20, [x19, #32]
  4086c8:	ldr	w0, [x19]
  4086cc:	add	w0, w0, #0x1
  4086d0:	str	w0, [x19]
  4086d4:	str	wzr, [x19, #8]
  4086d8:	mov	w0, #0x3f                  	// #63
  4086dc:	ldp	x21, x22, [sp, #32]
  4086e0:	ldp	x23, x24, [sp, #48]
  4086e4:	ldp	x25, x26, [sp, #64]
  4086e8:	b	408dbc <feof@plt+0x719c>
  4086ec:	ldr	x3, [sp, #160]
  4086f0:	ldr	x2, [x22]
  4086f4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4086f8:	add	x1, x1, #0x688
  4086fc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408700:	ldr	x0, [x0, #3744]
  408704:	bl	401870 <fprintf@plt>
  408708:	b	4086b4 <feof@plt+0x6a94>
  40870c:	str	w25, [sp, #152]
  408710:	str	x24, [sp, #120]
  408714:	b	408638 <feof@plt+0x6a18>
  408718:	cbz	w28, 408754 <feof@plt+0x6b34>
  40871c:	ldr	x0, [sp, #176]
  408720:	ldr	x0, [x22, x0, lsl #3]
  408724:	ldrb	w1, [x0, #1]
  408728:	cmp	w1, #0x2d
  40872c:	b.eq	408788 <feof@plt+0x6b68>  // b.none
  408730:	ldr	x1, [sp, #120]
  408734:	ldr	x4, [x1]
  408738:	ldrb	w3, [x0]
  40873c:	ldr	x2, [x22]
  408740:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408744:	add	x1, x1, #0x6d8
  408748:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40874c:	ldr	x0, [x0, #3744]
  408750:	bl	401870 <fprintf@plt>
  408754:	ldr	x20, [x19, #32]
  408758:	mov	x0, x20
  40875c:	bl	401860 <strlen@plt>
  408760:	add	x20, x20, x0
  408764:	str	x20, [x19, #32]
  408768:	ldr	x0, [sp, #120]
  40876c:	ldr	w0, [x0, #24]
  408770:	str	w0, [x19, #8]
  408774:	mov	w0, #0x3f                  	// #63
  408778:	ldp	x21, x22, [sp, #32]
  40877c:	ldp	x23, x24, [sp, #48]
  408780:	ldp	x25, x26, [sp, #64]
  408784:	b	408dbc <feof@plt+0x719c>
  408788:	ldr	x0, [sp, #120]
  40878c:	ldr	x3, [x0]
  408790:	ldr	x2, [x22]
  408794:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408798:	add	x1, x1, #0x6a8
  40879c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4087a0:	ldr	x0, [x0, #3744]
  4087a4:	bl	401870 <fprintf@plt>
  4087a8:	b	408754 <feof@plt+0x6b34>
  4087ac:	ldr	x1, [sp, #120]
  4087b0:	ldr	w1, [x1, #8]
  4087b4:	cmp	w1, #0x1
  4087b8:	b.ne	408664 <feof@plt+0x6a44>  // b.any
  4087bc:	cmp	w0, w20
  4087c0:	b.ge	4087e4 <feof@plt+0x6bc4>  // b.tcont
  4087c4:	ldr	w0, [sp, #156]
  4087c8:	add	w0, w0, #0x2
  4087cc:	str	w0, [x19]
  4087d0:	ldr	x0, [sp, #168]
  4087d4:	add	x22, x22, x0
  4087d8:	ldr	x0, [x22, #8]
  4087dc:	str	x0, [x19, #16]
  4087e0:	b	408664 <feof@plt+0x6a44>
  4087e4:	cbnz	w28, 40882c <feof@plt+0x6c0c>
  4087e8:	ldr	x20, [x19, #32]
  4087ec:	mov	x0, x20
  4087f0:	bl	401860 <strlen@plt>
  4087f4:	add	x20, x20, x0
  4087f8:	str	x20, [x19, #32]
  4087fc:	ldr	x0, [sp, #120]
  408800:	ldr	w0, [x0, #24]
  408804:	str	w0, [x19, #8]
  408808:	ldrb	w0, [x23]
  40880c:	cmp	w0, #0x3a
  408810:	mov	w0, #0x3a                  	// #58
  408814:	mov	w21, #0x3f                  	// #63
  408818:	csel	w0, w0, w21, eq  // eq = none
  40881c:	ldp	x21, x22, [sp, #32]
  408820:	ldp	x23, x24, [sp, #48]
  408824:	ldp	x25, x26, [sp, #64]
  408828:	b	408dbc <feof@plt+0x719c>
  40882c:	ldr	x0, [sp, #176]
  408830:	ldr	x3, [x22, x0, lsl #3]
  408834:	ldr	x2, [x22]
  408838:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  40883c:	add	x1, x1, #0x708
  408840:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408844:	ldr	x0, [x0, #3744]
  408848:	bl	401870 <fprintf@plt>
  40884c:	b	4087e8 <feof@plt+0x6bc8>
  408850:	ldr	x0, [sp, #120]
  408854:	ldr	w0, [x0, #24]
  408858:	ldp	x21, x22, [sp, #32]
  40885c:	ldp	x23, x24, [sp, #48]
  408860:	ldp	x25, x26, [sp, #64]
  408864:	b	408dbc <feof@plt+0x719c>
  408868:	ldr	w0, [sp, #184]
  40886c:	cmp	w0, #0x2d
  408870:	ldr	w0, [sp, #128]
  408874:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408878:	b.eq	408894 <feof@plt+0x6c74>  // b.none
  40887c:	ldr	w1, [sp, #188]
  408880:	mov	x0, x23
  408884:	bl	4018f0 <strchr@plt>
  408888:	cbnz	x0, 4084b4 <feof@plt+0x6894>
  40888c:	cbnz	w28, 4088a4 <feof@plt+0x6c84>
  408890:	b	4088c8 <feof@plt+0x6ca8>
  408894:	cbz	w28, 4088c8 <feof@plt+0x6ca8>
  408898:	ldr	w0, [sp, #184]
  40889c:	cmp	w0, #0x2d
  4088a0:	b.eq	4088f8 <feof@plt+0x6cd8>  // b.none
  4088a4:	ldr	x4, [sp, #104]
  4088a8:	ldr	x0, [sp, #160]
  4088ac:	ldrb	w3, [x0]
  4088b0:	ldr	x2, [x22]
  4088b4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  4088b8:	add	x1, x1, #0x750
  4088bc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4088c0:	ldr	x0, [x0, #3744]
  4088c4:	bl	401870 <fprintf@plt>
  4088c8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  4088cc:	add	x0, x0, #0x478
  4088d0:	str	x0, [x19, #32]
  4088d4:	ldr	w0, [x19]
  4088d8:	add	w0, w0, #0x1
  4088dc:	str	w0, [x19]
  4088e0:	str	wzr, [x19, #8]
  4088e4:	mov	w0, #0x3f                  	// #63
  4088e8:	ldp	x21, x22, [sp, #32]
  4088ec:	ldp	x23, x24, [sp, #48]
  4088f0:	ldp	x25, x26, [sp, #64]
  4088f4:	b	408dbc <feof@plt+0x719c>
  4088f8:	ldr	x3, [sp, #104]
  4088fc:	ldr	x2, [x22]
  408900:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408904:	add	x1, x1, #0x730
  408908:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40890c:	ldr	x0, [x0, #3744]
  408910:	bl	401870 <fprintf@plt>
  408914:	b	4088c8 <feof@plt+0x6ca8>
  408918:	cbz	w28, 408940 <feof@plt+0x6d20>
  40891c:	ldr	w0, [x19, #44]
  408920:	cbz	w0, 408958 <feof@plt+0x6d38>
  408924:	mov	w3, w26
  408928:	ldr	x2, [x22]
  40892c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408930:	add	x1, x1, #0x770
  408934:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408938:	ldr	x0, [x0, #3744]
  40893c:	bl	401870 <fprintf@plt>
  408940:	str	w26, [x19, #8]
  408944:	mov	w0, #0x3f                  	// #63
  408948:	ldp	x21, x22, [sp, #32]
  40894c:	ldp	x23, x24, [sp, #48]
  408950:	ldp	x25, x26, [sp, #64]
  408954:	b	408dbc <feof@plt+0x719c>
  408958:	mov	w3, w26
  40895c:	ldr	x2, [x22]
  408960:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408964:	add	x1, x1, #0x790
  408968:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40896c:	ldr	x0, [x0, #3744]
  408970:	bl	401870 <fprintf@plt>
  408974:	b	408940 <feof@plt+0x6d20>
  408978:	ldrb	w1, [x0, #1]
  40897c:	cmp	w1, #0x3b
  408980:	b.ne	408500 <feof@plt+0x68e0>  // b.any
  408984:	ldrb	w0, [x24, #1]
  408988:	cbz	w0, 4089f8 <feof@plt+0x6dd8>
  40898c:	str	x25, [x19, #16]
  408990:	ldr	w0, [x19]
  408994:	add	w0, w0, #0x1
  408998:	str	w0, [x19]
  40899c:	ldr	x27, [x19, #16]
  4089a0:	str	x27, [x19, #32]
  4089a4:	ldrb	w24, [x27]
  4089a8:	cmp	w24, #0x3d
  4089ac:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  4089b0:	b.eq	408a60 <feof@plt+0x6e40>  // b.none
  4089b4:	mov	x26, x27
  4089b8:	ldrb	w24, [x26, #1]!
  4089bc:	cmp	w24, #0x3d
  4089c0:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  4089c4:	b.ne	4089b8 <feof@plt+0x6d98>  // b.any
  4089c8:	ldr	x0, [sp, #112]
  4089cc:	ldr	x21, [x0]
  4089d0:	cbz	x21, 408c94 <feof@plt+0x7074>
  4089d4:	mov	w25, #0x0                   	// #0
  4089d8:	str	wzr, [sp, #152]
  4089dc:	str	wzr, [sp, #148]
  4089e0:	str	xzr, [sp, #120]
  4089e4:	sub	x0, x26, x27
  4089e8:	str	x0, [sp, #104]
  4089ec:	sub	w0, w26, w27
  4089f0:	str	x0, [sp, #128]
  4089f4:	b	408a88 <feof@plt+0x6e68>
  4089f8:	ldr	w0, [x19]
  4089fc:	cmp	w0, w20
  408a00:	b.eq	408a18 <feof@plt+0x6df8>  // b.none
  408a04:	add	w1, w0, #0x1
  408a08:	str	w1, [x19]
  408a0c:	ldr	x0, [x22, w0, sxtw #3]
  408a10:	str	x0, [x19, #16]
  408a14:	b	40899c <feof@plt+0x6d7c>
  408a18:	cbnz	w28, 408a40 <feof@plt+0x6e20>
  408a1c:	str	w26, [x19, #8]
  408a20:	ldrb	w0, [x23]
  408a24:	cmp	w0, #0x3a
  408a28:	mov	w21, #0x3f                  	// #63
  408a2c:	csel	w0, w0, w21, eq  // eq = none
  408a30:	ldp	x21, x22, [sp, #32]
  408a34:	ldp	x23, x24, [sp, #48]
  408a38:	ldp	x25, x26, [sp, #64]
  408a3c:	b	408dbc <feof@plt+0x719c>
  408a40:	mov	w3, w26
  408a44:	ldr	x2, [x22]
  408a48:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408a4c:	add	x1, x1, #0x7b0
  408a50:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a54:	ldr	x0, [x0, #3744]
  408a58:	bl	401870 <fprintf@plt>
  408a5c:	b	408a1c <feof@plt+0x6dfc>
  408a60:	mov	x26, x27
  408a64:	b	4089c8 <feof@plt+0x6da8>
  408a68:	str	w25, [sp, #152]
  408a6c:	ldr	x0, [sp, #112]
  408a70:	str	x0, [sp, #120]
  408a74:	add	w25, w25, #0x1
  408a78:	ldr	x0, [sp, #112]
  408a7c:	ldr	x21, [x0, #32]!
  408a80:	str	x0, [sp, #112]
  408a84:	cbz	x21, 408ac4 <feof@plt+0x6ea4>
  408a88:	ldr	x2, [sp, #104]
  408a8c:	mov	x1, x27
  408a90:	mov	x0, x21
  408a94:	bl	401a00 <strncmp@plt>
  408a98:	cbnz	w0, 408a74 <feof@plt+0x6e54>
  408a9c:	mov	x0, x21
  408aa0:	bl	401860 <strlen@plt>
  408aa4:	ldr	x1, [sp, #128]
  408aa8:	cmp	x1, x0
  408aac:	b.eq	408b8c <feof@plt+0x6f6c>  // b.none
  408ab0:	ldr	x0, [sp, #120]
  408ab4:	cbz	x0, 408a68 <feof@plt+0x6e48>
  408ab8:	mov	w0, #0x1                   	// #1
  408abc:	str	w0, [sp, #148]
  408ac0:	b	408a74 <feof@plt+0x6e54>
  408ac4:	ldr	w0, [sp, #148]
  408ac8:	cbnz	w0, 408b30 <feof@plt+0x6f10>
  408acc:	ldr	x0, [sp, #120]
  408ad0:	cbz	x0, 408c94 <feof@plt+0x7074>
  408ad4:	cbz	w24, 408bec <feof@plt+0x6fcc>
  408ad8:	ldr	w0, [x0, #8]
  408adc:	cbz	w0, 408b9c <feof@plt+0x6f7c>
  408ae0:	add	x26, x26, #0x1
  408ae4:	str	x26, [x19, #16]
  408ae8:	mov	x0, x27
  408aec:	bl	401860 <strlen@plt>
  408af0:	add	x27, x27, x0
  408af4:	str	x27, [x19, #32]
  408af8:	ldr	x0, [sp, #136]
  408afc:	cbz	x0, 408b08 <feof@plt+0x6ee8>
  408b00:	ldr	w1, [sp, #152]
  408b04:	str	w1, [x0]
  408b08:	ldr	x1, [sp, #120]
  408b0c:	ldr	x0, [x1, #16]
  408b10:	cbz	x0, 408c7c <feof@plt+0x705c>
  408b14:	ldr	w1, [x1, #24]
  408b18:	str	w1, [x0]
  408b1c:	mov	w0, #0x0                   	// #0
  408b20:	ldp	x21, x22, [sp, #32]
  408b24:	ldp	x23, x24, [sp, #48]
  408b28:	ldp	x25, x26, [sp, #64]
  408b2c:	b	408dbc <feof@plt+0x719c>
  408b30:	cbnz	w28, 408b68 <feof@plt+0x6f48>
  408b34:	ldr	x20, [x19, #32]
  408b38:	mov	x0, x20
  408b3c:	bl	401860 <strlen@plt>
  408b40:	add	x20, x20, x0
  408b44:	str	x20, [x19, #32]
  408b48:	ldr	w0, [x19]
  408b4c:	add	w0, w0, #0x1
  408b50:	str	w0, [x19]
  408b54:	mov	w0, #0x3f                  	// #63
  408b58:	ldp	x21, x22, [sp, #32]
  408b5c:	ldp	x23, x24, [sp, #48]
  408b60:	ldp	x25, x26, [sp, #64]
  408b64:	b	408dbc <feof@plt+0x719c>
  408b68:	ldrsw	x0, [x19]
  408b6c:	ldr	x3, [x22, x0, lsl #3]
  408b70:	ldr	x2, [x22]
  408b74:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408b78:	add	x1, x1, #0x7d8
  408b7c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408b80:	ldr	x0, [x0, #3744]
  408b84:	bl	401870 <fprintf@plt>
  408b88:	b	408b34 <feof@plt+0x6f14>
  408b8c:	str	w25, [sp, #152]
  408b90:	ldr	x0, [sp, #112]
  408b94:	str	x0, [sp, #120]
  408b98:	b	408acc <feof@plt+0x6eac>
  408b9c:	cbnz	w28, 408bc8 <feof@plt+0x6fa8>
  408ba0:	ldr	x20, [x19, #32]
  408ba4:	mov	x0, x20
  408ba8:	bl	401860 <strlen@plt>
  408bac:	add	x20, x20, x0
  408bb0:	str	x20, [x19, #32]
  408bb4:	mov	w0, #0x3f                  	// #63
  408bb8:	ldp	x21, x22, [sp, #32]
  408bbc:	ldp	x23, x24, [sp, #48]
  408bc0:	ldp	x25, x26, [sp, #64]
  408bc4:	b	408dbc <feof@plt+0x719c>
  408bc8:	ldr	x0, [sp, #120]
  408bcc:	ldr	x3, [x0]
  408bd0:	ldr	x2, [x22]
  408bd4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408bd8:	add	x1, x1, #0x800
  408bdc:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408be0:	ldr	x0, [x0, #3744]
  408be4:	bl	401870 <fprintf@plt>
  408be8:	b	408ba0 <feof@plt+0x6f80>
  408bec:	ldr	x0, [sp, #120]
  408bf0:	ldr	w0, [x0, #8]
  408bf4:	cmp	w0, #0x1
  408bf8:	b.ne	408ae8 <feof@plt+0x6ec8>  // b.any
  408bfc:	ldr	w0, [x19]
  408c00:	cmp	w0, w20
  408c04:	b.ge	408c1c <feof@plt+0x6ffc>  // b.tcont
  408c08:	add	w1, w0, #0x1
  408c0c:	str	w1, [x19]
  408c10:	ldr	x0, [x22, w0, sxtw #3]
  408c14:	str	x0, [x19, #16]
  408c18:	b	408ae8 <feof@plt+0x6ec8>
  408c1c:	cbnz	w28, 408c58 <feof@plt+0x7038>
  408c20:	ldr	x20, [x19, #32]
  408c24:	mov	x0, x20
  408c28:	bl	401860 <strlen@plt>
  408c2c:	add	x20, x20, x0
  408c30:	str	x20, [x19, #32]
  408c34:	ldrb	w0, [x23]
  408c38:	cmp	w0, #0x3a
  408c3c:	mov	w0, #0x3a                  	// #58
  408c40:	mov	w21, #0x3f                  	// #63
  408c44:	csel	w0, w0, w21, eq  // eq = none
  408c48:	ldp	x21, x22, [sp, #32]
  408c4c:	ldp	x23, x24, [sp, #48]
  408c50:	ldp	x25, x26, [sp, #64]
  408c54:	b	408dbc <feof@plt+0x719c>
  408c58:	add	x0, x22, w0, sxtw #3
  408c5c:	ldur	x3, [x0, #-8]
  408c60:	ldr	x2, [x22]
  408c64:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408c68:	add	x1, x1, #0x708
  408c6c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408c70:	ldr	x0, [x0, #3744]
  408c74:	bl	401870 <fprintf@plt>
  408c78:	b	408c20 <feof@plt+0x7000>
  408c7c:	ldr	x0, [sp, #120]
  408c80:	ldr	w0, [x0, #24]
  408c84:	ldp	x21, x22, [sp, #32]
  408c88:	ldp	x23, x24, [sp, #48]
  408c8c:	ldp	x25, x26, [sp, #64]
  408c90:	b	408dbc <feof@plt+0x719c>
  408c94:	str	xzr, [x19, #32]
  408c98:	mov	w0, #0x57                  	// #87
  408c9c:	ldp	x21, x22, [sp, #32]
  408ca0:	ldp	x23, x24, [sp, #48]
  408ca4:	ldp	x25, x26, [sp, #64]
  408ca8:	b	408dbc <feof@plt+0x719c>
  408cac:	ldrb	w0, [x0, #2]
  408cb0:	cmp	w0, #0x3a
  408cb4:	b.eq	408cd8 <feof@plt+0x70b8>  // b.none
  408cb8:	ldrb	w0, [x24, #1]
  408cbc:	cbz	w0, 408d00 <feof@plt+0x70e0>
  408cc0:	str	x25, [x19, #16]
  408cc4:	ldr	w0, [x19]
  408cc8:	add	w0, w0, #0x1
  408ccc:	str	w0, [x19]
  408cd0:	str	xzr, [x19, #32]
  408cd4:	b	40850c <feof@plt+0x68ec>
  408cd8:	ldrb	w0, [x24, #1]
  408cdc:	cbz	w0, 408cf8 <feof@plt+0x70d8>
  408ce0:	str	x25, [x19, #16]
  408ce4:	ldr	w0, [x19]
  408ce8:	add	w0, w0, #0x1
  408cec:	str	w0, [x19]
  408cf0:	str	xzr, [x19, #32]
  408cf4:	b	40850c <feof@plt+0x68ec>
  408cf8:	str	xzr, [x19, #16]
  408cfc:	b	408cf0 <feof@plt+0x70d0>
  408d00:	ldr	w0, [x19]
  408d04:	cmp	w0, w20
  408d08:	b.eq	408d20 <feof@plt+0x7100>  // b.none
  408d0c:	add	w1, w0, #0x1
  408d10:	str	w1, [x19]
  408d14:	ldr	x0, [x22, w0, sxtw #3]
  408d18:	str	x0, [x19, #16]
  408d1c:	b	408cd0 <feof@plt+0x70b0>
  408d20:	cbnz	w28, 408d3c <feof@plt+0x711c>
  408d24:	str	w26, [x19, #8]
  408d28:	ldrb	w21, [x23]
  408d2c:	cmp	w21, #0x3a
  408d30:	mov	w0, #0x3f                  	// #63
  408d34:	csel	w21, w21, w0, eq  // eq = none
  408d38:	b	408cd0 <feof@plt+0x70b0>
  408d3c:	mov	w3, w26
  408d40:	ldr	x2, [x22]
  408d44:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  408d48:	add	x1, x1, #0x7b0
  408d4c:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408d50:	ldr	x0, [x0, #3744]
  408d54:	bl	401870 <fprintf@plt>
  408d58:	b	408d24 <feof@plt+0x7104>
  408d5c:	mov	w0, #0xffffffff            	// #-1
  408d60:	b	408dbc <feof@plt+0x719c>
  408d64:	mov	w0, #0xffffffff            	// #-1
  408d68:	ldp	x21, x22, [sp, #32]
  408d6c:	ldp	x23, x24, [sp, #48]
  408d70:	ldp	x25, x26, [sp, #64]
  408d74:	b	408dbc <feof@plt+0x719c>
  408d78:	mov	w0, #0xffffffff            	// #-1
  408d7c:	ldp	x21, x22, [sp, #32]
  408d80:	ldp	x23, x24, [sp, #48]
  408d84:	b	408dbc <feof@plt+0x719c>
  408d88:	ldrb	w0, [x24]
  408d8c:	cmp	w0, #0x2d
  408d90:	b.eq	408434 <feof@plt+0x6814>  // b.none
  408d94:	ldr	w0, [x19, #40]
  408d98:	cbz	w0, 408d64 <feof@plt+0x7144>
  408d9c:	add	w21, w21, #0x1
  408da0:	str	w21, [x19]
  408da4:	ldr	x0, [x22, x25, lsl #3]
  408da8:	str	x0, [x19, #16]
  408dac:	mov	w0, #0x1                   	// #1
  408db0:	ldp	x21, x22, [sp, #32]
  408db4:	ldp	x23, x24, [sp, #48]
  408db8:	ldp	x25, x26, [sp, #64]
  408dbc:	ldp	x19, x20, [sp, #16]
  408dc0:	ldp	x27, x28, [sp, #80]
  408dc4:	ldp	x29, x30, [sp], #192
  408dc8:	ret
  408dcc:	stp	x29, x30, [sp, #-48]!
  408dd0:	mov	x29, sp
  408dd4:	stp	x19, x20, [sp, #16]
  408dd8:	stp	x21, x22, [sp, #32]
  408ddc:	adrp	x21, 425000 <stderr@@GLIBC_2.17+0x160>
  408de0:	add	x19, x21, #0x18
  408de4:	adrp	x20, 423000 <_Znam@GLIBCXX_3.4>
  408de8:	add	x22, x20, #0x26c
  408dec:	ldr	w7, [x20, #620]
  408df0:	str	w7, [x21, #24]
  408df4:	ldr	w7, [x22, #4]
  408df8:	str	w7, [x19, #4]
  408dfc:	mov	x7, x19
  408e00:	bl	4081fc <feof@plt+0x65dc>
  408e04:	ldr	w1, [x21, #24]
  408e08:	str	w1, [x20, #620]
  408e0c:	ldr	x2, [x19, #16]
  408e10:	adrp	x1, 427000 <stderr@@GLIBC_2.17+0x2160>
  408e14:	str	x2, [x1, #16]
  408e18:	ldr	w1, [x19, #8]
  408e1c:	str	w1, [x22, #8]
  408e20:	ldp	x19, x20, [sp, #16]
  408e24:	ldp	x21, x22, [sp, #32]
  408e28:	ldp	x29, x30, [sp], #48
  408e2c:	ret
  408e30:	stp	x29, x30, [sp, #-16]!
  408e34:	mov	x29, sp
  408e38:	mov	w6, #0x1                   	// #1
  408e3c:	mov	w5, #0x0                   	// #0
  408e40:	mov	x4, #0x0                   	// #0
  408e44:	mov	x3, #0x0                   	// #0
  408e48:	bl	408dcc <feof@plt+0x71ac>
  408e4c:	ldp	x29, x30, [sp], #16
  408e50:	ret
  408e54:	stp	x29, x30, [sp, #-16]!
  408e58:	mov	x29, sp
  408e5c:	mov	w6, #0x0                   	// #0
  408e60:	mov	w5, #0x0                   	// #0
  408e64:	bl	408dcc <feof@plt+0x71ac>
  408e68:	ldp	x29, x30, [sp], #16
  408e6c:	ret
  408e70:	stp	x29, x30, [sp, #-16]!
  408e74:	mov	x29, sp
  408e78:	mov	x7, x5
  408e7c:	mov	w6, #0x0                   	// #0
  408e80:	mov	w5, #0x0                   	// #0
  408e84:	bl	4081fc <feof@plt+0x65dc>
  408e88:	ldp	x29, x30, [sp], #16
  408e8c:	ret
  408e90:	stp	x29, x30, [sp, #-16]!
  408e94:	mov	x29, sp
  408e98:	mov	w6, #0x0                   	// #0
  408e9c:	mov	w5, #0x1                   	// #1
  408ea0:	bl	408dcc <feof@plt+0x71ac>
  408ea4:	ldp	x29, x30, [sp], #16
  408ea8:	ret
  408eac:	stp	x29, x30, [sp, #-16]!
  408eb0:	mov	x29, sp
  408eb4:	mov	x7, x5
  408eb8:	mov	w6, #0x0                   	// #0
  408ebc:	mov	w5, #0x1                   	// #1
  408ec0:	bl	4081fc <feof@plt+0x65dc>
  408ec4:	ldp	x29, x30, [sp], #16
  408ec8:	ret
  408ecc:	stp	x29, x30, [sp, #-32]!
  408ed0:	mov	x29, sp
  408ed4:	stp	x19, x20, [sp, #16]
  408ed8:	mov	x20, x0
  408edc:	ldr	w0, [x0, #8]
  408ee0:	cbz	w0, 408f08 <feof@plt+0x72e8>
  408ee4:	mov	w19, #0x0                   	// #0
  408ee8:	ldr	x1, [x20]
  408eec:	ubfiz	x0, x19, #4, #32
  408ef0:	ldr	x0, [x1, x0]
  408ef4:	bl	4018e0 <free@plt>
  408ef8:	add	w19, w19, #0x1
  408efc:	ldr	w0, [x20, #8]
  408f00:	cmp	w0, w19
  408f04:	b.hi	408ee8 <feof@plt+0x72c8>  // b.pmore
  408f08:	ldr	x0, [x20]
  408f0c:	cbz	x0, 408f14 <feof@plt+0x72f4>
  408f10:	bl	401a70 <_ZdaPv@plt>
  408f14:	ldp	x19, x20, [sp, #16]
  408f18:	ldp	x29, x30, [sp], #32
  408f1c:	ret
  408f20:	str	xzr, [x0]
  408f24:	str	xzr, [x0, #8]
  408f28:	ret
  408f2c:	stp	x29, x30, [sp, #-32]!
  408f30:	mov	x29, sp
  408f34:	str	x19, [sp, #16]
  408f38:	mov	x19, x0
  408f3c:	mov	w0, #0x11                  	// #17
  408f40:	str	w0, [x19, #8]
  408f44:	mov	x0, #0x110                 	// #272
  408f48:	bl	4017e0 <_Znam@plt>
  408f4c:	mov	x1, x0
  408f50:	add	x2, x0, #0x110
  408f54:	str	xzr, [x1]
  408f58:	str	xzr, [x1, #8]
  408f5c:	add	x1, x1, #0x10
  408f60:	cmp	x1, x2
  408f64:	b.ne	408f54 <feof@plt+0x7334>  // b.any
  408f68:	str	x0, [x19]
  408f6c:	str	wzr, [x19, #12]
  408f70:	ldr	x19, [sp, #16]
  408f74:	ldp	x29, x30, [sp], #32
  408f78:	ret
  408f7c:	stp	x29, x30, [sp, #-96]!
  408f80:	mov	x29, sp
  408f84:	stp	x19, x20, [sp, #16]
  408f88:	stp	x21, x22, [sp, #32]
  408f8c:	stp	x23, x24, [sp, #48]
  408f90:	stp	x25, x26, [sp, #64]
  408f94:	stp	x27, x28, [sp, #80]
  408f98:	mov	x24, x0
  408f9c:	mov	x23, x1
  408fa0:	mov	x27, x2
  408fa4:	cbz	x1, 409060 <feof@plt+0x7440>
  408fa8:	mov	x0, x23
  408fac:	bl	40a590 <_ZdlPvm@@Base+0x2c4>
  408fb0:	mov	x26, x0
  408fb4:	ldr	w25, [x24, #8]
  408fb8:	mov	w0, w25
  408fbc:	udiv	x19, x26, x0
  408fc0:	msub	x19, x19, x0, x26
  408fc4:	mov	w20, w19
  408fc8:	ldr	x21, [x24]
  408fcc:	lsl	x19, x19, #4
  408fd0:	add	x28, x21, x19
  408fd4:	ldr	x0, [x21, x19]
  408fd8:	cbz	x0, 40900c <feof@plt+0x73ec>
  408fdc:	sub	w22, w25, #0x1
  408fe0:	mov	x1, x23
  408fe4:	bl	401b20 <strcmp@plt>
  408fe8:	cbz	w0, 409074 <feof@plt+0x7454>
  408fec:	sub	w19, w20, #0x1
  408ff0:	cmp	w20, #0x0
  408ff4:	csel	w20, w19, w22, ne  // ne = any
  408ff8:	csel	w19, w19, w22, ne  // ne = any
  408ffc:	lsl	x19, x19, #4
  409000:	add	x28, x21, x19
  409004:	ldr	x0, [x21, x19]
  409008:	cbnz	x0, 408fe0 <feof@plt+0x73c0>
  40900c:	cbz	x27, 4091d8 <feof@plt+0x75b8>
  409010:	ldr	w0, [x24, #12]
  409014:	cmp	w25, w0, lsl #2
  409018:	b.ls	4090a0 <feof@plt+0x7480>  // b.plast
  40901c:	mov	x0, x23
  409020:	bl	401860 <strlen@plt>
  409024:	add	x0, x0, #0x1
  409028:	bl	401b50 <malloc@plt>
  40902c:	mov	x19, x0
  409030:	mov	x1, x23
  409034:	bl	401950 <strcpy@plt>
  409038:	ubfiz	x20, x20, #4, #32
  40903c:	ldr	x0, [x24]
  409040:	str	x19, [x0, x20]
  409044:	ldr	x0, [x24]
  409048:	add	x20, x0, x20
  40904c:	str	x27, [x20, #8]
  409050:	ldr	w0, [x24, #12]
  409054:	add	w0, w0, #0x1
  409058:	str	w0, [x24, #12]
  40905c:	b	409080 <feof@plt+0x7460>
  409060:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  409064:	add	x1, x1, #0x830
  409068:	mov	w0, #0x1f                  	// #31
  40906c:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  409070:	b	408fa8 <feof@plt+0x7388>
  409074:	str	x27, [x28, #8]
  409078:	ldr	x0, [x24]
  40907c:	ldr	x19, [x0, x19]
  409080:	mov	x0, x19
  409084:	ldp	x19, x20, [sp, #16]
  409088:	ldp	x21, x22, [sp, #32]
  40908c:	ldp	x23, x24, [sp, #48]
  409090:	ldp	x25, x26, [sp, #64]
  409094:	ldp	x27, x28, [sp, #80]
  409098:	ldp	x29, x30, [sp], #96
  40909c:	ret
  4090a0:	mov	w0, w25
  4090a4:	bl	40a604 <_ZdlPvm@@Base+0x338>
  4090a8:	str	w0, [x24, #8]
  4090ac:	mov	w19, w0
  4090b0:	ubfiz	x0, x0, #4, #32
  4090b4:	bl	4017e0 <_Znam@plt>
  4090b8:	subs	x2, x19, #0x1
  4090bc:	b.mi	4090d8 <feof@plt+0x74b8>  // b.first
  4090c0:	mov	x1, x0
  4090c4:	str	xzr, [x1]
  4090c8:	str	xzr, [x1, #8]
  4090cc:	add	x1, x1, #0x10
  4090d0:	subs	x2, x2, #0x1
  4090d4:	b.pl	4090c4 <feof@plt+0x74a4>  // b.nfrst
  4090d8:	str	x0, [x24]
  4090dc:	cbz	w25, 409184 <feof@plt+0x7564>
  4090e0:	mov	x19, x21
  4090e4:	sub	w20, w25, #0x1
  4090e8:	add	x0, x21, #0x10
  4090ec:	add	x20, x0, x20, lsl #4
  4090f0:	b	409168 <feof@plt+0x7548>
  4090f4:	bl	40a590 <_ZdlPvm@@Base+0x2c4>
  4090f8:	ldr	w2, [x24, #8]
  4090fc:	mov	w3, w2
  409100:	udiv	x1, x0, x3
  409104:	msub	x0, x1, x3, x0
  409108:	mov	w1, w0
  40910c:	ldr	x3, [x24]
  409110:	lsl	x0, x0, #4
  409114:	add	x5, x3, x0
  409118:	ldr	x4, [x3, x0]
  40911c:	cbz	x4, 409144 <feof@plt+0x7524>
  409120:	sub	w2, w2, #0x1
  409124:	sub	w0, w1, #0x1
  409128:	cmp	w1, #0x0
  40912c:	csel	w1, w0, w2, ne  // ne = any
  409130:	csel	w0, w0, w2, ne  // ne = any
  409134:	lsl	x0, x0, #4
  409138:	add	x5, x3, x0
  40913c:	ldr	x4, [x3, x0]
  409140:	cbnz	x4, 409124 <feof@plt+0x7504>
  409144:	ldr	x1, [x22]
  409148:	str	x1, [x5]
  40914c:	ldr	x2, [x22, #8]
  409150:	ldr	x1, [x24]
  409154:	add	x0, x1, x0
  409158:	str	x2, [x0, #8]
  40915c:	add	x19, x19, #0x10
  409160:	cmp	x19, x20
  409164:	b.eq	409184 <feof@plt+0x7564>  // b.none
  409168:	mov	x22, x19
  40916c:	ldr	x0, [x19]
  409170:	cbz	x0, 40915c <feof@plt+0x753c>
  409174:	ldr	x1, [x19, #8]
  409178:	cbnz	x1, 4090f4 <feof@plt+0x74d4>
  40917c:	bl	4018e0 <free@plt>
  409180:	b	40915c <feof@plt+0x753c>
  409184:	ldr	w1, [x24, #8]
  409188:	mov	w2, w1
  40918c:	udiv	x0, x26, x2
  409190:	msub	x26, x0, x2, x26
  409194:	mov	w20, w26
  409198:	ldr	x2, [x24]
  40919c:	lsl	x26, x26, #4
  4091a0:	ldr	x0, [x2, x26]
  4091a4:	cbz	x0, 4091c8 <feof@plt+0x75a8>
  4091a8:	sub	w1, w1, #0x1
  4091ac:	sub	w0, w20, #0x1
  4091b0:	cmp	w20, #0x0
  4091b4:	csel	w20, w0, w1, ne  // ne = any
  4091b8:	csel	w0, w0, w1, ne  // ne = any
  4091bc:	lsl	x0, x0, #4
  4091c0:	ldr	x0, [x2, x0]
  4091c4:	cbnz	x0, 4091ac <feof@plt+0x758c>
  4091c8:	cbz	x21, 40901c <feof@plt+0x73fc>
  4091cc:	mov	x0, x21
  4091d0:	bl	401a70 <_ZdaPv@plt>
  4091d4:	b	40901c <feof@plt+0x73fc>
  4091d8:	mov	x19, x27
  4091dc:	b	409080 <feof@plt+0x7460>
  4091e0:	stp	x29, x30, [sp, #-64]!
  4091e4:	mov	x29, sp
  4091e8:	stp	x19, x20, [sp, #16]
  4091ec:	stp	x21, x22, [sp, #32]
  4091f0:	str	x23, [sp, #48]
  4091f4:	mov	x21, x0
  4091f8:	mov	x22, x1
  4091fc:	cbz	x1, 409264 <feof@plt+0x7644>
  409200:	mov	x0, x22
  409204:	bl	40a590 <_ZdlPvm@@Base+0x2c4>
  409208:	ldr	w20, [x21, #8]
  40920c:	mov	w2, w20
  409210:	udiv	x1, x0, x2
  409214:	msub	x1, x1, x2, x0
  409218:	mov	w19, w1
  40921c:	ldr	x21, [x21]
  409220:	lsl	x0, x1, #4
  409224:	add	x23, x21, x0
  409228:	ldr	x0, [x21, x0]
  40922c:	cbz	x0, 40927c <feof@plt+0x765c>
  409230:	sub	w20, w20, #0x1
  409234:	mov	x1, x22
  409238:	bl	401b20 <strcmp@plt>
  40923c:	cbz	w0, 409278 <feof@plt+0x7658>
  409240:	sub	w0, w19, #0x1
  409244:	cmp	w19, #0x0
  409248:	csel	w19, w0, w20, ne  // ne = any
  40924c:	csel	w0, w0, w20, ne  // ne = any
  409250:	lsl	x0, x0, #4
  409254:	add	x23, x21, x0
  409258:	ldr	x0, [x21, x0]
  40925c:	cbnz	x0, 409234 <feof@plt+0x7614>
  409260:	b	40927c <feof@plt+0x765c>
  409264:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  409268:	add	x1, x1, #0x830
  40926c:	mov	w0, #0x1f                  	// #31
  409270:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  409274:	b	409200 <feof@plt+0x75e0>
  409278:	ldr	x0, [x23, #8]
  40927c:	ldp	x19, x20, [sp, #16]
  409280:	ldp	x21, x22, [sp, #32]
  409284:	ldr	x23, [sp, #48]
  409288:	ldp	x29, x30, [sp], #64
  40928c:	ret
  409290:	stp	x29, x30, [sp, #-80]!
  409294:	mov	x29, sp
  409298:	stp	x19, x20, [sp, #16]
  40929c:	stp	x21, x22, [sp, #32]
  4092a0:	stp	x23, x24, [sp, #48]
  4092a4:	stp	x25, x26, [sp, #64]
  4092a8:	mov	x25, x0
  4092ac:	mov	x26, x1
  4092b0:	ldr	x23, [x1]
  4092b4:	cbz	x23, 409318 <feof@plt+0x76f8>
  4092b8:	mov	x0, x23
  4092bc:	bl	40a590 <_ZdlPvm@@Base+0x2c4>
  4092c0:	ldr	w22, [x25, #8]
  4092c4:	mov	w1, w22
  4092c8:	udiv	x19, x0, x1
  4092cc:	msub	x19, x19, x1, x0
  4092d0:	mov	w21, w19
  4092d4:	ldr	x24, [x25]
  4092d8:	lsl	x19, x19, #4
  4092dc:	ldr	x20, [x24, x19]
  4092e0:	cbz	x20, 40933c <feof@plt+0x771c>
  4092e4:	sub	w22, w22, #0x1
  4092e8:	mov	x1, x23
  4092ec:	mov	x0, x20
  4092f0:	bl	401b20 <strcmp@plt>
  4092f4:	cbz	w0, 40932c <feof@plt+0x770c>
  4092f8:	sub	w2, w21, #0x1
  4092fc:	cmp	w21, #0x0
  409300:	csel	w21, w2, w22, ne  // ne = any
  409304:	csel	w2, w2, w22, ne  // ne = any
  409308:	lsl	x19, x2, #4
  40930c:	ldr	x20, [x24, x19]
  409310:	cbnz	x20, 4092e8 <feof@plt+0x76c8>
  409314:	b	40933c <feof@plt+0x771c>
  409318:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x2d34>
  40931c:	add	x1, x1, #0x830
  409320:	mov	w0, #0x1f                  	// #31
  409324:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  409328:	b	4092b8 <feof@plt+0x7698>
  40932c:	str	x20, [x26]
  409330:	ldr	x0, [x25]
  409334:	add	x19, x0, x19
  409338:	ldr	x20, [x19, #8]
  40933c:	mov	x0, x20
  409340:	ldp	x19, x20, [sp, #16]
  409344:	ldp	x21, x22, [sp, #32]
  409348:	ldp	x23, x24, [sp, #48]
  40934c:	ldp	x25, x26, [sp, #64]
  409350:	ldp	x29, x30, [sp], #80
  409354:	ret
  409358:	str	x1, [x0]
  40935c:	str	wzr, [x0, #8]
  409360:	ret
  409364:	ldr	x3, [x0]
  409368:	ldr	w6, [x3, #8]
  40936c:	ldr	x7, [x3]
  409370:	ldr	w4, [x0, #8]
  409374:	cmp	w6, w4
  409378:	b.ls	4093dc <feof@plt+0x77bc>  // b.plast
  40937c:	add	w3, w4, #0x1
  409380:	ubfiz	x4, x4, #4, #32
  409384:	add	x4, x7, x4
  409388:	b	409390 <feof@plt+0x7770>
  40938c:	mov	w3, w5
  409390:	ldr	x5, [x4]
  409394:	cbnz	x5, 4093b4 <feof@plt+0x7794>
  409398:	str	w3, [x0, #8]
  40939c:	add	w5, w3, #0x1
  4093a0:	add	x4, x4, #0x10
  4093a4:	cmp	w3, w6
  4093a8:	b.ne	40938c <feof@plt+0x776c>  // b.any
  4093ac:	mov	w0, #0x0                   	// #0
  4093b0:	b	4093d8 <feof@plt+0x77b8>
  4093b4:	str	x5, [x1]
  4093b8:	ldr	w1, [x0, #8]
  4093bc:	add	x7, x7, x1, lsl #4
  4093c0:	ldr	x1, [x7, #8]
  4093c4:	str	x1, [x2]
  4093c8:	ldr	w1, [x0, #8]
  4093cc:	add	w1, w1, #0x1
  4093d0:	str	w1, [x0, #8]
  4093d4:	mov	w0, #0x1                   	// #1
  4093d8:	ret
  4093dc:	mov	w0, #0x0                   	// #0
  4093e0:	b	4093d8 <feof@plt+0x77b8>
  4093e4:	stp	x29, x30, [sp, #-48]!
  4093e8:	mov	x29, sp
  4093ec:	stp	x19, x20, [sp, #16]
  4093f0:	stp	x21, x22, [sp, #32]
  4093f4:	adrp	x19, 423000 <_Znam@GLIBCXX_3.4>
  4093f8:	add	x19, x19, #0x278
  4093fc:	add	x22, x19, #0x1, lsl #12
  409400:	add	x22, x22, #0xb00
  409404:	mov	x21, #0x8                   	// #8
  409408:	adrp	x20, 425000 <stderr@@GLIBC_2.17+0x160>
  40940c:	add	x20, x20, #0x50
  409410:	mov	x0, x21
  409414:	bl	4017e0 <_Znam@plt>
  409418:	mov	x2, x0
  40941c:	ldr	x0, [x19, #8]
  409420:	str	x0, [x2]
  409424:	ldr	x1, [x19], #16
  409428:	mov	x0, x20
  40942c:	bl	408f7c <feof@plt+0x735c>
  409430:	cmp	x19, x22
  409434:	b.ne	409410 <feof@plt+0x77f0>  // b.any
  409438:	ldp	x19, x20, [sp, #16]
  40943c:	ldp	x21, x22, [sp, #32]
  409440:	ldp	x29, x30, [sp], #48
  409444:	ret
  409448:	stp	x29, x30, [sp, #-16]!
  40944c:	mov	x29, sp
  409450:	mov	x1, x0
  409454:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  409458:	add	x0, x0, #0x50
  40945c:	bl	4091e0 <feof@plt+0x75c0>
  409460:	cbz	x0, 409468 <feof@plt+0x7848>
  409464:	ldr	x0, [x0]
  409468:	ldp	x29, x30, [sp], #16
  40946c:	ret
  409470:	stp	x29, x30, [sp, #-32]!
  409474:	mov	x29, sp
  409478:	str	x19, [sp, #16]
  40947c:	adrp	x19, 425000 <stderr@@GLIBC_2.17+0x160>
  409480:	add	x19, x19, #0x50
  409484:	mov	x0, x19
  409488:	bl	408f2c <feof@plt+0x730c>
  40948c:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  409490:	add	x2, x2, #0x230
  409494:	mov	x1, x19
  409498:	adrp	x0, 408000 <feof@plt+0x63e0>
  40949c:	add	x0, x0, #0xecc
  4094a0:	bl	401a40 <__cxa_atexit@plt>
  4094a4:	add	x0, x19, #0x10
  4094a8:	bl	4093e4 <feof@plt+0x77c4>
  4094ac:	ldr	x19, [sp, #16]
  4094b0:	ldp	x29, x30, [sp], #32
  4094b4:	ret
  4094b8:	mov	w2, w0
  4094bc:	tbz	w0, #31, 409510 <feof@plt+0x78f0>
  4094c0:	adrp	x3, 425000 <stderr@@GLIBC_2.17+0x160>
  4094c4:	add	x3, x3, #0x68
  4094c8:	add	x3, x3, #0x14
  4094cc:	mov	w6, #0x6667                	// #26215
  4094d0:	movk	w6, #0x6666, lsl #16
  4094d4:	mov	w5, #0x30                  	// #48
  4094d8:	mov	x4, x3
  4094dc:	smull	x1, w2, w6
  4094e0:	asr	x1, x1, #34
  4094e4:	sub	w1, w1, w2, asr #31
  4094e8:	add	w0, w1, w1, lsl #2
  4094ec:	sub	w2, w2, w0, lsl #1
  4094f0:	sub	w2, w5, w2
  4094f4:	strb	w2, [x3, #-1]!
  4094f8:	mov	w2, w1
  4094fc:	cbnz	w1, 4094d8 <feof@plt+0x78b8>
  409500:	sub	x0, x4, #0x2
  409504:	mov	w1, #0x2d                  	// #45
  409508:	sturb	w1, [x3, #-1]
  40950c:	ret
  409510:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  409514:	add	x0, x0, #0x68
  409518:	add	x0, x0, #0x14
  40951c:	mov	w4, #0x6667                	// #26215
  409520:	movk	w4, #0x6666, lsl #16
  409524:	smull	x1, w2, w4
  409528:	asr	x1, x1, #34
  40952c:	sub	w1, w1, w2, asr #31
  409530:	add	w3, w1, w1, lsl #2
  409534:	sub	w2, w2, w3, lsl #1
  409538:	add	w2, w2, #0x30
  40953c:	strb	w2, [x0, #-1]!
  409540:	mov	w2, w1
  409544:	cbnz	w1, 409524 <feof@plt+0x7904>
  409548:	b	40950c <feof@plt+0x78ec>
  40954c:	mov	w3, w0
  409550:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  409554:	add	x0, x0, #0x68
  409558:	add	x0, x0, #0x2c
  40955c:	mov	w4, #0xcccd                	// #52429
  409560:	movk	w4, #0xcccc, lsl #16
  409564:	umull	x1, w3, w4
  409568:	lsr	x1, x1, #35
  40956c:	add	w2, w1, w1, lsl #2
  409570:	sub	w2, w3, w2, lsl #1
  409574:	add	w2, w2, #0x30
  409578:	strb	w2, [x0, #-1]!
  40957c:	mov	w2, w3
  409580:	mov	w3, w1
  409584:	cmp	w2, #0x9
  409588:	b.hi	409564 <feof@plt+0x7944>  // b.pmore
  40958c:	ret
  409590:	str	xzr, [x0]
  409594:	str	xzr, [x0, #8]
  409598:	ret
  40959c:	stp	x29, x30, [sp, #-32]!
  4095a0:	mov	x29, sp
  4095a4:	str	x19, [sp, #16]
  4095a8:	mov	x19, x0
  4095ac:	mov	w0, #0x11                  	// #17
  4095b0:	str	w0, [x19, #8]
  4095b4:	mov	x0, #0x110                 	// #272
  4095b8:	bl	4017e0 <_Znam@plt>
  4095bc:	mov	x1, x0
  4095c0:	add	x2, x0, #0x110
  4095c4:	str	xzr, [x1]
  4095c8:	str	xzr, [x1, #8]
  4095cc:	add	x1, x1, #0x10
  4095d0:	cmp	x1, x2
  4095d4:	b.ne	4095c4 <feof@plt+0x79a4>  // b.any
  4095d8:	str	x0, [x19]
  4095dc:	str	wzr, [x19, #12]
  4095e0:	ldr	x19, [sp, #16]
  4095e4:	ldp	x29, x30, [sp], #32
  4095e8:	ret
  4095ec:	stp	x29, x30, [sp, #-32]!
  4095f0:	mov	x29, sp
  4095f4:	stp	x19, x20, [sp, #16]
  4095f8:	mov	x20, x0
  4095fc:	ldr	w0, [x0, #8]
  409600:	cbz	w0, 409628 <feof@plt+0x7a08>
  409604:	mov	w19, #0x0                   	// #0
  409608:	ldr	x1, [x20]
  40960c:	ubfiz	x0, x19, #4, #32
  409610:	ldr	x0, [x1, x0]
  409614:	bl	4018e0 <free@plt>
  409618:	add	w19, w19, #0x1
  40961c:	ldr	w0, [x20, #8]
  409620:	cmp	w0, w19
  409624:	b.hi	409608 <feof@plt+0x79e8>  // b.pmore
  409628:	ldr	x0, [x20]
  40962c:	cbz	x0, 409634 <feof@plt+0x7a14>
  409630:	bl	401a70 <_ZdaPv@plt>
  409634:	ldp	x19, x20, [sp, #16]
  409638:	ldp	x29, x30, [sp], #32
  40963c:	ret
  409640:	stp	x29, x30, [sp, #-96]!
  409644:	mov	x29, sp
  409648:	stp	x19, x20, [sp, #16]
  40964c:	stp	x21, x22, [sp, #32]
  409650:	stp	x23, x24, [sp, #48]
  409654:	stp	x25, x26, [sp, #64]
  409658:	stp	x27, x28, [sp, #80]
  40965c:	mov	x24, x0
  409660:	mov	x23, x1
  409664:	mov	x27, x2
  409668:	cbz	x1, 409724 <feof@plt+0x7b04>
  40966c:	mov	x0, x23
  409670:	bl	40a590 <_ZdlPvm@@Base+0x2c4>
  409674:	mov	x26, x0
  409678:	ldr	w25, [x24, #8]
  40967c:	mov	w0, w25
  409680:	udiv	x19, x26, x0
  409684:	msub	x19, x19, x0, x26
  409688:	mov	w20, w19
  40968c:	ldr	x21, [x24]
  409690:	lsl	x19, x19, #4
  409694:	add	x28, x21, x19
  409698:	ldr	x0, [x21, x19]
  40969c:	cbz	x0, 4096d0 <feof@plt+0x7ab0>
  4096a0:	sub	w22, w25, #0x1
  4096a4:	mov	x1, x23
  4096a8:	bl	401b20 <strcmp@plt>
  4096ac:	cbz	w0, 409738 <feof@plt+0x7b18>
  4096b0:	sub	w19, w20, #0x1
  4096b4:	cmp	w20, #0x0
  4096b8:	csel	w20, w19, w22, ne  // ne = any
  4096bc:	csel	w19, w19, w22, ne  // ne = any
  4096c0:	lsl	x19, x19, #4
  4096c4:	add	x28, x21, x19
  4096c8:	ldr	x0, [x21, x19]
  4096cc:	cbnz	x0, 4096a4 <feof@plt+0x7a84>
  4096d0:	cbz	x27, 40989c <feof@plt+0x7c7c>
  4096d4:	ldr	w0, [x24, #12]
  4096d8:	cmp	w25, w0, lsl #2
  4096dc:	b.ls	409764 <feof@plt+0x7b44>  // b.plast
  4096e0:	mov	x0, x23
  4096e4:	bl	401860 <strlen@plt>
  4096e8:	add	x0, x0, #0x1
  4096ec:	bl	401b50 <malloc@plt>
  4096f0:	mov	x19, x0
  4096f4:	mov	x1, x23
  4096f8:	bl	401950 <strcpy@plt>
  4096fc:	ubfiz	x20, x20, #4, #32
  409700:	ldr	x0, [x24]
  409704:	str	x19, [x0, x20]
  409708:	ldr	x0, [x24]
  40970c:	add	x20, x0, x20
  409710:	str	x27, [x20, #8]
  409714:	ldr	w0, [x24, #12]
  409718:	add	w0, w0, #0x1
  40971c:	str	w0, [x24, #12]
  409720:	b	409744 <feof@plt+0x7b24>
  409724:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  409728:	add	x1, x1, #0x218
  40972c:	mov	w0, #0x28                  	// #40
  409730:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  409734:	b	40966c <feof@plt+0x7a4c>
  409738:	str	x27, [x28, #8]
  40973c:	ldr	x0, [x24]
  409740:	ldr	x19, [x0, x19]
  409744:	mov	x0, x19
  409748:	ldp	x19, x20, [sp, #16]
  40974c:	ldp	x21, x22, [sp, #32]
  409750:	ldp	x23, x24, [sp, #48]
  409754:	ldp	x25, x26, [sp, #64]
  409758:	ldp	x27, x28, [sp, #80]
  40975c:	ldp	x29, x30, [sp], #96
  409760:	ret
  409764:	mov	w0, w25
  409768:	bl	40a604 <_ZdlPvm@@Base+0x338>
  40976c:	str	w0, [x24, #8]
  409770:	mov	w19, w0
  409774:	ubfiz	x0, x0, #4, #32
  409778:	bl	4017e0 <_Znam@plt>
  40977c:	subs	x2, x19, #0x1
  409780:	b.mi	40979c <feof@plt+0x7b7c>  // b.first
  409784:	mov	x1, x0
  409788:	str	xzr, [x1]
  40978c:	str	xzr, [x1, #8]
  409790:	add	x1, x1, #0x10
  409794:	subs	x2, x2, #0x1
  409798:	b.pl	409788 <feof@plt+0x7b68>  // b.nfrst
  40979c:	str	x0, [x24]
  4097a0:	cbz	w25, 409848 <feof@plt+0x7c28>
  4097a4:	mov	x19, x21
  4097a8:	sub	w20, w25, #0x1
  4097ac:	add	x0, x21, #0x10
  4097b0:	add	x20, x0, x20, lsl #4
  4097b4:	b	40982c <feof@plt+0x7c0c>
  4097b8:	bl	40a590 <_ZdlPvm@@Base+0x2c4>
  4097bc:	ldr	w2, [x24, #8]
  4097c0:	mov	w3, w2
  4097c4:	udiv	x1, x0, x3
  4097c8:	msub	x0, x1, x3, x0
  4097cc:	mov	w1, w0
  4097d0:	ldr	x3, [x24]
  4097d4:	lsl	x0, x0, #4
  4097d8:	add	x5, x3, x0
  4097dc:	ldr	x4, [x3, x0]
  4097e0:	cbz	x4, 409808 <feof@plt+0x7be8>
  4097e4:	sub	w2, w2, #0x1
  4097e8:	sub	w0, w1, #0x1
  4097ec:	cmp	w1, #0x0
  4097f0:	csel	w1, w0, w2, ne  // ne = any
  4097f4:	csel	w0, w0, w2, ne  // ne = any
  4097f8:	lsl	x0, x0, #4
  4097fc:	add	x5, x3, x0
  409800:	ldr	x4, [x3, x0]
  409804:	cbnz	x4, 4097e8 <feof@plt+0x7bc8>
  409808:	ldr	x1, [x22]
  40980c:	str	x1, [x5]
  409810:	ldr	x2, [x22, #8]
  409814:	ldr	x1, [x24]
  409818:	add	x0, x1, x0
  40981c:	str	x2, [x0, #8]
  409820:	add	x19, x19, #0x10
  409824:	cmp	x19, x20
  409828:	b.eq	409848 <feof@plt+0x7c28>  // b.none
  40982c:	mov	x22, x19
  409830:	ldr	x0, [x19]
  409834:	cbz	x0, 409820 <feof@plt+0x7c00>
  409838:	ldr	x1, [x19, #8]
  40983c:	cbnz	x1, 4097b8 <feof@plt+0x7b98>
  409840:	bl	4018e0 <free@plt>
  409844:	b	409820 <feof@plt+0x7c00>
  409848:	ldr	w1, [x24, #8]
  40984c:	mov	w2, w1
  409850:	udiv	x0, x26, x2
  409854:	msub	x26, x0, x2, x26
  409858:	mov	w20, w26
  40985c:	ldr	x2, [x24]
  409860:	lsl	x26, x26, #4
  409864:	ldr	x0, [x2, x26]
  409868:	cbz	x0, 40988c <feof@plt+0x7c6c>
  40986c:	sub	w1, w1, #0x1
  409870:	sub	w0, w20, #0x1
  409874:	cmp	w20, #0x0
  409878:	csel	w20, w0, w1, ne  // ne = any
  40987c:	csel	w0, w0, w1, ne  // ne = any
  409880:	lsl	x0, x0, #4
  409884:	ldr	x0, [x2, x0]
  409888:	cbnz	x0, 409870 <feof@plt+0x7c50>
  40988c:	cbz	x21, 4096e0 <feof@plt+0x7ac0>
  409890:	mov	x0, x21
  409894:	bl	401a70 <_ZdaPv@plt>
  409898:	b	4096e0 <feof@plt+0x7ac0>
  40989c:	mov	x19, x27
  4098a0:	b	409744 <feof@plt+0x7b24>
  4098a4:	stp	x29, x30, [sp, #-64]!
  4098a8:	mov	x29, sp
  4098ac:	stp	x19, x20, [sp, #16]
  4098b0:	stp	x21, x22, [sp, #32]
  4098b4:	str	x23, [sp, #48]
  4098b8:	mov	x21, x0
  4098bc:	mov	x22, x1
  4098c0:	cbz	x1, 409928 <feof@plt+0x7d08>
  4098c4:	mov	x0, x22
  4098c8:	bl	40a590 <_ZdlPvm@@Base+0x2c4>
  4098cc:	ldr	w20, [x21, #8]
  4098d0:	mov	w2, w20
  4098d4:	udiv	x1, x0, x2
  4098d8:	msub	x1, x1, x2, x0
  4098dc:	mov	w19, w1
  4098e0:	ldr	x21, [x21]
  4098e4:	lsl	x0, x1, #4
  4098e8:	add	x23, x21, x0
  4098ec:	ldr	x0, [x21, x0]
  4098f0:	cbz	x0, 409940 <feof@plt+0x7d20>
  4098f4:	sub	w20, w20, #0x1
  4098f8:	mov	x1, x22
  4098fc:	bl	401b20 <strcmp@plt>
  409900:	cbz	w0, 40993c <feof@plt+0x7d1c>
  409904:	sub	w0, w19, #0x1
  409908:	cmp	w19, #0x0
  40990c:	csel	w19, w0, w20, ne  // ne = any
  409910:	csel	w0, w0, w20, ne  // ne = any
  409914:	lsl	x0, x0, #4
  409918:	add	x23, x21, x0
  40991c:	ldr	x0, [x21, x0]
  409920:	cbnz	x0, 4098f8 <feof@plt+0x7cd8>
  409924:	b	409940 <feof@plt+0x7d20>
  409928:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40992c:	add	x1, x1, #0x218
  409930:	mov	w0, #0x28                  	// #40
  409934:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  409938:	b	4098c4 <feof@plt+0x7ca4>
  40993c:	ldr	x0, [x23, #8]
  409940:	ldp	x19, x20, [sp, #16]
  409944:	ldp	x21, x22, [sp, #32]
  409948:	ldr	x23, [sp, #48]
  40994c:	ldp	x29, x30, [sp], #64
  409950:	ret
  409954:	stp	x29, x30, [sp, #-80]!
  409958:	mov	x29, sp
  40995c:	stp	x19, x20, [sp, #16]
  409960:	stp	x21, x22, [sp, #32]
  409964:	stp	x23, x24, [sp, #48]
  409968:	stp	x25, x26, [sp, #64]
  40996c:	mov	x25, x0
  409970:	mov	x26, x1
  409974:	ldr	x23, [x1]
  409978:	cbz	x23, 4099dc <feof@plt+0x7dbc>
  40997c:	mov	x0, x23
  409980:	bl	40a590 <_ZdlPvm@@Base+0x2c4>
  409984:	ldr	w22, [x25, #8]
  409988:	mov	w1, w22
  40998c:	udiv	x19, x0, x1
  409990:	msub	x19, x19, x1, x0
  409994:	mov	w21, w19
  409998:	ldr	x24, [x25]
  40999c:	lsl	x19, x19, #4
  4099a0:	ldr	x20, [x24, x19]
  4099a4:	cbz	x20, 409a00 <feof@plt+0x7de0>
  4099a8:	sub	w22, w22, #0x1
  4099ac:	mov	x1, x23
  4099b0:	mov	x0, x20
  4099b4:	bl	401b20 <strcmp@plt>
  4099b8:	cbz	w0, 4099f0 <feof@plt+0x7dd0>
  4099bc:	sub	w2, w21, #0x1
  4099c0:	cmp	w21, #0x0
  4099c4:	csel	w21, w2, w22, ne  // ne = any
  4099c8:	csel	w2, w2, w22, ne  // ne = any
  4099cc:	lsl	x19, x2, #4
  4099d0:	ldr	x20, [x24, x19]
  4099d4:	cbnz	x20, 4099ac <feof@plt+0x7d8c>
  4099d8:	b	409a00 <feof@plt+0x7de0>
  4099dc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  4099e0:	add	x1, x1, #0x218
  4099e4:	mov	w0, #0x28                  	// #40
  4099e8:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  4099ec:	b	40997c <feof@plt+0x7d5c>
  4099f0:	str	x20, [x26]
  4099f4:	ldr	x0, [x25]
  4099f8:	add	x19, x0, x19
  4099fc:	ldr	x20, [x19, #8]
  409a00:	mov	x0, x20
  409a04:	ldp	x19, x20, [sp, #16]
  409a08:	ldp	x21, x22, [sp, #32]
  409a0c:	ldp	x23, x24, [sp, #48]
  409a10:	ldp	x25, x26, [sp, #64]
  409a14:	ldp	x29, x30, [sp], #80
  409a18:	ret
  409a1c:	str	x1, [x0]
  409a20:	str	wzr, [x0, #8]
  409a24:	ret
  409a28:	ldr	x3, [x0]
  409a2c:	ldr	w6, [x3, #8]
  409a30:	ldr	x7, [x3]
  409a34:	ldr	w4, [x0, #8]
  409a38:	cmp	w6, w4
  409a3c:	b.ls	409aa0 <feof@plt+0x7e80>  // b.plast
  409a40:	add	w3, w4, #0x1
  409a44:	ubfiz	x4, x4, #4, #32
  409a48:	add	x4, x7, x4
  409a4c:	b	409a54 <feof@plt+0x7e34>
  409a50:	mov	w3, w5
  409a54:	ldr	x5, [x4]
  409a58:	cbnz	x5, 409a78 <feof@plt+0x7e58>
  409a5c:	str	w3, [x0, #8]
  409a60:	add	w5, w3, #0x1
  409a64:	add	x4, x4, #0x10
  409a68:	cmp	w3, w6
  409a6c:	b.ne	409a50 <feof@plt+0x7e30>  // b.any
  409a70:	mov	w0, #0x0                   	// #0
  409a74:	b	409a9c <feof@plt+0x7e7c>
  409a78:	str	x5, [x1]
  409a7c:	ldr	w1, [x0, #8]
  409a80:	add	x7, x7, x1, lsl #4
  409a84:	ldr	x1, [x7, #8]
  409a88:	str	x1, [x2]
  409a8c:	ldr	w1, [x0, #8]
  409a90:	add	w1, w1, #0x1
  409a94:	str	w1, [x0, #8]
  409a98:	mov	w0, #0x1                   	// #1
  409a9c:	ret
  409aa0:	mov	w0, #0x0                   	// #0
  409aa4:	b	409a9c <feof@plt+0x7e7c>
  409aa8:	mov	w1, #0xffffffff            	// #-1
  409aac:	str	w1, [x0]
  409ab0:	str	xzr, [x0, #8]
  409ab4:	ret
  409ab8:	stp	x29, x30, [sp, #-32]!
  409abc:	mov	x29, sp
  409ac0:	str	x19, [sp, #16]
  409ac4:	mov	x19, x0
  409ac8:	mov	w0, #0x11                  	// #17
  409acc:	str	w0, [x19, #8]
  409ad0:	mov	x0, #0x110                 	// #272
  409ad4:	bl	4017e0 <_Znam@plt>
  409ad8:	mov	x1, x0
  409adc:	add	x3, x0, #0x110
  409ae0:	mov	w2, #0xffffffff            	// #-1
  409ae4:	str	w2, [x1]
  409ae8:	str	xzr, [x1, #8]
  409aec:	add	x1, x1, #0x10
  409af0:	cmp	x1, x3
  409af4:	b.ne	409ae4 <feof@plt+0x7ec4>  // b.any
  409af8:	str	x0, [x19]
  409afc:	str	wzr, [x19, #12]
  409b00:	ldr	x19, [sp, #16]
  409b04:	ldp	x29, x30, [sp], #32
  409b08:	ret
  409b0c:	stp	x29, x30, [sp, #-32]!
  409b10:	mov	x29, sp
  409b14:	stp	x19, x20, [sp, #16]
  409b18:	mov	x20, x0
  409b1c:	ldr	w0, [x0, #8]
  409b20:	cbz	w0, 409b58 <feof@plt+0x7f38>
  409b24:	mov	w19, #0x0                   	// #0
  409b28:	b	409b40 <feof@plt+0x7f20>
  409b2c:	bl	401a70 <_ZdaPv@plt>
  409b30:	add	w19, w19, #0x1
  409b34:	ldr	w0, [x20, #8]
  409b38:	cmp	w0, w19
  409b3c:	b.ls	409b58 <feof@plt+0x7f38>  // b.plast
  409b40:	ldr	x1, [x20]
  409b44:	ubfiz	x0, x19, #4, #32
  409b48:	add	x1, x1, x0
  409b4c:	ldr	x0, [x1, #8]
  409b50:	cbnz	x0, 409b2c <feof@plt+0x7f0c>
  409b54:	b	409b30 <feof@plt+0x7f10>
  409b58:	ldr	x0, [x20]
  409b5c:	cbz	x0, 409b64 <feof@plt+0x7f44>
  409b60:	bl	401a70 <_ZdaPv@plt>
  409b64:	ldp	x19, x20, [sp, #16]
  409b68:	ldp	x29, x30, [sp], #32
  409b6c:	ret
  409b70:	stp	x29, x30, [sp, #-32]!
  409b74:	mov	x29, sp
  409b78:	str	x19, [sp, #16]
  409b7c:	mov	x19, x0
  409b80:	add	x0, x0, #0x818
  409b84:	bl	409b0c <feof@plt+0x7eec>
  409b88:	add	x0, x19, #0x8
  409b8c:	bl	4095ec <feof@plt+0x79cc>
  409b90:	ldr	x19, [sp, #16]
  409b94:	ldp	x29, x30, [sp], #32
  409b98:	ret
  409b9c:	stp	x29, x30, [sp, #-80]!
  409ba0:	mov	x29, sp
  409ba4:	stp	x19, x20, [sp, #16]
  409ba8:	stp	x21, x22, [sp, #32]
  409bac:	stp	x23, x24, [sp, #48]
  409bb0:	str	x25, [sp, #64]
  409bb4:	mov	x22, x0
  409bb8:	mov	w21, w1
  409bbc:	mov	x23, x2
  409bc0:	tbnz	w1, #31, 409c4c <feof@plt+0x802c>
  409bc4:	ldr	w25, [x22, #8]
  409bc8:	udiv	w20, w21, w25
  409bcc:	msub	w20, w20, w25, w21
  409bd0:	ldr	x24, [x22]
  409bd4:	ubfiz	x19, x20, #4, #32
  409bd8:	add	x1, x24, x19
  409bdc:	ldr	w3, [x24, x19]
  409be0:	tbnz	w3, #31, 409c10 <feof@plt+0x7ff0>
  409be4:	sub	w0, w25, #0x1
  409be8:	cmp	w21, w3
  409bec:	b.eq	409c60 <feof@plt+0x8040>  // b.none
  409bf0:	sub	w19, w20, #0x1
  409bf4:	cmp	w20, #0x0
  409bf8:	csel	w20, w19, w0, ne  // ne = any
  409bfc:	csel	w19, w19, w0, ne  // ne = any
  409c00:	lsl	x19, x19, #4
  409c04:	add	x1, x24, x19
  409c08:	ldr	w3, [x24, x19]
  409c0c:	tbz	w3, #31, 409be8 <feof@plt+0x7fc8>
  409c10:	cbz	x23, 409c78 <feof@plt+0x8058>
  409c14:	ldr	w0, [x22, #12]
  409c18:	add	w0, w0, w0, lsl #1
  409c1c:	cmp	w0, w25, lsl #1
  409c20:	b.cs	409c90 <feof@plt+0x8070>  // b.hs, b.nlast
  409c24:	ubfiz	x20, x20, #4, #32
  409c28:	ldr	x0, [x22]
  409c2c:	str	w21, [x0, x20]
  409c30:	ldr	x0, [x22]
  409c34:	add	x20, x0, x20
  409c38:	str	x23, [x20, #8]
  409c3c:	ldr	w0, [x22, #12]
  409c40:	add	w0, w0, #0x1
  409c44:	str	w0, [x22, #12]
  409c48:	b	409c78 <feof@plt+0x8058>
  409c4c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  409c50:	add	x1, x1, #0x218
  409c54:	mov	w0, #0x2c                  	// #44
  409c58:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  409c5c:	b	409bc4 <feof@plt+0x7fa4>
  409c60:	ldr	x0, [x1, #8]
  409c64:	cbz	x0, 409c6c <feof@plt+0x804c>
  409c68:	bl	401a70 <_ZdaPv@plt>
  409c6c:	ldr	x0, [x22]
  409c70:	add	x19, x0, x19
  409c74:	str	x23, [x19, #8]
  409c78:	ldp	x19, x20, [sp, #16]
  409c7c:	ldp	x21, x22, [sp, #32]
  409c80:	ldp	x23, x24, [sp, #48]
  409c84:	ldr	x25, [sp, #64]
  409c88:	ldp	x29, x30, [sp], #80
  409c8c:	ret
  409c90:	mov	w0, w25
  409c94:	bl	40a604 <_ZdlPvm@@Base+0x338>
  409c98:	str	w0, [x22, #8]
  409c9c:	mov	w19, w0
  409ca0:	ubfiz	x0, x0, #4, #32
  409ca4:	bl	4017e0 <_Znam@plt>
  409ca8:	subs	x2, x19, #0x1
  409cac:	b.mi	409ccc <feof@plt+0x80ac>  // b.first
  409cb0:	mov	x1, x0
  409cb4:	mov	w3, #0xffffffff            	// #-1
  409cb8:	str	w3, [x1]
  409cbc:	str	xzr, [x1, #8]
  409cc0:	add	x1, x1, #0x10
  409cc4:	subs	x2, x2, #0x1
  409cc8:	b.pl	409cb8 <feof@plt+0x8098>  // b.nfrst
  409ccc:	str	x0, [x22]
  409cd0:	cbz	w25, 409d64 <feof@plt+0x8144>
  409cd4:	add	x2, x24, #0x8
  409cd8:	sub	w4, w25, #0x1
  409cdc:	add	x0, x24, #0x18
  409ce0:	add	x4, x0, x4, lsl #4
  409ce4:	b	409d08 <feof@plt+0x80e8>
  409ce8:	str	w7, [x8]
  409cec:	ldr	x1, [x9]
  409cf0:	ldr	x0, [x22]
  409cf4:	add	x3, x0, x3
  409cf8:	str	x1, [x3, #8]
  409cfc:	add	x2, x2, #0x10
  409d00:	cmp	x2, x4
  409d04:	b.eq	409d64 <feof@plt+0x8144>  // b.none
  409d08:	mov	x9, x2
  409d0c:	ldur	w7, [x2, #-8]
  409d10:	tbnz	w7, #31, 409cfc <feof@plt+0x80dc>
  409d14:	ldr	x0, [x2]
  409d18:	cbz	x0, 409cfc <feof@plt+0x80dc>
  409d1c:	ldr	w1, [x22, #8]
  409d20:	udiv	w0, w7, w1
  409d24:	msub	w0, w0, w1, w7
  409d28:	ldr	x5, [x22]
  409d2c:	ubfiz	x3, x0, #4, #32
  409d30:	add	x8, x5, x3
  409d34:	ldr	w6, [x5, x3]
  409d38:	tbnz	w6, #31, 409ce8 <feof@plt+0x80c8>
  409d3c:	sub	w1, w1, #0x1
  409d40:	sub	w3, w0, #0x1
  409d44:	cmp	w0, #0x0
  409d48:	csel	w0, w3, w1, ne  // ne = any
  409d4c:	csel	w3, w3, w1, ne  // ne = any
  409d50:	lsl	x3, x3, #4
  409d54:	add	x8, x5, x3
  409d58:	ldr	w6, [x5, x3]
  409d5c:	tbz	w6, #31, 409d40 <feof@plt+0x8120>
  409d60:	b	409ce8 <feof@plt+0x80c8>
  409d64:	ldr	w1, [x22, #8]
  409d68:	udiv	w20, w21, w1
  409d6c:	msub	w20, w20, w1, w21
  409d70:	ldr	x2, [x22]
  409d74:	ubfiz	x0, x20, #4, #32
  409d78:	ldr	w0, [x2, x0]
  409d7c:	tbnz	w0, #31, 409da0 <feof@plt+0x8180>
  409d80:	sub	w1, w1, #0x1
  409d84:	sub	w0, w20, #0x1
  409d88:	cmp	w20, #0x0
  409d8c:	csel	w20, w0, w1, ne  // ne = any
  409d90:	csel	w0, w0, w1, ne  // ne = any
  409d94:	lsl	x0, x0, #4
  409d98:	ldr	w0, [x2, x0]
  409d9c:	tbz	w0, #31, 409d84 <feof@plt+0x8164>
  409da0:	cbz	x24, 409c24 <feof@plt+0x8004>
  409da4:	mov	x0, x24
  409da8:	bl	401a70 <_ZdaPv@plt>
  409dac:	b	409c24 <feof@plt+0x8004>
  409db0:	stp	x29, x30, [sp, #-32]!
  409db4:	mov	x29, sp
  409db8:	stp	x19, x20, [sp, #16]
  409dbc:	mov	x20, x0
  409dc0:	mov	w19, w1
  409dc4:	tbnz	w1, #31, 409e1c <feof@plt+0x81fc>
  409dc8:	ldr	w3, [x20, #8]
  409dcc:	udiv	w2, w19, w3
  409dd0:	msub	w2, w2, w3, w19
  409dd4:	ldr	x4, [x20]
  409dd8:	ubfiz	x0, x2, #4, #32
  409ddc:	add	x1, x4, x0
  409de0:	ldr	w0, [x4, x0]
  409de4:	tbnz	w0, #31, 409e40 <feof@plt+0x8220>
  409de8:	sub	w3, w3, #0x1
  409dec:	cmp	w19, w0
  409df0:	b.eq	409e30 <feof@plt+0x8210>  // b.none
  409df4:	sub	w0, w2, #0x1
  409df8:	cmp	w2, #0x0
  409dfc:	csel	w2, w0, w3, ne  // ne = any
  409e00:	csel	w0, w0, w3, ne  // ne = any
  409e04:	lsl	x0, x0, #4
  409e08:	add	x1, x4, x0
  409e0c:	ldr	w0, [x4, x0]
  409e10:	tbz	w0, #31, 409dec <feof@plt+0x81cc>
  409e14:	mov	x0, #0x0                   	// #0
  409e18:	b	409e34 <feof@plt+0x8214>
  409e1c:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  409e20:	add	x1, x1, #0x218
  409e24:	mov	w0, #0x2c                  	// #44
  409e28:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  409e2c:	b	409dc8 <feof@plt+0x81a8>
  409e30:	ldr	x0, [x1, #8]
  409e34:	ldp	x19, x20, [sp, #16]
  409e38:	ldp	x29, x30, [sp], #32
  409e3c:	ret
  409e40:	mov	x0, #0x0                   	// #0
  409e44:	b	409e34 <feof@plt+0x8214>
  409e48:	str	x1, [x0]
  409e4c:	str	wzr, [x0, #8]
  409e50:	ret
  409e54:	ldr	x3, [x0]
  409e58:	ldr	w6, [x3, #8]
  409e5c:	ldr	x7, [x3]
  409e60:	ldr	w4, [x0, #8]
  409e64:	cmp	w6, w4
  409e68:	b.ls	409ecc <feof@plt+0x82ac>  // b.plast
  409e6c:	add	w3, w4, #0x1
  409e70:	ubfiz	x4, x4, #4, #32
  409e74:	add	x4, x7, x4
  409e78:	b	409e80 <feof@plt+0x8260>
  409e7c:	mov	w3, w5
  409e80:	ldr	w5, [x4]
  409e84:	tbz	w5, #31, 409ea4 <feof@plt+0x8284>
  409e88:	str	w3, [x0, #8]
  409e8c:	add	w5, w3, #0x1
  409e90:	add	x4, x4, #0x10
  409e94:	cmp	w3, w6
  409e98:	b.ne	409e7c <feof@plt+0x825c>  // b.any
  409e9c:	mov	w0, #0x0                   	// #0
  409ea0:	b	409ec8 <feof@plt+0x82a8>
  409ea4:	str	w5, [x1]
  409ea8:	ldr	w1, [x0, #8]
  409eac:	add	x7, x7, x1, lsl #4
  409eb0:	ldr	x1, [x7, #8]
  409eb4:	str	x1, [x2]
  409eb8:	ldr	w1, [x0, #8]
  409ebc:	add	w1, w1, #0x1
  409ec0:	str	w1, [x0, #8]
  409ec4:	mov	w0, #0x1                   	// #1
  409ec8:	ret
  409ecc:	mov	w0, #0x0                   	// #0
  409ed0:	b	409ec8 <feof@plt+0x82a8>
  409ed4:	stp	x29, x30, [sp, #-32]!
  409ed8:	mov	x29, sp
  409edc:	stp	x19, x20, [sp, #16]
  409ee0:	mov	x19, x0
  409ee4:	mov	x20, x0
  409ee8:	str	wzr, [x20], #8
  409eec:	mov	x0, x20
  409ef0:	bl	40959c <feof@plt+0x797c>
  409ef4:	add	x0, x19, #0x818
  409ef8:	bl	409ab8 <feof@plt+0x7e98>
  409efc:	add	x1, x19, #0x18
  409f00:	add	x0, x19, #0x818
  409f04:	str	xzr, [x1], #8
  409f08:	cmp	x1, x0
  409f0c:	b.ne	409f04 <feof@plt+0x82e4>  // b.any
  409f10:	add	x1, x19, #0x828
  409f14:	add	x0, x19, #0x1, lsl #12
  409f18:	add	x0, x0, #0x28
  409f1c:	str	xzr, [x1], #8
  409f20:	cmp	x1, x0
  409f24:	b.ne	409f1c <feof@plt+0x82fc>  // b.any
  409f28:	ldp	x19, x20, [sp, #16]
  409f2c:	ldp	x29, x30, [sp], #32
  409f30:	ret
  409f34:	mov	x19, x0
  409f38:	mov	x0, x20
  409f3c:	bl	4095ec <feof@plt+0x79cc>
  409f40:	mov	x0, x19
  409f44:	bl	401bd0 <_Unwind_Resume@plt>
  409f48:	stp	x29, x30, [sp, #-64]!
  409f4c:	mov	x29, sp
  409f50:	stp	x19, x20, [sp, #16]
  409f54:	mov	x19, x0
  409f58:	and	w0, w1, #0xff
  409f5c:	add	x20, x19, w1, uxtb #3
  409f60:	ldr	x1, [x20, #24]
  409f64:	cbz	x1, 409f78 <feof@plt+0x8358>
  409f68:	ldr	x0, [x20, #24]
  409f6c:	ldp	x19, x20, [sp, #16]
  409f70:	ldp	x29, x30, [sp], #64
  409f74:	ret
  409f78:	str	x21, [sp, #32]
  409f7c:	mov	w1, #0x6863                	// #26723
  409f80:	movk	w1, #0x7261, lsl #16
  409f84:	str	w1, [sp, #56]
  409f88:	bl	4094b8 <feof@plt+0x7898>
  409f8c:	mov	x1, x0
  409f90:	add	x0, sp, #0x3c
  409f94:	bl	401950 <strcpy@plt>
  409f98:	mov	x0, #0x10                  	// #16
  409f9c:	bl	40a25c <_Znwm@@Base>
  409fa0:	mov	x21, x0
  409fa4:	ldr	w0, [x19]
  409fa8:	add	w1, w0, #0x1
  409fac:	str	w1, [x19]
  409fb0:	str	w0, [x21]
  409fb4:	mov	w0, #0xffffffff            	// #-1
  409fb8:	str	w0, [x21, #4]
  409fbc:	add	x0, sp, #0x38
  409fc0:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  409fc4:	str	x0, [x21, #8]
  409fc8:	str	x21, [x20, #24]
  409fcc:	ldr	x21, [sp, #32]
  409fd0:	b	409f68 <feof@plt+0x8348>
  409fd4:	stp	x29, x30, [sp, #-32]!
  409fd8:	mov	x29, sp
  409fdc:	stp	x19, x20, [sp, #16]
  409fe0:	mov	w19, w0
  409fe4:	cmp	w0, #0xff
  409fe8:	b.hi	40a054 <feof@plt+0x8434>  // b.pmore
  409fec:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  409ff0:	add	x0, x0, #0xa0
  409ff4:	add	x0, x0, w19, sxtw #3
  409ff8:	ldr	x0, [x0, #2088]
  409ffc:	cbz	x0, 40a020 <feof@plt+0x8400>
  40a000:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  40a004:	add	x0, x0, #0xa0
  40a008:	add	x19, x0, w19, sxtw #3
  40a00c:	ldr	x20, [x19, #2088]
  40a010:	mov	x0, x20
  40a014:	ldp	x19, x20, [sp, #16]
  40a018:	ldp	x29, x30, [sp], #32
  40a01c:	ret
  40a020:	mov	x0, #0x10                  	// #16
  40a024:	bl	40a25c <_Znwm@@Base>
  40a028:	adrp	x2, 425000 <stderr@@GLIBC_2.17+0x160>
  40a02c:	add	x1, x2, #0xa0
  40a030:	ldr	w3, [x2, #160]
  40a034:	add	w4, w3, #0x1
  40a038:	str	w4, [x2, #160]
  40a03c:	str	w3, [x0]
  40a040:	str	w19, [x0, #4]
  40a044:	str	xzr, [x0, #8]
  40a048:	add	x1, x1, w19, sxtw #3
  40a04c:	str	x0, [x1, #2088]
  40a050:	b	40a000 <feof@plt+0x83e0>
  40a054:	mov	w1, w0
  40a058:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  40a05c:	add	x0, x0, #0x8b8
  40a060:	bl	409db0 <feof@plt+0x8190>
  40a064:	mov	x20, x0
  40a068:	cbnz	x0, 40a010 <feof@plt+0x83f0>
  40a06c:	mov	x0, #0x10                  	// #16
  40a070:	bl	4017e0 <_Znam@plt>
  40a074:	mov	x20, x0
  40a078:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  40a07c:	ldr	w0, [x1, #160]
  40a080:	add	w2, w0, #0x1
  40a084:	str	w2, [x1, #160]
  40a088:	str	w0, [x20]
  40a08c:	str	w19, [x20, #4]
  40a090:	str	xzr, [x20, #8]
  40a094:	mov	x2, x20
  40a098:	mov	w1, w19
  40a09c:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  40a0a0:	add	x0, x0, #0x8b8
  40a0a4:	bl	409b9c <feof@plt+0x7f7c>
  40a0a8:	b	40a010 <feof@plt+0x83f0>
  40a0ac:	stp	x29, x30, [sp, #-48]!
  40a0b0:	mov	x29, sp
  40a0b4:	str	x19, [sp, #16]
  40a0b8:	mov	x19, x0
  40a0bc:	cbz	x0, 40a0d0 <feof@plt+0x84b0>
  40a0c0:	ldrb	w0, [x0]
  40a0c4:	and	w0, w0, #0xffffffdf
  40a0c8:	tst	w0, #0xff
  40a0cc:	b.ne	40a0e0 <feof@plt+0x84c0>  // b.any
  40a0d0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a0d4:	add	x1, x1, #0x218
  40a0d8:	mov	w0, #0x96                  	// #150
  40a0dc:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  40a0e0:	ldrb	w0, [x19, #1]
  40a0e4:	cbnz	w0, 40a10c <feof@plt+0x84ec>
  40a0e8:	ldrb	w1, [x19]
  40a0ec:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  40a0f0:	add	x0, x0, #0xa0
  40a0f4:	bl	409f48 <feof@plt+0x8328>
  40a0f8:	mov	x19, x0
  40a0fc:	mov	x0, x19
  40a100:	ldr	x19, [sp, #16]
  40a104:	ldp	x29, x30, [sp], #48
  40a108:	ret
  40a10c:	str	x19, [sp, #32]
  40a110:	ldrb	w1, [x19]
  40a114:	cmp	w1, #0x63
  40a118:	mov	w1, #0x68                  	// #104
  40a11c:	ccmp	w0, w1, #0x0, eq  // eq = none
  40a120:	b.eq	40a180 <feof@plt+0x8560>  // b.none
  40a124:	add	x1, sp, #0x20
  40a128:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  40a12c:	add	x0, x0, #0xa8
  40a130:	bl	409954 <feof@plt+0x7d34>
  40a134:	mov	x19, x0
  40a138:	cbnz	x0, 40a0fc <feof@plt+0x84dc>
  40a13c:	mov	x0, #0x10                  	// #16
  40a140:	bl	4017e0 <_Znam@plt>
  40a144:	mov	x19, x0
  40a148:	adrp	x1, 425000 <stderr@@GLIBC_2.17+0x160>
  40a14c:	ldr	w0, [x1, #160]
  40a150:	add	w2, w0, #0x1
  40a154:	str	w2, [x1, #160]
  40a158:	str	w0, [x19]
  40a15c:	mov	w0, #0xffffffff            	// #-1
  40a160:	str	w0, [x19, #4]
  40a164:	mov	x2, x19
  40a168:	ldr	x1, [sp, #32]
  40a16c:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  40a170:	add	x0, x0, #0xa8
  40a174:	bl	409640 <feof@plt+0x7a20>
  40a178:	str	x0, [x19, #8]
  40a17c:	b	40a0fc <feof@plt+0x84dc>
  40a180:	ldrb	w0, [x19, #2]
  40a184:	cmp	w0, #0x61
  40a188:	b.ne	40a124 <feof@plt+0x8504>  // b.any
  40a18c:	ldrb	w0, [x19, #3]
  40a190:	cmp	w0, #0x72
  40a194:	b.ne	40a124 <feof@plt+0x8504>  // b.any
  40a198:	mov	w2, #0xa                   	// #10
  40a19c:	add	x1, sp, #0x28
  40a1a0:	add	x0, x19, #0x4
  40a1a4:	bl	4018d0 <strtol@plt>
  40a1a8:	ldr	x1, [sp, #40]
  40a1ac:	ldr	x2, [sp, #32]
  40a1b0:	add	x2, x2, #0x4
  40a1b4:	cmp	x1, x2
  40a1b8:	b.eq	40a124 <feof@plt+0x8504>  // b.none
  40a1bc:	ldrb	w1, [x1]
  40a1c0:	cbnz	w1, 40a124 <feof@plt+0x8504>
  40a1c4:	cmp	x0, #0xff
  40a1c8:	b.hi	40a124 <feof@plt+0x8504>  // b.pmore
  40a1cc:	mov	w1, w0
  40a1d0:	adrp	x0, 425000 <stderr@@GLIBC_2.17+0x160>
  40a1d4:	add	x0, x0, #0xa0
  40a1d8:	bl	409f48 <feof@plt+0x8328>
  40a1dc:	mov	x19, x0
  40a1e0:	b	40a0fc <feof@plt+0x84dc>
  40a1e4:	ldr	x0, [x0, #8]
  40a1e8:	ret
  40a1ec:	stp	x29, x30, [sp, #-32]!
  40a1f0:	mov	x29, sp
  40a1f4:	str	x19, [sp, #16]
  40a1f8:	adrp	x19, 425000 <stderr@@GLIBC_2.17+0x160>
  40a1fc:	add	x19, x19, #0xa0
  40a200:	mov	x0, x19
  40a204:	bl	409ed4 <feof@plt+0x82b4>
  40a208:	adrp	x2, 423000 <_Znam@GLIBCXX_3.4>
  40a20c:	add	x2, x2, #0x230
  40a210:	mov	x1, x19
  40a214:	adrp	x0, 409000 <feof@plt+0x73e0>
  40a218:	add	x0, x0, #0xb70
  40a21c:	bl	401a40 <__cxa_atexit@plt>
  40a220:	ldr	x19, [sp, #16]
  40a224:	ldp	x29, x30, [sp], #32
  40a228:	ret
  40a22c:	stp	x29, x30, [sp, #-32]!
  40a230:	mov	x29, sp
  40a234:	str	x19, [sp, #16]
  40a238:	mov	x19, x0
  40a23c:	bl	401860 <strlen@plt>
  40a240:	mov	x2, x0
  40a244:	mov	x1, x19
  40a248:	mov	w0, #0x2                   	// #2
  40a24c:	bl	401b40 <write@plt>
  40a250:	ldr	x19, [sp, #16]
  40a254:	ldp	x29, x30, [sp], #32
  40a258:	ret

000000000040a25c <_Znwm@@Base>:
  40a25c:	stp	x29, x30, [sp, #-16]!
  40a260:	mov	x29, sp
  40a264:	cmp	x0, #0x0
  40a268:	csinc	x0, x0, xzr, ne  // ne = any
  40a26c:	mov	w0, w0
  40a270:	bl	401b50 <malloc@plt>
  40a274:	cbz	x0, 40a280 <_Znwm@@Base+0x24>
  40a278:	ldp	x29, x30, [sp], #16
  40a27c:	ret
  40a280:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40a284:	ldr	x0, [x0, #1200]
  40a288:	cbz	x0, 40a29c <_Znwm@@Base+0x40>
  40a28c:	bl	40a22c <feof@plt+0x860c>
  40a290:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a294:	add	x0, x0, #0x240
  40a298:	bl	40a22c <feof@plt+0x860c>
  40a29c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a2a0:	add	x0, x0, #0x248
  40a2a4:	bl	40a22c <feof@plt+0x860c>
  40a2a8:	mov	w0, #0xffffffff            	// #-1
  40a2ac:	bl	401920 <_exit@plt>

000000000040a2b0 <_ZdlPv@@Base>:
  40a2b0:	cbz	x0, 40a2c8 <_ZdlPv@@Base+0x18>
  40a2b4:	stp	x29, x30, [sp, #-16]!
  40a2b8:	mov	x29, sp
  40a2bc:	bl	4018e0 <free@plt>
  40a2c0:	ldp	x29, x30, [sp], #16
  40a2c4:	ret
  40a2c8:	ret

000000000040a2cc <_ZdlPvm@@Base>:
  40a2cc:	cbz	x0, 40a2e4 <_ZdlPvm@@Base+0x18>
  40a2d0:	stp	x29, x30, [sp, #-16]!
  40a2d4:	mov	x29, sp
  40a2d8:	bl	4018e0 <free@plt>
  40a2dc:	ldp	x29, x30, [sp], #16
  40a2e0:	ret
  40a2e4:	ret
  40a2e8:	stp	x29, x30, [sp, #-80]!
  40a2ec:	mov	x29, sp
  40a2f0:	stp	x19, x20, [sp, #16]
  40a2f4:	stp	x21, x22, [sp, #32]
  40a2f8:	stp	x23, x24, [sp, #48]
  40a2fc:	str	d8, [sp, #64]
  40a300:	and	w23, w0, #0xff
  40a304:	mov	w19, w2
  40a308:	mov	w24, w3
  40a30c:	sbfiz	x21, x1, #1, #32
  40a310:	add	x1, x21, w1, sxtw
  40a314:	adrp	x21, 426000 <stderr@@GLIBC_2.17+0x1160>
  40a318:	add	x21, x21, #0xc8
  40a31c:	add	x21, x21, x1, lsl #3
  40a320:	mov	w20, #0x30                  	// #48
  40a324:	mov	x22, #0x3                   	// #3
  40a328:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a32c:	ldr	d8, [x0, #688]
  40a330:	mov	x0, x22
  40a334:	bl	4017e0 <_Znam@plt>
  40a338:	strb	w23, [x0]
  40a33c:	strb	w20, [x0, #1]
  40a340:	strb	wzr, [x0, #2]
  40a344:	str	x0, [x21]
  40a348:	scvtf	d0, w19
  40a34c:	fdiv	d0, d0, d8
  40a350:	str	d0, [x21, #8]
  40a354:	scvtf	d0, w24
  40a358:	fdiv	d0, d0, d8
  40a35c:	str	d0, [x21, #16]
  40a360:	mov	w0, w24
  40a364:	add	w19, w19, w19, lsr #31
  40a368:	asr	w24, w19, #1
  40a36c:	add	w20, w20, #0x1
  40a370:	and	w20, w20, #0xff
  40a374:	add	x21, x21, #0x18
  40a378:	mov	w19, w0
  40a37c:	cmp	w20, #0x38
  40a380:	b.ne	40a330 <_ZdlPvm@@Base+0x64>  // b.any
  40a384:	ldp	x19, x20, [sp, #16]
  40a388:	ldp	x21, x22, [sp, #32]
  40a38c:	ldp	x23, x24, [sp, #48]
  40a390:	ldr	d8, [sp, #64]
  40a394:	ldp	x29, x30, [sp], #80
  40a398:	ret
  40a39c:	stp	x29, x30, [sp, #-64]!
  40a3a0:	mov	x29, sp
  40a3a4:	stp	x19, x20, [sp, #16]
  40a3a8:	str	x21, [sp, #32]
  40a3ac:	stp	d8, d9, [sp, #48]
  40a3b0:	mov	x21, x0
  40a3b4:	mov	w19, w1
  40a3b8:	fmov	d9, d0
  40a3bc:	fmov	d8, d1
  40a3c0:	bl	401860 <strlen@plt>
  40a3c4:	add	x0, x0, #0x1
  40a3c8:	bl	4017e0 <_Znam@plt>
  40a3cc:	mov	x20, x0
  40a3d0:	mov	x1, x21
  40a3d4:	bl	401950 <strcpy@plt>
  40a3d8:	adrp	x1, 426000 <stderr@@GLIBC_2.17+0x1160>
  40a3dc:	add	x2, x1, #0xc8
  40a3e0:	sxtw	x3, w19
  40a3e4:	sbfiz	x1, x19, #1, #32
  40a3e8:	add	x0, x1, x3
  40a3ec:	str	x20, [x2, x0, lsl #3]
  40a3f0:	add	x0, x2, x0, lsl #3
  40a3f4:	str	d9, [x0, #8]
  40a3f8:	str	d8, [x0, #16]
  40a3fc:	ldp	x19, x20, [sp, #16]
  40a400:	ldr	x21, [sp, #32]
  40a404:	ldp	d8, d9, [sp, #48]
  40a408:	ldp	x29, x30, [sp], #64
  40a40c:	ret
  40a410:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40a414:	ldr	w0, [x0, #1184]
  40a418:	cbz	w0, 40a420 <_ZdlPvm@@Base+0x154>
  40a41c:	ret
  40a420:	stp	x29, x30, [sp, #-16]!
  40a424:	mov	x29, sp
  40a428:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40a42c:	mov	w1, #0x1                   	// #1
  40a430:	str	w1, [x0, #1184]
  40a434:	mov	w3, #0x349                 	// #841
  40a438:	mov	w2, #0x4a5                 	// #1189
  40a43c:	mov	w1, #0x0                   	// #0
  40a440:	mov	w0, #0x61                  	// #97
  40a444:	bl	40a2e8 <_ZdlPvm@@Base+0x1c>
  40a448:	mov	w3, #0x3e8                 	// #1000
  40a44c:	mov	w2, #0x586                 	// #1414
  40a450:	mov	w1, #0x8                   	// #8
  40a454:	mov	w0, #0x62                  	// #98
  40a458:	bl	40a2e8 <_ZdlPvm@@Base+0x1c>
  40a45c:	mov	w3, #0x395                 	// #917
  40a460:	mov	w2, #0x511                 	// #1297
  40a464:	mov	w1, #0x10                  	// #16
  40a468:	mov	w0, #0x63                  	// #99
  40a46c:	bl	40a2e8 <_ZdlPvm@@Base+0x1c>
  40a470:	mov	w3, #0x303                 	// #771
  40a474:	mov	w2, #0x442                 	// #1090
  40a478:	mov	w1, #0x18                  	// #24
  40a47c:	mov	w0, #0x64                  	// #100
  40a480:	bl	40a2e8 <_ZdlPvm@@Base+0x1c>
  40a484:	fmov	d1, #8.500000000000000000e+00
  40a488:	fmov	d0, #1.100000000000000000e+01
  40a48c:	mov	w1, #0x20                  	// #32
  40a490:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a494:	add	x0, x0, #0x258
  40a498:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a49c:	fmov	d1, #8.500000000000000000e+00
  40a4a0:	fmov	d0, #1.400000000000000000e+01
  40a4a4:	mov	w1, #0x21                  	// #33
  40a4a8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a4ac:	add	x0, x0, #0x260
  40a4b0:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a4b4:	fmov	d1, #1.100000000000000000e+01
  40a4b8:	fmov	d0, #1.700000000000000000e+01
  40a4bc:	mov	w1, #0x22                  	// #34
  40a4c0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a4c4:	add	x0, x0, #0x268
  40a4c8:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a4cc:	fmov	d1, #1.700000000000000000e+01
  40a4d0:	fmov	d0, #1.100000000000000000e+01
  40a4d4:	mov	w1, #0x23                  	// #35
  40a4d8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a4dc:	add	x0, x0, #0x270
  40a4e0:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a4e4:	fmov	d1, #5.500000000000000000e+00
  40a4e8:	fmov	d0, #8.500000000000000000e+00
  40a4ec:	mov	w1, #0x24                  	// #36
  40a4f0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a4f4:	add	x0, x0, #0x278
  40a4f8:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a4fc:	fmov	d1, #7.500000000000000000e+00
  40a500:	fmov	d0, #1.000000000000000000e+01
  40a504:	mov	w1, #0x25                  	// #37
  40a508:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a50c:	add	x0, x0, #0x288
  40a510:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a514:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a518:	ldr	d1, [x0, #696]
  40a51c:	fmov	d0, #9.500000000000000000e+00
  40a520:	mov	w1, #0x26                  	// #38
  40a524:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a528:	add	x0, x0, #0x298
  40a52c:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a530:	fmov	d1, #3.875000000000000000e+00
  40a534:	fmov	d0, #7.500000000000000000e+00
  40a538:	mov	w1, #0x27                  	// #39
  40a53c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a540:	add	x0, x0, #0x2a0
  40a544:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a548:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a54c:	ldr	d1, [x0, #704]
  40a550:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a554:	ldr	d0, [x0, #712]
  40a558:	mov	w1, #0x28                  	// #40
  40a55c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a560:	add	x0, x0, #0x2a8
  40a564:	bl	40a39c <_ZdlPvm@@Base+0xd0>
  40a568:	ldp	x29, x30, [sp], #16
  40a56c:	ret
  40a570:	stp	x29, x30, [sp, #-16]!
  40a574:	mov	x29, sp
  40a578:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40a57c:	add	x0, x0, #0xc8
  40a580:	add	x0, x0, #0x3e0
  40a584:	bl	40a410 <_ZdlPvm@@Base+0x144>
  40a588:	ldp	x29, x30, [sp], #16
  40a58c:	ret
  40a590:	stp	x29, x30, [sp, #-32]!
  40a594:	mov	x29, sp
  40a598:	str	x19, [sp, #16]
  40a59c:	mov	x19, x0
  40a5a0:	cbz	x0, 40a5e0 <_ZdlPvm@@Base+0x314>
  40a5a4:	ldrb	w1, [x19]
  40a5a8:	add	x2, x19, #0x1
  40a5ac:	and	x0, x1, #0xff
  40a5b0:	cbz	w1, 40a5f4 <_ZdlPvm@@Base+0x328>
  40a5b4:	ldrb	w1, [x2]
  40a5b8:	cbz	w1, 40a5f8 <_ZdlPvm@@Base+0x32c>
  40a5bc:	lsl	x4, x0, #4
  40a5c0:	add	x2, x2, #0x1
  40a5c4:	add	x0, x4, w1, uxtb
  40a5c8:	ands	x3, x0, #0xf0000000
  40a5cc:	and	x0, x0, #0xffffffff0fffffff
  40a5d0:	eor	x0, x0, x3, lsr #24
  40a5d4:	add	x1, x4, w1, uxtb
  40a5d8:	csel	x0, x1, x0, eq  // eq = none
  40a5dc:	b	40a5b4 <_ZdlPvm@@Base+0x2e8>
  40a5e0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a5e4:	add	x1, x1, #0x2d0
  40a5e8:	mov	w0, #0x1b                  	// #27
  40a5ec:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  40a5f0:	b	40a5a4 <_ZdlPvm@@Base+0x2d8>
  40a5f4:	mov	x0, #0x0                   	// #0
  40a5f8:	ldr	x19, [sp, #16]
  40a5fc:	ldp	x29, x30, [sp], #32
  40a600:	ret
  40a604:	cmp	w0, #0x64
  40a608:	b.ls	40a660 <_ZdlPvm@@Base+0x394>  // b.plast
  40a60c:	stp	x29, x30, [sp, #-48]!
  40a610:	mov	x29, sp
  40a614:	stp	x19, x20, [sp, #16]
  40a618:	stp	x21, x22, [sp, #32]
  40a61c:	mov	w20, w0
  40a620:	adrp	x19, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a624:	add	x19, x19, #0x308
  40a628:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a62c:	add	x21, x21, #0xf70
  40a630:	adrp	x22, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a634:	add	x22, x22, #0x2f0
  40a638:	ldr	w0, [x19, #4]!
  40a63c:	cmp	w0, w20
  40a640:	b.hi	40a668 <_ZdlPvm@@Base+0x39c>  // b.pmore
  40a644:	cbnz	w0, 40a638 <_ZdlPvm@@Base+0x36c>
  40a648:	mov	x3, x21
  40a64c:	mov	x2, x21
  40a650:	mov	x1, x21
  40a654:	mov	x0, x22
  40a658:	bl	404e60 <feof@plt+0x3240>
  40a65c:	b	40a638 <_ZdlPvm@@Base+0x36c>
  40a660:	mov	w0, #0x65                  	// #101
  40a664:	ret
  40a668:	ldp	x19, x20, [sp, #16]
  40a66c:	ldp	x21, x22, [sp, #32]
  40a670:	ldp	x29, x30, [sp], #48
  40a674:	ret
  40a678:	stp	x29, x30, [sp, #-80]!
  40a67c:	mov	x29, sp
  40a680:	stp	x19, x20, [sp, #16]
  40a684:	stp	x21, x22, [sp, #32]
  40a688:	stp	x23, x24, [sp, #48]
  40a68c:	str	x25, [sp, #64]
  40a690:	mov	x21, x0
  40a694:	mov	x19, x1
  40a698:	mov	x22, x2
  40a69c:	mov	w24, w4
  40a6a0:	mov	x23, #0x0                   	// #0
  40a6a4:	cbnz	w3, 40a780 <_ZdlPvm@@Base+0x4b4>
  40a6a8:	mov	x20, #0x0                   	// #0
  40a6ac:	cbz	x19, 40a6d4 <_ZdlPvm@@Base+0x408>
  40a6b0:	mov	x0, x19
  40a6b4:	bl	401b70 <getenv@plt>
  40a6b8:	mov	x19, x0
  40a6bc:	cbz	x0, 40a6d4 <_ZdlPvm@@Base+0x408>
  40a6c0:	ldrb	w0, [x0]
  40a6c4:	cbz	w0, 40a6d4 <_ZdlPvm@@Base+0x408>
  40a6c8:	mov	x0, x19
  40a6cc:	bl	401860 <strlen@plt>
  40a6d0:	add	x20, x0, #0x1
  40a6d4:	add	x25, x20, #0x1
  40a6d8:	cmp	w24, #0x0
  40a6dc:	cset	x20, ne  // ne = any
  40a6e0:	lsl	x20, x20, #1
  40a6e4:	mov	x0, #0x0                   	// #0
  40a6e8:	cbz	x23, 40a700 <_ZdlPvm@@Base+0x434>
  40a6ec:	ldrb	w1, [x23]
  40a6f0:	cbz	w1, 40a700 <_ZdlPvm@@Base+0x434>
  40a6f4:	mov	x0, x23
  40a6f8:	bl	401860 <strlen@plt>
  40a6fc:	add	x0, x0, #0x1
  40a700:	add	x20, x20, x0
  40a704:	add	x20, x20, x25
  40a708:	mov	x0, #0x0                   	// #0
  40a70c:	cbz	x22, 40a720 <_ZdlPvm@@Base+0x454>
  40a710:	ldrb	w1, [x22]
  40a714:	cbz	w1, 40a720 <_ZdlPvm@@Base+0x454>
  40a718:	mov	x0, x22
  40a71c:	bl	401860 <strlen@plt>
  40a720:	add	x0, x0, x20
  40a724:	bl	4017e0 <_Znam@plt>
  40a728:	mov	x20, x0
  40a72c:	str	x0, [x21]
  40a730:	strb	wzr, [x0]
  40a734:	cbz	x19, 40a740 <_ZdlPvm@@Base+0x474>
  40a738:	ldrb	w0, [x19]
  40a73c:	cbnz	w0, 40a794 <_ZdlPvm@@Base+0x4c8>
  40a740:	cbnz	w24, 40a7b4 <_ZdlPvm@@Base+0x4e8>
  40a744:	cbz	x23, 40a750 <_ZdlPvm@@Base+0x484>
  40a748:	ldrb	w0, [x23]
  40a74c:	cbnz	w0, 40a7dc <_ZdlPvm@@Base+0x510>
  40a750:	cbz	x22, 40a75c <_ZdlPvm@@Base+0x490>
  40a754:	ldrb	w0, [x22]
  40a758:	cbnz	w0, 40a800 <_ZdlPvm@@Base+0x534>
  40a75c:	ldr	x0, [x21]
  40a760:	bl	401860 <strlen@plt>
  40a764:	str	w0, [x21, #8]
  40a768:	ldp	x19, x20, [sp, #16]
  40a76c:	ldp	x21, x22, [sp, #32]
  40a770:	ldp	x23, x24, [sp, #48]
  40a774:	ldr	x25, [sp, #64]
  40a778:	ldp	x29, x30, [sp], #80
  40a77c:	ret
  40a780:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a784:	add	x0, x0, #0x360
  40a788:	bl	401b70 <getenv@plt>
  40a78c:	mov	x23, x0
  40a790:	b	40a6a8 <_ZdlPvm@@Base+0x3dc>
  40a794:	mov	x1, x19
  40a798:	mov	x0, x20
  40a79c:	bl	401c00 <strcat@plt>
  40a7a0:	mov	x0, x20
  40a7a4:	bl	401860 <strlen@plt>
  40a7a8:	mov	w1, #0x3a                  	// #58
  40a7ac:	strh	w1, [x20, x0]
  40a7b0:	b	40a740 <_ZdlPvm@@Base+0x474>
  40a7b4:	mov	x0, x20
  40a7b8:	bl	401860 <strlen@plt>
  40a7bc:	mov	w1, #0x2e                  	// #46
  40a7c0:	strh	w1, [x20, x0]
  40a7c4:	ldr	x19, [x21]
  40a7c8:	mov	x0, x19
  40a7cc:	bl	401860 <strlen@plt>
  40a7d0:	mov	w1, #0x3a                  	// #58
  40a7d4:	strh	w1, [x19, x0]
  40a7d8:	b	40a744 <_ZdlPvm@@Base+0x478>
  40a7dc:	mov	x1, x23
  40a7e0:	ldr	x0, [x21]
  40a7e4:	bl	401c00 <strcat@plt>
  40a7e8:	ldr	x19, [x21]
  40a7ec:	mov	x0, x19
  40a7f0:	bl	401860 <strlen@plt>
  40a7f4:	mov	w1, #0x3a                  	// #58
  40a7f8:	strh	w1, [x19, x0]
  40a7fc:	b	40a750 <_ZdlPvm@@Base+0x484>
  40a800:	mov	x1, x22
  40a804:	ldr	x0, [x21]
  40a808:	bl	401c00 <strcat@plt>
  40a80c:	b	40a75c <_ZdlPvm@@Base+0x490>
  40a810:	ldr	x0, [x0]
  40a814:	cbz	x0, 40a82c <_ZdlPvm@@Base+0x560>
  40a818:	stp	x29, x30, [sp, #-16]!
  40a81c:	mov	x29, sp
  40a820:	bl	401a70 <_ZdaPv@plt>
  40a824:	ldp	x29, x30, [sp], #16
  40a828:	ret
  40a82c:	ret
  40a830:	stp	x29, x30, [sp, #-96]!
  40a834:	mov	x29, sp
  40a838:	stp	x19, x20, [sp, #16]
  40a83c:	stp	x21, x22, [sp, #32]
  40a840:	stp	x23, x24, [sp, #48]
  40a844:	stp	x25, x26, [sp, #64]
  40a848:	str	x27, [sp, #80]
  40a84c:	mov	x21, x0
  40a850:	mov	x25, x1
  40a854:	ldr	x23, [x0]
  40a858:	mov	x0, x23
  40a85c:	bl	401860 <strlen@plt>
  40a860:	mov	x19, x0
  40a864:	mov	x0, x25
  40a868:	bl	401860 <strlen@plt>
  40a86c:	mov	x20, x0
  40a870:	add	w0, w0, w19
  40a874:	add	w0, w0, #0x2
  40a878:	bl	4017e0 <_Znam@plt>
  40a87c:	mov	x22, x0
  40a880:	str	x0, [x21]
  40a884:	ldr	w24, [x21, #8]
  40a888:	sub	w27, w19, w24
  40a88c:	sub	w26, w19, w24
  40a890:	mov	x2, x26
  40a894:	mov	x1, x23
  40a898:	bl	401800 <memcpy@plt>
  40a89c:	add	x26, x22, x26
  40a8a0:	cbnz	w24, 40a8f0 <_ZdlPvm@@Base+0x624>
  40a8a4:	add	x26, x26, #0x1
  40a8a8:	mov	w0, #0x3a                  	// #58
  40a8ac:	strb	w0, [x22, w27, uxtw]
  40a8b0:	and	x20, x20, #0xffffffff
  40a8b4:	mov	x2, x20
  40a8b8:	mov	x1, x25
  40a8bc:	mov	x0, x26
  40a8c0:	bl	401800 <memcpy@plt>
  40a8c4:	add	x20, x26, x20
  40a8c8:	strb	wzr, [x20]
  40a8cc:	mov	x0, x23
  40a8d0:	bl	401a70 <_ZdaPv@plt>
  40a8d4:	ldp	x19, x20, [sp, #16]
  40a8d8:	ldp	x21, x22, [sp, #32]
  40a8dc:	ldp	x23, x24, [sp, #48]
  40a8e0:	ldp	x25, x26, [sp, #64]
  40a8e4:	ldr	x27, [sp, #80]
  40a8e8:	ldp	x29, x30, [sp], #96
  40a8ec:	ret
  40a8f0:	and	x20, x20, #0xffffffff
  40a8f4:	mov	x2, x20
  40a8f8:	mov	x1, x25
  40a8fc:	mov	x0, x26
  40a900:	bl	401800 <memcpy@plt>
  40a904:	add	x21, x26, x20
  40a908:	add	x21, x21, #0x1
  40a90c:	mov	w0, #0x3a                  	// #58
  40a910:	strb	w0, [x26, x20]
  40a914:	mov	w20, w24
  40a918:	and	x1, x19, #0xffffffff
  40a91c:	sub	x1, x1, x20
  40a920:	mov	x2, x20
  40a924:	add	x1, x23, x1
  40a928:	mov	x0, x21
  40a92c:	bl	401800 <memcpy@plt>
  40a930:	add	x20, x21, x20
  40a934:	b	40a8c8 <_ZdlPvm@@Base+0x5fc>
  40a938:	stp	x29, x30, [sp, #-112]!
  40a93c:	mov	x29, sp
  40a940:	stp	x19, x20, [sp, #16]
  40a944:	stp	x21, x22, [sp, #32]
  40a948:	mov	x19, x0
  40a94c:	mov	x22, x1
  40a950:	str	x2, [sp, #104]
  40a954:	cbz	x1, 40a9b0 <_ZdlPvm@@Base+0x6e4>
  40a958:	ldrb	w0, [x22]
  40a95c:	cmp	w0, #0x2f
  40a960:	b.eq	40a970 <_ZdlPvm@@Base+0x6a4>  // b.none
  40a964:	ldr	x21, [x19]
  40a968:	ldrb	w0, [x21]
  40a96c:	cbnz	w0, 40a9c4 <_ZdlPvm@@Base+0x6f8>
  40a970:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40a974:	add	x1, x1, #0x438
  40a978:	mov	x0, x22
  40a97c:	bl	401af0 <fopen@plt>
  40a980:	mov	x20, x0
  40a984:	cbz	x0, 40a99c <_ZdlPvm@@Base+0x6d0>
  40a988:	ldr	x19, [sp, #104]
  40a98c:	cbz	x19, 40a99c <_ZdlPvm@@Base+0x6d0>
  40a990:	mov	x0, x22
  40a994:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  40a998:	str	x0, [x19]
  40a99c:	mov	x0, x20
  40a9a0:	ldp	x19, x20, [sp, #16]
  40a9a4:	ldp	x21, x22, [sp, #32]
  40a9a8:	ldp	x29, x30, [sp], #112
  40a9ac:	ret
  40a9b0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40a9b4:	add	x1, x1, #0x368
  40a9b8:	mov	w0, #0x61                  	// #97
  40a9bc:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  40a9c0:	b	40a958 <_ZdlPvm@@Base+0x68c>
  40a9c4:	stp	x23, x24, [sp, #48]
  40a9c8:	stp	x25, x26, [sp, #64]
  40a9cc:	stp	x27, x28, [sp, #80]
  40a9d0:	mov	x0, x22
  40a9d4:	bl	401860 <strlen@plt>
  40a9d8:	mov	w27, #0x3a                  	// #58
  40a9dc:	mov	w26, w0
  40a9e0:	adrp	x28, 40d000 <_ZdlPvm@@Base+0x2d34>
  40a9e4:	add	x28, x28, #0x940
  40a9e8:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x1d34>
  40a9ec:	add	x25, x25, #0x438
  40a9f0:	b	40aab8 <_ZdlPvm@@Base+0x7ec>
  40a9f4:	mov	x0, x21
  40a9f8:	bl	401860 <strlen@plt>
  40a9fc:	add	x19, x21, x0
  40aa00:	b	40aacc <_ZdlPvm@@Base+0x800>
  40aa04:	ldr	x0, [sp, #104]
  40aa08:	cbz	x0, 40aa20 <_ZdlPvm@@Base+0x754>
  40aa0c:	str	x21, [x0]
  40aa10:	ldp	x23, x24, [sp, #48]
  40aa14:	ldp	x25, x26, [sp, #64]
  40aa18:	ldp	x27, x28, [sp, #80]
  40aa1c:	b	40a99c <_ZdlPvm@@Base+0x6d0>
  40aa20:	mov	x0, x21
  40aa24:	bl	4018e0 <free@plt>
  40aa28:	ldp	x23, x24, [sp, #48]
  40aa2c:	ldp	x25, x26, [sp, #64]
  40aa30:	ldp	x27, x28, [sp, #80]
  40aa34:	b	40a99c <_ZdlPvm@@Base+0x6d0>
  40aa38:	sub	x23, x19, x21
  40aa3c:	add	x0, x23, x26
  40aa40:	add	x0, x0, #0x2
  40aa44:	bl	4017e0 <_Znam@plt>
  40aa48:	mov	x20, x0
  40aa4c:	mov	x24, x23
  40aa50:	mov	x2, x23
  40aa54:	mov	x1, x21
  40aa58:	bl	401800 <memcpy@plt>
  40aa5c:	mov	w0, #0x2f                  	// #47
  40aa60:	strb	w0, [x20, x23]
  40aa64:	mov	w0, #0x1                   	// #1
  40aa68:	and	x0, x0, #0xff
  40aa6c:	add	x0, x0, x24
  40aa70:	mov	x1, x22
  40aa74:	add	x0, x20, x0
  40aa78:	bl	401950 <strcpy@plt>
  40aa7c:	mov	x0, x20
  40aa80:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  40aa84:	mov	x21, x0
  40aa88:	mov	x0, x20
  40aa8c:	bl	401a70 <_ZdaPv@plt>
  40aa90:	mov	x1, x25
  40aa94:	mov	x0, x21
  40aa98:	bl	401af0 <fopen@plt>
  40aa9c:	mov	x20, x0
  40aaa0:	cbnz	x0, 40aa04 <_ZdlPvm@@Base+0x738>
  40aaa4:	mov	x0, x21
  40aaa8:	bl	4018e0 <free@plt>
  40aaac:	ldrb	w0, [x19]
  40aab0:	cbz	w0, 40ab10 <_ZdlPvm@@Base+0x844>
  40aab4:	add	x21, x19, #0x1
  40aab8:	mov	w1, w27
  40aabc:	mov	x0, x21
  40aac0:	bl	4018f0 <strchr@plt>
  40aac4:	mov	x19, x0
  40aac8:	cbz	x0, 40a9f4 <_ZdlPvm@@Base+0x728>
  40aacc:	cmp	x21, x19
  40aad0:	b.cs	40aae4 <_ZdlPvm@@Base+0x818>  // b.hs, b.nlast
  40aad4:	ldurb	w1, [x19, #-1]
  40aad8:	mov	x0, x28
  40aadc:	bl	4018f0 <strchr@plt>
  40aae0:	cbz	x0, 40aa38 <_ZdlPvm@@Base+0x76c>
  40aae4:	sub	x23, x19, x21
  40aae8:	add	x0, x26, x23
  40aaec:	add	x0, x0, #0x1
  40aaf0:	bl	4017e0 <_Znam@plt>
  40aaf4:	mov	x20, x0
  40aaf8:	mov	x24, x23
  40aafc:	mov	x2, x23
  40ab00:	mov	x1, x21
  40ab04:	bl	401800 <memcpy@plt>
  40ab08:	mov	w0, #0x0                   	// #0
  40ab0c:	b	40aa68 <_ZdlPvm@@Base+0x79c>
  40ab10:	ldp	x23, x24, [sp, #48]
  40ab14:	ldp	x25, x26, [sp, #64]
  40ab18:	ldp	x27, x28, [sp, #80]
  40ab1c:	b	40a99c <_ZdlPvm@@Base+0x6d0>
  40ab20:	stp	x29, x30, [sp, #-112]!
  40ab24:	mov	x29, sp
  40ab28:	stp	x19, x20, [sp, #16]
  40ab2c:	stp	x21, x22, [sp, #32]
  40ab30:	stp	x23, x24, [sp, #48]
  40ab34:	mov	x20, x0
  40ab38:	mov	x23, x1
  40ab3c:	mov	x24, x2
  40ab40:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40ab44:	add	x1, x1, #0x438
  40ab48:	cmp	x3, #0x0
  40ab4c:	csel	x21, x1, x3, eq  // eq = none
  40ab50:	mov	w1, #0x72                  	// #114
  40ab54:	mov	x0, x21
  40ab58:	bl	4018f0 <strchr@plt>
  40ab5c:	mov	x19, x0
  40ab60:	cbz	x23, 40abbc <_ZdlPvm@@Base+0x8f0>
  40ab64:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40ab68:	add	x1, x1, #0xb88
  40ab6c:	mov	x0, x23
  40ab70:	bl	401b20 <strcmp@plt>
  40ab74:	cbz	w0, 40abbc <_ZdlPvm@@Base+0x8f0>
  40ab78:	cbz	x19, 40ab94 <_ZdlPvm@@Base+0x8c8>
  40ab7c:	ldrb	w0, [x23]
  40ab80:	cmp	w0, #0x2f
  40ab84:	b.eq	40ab94 <_ZdlPvm@@Base+0x8c8>  // b.none
  40ab88:	ldr	x22, [x20]
  40ab8c:	ldrb	w0, [x22]
  40ab90:	cbnz	w0, 40ac10 <_ZdlPvm@@Base+0x944>
  40ab94:	mov	x1, x21
  40ab98:	mov	x0, x23
  40ab9c:	bl	401af0 <fopen@plt>
  40aba0:	mov	x20, x0
  40aba4:	cbz	x0, 40abec <_ZdlPvm@@Base+0x920>
  40aba8:	cbz	x24, 40abec <_ZdlPvm@@Base+0x920>
  40abac:	mov	x0, x23
  40abb0:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  40abb4:	str	x0, [x24]
  40abb8:	b	40abec <_ZdlPvm@@Base+0x920>
  40abbc:	cbz	x24, 40abe0 <_ZdlPvm@@Base+0x914>
  40abc0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40abc4:	add	x1, x1, #0x390
  40abc8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x1d34>
  40abcc:	add	x0, x0, #0xcb0
  40abd0:	cmp	x19, #0x0
  40abd4:	csel	x0, x0, x1, ne  // ne = any
  40abd8:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  40abdc:	str	x0, [x24]
  40abe0:	cbz	x19, 40ac04 <_ZdlPvm@@Base+0x938>
  40abe4:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40abe8:	ldr	x20, [x0, #3728]
  40abec:	mov	x0, x20
  40abf0:	ldp	x19, x20, [sp, #16]
  40abf4:	ldp	x21, x22, [sp, #32]
  40abf8:	ldp	x23, x24, [sp, #48]
  40abfc:	ldp	x29, x30, [sp], #112
  40ac00:	ret
  40ac04:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ac08:	ldr	x20, [x0, #3736]
  40ac0c:	b	40abec <_ZdlPvm@@Base+0x920>
  40ac10:	stp	x25, x26, [sp, #64]
  40ac14:	stp	x27, x28, [sp, #80]
  40ac18:	mov	x0, x23
  40ac1c:	bl	401860 <strlen@plt>
  40ac20:	mov	w26, #0x3a                  	// #58
  40ac24:	mov	w25, w0
  40ac28:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  40ac2c:	add	x0, x0, #0x940
  40ac30:	str	x0, [sp, #104]
  40ac34:	b	40ad28 <_ZdlPvm@@Base+0xa5c>
  40ac38:	mov	x0, x22
  40ac3c:	bl	401860 <strlen@plt>
  40ac40:	add	x19, x22, x0
  40ac44:	b	40ad3c <_ZdlPvm@@Base+0xa70>
  40ac48:	cbz	x24, 40ac5c <_ZdlPvm@@Base+0x990>
  40ac4c:	str	x22, [x24]
  40ac50:	ldp	x25, x26, [sp, #64]
  40ac54:	ldp	x27, x28, [sp, #80]
  40ac58:	b	40abec <_ZdlPvm@@Base+0x920>
  40ac5c:	mov	x0, x22
  40ac60:	bl	4018e0 <free@plt>
  40ac64:	ldp	x25, x26, [sp, #64]
  40ac68:	ldp	x27, x28, [sp, #80]
  40ac6c:	b	40abec <_ZdlPvm@@Base+0x920>
  40ac70:	str	w28, [x27]
  40ac74:	ldp	x25, x26, [sp, #64]
  40ac78:	ldp	x27, x28, [sp, #80]
  40ac7c:	b	40abec <_ZdlPvm@@Base+0x920>
  40ac80:	mov	w0, #0x2                   	// #2
  40ac84:	str	w0, [x27]
  40ac88:	ldp	x25, x26, [sp, #64]
  40ac8c:	ldp	x27, x28, [sp, #80]
  40ac90:	b	40abec <_ZdlPvm@@Base+0x920>
  40ac94:	sub	x27, x19, x22
  40ac98:	add	x0, x27, x25
  40ac9c:	add	x0, x0, #0x2
  40aca0:	bl	4017e0 <_Znam@plt>
  40aca4:	mov	x20, x0
  40aca8:	mov	x28, x27
  40acac:	mov	x2, x27
  40acb0:	mov	x1, x22
  40acb4:	bl	401800 <memcpy@plt>
  40acb8:	mov	w0, #0x2f                  	// #47
  40acbc:	strb	w0, [x20, x27]
  40acc0:	mov	w0, #0x1                   	// #1
  40acc4:	and	x0, x0, #0xff
  40acc8:	add	x0, x0, x28
  40accc:	mov	x1, x23
  40acd0:	add	x0, x20, x0
  40acd4:	bl	401950 <strcpy@plt>
  40acd8:	mov	x0, x20
  40acdc:	bl	40b8a0 <_ZdlPvm@@Base+0x15d4>
  40ace0:	mov	x22, x0
  40ace4:	mov	x0, x20
  40ace8:	bl	401a70 <_ZdaPv@plt>
  40acec:	mov	x1, x21
  40acf0:	mov	x0, x22
  40acf4:	bl	401af0 <fopen@plt>
  40acf8:	mov	x20, x0
  40acfc:	cbnz	x0, 40ac48 <_ZdlPvm@@Base+0x97c>
  40ad00:	bl	401a80 <__errno_location@plt>
  40ad04:	mov	x27, x0
  40ad08:	ldr	w28, [x0]
  40ad0c:	mov	x0, x22
  40ad10:	bl	4018e0 <free@plt>
  40ad14:	cmp	w28, #0x2
  40ad18:	b.ne	40ac70 <_ZdlPvm@@Base+0x9a4>  // b.any
  40ad1c:	ldrb	w0, [x19]
  40ad20:	cbz	w0, 40ac80 <_ZdlPvm@@Base+0x9b4>
  40ad24:	add	x22, x19, #0x1
  40ad28:	mov	w1, w26
  40ad2c:	mov	x0, x22
  40ad30:	bl	4018f0 <strchr@plt>
  40ad34:	mov	x19, x0
  40ad38:	cbz	x0, 40ac38 <_ZdlPvm@@Base+0x96c>
  40ad3c:	cmp	x22, x19
  40ad40:	b.cs	40ad54 <_ZdlPvm@@Base+0xa88>  // b.hs, b.nlast
  40ad44:	ldurb	w1, [x19, #-1]
  40ad48:	ldr	x0, [sp, #104]
  40ad4c:	bl	4018f0 <strchr@plt>
  40ad50:	cbz	x0, 40ac94 <_ZdlPvm@@Base+0x9c8>
  40ad54:	sub	x27, x19, x22
  40ad58:	add	x0, x25, x27
  40ad5c:	add	x0, x0, #0x1
  40ad60:	bl	4017e0 <_Znam@plt>
  40ad64:	mov	x20, x0
  40ad68:	mov	x28, x27
  40ad6c:	mov	x2, x27
  40ad70:	mov	x1, x22
  40ad74:	bl	401800 <memcpy@plt>
  40ad78:	mov	w0, #0x0                   	// #0
  40ad7c:	b	40acc4 <_ZdlPvm@@Base+0x9f8>
  40ad80:	cbz	w0, 40ada4 <_ZdlPvm@@Base+0xad8>
  40ad84:	stp	x29, x30, [sp, #-16]!
  40ad88:	mov	x29, sp
  40ad8c:	lsl	w0, w0, #1
  40ad90:	str	w0, [x1]
  40ad94:	sxtw	x0, w0
  40ad98:	bl	4017e0 <_Znam@plt>
  40ad9c:	ldp	x29, x30, [sp], #16
  40ada0:	ret
  40ada4:	str	wzr, [x1]
  40ada8:	mov	x0, #0x0                   	// #0
  40adac:	ret
  40adb0:	stp	x29, x30, [sp, #-32]!
  40adb4:	mov	x29, sp
  40adb8:	stp	x19, x20, [sp, #16]
  40adbc:	mov	x20, x3
  40adc0:	cmp	w1, w2
  40adc4:	b.ge	40adf4 <_ZdlPvm@@Base+0xb28>  // b.tcont
  40adc8:	mov	w19, w2
  40adcc:	cbz	x0, 40add4 <_ZdlPvm@@Base+0xb08>
  40add0:	bl	401a70 <_ZdaPv@plt>
  40add4:	cbz	w19, 40adfc <_ZdlPvm@@Base+0xb30>
  40add8:	lsl	w0, w19, #1
  40addc:	str	w0, [x20]
  40ade0:	sxtw	x0, w0
  40ade4:	bl	4017e0 <_Znam@plt>
  40ade8:	ldp	x19, x20, [sp, #16]
  40adec:	ldp	x29, x30, [sp], #32
  40adf0:	ret
  40adf4:	str	w1, [x3]
  40adf8:	b	40ade8 <_ZdlPvm@@Base+0xb1c>
  40adfc:	str	wzr, [x20]
  40ae00:	mov	x0, #0x0                   	// #0
  40ae04:	b	40ade8 <_ZdlPvm@@Base+0xb1c>
  40ae08:	stp	x29, x30, [sp, #-48]!
  40ae0c:	mov	x29, sp
  40ae10:	stp	x19, x20, [sp, #16]
  40ae14:	stp	x21, x22, [sp, #32]
  40ae18:	mov	x20, x0
  40ae1c:	mov	x21, x4
  40ae20:	cmp	w1, w3
  40ae24:	b.ge	40ae5c <_ZdlPvm@@Base+0xb90>  // b.tcont
  40ae28:	mov	w22, w2
  40ae2c:	mov	w19, w3
  40ae30:	cbz	w3, 40ae78 <_ZdlPvm@@Base+0xbac>
  40ae34:	lsl	w0, w3, #1
  40ae38:	str	w0, [x4]
  40ae3c:	sxtw	x0, w0
  40ae40:	bl	4017e0 <_Znam@plt>
  40ae44:	mov	x21, x0
  40ae48:	cmp	w22, #0x0
  40ae4c:	ccmp	w19, w22, #0x4, ne  // ne = any
  40ae50:	b.gt	40ae8c <_ZdlPvm@@Base+0xbc0>
  40ae54:	cbz	x20, 40ae64 <_ZdlPvm@@Base+0xb98>
  40ae58:	b	40ae98 <_ZdlPvm@@Base+0xbcc>
  40ae5c:	str	w1, [x4]
  40ae60:	mov	x21, x0
  40ae64:	mov	x0, x21
  40ae68:	ldp	x19, x20, [sp, #16]
  40ae6c:	ldp	x21, x22, [sp, #32]
  40ae70:	ldp	x29, x30, [sp], #48
  40ae74:	ret
  40ae78:	cbz	x0, 40ae80 <_ZdlPvm@@Base+0xbb4>
  40ae7c:	bl	401a70 <_ZdaPv@plt>
  40ae80:	str	wzr, [x21]
  40ae84:	mov	x21, #0x0                   	// #0
  40ae88:	b	40ae64 <_ZdlPvm@@Base+0xb98>
  40ae8c:	sxtw	x2, w22
  40ae90:	mov	x1, x20
  40ae94:	bl	401800 <memcpy@plt>
  40ae98:	mov	x0, x20
  40ae9c:	bl	401a70 <_ZdaPv@plt>
  40aea0:	b	40ae64 <_ZdlPvm@@Base+0xb98>
  40aea4:	str	xzr, [x0]
  40aea8:	str	wzr, [x0, #8]
  40aeac:	str	wzr, [x0, #12]
  40aeb0:	ret
  40aeb4:	stp	x29, x30, [sp, #-48]!
  40aeb8:	mov	x29, sp
  40aebc:	stp	x19, x20, [sp, #16]
  40aec0:	str	x21, [sp, #32]
  40aec4:	mov	x20, x0
  40aec8:	mov	x21, x1
  40aecc:	mov	w19, w2
  40aed0:	str	w2, [x0, #8]
  40aed4:	tbnz	w2, #31, 40aefc <_ZdlPvm@@Base+0xc30>
  40aed8:	add	x1, x0, #0xc
  40aedc:	mov	w0, w2
  40aee0:	bl	40ad80 <_ZdlPvm@@Base+0xab4>
  40aee4:	str	x0, [x20]
  40aee8:	cbnz	w19, 40af1c <_ZdlPvm@@Base+0xc50>
  40aeec:	ldp	x19, x20, [sp, #16]
  40aef0:	ldr	x21, [sp, #32]
  40aef4:	ldp	x29, x30, [sp], #48
  40aef8:	ret
  40aefc:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40af00:	add	x1, x1, #0x398
  40af04:	mov	w0, #0x57                  	// #87
  40af08:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  40af0c:	add	x1, x20, #0xc
  40af10:	mov	w0, w19
  40af14:	bl	40ad80 <_ZdlPvm@@Base+0xab4>
  40af18:	str	x0, [x20]
  40af1c:	sxtw	x2, w19
  40af20:	mov	x1, x21
  40af24:	bl	401800 <memcpy@plt>
  40af28:	b	40aeec <_ZdlPvm@@Base+0xc20>
  40af2c:	stp	x29, x30, [sp, #-32]!
  40af30:	mov	x29, sp
  40af34:	stp	x19, x20, [sp, #16]
  40af38:	mov	x19, x0
  40af3c:	cbz	x1, 40af74 <_ZdlPvm@@Base+0xca8>
  40af40:	mov	x20, x1
  40af44:	mov	x0, x1
  40af48:	bl	401860 <strlen@plt>
  40af4c:	str	w0, [x19, #8]
  40af50:	add	x1, x19, #0xc
  40af54:	bl	40ad80 <_ZdlPvm@@Base+0xab4>
  40af58:	str	x0, [x19]
  40af5c:	ldr	w2, [x19, #8]
  40af60:	cbz	w2, 40af80 <_ZdlPvm@@Base+0xcb4>
  40af64:	sxtw	x2, w2
  40af68:	mov	x1, x20
  40af6c:	bl	401800 <memcpy@plt>
  40af70:	b	40af80 <_ZdlPvm@@Base+0xcb4>
  40af74:	str	wzr, [x0, #8]
  40af78:	str	xzr, [x0]
  40af7c:	str	wzr, [x0, #12]
  40af80:	ldp	x19, x20, [sp, #16]
  40af84:	ldp	x29, x30, [sp], #32
  40af88:	ret
  40af8c:	stp	x29, x30, [sp, #-32]!
  40af90:	mov	x29, sp
  40af94:	stp	x19, x20, [sp, #16]
  40af98:	mov	x19, x0
  40af9c:	and	w20, w1, #0xff
  40afa0:	mov	w0, #0x1                   	// #1
  40afa4:	str	w0, [x19, #8]
  40afa8:	add	x1, x19, #0xc
  40afac:	bl	40ad80 <_ZdlPvm@@Base+0xab4>
  40afb0:	str	x0, [x19]
  40afb4:	strb	w20, [x0]
  40afb8:	ldp	x19, x20, [sp, #16]
  40afbc:	ldp	x29, x30, [sp], #32
  40afc0:	ret
  40afc4:	stp	x29, x30, [sp, #-32]!
  40afc8:	mov	x29, sp
  40afcc:	stp	x19, x20, [sp, #16]
  40afd0:	mov	x19, x0
  40afd4:	mov	x20, x1
  40afd8:	ldr	w0, [x1, #8]
  40afdc:	str	w0, [x19, #8]
  40afe0:	add	x1, x19, #0xc
  40afe4:	bl	40ad80 <_ZdlPvm@@Base+0xab4>
  40afe8:	str	x0, [x19]
  40afec:	ldr	w2, [x19, #8]
  40aff0:	cbnz	w2, 40b000 <_ZdlPvm@@Base+0xd34>
  40aff4:	ldp	x19, x20, [sp, #16]
  40aff8:	ldp	x29, x30, [sp], #32
  40affc:	ret
  40b000:	sxtw	x2, w2
  40b004:	ldr	x1, [x20]
  40b008:	bl	401800 <memcpy@plt>
  40b00c:	b	40aff4 <_ZdlPvm@@Base+0xd28>
  40b010:	ldr	x0, [x0]
  40b014:	cbz	x0, 40b02c <_ZdlPvm@@Base+0xd60>
  40b018:	stp	x29, x30, [sp, #-16]!
  40b01c:	mov	x29, sp
  40b020:	bl	401a70 <_ZdaPv@plt>
  40b024:	ldp	x29, x30, [sp], #16
  40b028:	ret
  40b02c:	ret
  40b030:	stp	x29, x30, [sp, #-32]!
  40b034:	mov	x29, sp
  40b038:	stp	x19, x20, [sp, #16]
  40b03c:	mov	x19, x0
  40b040:	mov	x20, x1
  40b044:	add	x3, x0, #0xc
  40b048:	ldr	w2, [x1, #8]
  40b04c:	ldr	w1, [x0, #12]
  40b050:	ldr	x0, [x0]
  40b054:	bl	40adb0 <_ZdlPvm@@Base+0xae4>
  40b058:	str	x0, [x19]
  40b05c:	ldr	w2, [x20, #8]
  40b060:	str	w2, [x19, #8]
  40b064:	cbnz	w2, 40b078 <_ZdlPvm@@Base+0xdac>
  40b068:	mov	x0, x19
  40b06c:	ldp	x19, x20, [sp, #16]
  40b070:	ldp	x29, x30, [sp], #32
  40b074:	ret
  40b078:	sxtw	x2, w2
  40b07c:	ldr	x1, [x20]
  40b080:	bl	401800 <memcpy@plt>
  40b084:	b	40b068 <_ZdlPvm@@Base+0xd9c>
  40b088:	stp	x29, x30, [sp, #-48]!
  40b08c:	mov	x29, sp
  40b090:	stp	x19, x20, [sp, #16]
  40b094:	mov	x19, x0
  40b098:	cbz	x1, 40b0e4 <_ZdlPvm@@Base+0xe18>
  40b09c:	str	x21, [sp, #32]
  40b0a0:	mov	x20, x1
  40b0a4:	mov	x0, x1
  40b0a8:	bl	401860 <strlen@plt>
  40b0ac:	mov	x21, x0
  40b0b0:	add	x3, x19, #0xc
  40b0b4:	mov	w2, w0
  40b0b8:	ldr	w1, [x19, #12]
  40b0bc:	ldr	x0, [x19]
  40b0c0:	bl	40adb0 <_ZdlPvm@@Base+0xae4>
  40b0c4:	str	x0, [x19]
  40b0c8:	str	w21, [x19, #8]
  40b0cc:	cbnz	w21, 40b100 <_ZdlPvm@@Base+0xe34>
  40b0d0:	ldr	x21, [sp, #32]
  40b0d4:	mov	x0, x19
  40b0d8:	ldp	x19, x20, [sp, #16]
  40b0dc:	ldp	x29, x30, [sp], #48
  40b0e0:	ret
  40b0e4:	ldr	x0, [x0]
  40b0e8:	cbz	x0, 40b0f0 <_ZdlPvm@@Base+0xe24>
  40b0ec:	bl	401a70 <_ZdaPv@plt>
  40b0f0:	str	wzr, [x19, #8]
  40b0f4:	str	xzr, [x19]
  40b0f8:	str	wzr, [x19, #12]
  40b0fc:	b	40b0d4 <_ZdlPvm@@Base+0xe08>
  40b100:	sxtw	x2, w21
  40b104:	mov	x1, x20
  40b108:	bl	401800 <memcpy@plt>
  40b10c:	ldr	x21, [sp, #32]
  40b110:	b	40b0d4 <_ZdlPvm@@Base+0xe08>
  40b114:	stp	x29, x30, [sp, #-32]!
  40b118:	mov	x29, sp
  40b11c:	stp	x19, x20, [sp, #16]
  40b120:	mov	x19, x0
  40b124:	and	w20, w1, #0xff
  40b128:	add	x3, x0, #0xc
  40b12c:	mov	w2, #0x1                   	// #1
  40b130:	ldr	w1, [x0, #12]
  40b134:	ldr	x0, [x0]
  40b138:	bl	40adb0 <_ZdlPvm@@Base+0xae4>
  40b13c:	str	x0, [x19]
  40b140:	mov	w1, #0x1                   	// #1
  40b144:	str	w1, [x19, #8]
  40b148:	strb	w20, [x0]
  40b14c:	mov	x0, x19
  40b150:	ldp	x19, x20, [sp, #16]
  40b154:	ldp	x29, x30, [sp], #32
  40b158:	ret
  40b15c:	stp	x29, x30, [sp, #-32]!
  40b160:	mov	x29, sp
  40b164:	stp	x19, x20, [sp, #16]
  40b168:	mov	x20, x0
  40b16c:	mov	x19, x1
  40b170:	ldr	x0, [x0]
  40b174:	cbz	x0, 40b17c <_ZdlPvm@@Base+0xeb0>
  40b178:	bl	401a70 <_ZdaPv@plt>
  40b17c:	ldr	x0, [x19]
  40b180:	str	x0, [x20]
  40b184:	ldr	w0, [x19, #8]
  40b188:	str	w0, [x20, #8]
  40b18c:	ldr	w0, [x19, #12]
  40b190:	str	w0, [x20, #12]
  40b194:	str	xzr, [x19]
  40b198:	str	wzr, [x19, #8]
  40b19c:	str	wzr, [x19, #12]
  40b1a0:	ldp	x19, x20, [sp, #16]
  40b1a4:	ldp	x29, x30, [sp], #32
  40b1a8:	ret
  40b1ac:	stp	x29, x30, [sp, #-32]!
  40b1b0:	mov	x29, sp
  40b1b4:	str	x19, [sp, #16]
  40b1b8:	mov	x19, x0
  40b1bc:	ldr	w2, [x0, #8]
  40b1c0:	add	x4, x0, #0xc
  40b1c4:	add	w3, w2, #0x1
  40b1c8:	ldr	w1, [x0, #12]
  40b1cc:	ldr	x0, [x0]
  40b1d0:	bl	40ae08 <_ZdlPvm@@Base+0xb3c>
  40b1d4:	str	x0, [x19]
  40b1d8:	ldr	x19, [sp, #16]
  40b1dc:	ldp	x29, x30, [sp], #32
  40b1e0:	ret
  40b1e4:	stp	x29, x30, [sp, #-48]!
  40b1e8:	mov	x29, sp
  40b1ec:	stp	x19, x20, [sp, #16]
  40b1f0:	mov	x19, x0
  40b1f4:	cbz	x1, 40b240 <_ZdlPvm@@Base+0xf74>
  40b1f8:	stp	x21, x22, [sp, #32]
  40b1fc:	mov	x20, x1
  40b200:	mov	x0, x1
  40b204:	bl	401860 <strlen@plt>
  40b208:	mov	x21, x0
  40b20c:	ldr	w2, [x19, #8]
  40b210:	add	w22, w2, w0
  40b214:	ldr	w1, [x19, #12]
  40b218:	cmp	w1, w22
  40b21c:	b.lt	40b250 <_ZdlPvm@@Base+0xf84>  // b.tstop
  40b220:	ldrsw	x0, [x19, #8]
  40b224:	ldr	x3, [x19]
  40b228:	sxtw	x2, w21
  40b22c:	mov	x1, x20
  40b230:	add	x0, x3, x0
  40b234:	bl	401800 <memcpy@plt>
  40b238:	str	w22, [x19, #8]
  40b23c:	ldp	x21, x22, [sp, #32]
  40b240:	mov	x0, x19
  40b244:	ldp	x19, x20, [sp, #16]
  40b248:	ldp	x29, x30, [sp], #48
  40b24c:	ret
  40b250:	mov	x4, x19
  40b254:	ldr	x0, [x4], #12
  40b258:	mov	w3, w22
  40b25c:	bl	40ae08 <_ZdlPvm@@Base+0xb3c>
  40b260:	str	x0, [x19]
  40b264:	b	40b220 <_ZdlPvm@@Base+0xf54>
  40b268:	stp	x29, x30, [sp, #-48]!
  40b26c:	mov	x29, sp
  40b270:	stp	x19, x20, [sp, #16]
  40b274:	mov	x19, x0
  40b278:	ldr	w3, [x1, #8]
  40b27c:	cbz	w3, 40b2bc <_ZdlPvm@@Base+0xff0>
  40b280:	str	x21, [sp, #32]
  40b284:	mov	x20, x1
  40b288:	ldr	w2, [x0, #8]
  40b28c:	add	w21, w3, w2
  40b290:	ldr	w1, [x0, #12]
  40b294:	cmp	w1, w21
  40b298:	b.lt	40b2cc <_ZdlPvm@@Base+0x1000>  // b.tstop
  40b29c:	ldrsw	x0, [x19, #8]
  40b2a0:	ldr	x3, [x19]
  40b2a4:	ldrsw	x2, [x20, #8]
  40b2a8:	ldr	x1, [x20]
  40b2ac:	add	x0, x3, x0
  40b2b0:	bl	401800 <memcpy@plt>
  40b2b4:	str	w21, [x19, #8]
  40b2b8:	ldr	x21, [sp, #32]
  40b2bc:	mov	x0, x19
  40b2c0:	ldp	x19, x20, [sp, #16]
  40b2c4:	ldp	x29, x30, [sp], #48
  40b2c8:	ret
  40b2cc:	mov	x4, x0
  40b2d0:	ldr	x0, [x4], #12
  40b2d4:	mov	w3, w21
  40b2d8:	bl	40ae08 <_ZdlPvm@@Base+0xb3c>
  40b2dc:	str	x0, [x19]
  40b2e0:	b	40b29c <_ZdlPvm@@Base+0xfd0>
  40b2e4:	cmp	w2, #0x0
  40b2e8:	b.le	40b360 <_ZdlPvm@@Base+0x1094>
  40b2ec:	stp	x29, x30, [sp, #-48]!
  40b2f0:	mov	x29, sp
  40b2f4:	stp	x19, x20, [sp, #16]
  40b2f8:	stp	x21, x22, [sp, #32]
  40b2fc:	mov	x19, x0
  40b300:	mov	x21, x1
  40b304:	mov	w20, w2
  40b308:	ldr	w2, [x0, #8]
  40b30c:	add	w22, w2, w20
  40b310:	ldr	w1, [x0, #12]
  40b314:	cmp	w1, w22
  40b318:	b.lt	40b348 <_ZdlPvm@@Base+0x107c>  // b.tstop
  40b31c:	ldrsw	x0, [x19, #8]
  40b320:	ldr	x3, [x19]
  40b324:	sxtw	x2, w20
  40b328:	mov	x1, x21
  40b32c:	add	x0, x3, x0
  40b330:	bl	401800 <memcpy@plt>
  40b334:	str	w22, [x19, #8]
  40b338:	ldp	x19, x20, [sp, #16]
  40b33c:	ldp	x21, x22, [sp, #32]
  40b340:	ldp	x29, x30, [sp], #48
  40b344:	ret
  40b348:	mov	x4, x0
  40b34c:	ldr	x0, [x4], #12
  40b350:	mov	w3, w22
  40b354:	bl	40ae08 <_ZdlPvm@@Base+0xb3c>
  40b358:	str	x0, [x19]
  40b35c:	b	40b31c <_ZdlPvm@@Base+0x1050>
  40b360:	ret
  40b364:	stp	x29, x30, [sp, #-64]!
  40b368:	mov	x29, sp
  40b36c:	stp	x19, x20, [sp, #16]
  40b370:	stp	x21, x22, [sp, #32]
  40b374:	stp	x23, x24, [sp, #48]
  40b378:	mov	x19, x0
  40b37c:	mov	x23, x1
  40b380:	mov	w20, w2
  40b384:	mov	x22, x3
  40b388:	mov	w21, w4
  40b38c:	cmp	w2, #0x0
  40b390:	ccmp	w4, #0x0, #0x1, ge  // ge = tcont
  40b394:	b.lt	40b3c0 <_ZdlPvm@@Base+0x10f4>  // b.tstop
  40b398:	add	w0, w20, w21
  40b39c:	str	w0, [x19, #8]
  40b3a0:	cbnz	w0, 40b3d4 <_ZdlPvm@@Base+0x1108>
  40b3a4:	str	wzr, [x19, #12]
  40b3a8:	str	xzr, [x19]
  40b3ac:	ldp	x19, x20, [sp, #16]
  40b3b0:	ldp	x21, x22, [sp, #32]
  40b3b4:	ldp	x23, x24, [sp, #48]
  40b3b8:	ldp	x29, x30, [sp], #64
  40b3bc:	ret
  40b3c0:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40b3c4:	add	x1, x1, #0x398
  40b3c8:	mov	w0, #0xd7                  	// #215
  40b3cc:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  40b3d0:	b	40b398 <_ZdlPvm@@Base+0x10cc>
  40b3d4:	add	x1, x19, #0xc
  40b3d8:	bl	40ad80 <_ZdlPvm@@Base+0xab4>
  40b3dc:	mov	x24, x0
  40b3e0:	str	x0, [x19]
  40b3e4:	cbnz	w20, 40b3f8 <_ZdlPvm@@Base+0x112c>
  40b3e8:	sxtw	x2, w21
  40b3ec:	mov	x1, x22
  40b3f0:	bl	401800 <memcpy@plt>
  40b3f4:	b	40b3ac <_ZdlPvm@@Base+0x10e0>
  40b3f8:	sxtw	x20, w20
  40b3fc:	mov	x2, x20
  40b400:	mov	x1, x23
  40b404:	bl	401800 <memcpy@plt>
  40b408:	cbz	w21, 40b3ac <_ZdlPvm@@Base+0x10e0>
  40b40c:	sxtw	x2, w21
  40b410:	mov	x1, x22
  40b414:	add	x0, x24, x20
  40b418:	bl	401800 <memcpy@plt>
  40b41c:	b	40b3ac <_ZdlPvm@@Base+0x10e0>
  40b420:	stp	x29, x30, [sp, #-16]!
  40b424:	mov	x29, sp
  40b428:	mov	x3, x0
  40b42c:	ldr	w4, [x0, #8]
  40b430:	ldr	w2, [x1, #8]
  40b434:	cmp	w4, w2
  40b438:	b.gt	40b464 <_ZdlPvm@@Base+0x1198>
  40b43c:	mov	w0, #0x1                   	// #1
  40b440:	cbz	w4, 40b45c <_ZdlPvm@@Base+0x1190>
  40b444:	sxtw	x2, w4
  40b448:	ldr	x1, [x1]
  40b44c:	ldr	x0, [x3]
  40b450:	bl	4018c0 <memcmp@plt>
  40b454:	cmp	w0, #0x0
  40b458:	cset	w0, le
  40b45c:	ldp	x29, x30, [sp], #16
  40b460:	ret
  40b464:	mov	w0, #0x0                   	// #0
  40b468:	cbz	w2, 40b45c <_ZdlPvm@@Base+0x1190>
  40b46c:	sxtw	x2, w2
  40b470:	ldr	x1, [x1]
  40b474:	ldr	x0, [x3]
  40b478:	bl	4018c0 <memcmp@plt>
  40b47c:	lsr	w0, w0, #31
  40b480:	b	40b45c <_ZdlPvm@@Base+0x1190>
  40b484:	stp	x29, x30, [sp, #-16]!
  40b488:	mov	x29, sp
  40b48c:	mov	x3, x0
  40b490:	ldr	w4, [x0, #8]
  40b494:	ldr	w2, [x1, #8]
  40b498:	cmp	w4, w2
  40b49c:	b.ge	40b4c8 <_ZdlPvm@@Base+0x11fc>  // b.tcont
  40b4a0:	mov	w0, #0x1                   	// #1
  40b4a4:	cbz	w4, 40b4c0 <_ZdlPvm@@Base+0x11f4>
  40b4a8:	sxtw	x2, w4
  40b4ac:	ldr	x1, [x1]
  40b4b0:	ldr	x0, [x3]
  40b4b4:	bl	4018c0 <memcmp@plt>
  40b4b8:	cmp	w0, #0x0
  40b4bc:	cset	w0, le
  40b4c0:	ldp	x29, x30, [sp], #16
  40b4c4:	ret
  40b4c8:	mov	w0, #0x0                   	// #0
  40b4cc:	cbz	w2, 40b4c0 <_ZdlPvm@@Base+0x11f4>
  40b4d0:	sxtw	x2, w2
  40b4d4:	ldr	x1, [x1]
  40b4d8:	ldr	x0, [x3]
  40b4dc:	bl	4018c0 <memcmp@plt>
  40b4e0:	lsr	w0, w0, #31
  40b4e4:	b	40b4c0 <_ZdlPvm@@Base+0x11f4>
  40b4e8:	stp	x29, x30, [sp, #-16]!
  40b4ec:	mov	x29, sp
  40b4f0:	mov	x3, x0
  40b4f4:	ldr	w2, [x0, #8]
  40b4f8:	ldr	w4, [x1, #8]
  40b4fc:	cmp	w2, w4
  40b500:	b.lt	40b52c <_ZdlPvm@@Base+0x1260>  // b.tstop
  40b504:	mov	w0, #0x1                   	// #1
  40b508:	cbz	w4, 40b524 <_ZdlPvm@@Base+0x1258>
  40b50c:	sxtw	x2, w4
  40b510:	ldr	x1, [x1]
  40b514:	ldr	x0, [x3]
  40b518:	bl	4018c0 <memcmp@plt>
  40b51c:	mvn	w0, w0
  40b520:	lsr	w0, w0, #31
  40b524:	ldp	x29, x30, [sp], #16
  40b528:	ret
  40b52c:	mov	w0, #0x0                   	// #0
  40b530:	cbz	w2, 40b524 <_ZdlPvm@@Base+0x1258>
  40b534:	sxtw	x2, w2
  40b538:	ldr	x1, [x1]
  40b53c:	ldr	x0, [x3]
  40b540:	bl	4018c0 <memcmp@plt>
  40b544:	cmp	w0, #0x0
  40b548:	cset	w0, gt
  40b54c:	b	40b524 <_ZdlPvm@@Base+0x1258>
  40b550:	stp	x29, x30, [sp, #-16]!
  40b554:	mov	x29, sp
  40b558:	mov	x3, x0
  40b55c:	ldr	w2, [x0, #8]
  40b560:	ldr	w4, [x1, #8]
  40b564:	cmp	w2, w4
  40b568:	b.le	40b594 <_ZdlPvm@@Base+0x12c8>
  40b56c:	mov	w0, #0x1                   	// #1
  40b570:	cbz	w4, 40b58c <_ZdlPvm@@Base+0x12c0>
  40b574:	sxtw	x2, w4
  40b578:	ldr	x1, [x1]
  40b57c:	ldr	x0, [x3]
  40b580:	bl	4018c0 <memcmp@plt>
  40b584:	mvn	w0, w0
  40b588:	lsr	w0, w0, #31
  40b58c:	ldp	x29, x30, [sp], #16
  40b590:	ret
  40b594:	mov	w0, #0x0                   	// #0
  40b598:	cbz	w2, 40b58c <_ZdlPvm@@Base+0x12c0>
  40b59c:	sxtw	x2, w2
  40b5a0:	ldr	x1, [x1]
  40b5a4:	ldr	x0, [x3]
  40b5a8:	bl	4018c0 <memcmp@plt>
  40b5ac:	cmp	w0, #0x0
  40b5b0:	cset	w0, gt
  40b5b4:	b	40b58c <_ZdlPvm@@Base+0x12c0>
  40b5b8:	stp	x29, x30, [sp, #-32]!
  40b5bc:	mov	x29, sp
  40b5c0:	stp	x19, x20, [sp, #16]
  40b5c4:	mov	x20, x0
  40b5c8:	mov	w19, w1
  40b5cc:	tbnz	w1, #31, 40b5ec <_ZdlPvm@@Base+0x1320>
  40b5d0:	ldr	w1, [x20, #12]
  40b5d4:	cmp	w1, w19
  40b5d8:	b.lt	40b600 <_ZdlPvm@@Base+0x1334>  // b.tstop
  40b5dc:	str	w19, [x20, #8]
  40b5e0:	ldp	x19, x20, [sp, #16]
  40b5e4:	ldp	x29, x30, [sp], #32
  40b5e8:	ret
  40b5ec:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40b5f0:	add	x1, x1, #0x398
  40b5f4:	mov	w0, #0x107                 	// #263
  40b5f8:	bl	40be80 <_ZdlPvm@@Base+0x1bb4>
  40b5fc:	b	40b5d0 <_ZdlPvm@@Base+0x1304>
  40b600:	add	x4, x20, #0xc
  40b604:	mov	w3, w19
  40b608:	ldr	w2, [x20, #8]
  40b60c:	ldr	x0, [x20]
  40b610:	bl	40ae08 <_ZdlPvm@@Base+0xb3c>
  40b614:	str	x0, [x20]
  40b618:	b	40b5dc <_ZdlPvm@@Base+0x1310>
  40b61c:	str	wzr, [x0, #8]
  40b620:	ret
  40b624:	stp	x29, x30, [sp, #-32]!
  40b628:	mov	x29, sp
  40b62c:	str	x19, [sp, #16]
  40b630:	ldr	x19, [x0]
  40b634:	cbz	x19, 40b65c <_ZdlPvm@@Base+0x1390>
  40b638:	and	w1, w1, #0xff
  40b63c:	ldrsw	x2, [x0, #8]
  40b640:	mov	x0, x19
  40b644:	bl	4019c0 <memchr@plt>
  40b648:	cbz	x0, 40b664 <_ZdlPvm@@Base+0x1398>
  40b64c:	sub	w0, w0, w19
  40b650:	ldr	x19, [sp, #16]
  40b654:	ldp	x29, x30, [sp], #32
  40b658:	ret
  40b65c:	mov	w0, #0xffffffff            	// #-1
  40b660:	b	40b650 <_ZdlPvm@@Base+0x1384>
  40b664:	mov	w0, #0xffffffff            	// #-1
  40b668:	b	40b650 <_ZdlPvm@@Base+0x1384>
  40b66c:	stp	x29, x30, [sp, #-32]!
  40b670:	mov	x29, sp
  40b674:	mov	x1, x0
  40b678:	ldr	x0, [x0]
  40b67c:	ldr	w3, [x1, #8]
  40b680:	cmp	w3, #0x0
  40b684:	b.le	40b6f8 <_ZdlPvm@@Base+0x142c>
  40b688:	stp	x19, x20, [sp, #16]
  40b68c:	mov	x19, x0
  40b690:	add	x20, x0, #0x1
  40b694:	sub	w1, w3, #0x1
  40b698:	add	x20, x20, x1
  40b69c:	mov	w1, #0x0                   	// #0
  40b6a0:	ldrb	w2, [x0], #1
  40b6a4:	cmp	w2, #0x0
  40b6a8:	cinc	w1, w1, eq  // eq = none
  40b6ac:	cmp	x0, x20
  40b6b0:	b.ne	40b6a0 <_ZdlPvm@@Base+0x13d4>  // b.any
  40b6b4:	add	w0, w3, #0x1
  40b6b8:	sub	w0, w0, w1
  40b6bc:	sxtw	x0, w0
  40b6c0:	bl	401b50 <malloc@plt>
  40b6c4:	mov	x1, x0
  40b6c8:	b	40b6d8 <_ZdlPvm@@Base+0x140c>
  40b6cc:	add	x19, x19, #0x1
  40b6d0:	cmp	x19, x20
  40b6d4:	b.eq	40b6e8 <_ZdlPvm@@Base+0x141c>  // b.none
  40b6d8:	ldrb	w2, [x19]
  40b6dc:	cbz	w2, 40b6cc <_ZdlPvm@@Base+0x1400>
  40b6e0:	strb	w2, [x1], #1
  40b6e4:	b	40b6cc <_ZdlPvm@@Base+0x1400>
  40b6e8:	ldp	x19, x20, [sp, #16]
  40b6ec:	strb	wzr, [x1]
  40b6f0:	ldp	x29, x30, [sp], #32
  40b6f4:	ret
  40b6f8:	add	w0, w3, #0x1
  40b6fc:	sxtw	x0, w0
  40b700:	bl	401b50 <malloc@plt>
  40b704:	mov	x1, x0
  40b708:	b	40b6ec <_ZdlPvm@@Base+0x1420>
  40b70c:	stp	x29, x30, [sp, #-48]!
  40b710:	mov	x29, sp
  40b714:	stp	x19, x20, [sp, #16]
  40b718:	mov	x20, x0
  40b71c:	ldr	w0, [x0, #8]
  40b720:	subs	w4, w0, #0x1
  40b724:	b.mi	40b7f4 <_ZdlPvm@@Base+0x1528>  // b.first
  40b728:	ldr	x0, [x20]
  40b72c:	sxtw	x1, w4
  40b730:	mov	w2, w1
  40b734:	ldrb	w3, [x0, x1]
  40b738:	cmp	w3, #0x20
  40b73c:	b.ne	40b74c <_ZdlPvm@@Base+0x1480>  // b.any
  40b740:	sub	w2, w1, #0x1
  40b744:	sub	x1, x1, #0x1
  40b748:	tbz	w1, #31, 40b730 <_ZdlPvm@@Base+0x1464>
  40b74c:	cmp	w2, #0x0
  40b750:	b.le	40b7a0 <_ZdlPvm@@Base+0x14d4>
  40b754:	ldrb	w1, [x0]
  40b758:	cmp	w1, #0x20
  40b75c:	b.ne	40b7ac <_ZdlPvm@@Base+0x14e0>  // b.any
  40b760:	mov	x19, x0
  40b764:	add	w2, w2, w0
  40b768:	add	x19, x19, #0x1
  40b76c:	sub	w3, w2, w19
  40b770:	ldrb	w1, [x19]
  40b774:	cmp	w1, #0x20
  40b778:	b.eq	40b768 <_ZdlPvm@@Base+0x149c>  // b.none
  40b77c:	cmp	w3, w4
  40b780:	b.eq	40b7f4 <_ZdlPvm@@Base+0x1528>  // b.none
  40b784:	tbz	w3, #31, 40b7bc <_ZdlPvm@@Base+0x14f0>
  40b788:	str	wzr, [x20, #8]
  40b78c:	cbz	x0, 40b7f4 <_ZdlPvm@@Base+0x1528>
  40b790:	bl	401a70 <_ZdaPv@plt>
  40b794:	str	xzr, [x20]
  40b798:	str	wzr, [x20, #12]
  40b79c:	b	40b7f4 <_ZdlPvm@@Base+0x1528>
  40b7a0:	mov	x19, x0
  40b7a4:	mov	w3, w2
  40b7a8:	b	40b77c <_ZdlPvm@@Base+0x14b0>
  40b7ac:	mov	x19, x0
  40b7b0:	mov	w3, w2
  40b7b4:	cmp	w4, w2
  40b7b8:	b.eq	40b7f4 <_ZdlPvm@@Base+0x1528>  // b.none
  40b7bc:	str	x21, [sp, #32]
  40b7c0:	add	w3, w3, #0x1
  40b7c4:	str	w3, [x20, #8]
  40b7c8:	ldrsw	x0, [x20, #12]
  40b7cc:	bl	4017e0 <_Znam@plt>
  40b7d0:	mov	x21, x0
  40b7d4:	ldrsw	x2, [x20, #8]
  40b7d8:	mov	x1, x19
  40b7dc:	bl	401800 <memcpy@plt>
  40b7e0:	ldr	x0, [x20]
  40b7e4:	cbz	x0, 40b7ec <_ZdlPvm@@Base+0x1520>
  40b7e8:	bl	401a70 <_ZdaPv@plt>
  40b7ec:	str	x21, [x20]
  40b7f0:	ldr	x21, [sp, #32]
  40b7f4:	ldp	x19, x20, [sp, #16]
  40b7f8:	ldp	x29, x30, [sp], #48
  40b7fc:	ret
  40b800:	stp	x29, x30, [sp, #-48]!
  40b804:	mov	x29, sp
  40b808:	stp	x19, x20, [sp, #16]
  40b80c:	ldr	w20, [x0, #8]
  40b810:	ldr	x0, [x0]
  40b814:	cmp	w20, #0x0
  40b818:	b.le	40b84c <_ZdlPvm@@Base+0x1580>
  40b81c:	str	x21, [sp, #32]
  40b820:	mov	x21, x1
  40b824:	mov	x19, x0
  40b828:	add	x0, x0, #0x1
  40b82c:	sub	w20, w20, #0x1
  40b830:	add	x20, x0, x20
  40b834:	mov	x1, x21
  40b838:	ldrb	w0, [x19], #1
  40b83c:	bl	401880 <putc@plt>
  40b840:	cmp	x19, x20
  40b844:	b.ne	40b834 <_ZdlPvm@@Base+0x1568>  // b.any
  40b848:	ldr	x21, [sp, #32]
  40b84c:	ldp	x19, x20, [sp, #16]
  40b850:	ldp	x29, x30, [sp], #48
  40b854:	ret
  40b858:	stp	x29, x30, [sp, #-32]!
  40b85c:	mov	x29, sp
  40b860:	stp	x19, x20, [sp, #16]
  40b864:	mov	x19, x8
  40b868:	adrp	x20, 426000 <stderr@@GLIBC_2.17+0x1160>
  40b86c:	add	x20, x20, #0x4b8
  40b870:	mov	w2, w0
  40b874:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x1d34>
  40b878:	add	x1, x1, #0xeb0
  40b87c:	mov	x0, x20
  40b880:	bl	401970 <sprintf@plt>
  40b884:	mov	x1, x20
  40b888:	mov	x0, x19
  40b88c:	bl	40af2c <_ZdlPvm@@Base+0xc60>
  40b890:	mov	x0, x19
  40b894:	ldp	x19, x20, [sp, #16]
  40b898:	ldp	x29, x30, [sp], #32
  40b89c:	ret
  40b8a0:	stp	x29, x30, [sp, #-32]!
  40b8a4:	mov	x29, sp
  40b8a8:	stp	x19, x20, [sp, #16]
  40b8ac:	mov	x19, x0
  40b8b0:	cbz	x0, 40b8dc <_ZdlPvm@@Base+0x1610>
  40b8b4:	bl	401860 <strlen@plt>
  40b8b8:	add	x0, x0, #0x1
  40b8bc:	bl	401b50 <malloc@plt>
  40b8c0:	mov	x20, x0
  40b8c4:	mov	x1, x19
  40b8c8:	bl	401950 <strcpy@plt>
  40b8cc:	mov	x0, x20
  40b8d0:	ldp	x19, x20, [sp, #16]
  40b8d4:	ldp	x29, x30, [sp], #32
  40b8d8:	ret
  40b8dc:	mov	x20, x0
  40b8e0:	b	40b8cc <_ZdlPvm@@Base+0x1600>
  40b8e4:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40b8e8:	ldr	x0, [x0, #1224]
  40b8ec:	cbz	x0, 40b904 <_ZdlPvm@@Base+0x1638>
  40b8f0:	stp	x29, x30, [sp, #-16]!
  40b8f4:	mov	x29, sp
  40b8f8:	bl	401a70 <_ZdaPv@plt>
  40b8fc:	ldp	x29, x30, [sp], #16
  40b900:	ret
  40b904:	ret
  40b908:	stp	x29, x30, [sp, #-80]!
  40b90c:	mov	x29, sp
  40b910:	stp	x19, x20, [sp, #16]
  40b914:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40b918:	ldr	x19, [x0, #1232]
  40b91c:	cbz	x19, 40b9a8 <_ZdlPvm@@Base+0x16dc>
  40b920:	stp	x21, x22, [sp, #32]
  40b924:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b928:	add	x21, x21, #0xf70
  40b92c:	adrp	x22, 40f000 <_ZdlPvm@@Base+0x4d34>
  40b930:	b	40b988 <_ZdlPvm@@Base+0x16bc>
  40b934:	ldr	x1, [x19]
  40b938:	add	x0, sp, #0x30
  40b93c:	bl	40495c <feof@plt+0x2d3c>
  40b940:	bl	401a80 <__errno_location@plt>
  40b944:	ldr	w0, [x0]
  40b948:	bl	401940 <strerror@plt>
  40b94c:	mov	x1, x0
  40b950:	add	x0, sp, #0x40
  40b954:	bl	40495c <feof@plt+0x2d3c>
  40b958:	mov	x3, x21
  40b95c:	add	x2, sp, #0x40
  40b960:	add	x1, sp, #0x30
  40b964:	add	x0, x22, #0x3b8
  40b968:	bl	404e10 <feof@plt+0x31f0>
  40b96c:	b	40b994 <_ZdlPvm@@Base+0x16c8>
  40b970:	bl	401a70 <_ZdaPv@plt>
  40b974:	mov	x1, #0x10                  	// #16
  40b978:	mov	x0, x19
  40b97c:	bl	40a2cc <_ZdlPvm@@Base>
  40b980:	cbz	x20, 40b9a4 <_ZdlPvm@@Base+0x16d8>
  40b984:	mov	x19, x20
  40b988:	ldr	x0, [x19]
  40b98c:	bl	401990 <unlink@plt>
  40b990:	tbnz	w0, #31, 40b934 <_ZdlPvm@@Base+0x1668>
  40b994:	ldr	x20, [x19, #8]
  40b998:	ldr	x0, [x19]
  40b99c:	cbnz	x0, 40b970 <_ZdlPvm@@Base+0x16a4>
  40b9a0:	b	40b974 <_ZdlPvm@@Base+0x16a8>
  40b9a4:	ldp	x21, x22, [sp, #32]
  40b9a8:	ldp	x19, x20, [sp, #16]
  40b9ac:	ldp	x29, x30, [sp], #80
  40b9b0:	ret
  40b9b4:	stp	x29, x30, [sp, #-48]!
  40b9b8:	mov	x29, sp
  40b9bc:	stp	x19, x20, [sp, #16]
  40b9c0:	stp	x21, x22, [sp, #32]
  40b9c4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40b9c8:	add	x0, x0, #0x3d0
  40b9cc:	bl	401b70 <getenv@plt>
  40b9d0:	mov	x20, x0
  40b9d4:	cbz	x0, 40ba94 <_ZdlPvm@@Base+0x17c8>
  40b9d8:	mov	x0, x20
  40b9dc:	bl	401860 <strlen@plt>
  40b9e0:	mov	x19, x0
  40b9e4:	add	x0, x20, x0
  40b9e8:	ldurb	w1, [x0, #-1]
  40b9ec:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x2d34>
  40b9f0:	add	x0, x0, #0x940
  40b9f4:	bl	4018f0 <strchr@plt>
  40b9f8:	mov	x22, x0
  40b9fc:	cmp	x0, #0x0
  40ba00:	cinc	x19, x19, eq  // eq = none
  40ba04:	add	x0, x19, #0x1
  40ba08:	bl	4017e0 <_Znam@plt>
  40ba0c:	mov	x21, x0
  40ba10:	mov	x1, x20
  40ba14:	bl	401950 <strcpy@plt>
  40ba18:	cbz	x22, 40bad0 <_ZdlPvm@@Base+0x1804>
  40ba1c:	mov	x0, x21
  40ba20:	bl	40c2a4 <_ZdlPvm@@Base+0x1fd8>
  40ba24:	cmp	x0, #0xe
  40ba28:	b.hi	40bae4 <_ZdlPvm@@Base+0x1818>  // b.pmore
  40ba2c:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40ba30:	mov	w1, #0x1                   	// #1
  40ba34:	str	w1, [x0, #1240]
  40ba38:	adrp	x20, 40f000 <_ZdlPvm@@Base+0x4d34>
  40ba3c:	add	x20, x20, #0x478
  40ba40:	mov	x0, x20
  40ba44:	bl	401860 <strlen@plt>
  40ba48:	add	x0, x0, x19
  40ba4c:	adrp	x22, 426000 <stderr@@GLIBC_2.17+0x1160>
  40ba50:	add	x1, x22, #0x4c8
  40ba54:	str	x0, [x1, #24]
  40ba58:	add	x0, x0, #0x1
  40ba5c:	bl	4017e0 <_Znam@plt>
  40ba60:	mov	x19, x0
  40ba64:	str	x0, [x22, #1224]
  40ba68:	mov	x1, x21
  40ba6c:	bl	401950 <strcpy@plt>
  40ba70:	mov	x1, x20
  40ba74:	mov	x0, x19
  40ba78:	bl	401c00 <strcat@plt>
  40ba7c:	mov	x0, x21
  40ba80:	bl	401a70 <_ZdaPv@plt>
  40ba84:	ldp	x19, x20, [sp, #16]
  40ba88:	ldp	x21, x22, [sp, #32]
  40ba8c:	ldp	x29, x30, [sp], #48
  40ba90:	ret
  40ba94:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40ba98:	add	x0, x0, #0x3e0
  40ba9c:	bl	401b70 <getenv@plt>
  40baa0:	mov	x20, x0
  40baa4:	cbnz	x0, 40b9d8 <_ZdlPvm@@Base+0x170c>
  40baa8:	mov	x0, #0x6                   	// #6
  40baac:	bl	4017e0 <_Znam@plt>
  40bab0:	mov	x21, x0
  40bab4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40bab8:	add	x0, x0, #0x3e8
  40babc:	ldr	w1, [x0]
  40bac0:	str	w1, [x21]
  40bac4:	ldrb	w0, [x0, #4]
  40bac8:	strb	w0, [x21, #4]
  40bacc:	mov	x19, #0x5                   	// #5
  40bad0:	mov	x0, x21
  40bad4:	bl	401860 <strlen@plt>
  40bad8:	mov	w1, #0x2f                  	// #47
  40badc:	strh	w1, [x21, x0]
  40bae0:	b	40ba1c <_ZdlPvm@@Base+0x1750>
  40bae4:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x1d34>
  40bae8:	add	x20, x20, #0x6f8
  40baec:	b	40ba40 <_ZdlPvm@@Base+0x1774>
  40baf0:	stp	x29, x30, [sp, #-48]!
  40baf4:	mov	x29, sp
  40baf8:	stp	x19, x20, [sp, #16]
  40bafc:	adrp	x2, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bb00:	ldr	w2, [x2, #1240]
  40bb04:	cmp	w2, #0x0
  40bb08:	csel	x20, x0, x1, eq  // eq = none
  40bb0c:	cbz	x20, 40bb90 <_ZdlPvm@@Base+0x18c4>
  40bb10:	stp	x21, x22, [sp, #32]
  40bb14:	mov	x0, x20
  40bb18:	bl	401860 <strlen@plt>
  40bb1c:	mov	x21, x0
  40bb20:	adrp	x22, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bb24:	add	x0, x22, #0x4c8
  40bb28:	ldr	x0, [x0, #24]
  40bb2c:	add	x0, x0, #0x7
  40bb30:	add	x0, x0, w21, sxtw
  40bb34:	bl	4017e0 <_Znam@plt>
  40bb38:	mov	x19, x0
  40bb3c:	ldr	x1, [x22, #1224]
  40bb40:	bl	401950 <strcpy@plt>
  40bb44:	cmp	w21, #0x0
  40bb48:	b.le	40bbb4 <_ZdlPvm@@Base+0x18e8>
  40bb4c:	mov	x1, x20
  40bb50:	mov	x0, x19
  40bb54:	bl	401c00 <strcat@plt>
  40bb58:	ldp	x21, x22, [sp, #32]
  40bb5c:	mov	x0, x19
  40bb60:	bl	401860 <strlen@plt>
  40bb64:	add	x2, x19, x0
  40bb68:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40bb6c:	add	x1, x1, #0x3f0
  40bb70:	ldr	w3, [x1]
  40bb74:	str	w3, [x19, x0]
  40bb78:	ldur	w0, [x1, #3]
  40bb7c:	stur	w0, [x2, #3]
  40bb80:	mov	x0, x19
  40bb84:	ldp	x19, x20, [sp, #16]
  40bb88:	ldp	x29, x30, [sp], #48
  40bb8c:	ret
  40bb90:	adrp	x20, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bb94:	add	x0, x20, #0x4c8
  40bb98:	ldr	x0, [x0, #24]
  40bb9c:	add	x0, x0, #0x7
  40bba0:	bl	4017e0 <_Znam@plt>
  40bba4:	mov	x19, x0
  40bba8:	ldr	x1, [x20, #1224]
  40bbac:	bl	401950 <strcpy@plt>
  40bbb0:	b	40bb5c <_ZdlPvm@@Base+0x1890>
  40bbb4:	ldp	x21, x22, [sp, #32]
  40bbb8:	b	40bb5c <_ZdlPvm@@Base+0x1890>
  40bbbc:	stp	x29, x30, [sp, #-96]!
  40bbc0:	mov	x29, sp
  40bbc4:	stp	x19, x20, [sp, #16]
  40bbc8:	stp	x21, x22, [sp, #32]
  40bbcc:	str	x23, [sp, #48]
  40bbd0:	mov	x22, x0
  40bbd4:	mov	x0, x1
  40bbd8:	mov	x1, x2
  40bbdc:	mov	w23, w3
  40bbe0:	bl	40baf0 <_ZdlPvm@@Base+0x1824>
  40bbe4:	mov	x19, x0
  40bbe8:	bl	401a80 <__errno_location@plt>
  40bbec:	mov	x20, x0
  40bbf0:	str	wzr, [x0]
  40bbf4:	mov	x0, x19
  40bbf8:	bl	4019d0 <mkstemp@plt>
  40bbfc:	mov	w21, w0
  40bc00:	tbnz	w0, #31, 40bc44 <_ZdlPvm@@Base+0x1978>
  40bc04:	str	wzr, [x20]
  40bc08:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40bc0c:	add	x1, x1, #0x420
  40bc10:	mov	w0, w21
  40bc14:	bl	401be0 <fdopen@plt>
  40bc18:	mov	x21, x0
  40bc1c:	cbz	x0, 40bc78 <_ZdlPvm@@Base+0x19ac>
  40bc20:	cbnz	w23, 40bcac <_ZdlPvm@@Base+0x19e0>
  40bc24:	cbz	x22, 40bcec <_ZdlPvm@@Base+0x1a20>
  40bc28:	str	x19, [x22]
  40bc2c:	mov	x0, x21
  40bc30:	ldp	x19, x20, [sp, #16]
  40bc34:	ldp	x21, x22, [sp, #32]
  40bc38:	ldr	x23, [sp, #48]
  40bc3c:	ldp	x29, x30, [sp], #96
  40bc40:	ret
  40bc44:	ldr	w0, [x20]
  40bc48:	bl	401940 <strerror@plt>
  40bc4c:	mov	x1, x0
  40bc50:	add	x0, sp, #0x40
  40bc54:	bl	40495c <feof@plt+0x2d3c>
  40bc58:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bc5c:	add	x2, x2, #0xf70
  40bc60:	mov	x3, x2
  40bc64:	add	x1, sp, #0x40
  40bc68:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40bc6c:	add	x0, x0, #0x3f8
  40bc70:	bl	404e60 <feof@plt+0x3240>
  40bc74:	b	40bc04 <_ZdlPvm@@Base+0x1938>
  40bc78:	ldr	w0, [x20]
  40bc7c:	bl	401940 <strerror@plt>
  40bc80:	mov	x1, x0
  40bc84:	add	x0, sp, #0x50
  40bc88:	bl	40495c <feof@plt+0x2d3c>
  40bc8c:	adrp	x2, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bc90:	add	x2, x2, #0xf70
  40bc94:	mov	x3, x2
  40bc98:	add	x1, sp, #0x50
  40bc9c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0x4d34>
  40bca0:	add	x0, x0, #0x428
  40bca4:	bl	404e60 <feof@plt+0x3240>
  40bca8:	b	40bc20 <_ZdlPvm@@Base+0x1954>
  40bcac:	mov	x0, x19
  40bcb0:	bl	401860 <strlen@plt>
  40bcb4:	add	x0, x0, #0x1
  40bcb8:	bl	4017e0 <_Znam@plt>
  40bcbc:	mov	x20, x0
  40bcc0:	mov	x1, x19
  40bcc4:	bl	401950 <strcpy@plt>
  40bcc8:	mov	x0, #0x10                  	// #16
  40bccc:	bl	40a25c <_Znwm@@Base>
  40bcd0:	str	x20, [x0]
  40bcd4:	adrp	x1, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bcd8:	add	x1, x1, #0x4c8
  40bcdc:	ldr	x2, [x1, #8]
  40bce0:	str	x2, [x0, #8]
  40bce4:	str	x0, [x1, #8]
  40bce8:	b	40bc24 <_ZdlPvm@@Base+0x1958>
  40bcec:	mov	x0, x19
  40bcf0:	bl	401a70 <_ZdaPv@plt>
  40bcf4:	b	40bc2c <_ZdlPvm@@Base+0x1960>
  40bcf8:	stp	x29, x30, [sp, #-48]!
  40bcfc:	mov	x29, sp
  40bd00:	stp	x19, x20, [sp, #16]
  40bd04:	str	x21, [sp, #32]
  40bd08:	adrp	x19, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bd0c:	add	x19, x19, #0x4c8
  40bd10:	add	x21, x19, #0x20
  40bd14:	mov	x0, x21
  40bd18:	bl	40b9b4 <_ZdlPvm@@Base+0x16e8>
  40bd1c:	adrp	x20, 423000 <_Znam@GLIBCXX_3.4>
  40bd20:	add	x20, x20, #0x230
  40bd24:	mov	x2, x20
  40bd28:	mov	x1, x21
  40bd2c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0xd34>
  40bd30:	add	x0, x0, #0x8e4
  40bd34:	bl	401a40 <__cxa_atexit@plt>
  40bd38:	mov	x2, x20
  40bd3c:	add	x1, x19, #0x28
  40bd40:	adrp	x0, 40b000 <_ZdlPvm@@Base+0xd34>
  40bd44:	add	x0, x0, #0x908
  40bd48:	bl	401a40 <__cxa_atexit@plt>
  40bd4c:	ldp	x19, x20, [sp, #16]
  40bd50:	ldr	x21, [sp, #32]
  40bd54:	ldp	x29, x30, [sp], #48
  40bd58:	ret
  40bd5c:	ldrb	w1, [x0]
  40bd60:	cmp	w1, #0x75
  40bd64:	b.ne	40be34 <_ZdlPvm@@Base+0x1b68>  // b.any
  40bd68:	add	x0, x0, #0x1
  40bd6c:	mov	x9, x0
  40bd70:	mov	w10, #0x0                   	// #0
  40bd74:	adrp	x5, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bd78:	add	x5, x5, #0x808
  40bd7c:	adrp	x6, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bd80:	add	x6, x6, #0x708
  40bd84:	adrp	x8, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bd88:	add	x8, x8, #0x508
  40bd8c:	mov	w7, #0x10ffff              	// #1114111
  40bd90:	mov	w11, #0xffff2800            	// #-55296
  40bd94:	mov	w12, #0xffff                	// #65535
  40bd98:	mov	x2, x9
  40bd9c:	mov	w3, w10
  40bda0:	b	40bdd4 <_ZdlPvm@@Base+0x1b08>
  40bda4:	ldrb	w4, [x8, w1, sxtw]
  40bda8:	cbz	w4, 40be44 <_ZdlPvm@@Base+0x1b78>
  40bdac:	sub	w1, w1, #0x37
  40bdb0:	add	w3, w1, w3, lsl #4
  40bdb4:	cmp	w3, w7
  40bdb8:	b.gt	40be4c <_ZdlPvm@@Base+0x1b80>
  40bdbc:	add	x4, x2, #0x1
  40bdc0:	ldrb	w1, [x2, #1]
  40bdc4:	cmp	w1, #0x5f
  40bdc8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40bdcc:	b.eq	40bdf4 <_ZdlPvm@@Base+0x1b28>  // b.none
  40bdd0:	mov	x2, x4
  40bdd4:	ldrb	w1, [x2]
  40bdd8:	ldrb	w4, [x5, w1, sxtw]
  40bddc:	cbz	w4, 40be3c <_ZdlPvm@@Base+0x1b70>
  40bde0:	ldrb	w4, [x6, w1, sxtw]
  40bde4:	cbz	w4, 40bda4 <_ZdlPvm@@Base+0x1ad8>
  40bde8:	sub	w1, w1, #0x30
  40bdec:	add	w3, w1, w3, lsl #4
  40bdf0:	b	40bdb4 <_ZdlPvm@@Base+0x1ae8>
  40bdf4:	add	w13, w3, w11
  40bdf8:	cmp	w13, #0x7ff
  40bdfc:	b.ls	40be54 <_ZdlPvm@@Base+0x1b88>  // b.plast
  40be00:	cmp	w3, w12
  40be04:	b.le	40be20 <_ZdlPvm@@Base+0x1b54>
  40be08:	ldrb	w3, [x9]
  40be0c:	cmp	w3, #0x30
  40be10:	b.eq	40be5c <_ZdlPvm@@Base+0x1b90>  // b.none
  40be14:	cbz	w1, 40be38 <_ZdlPvm@@Base+0x1b6c>
  40be18:	add	x9, x2, #0x2
  40be1c:	b	40bd98 <_ZdlPvm@@Base+0x1acc>
  40be20:	sub	x4, x4, x9
  40be24:	cmp	x4, #0x4
  40be28:	b.eq	40be14 <_ZdlPvm@@Base+0x1b48>  // b.none
  40be2c:	mov	x0, #0x0                   	// #0
  40be30:	b	40be38 <_ZdlPvm@@Base+0x1b6c>
  40be34:	mov	x0, #0x0                   	// #0
  40be38:	ret
  40be3c:	mov	x0, #0x0                   	// #0
  40be40:	b	40be38 <_ZdlPvm@@Base+0x1b6c>
  40be44:	mov	x0, #0x0                   	// #0
  40be48:	b	40be38 <_ZdlPvm@@Base+0x1b6c>
  40be4c:	mov	x0, #0x0                   	// #0
  40be50:	b	40be38 <_ZdlPvm@@Base+0x1b6c>
  40be54:	mov	x0, #0x0                   	// #0
  40be58:	b	40be38 <_ZdlPvm@@Base+0x1b6c>
  40be5c:	mov	x0, #0x0                   	// #0
  40be60:	b	40be38 <_ZdlPvm@@Base+0x1b6c>
  40be64:	stp	x29, x30, [sp, #-16]!
  40be68:	mov	x29, sp
  40be6c:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40be70:	add	x0, x0, #0x4f8
  40be74:	bl	40bfb0 <_ZdlPvm@@Base+0x1ce4>
  40be78:	ldp	x29, x30, [sp], #16
  40be7c:	ret
  40be80:	stp	x29, x30, [sp, #-48]!
  40be84:	mov	x29, sp
  40be88:	stp	x19, x20, [sp, #16]
  40be8c:	str	x21, [sp, #32]
  40be90:	mov	w19, w0
  40be94:	mov	x20, x1
  40be98:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40be9c:	ldr	x2, [x0, #1200]
  40bea0:	cbz	x2, 40beb8 <_ZdlPvm@@Base+0x1bec>
  40bea4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40bea8:	add	x1, x1, #0x448
  40beac:	adrp	x0, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40beb0:	ldr	x0, [x0, #3744]
  40beb4:	bl	401870 <fprintf@plt>
  40beb8:	adrp	x21, 424000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bebc:	mov	x3, x20
  40bec0:	mov	w2, w19
  40bec4:	adrp	x1, 40f000 <_ZdlPvm@@Base+0x4d34>
  40bec8:	add	x1, x1, #0x450
  40becc:	ldr	x0, [x21, #3744]
  40bed0:	bl	401870 <fprintf@plt>
  40bed4:	ldr	x0, [x21, #3744]
  40bed8:	bl	401a50 <fflush@plt>
  40bedc:	bl	401b60 <abort@plt>
  40bee0:	add	x1, x0, #0x100
  40bee4:	strb	wzr, [x0], #1
  40bee8:	cmp	x0, x1
  40beec:	b.ne	40bee4 <_ZdlPvm@@Base+0x1c18>  // b.any
  40bef0:	ret
  40bef4:	stp	x29, x30, [sp, #-16]!
  40bef8:	mov	x29, sp
  40befc:	bl	40bee0 <_ZdlPvm@@Base+0x1c14>
  40bf00:	ldp	x29, x30, [sp], #16
  40bf04:	ret
  40bf08:	stp	x29, x30, [sp, #-32]!
  40bf0c:	mov	x29, sp
  40bf10:	stp	x19, x20, [sp, #16]
  40bf14:	mov	x20, x0
  40bf18:	mov	x19, x1
  40bf1c:	bl	40bee0 <_ZdlPvm@@Base+0x1c14>
  40bf20:	ldrb	w2, [x19]
  40bf24:	cbz	w2, 40bf38 <_ZdlPvm@@Base+0x1c6c>
  40bf28:	mov	w0, #0x1                   	// #1
  40bf2c:	strb	w0, [x20, w2, sxtw]
  40bf30:	ldrb	w2, [x19, #1]!
  40bf34:	cbnz	w2, 40bf2c <_ZdlPvm@@Base+0x1c60>
  40bf38:	ldp	x19, x20, [sp, #16]
  40bf3c:	ldp	x29, x30, [sp], #32
  40bf40:	ret
  40bf44:	stp	x29, x30, [sp, #-32]!
  40bf48:	mov	x29, sp
  40bf4c:	stp	x19, x20, [sp, #16]
  40bf50:	mov	x20, x0
  40bf54:	mov	x19, x1
  40bf58:	bl	40bee0 <_ZdlPvm@@Base+0x1c14>
  40bf5c:	ldrb	w2, [x19]
  40bf60:	cbz	w2, 40bf74 <_ZdlPvm@@Base+0x1ca8>
  40bf64:	mov	w0, #0x1                   	// #1
  40bf68:	strb	w0, [x20, w2, sxtw]
  40bf6c:	ldrb	w2, [x19, #1]!
  40bf70:	cbnz	w2, 40bf68 <_ZdlPvm@@Base+0x1c9c>
  40bf74:	ldp	x19, x20, [sp, #16]
  40bf78:	ldp	x29, x30, [sp], #32
  40bf7c:	ret
  40bf80:	ret
  40bf84:	mov	x2, #0x0                   	// #0
  40bf88:	mov	w4, #0x1                   	// #1
  40bf8c:	b	40bf9c <_ZdlPvm@@Base+0x1cd0>
  40bf90:	add	x2, x2, #0x1
  40bf94:	cmp	x2, #0x100
  40bf98:	b.eq	40bfac <_ZdlPvm@@Base+0x1ce0>  // b.none
  40bf9c:	ldrb	w3, [x1, x2]
  40bfa0:	cbz	w3, 40bf90 <_ZdlPvm@@Base+0x1cc4>
  40bfa4:	strb	w4, [x0, x2]
  40bfa8:	b	40bf90 <_ZdlPvm@@Base+0x1cc4>
  40bfac:	ret
  40bfb0:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bfb4:	ldr	w0, [x0, #1280]
  40bfb8:	cbnz	w0, 40c280 <_ZdlPvm@@Base+0x1fb4>
  40bfbc:	stp	x29, x30, [sp, #-144]!
  40bfc0:	mov	x29, sp
  40bfc4:	stp	x19, x20, [sp, #16]
  40bfc8:	stp	x21, x22, [sp, #32]
  40bfcc:	stp	x23, x24, [sp, #48]
  40bfd0:	stp	x25, x26, [sp, #64]
  40bfd4:	stp	x27, x28, [sp, #80]
  40bfd8:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40bfdc:	mov	w1, #0x1                   	// #1
  40bfe0:	str	w1, [x0, #1280]
  40bfe4:	mov	x20, #0x0                   	// #0
  40bfe8:	mov	x19, #0x0                   	// #0
  40bfec:	add	x0, x0, #0x500
  40bff0:	add	x28, x0, #0xa08
  40bff4:	add	x27, x0, #0x8
  40bff8:	add	x26, x0, #0x108
  40bffc:	add	x24, x0, #0x208
  40c000:	add	x25, x0, #0x308
  40c004:	add	x1, x0, #0x408
  40c008:	str	x1, [sp, #120]
  40c00c:	add	x1, x0, #0x508
  40c010:	str	x1, [sp, #96]
  40c014:	add	x1, x0, #0x608
  40c018:	str	x1, [sp, #128]
  40c01c:	add	x1, x0, #0x708
  40c020:	str	x1, [sp, #104]
  40c024:	add	x1, x0, #0x808
  40c028:	str	x1, [sp, #136]
  40c02c:	add	x0, x0, #0x908
  40c030:	str	x0, [sp, #112]
  40c034:	mov	w23, #0x1                   	// #1
  40c038:	b	40c240 <_ZdlPvm@@Base+0x1f74>
  40c03c:	ldr	x0, [sp, #120]
  40c040:	strb	wzr, [x19, x0]
  40c044:	cbz	w22, 40c11c <_ZdlPvm@@Base+0x1e50>
  40c048:	b	40c204 <_ZdlPvm@@Base+0x1f38>
  40c04c:	ldr	x0, [sp, #128]
  40c050:	strb	wzr, [x19, x0]
  40c054:	cbz	w22, 40c0c8 <_ZdlPvm@@Base+0x1dfc>
  40c058:	b	40c214 <_ZdlPvm@@Base+0x1f48>
  40c05c:	ldr	x0, [sp, #136]
  40c060:	strb	wzr, [x19, x0]
  40c064:	cbz	w22, 40c08c <_ZdlPvm@@Base+0x1dc0>
  40c068:	b	40c224 <_ZdlPvm@@Base+0x1f58>
  40c06c:	ldr	x0, [sp, #104]
  40c070:	strb	w23, [x19, x0]
  40c074:	bl	401a20 <__ctype_b_loc@plt>
  40c078:	ldr	x0, [x0]
  40c07c:	ldrsh	w0, [x0, x20]
  40c080:	tbz	w0, #31, 40c05c <_ZdlPvm@@Base+0x1d90>
  40c084:	ldr	x0, [sp, #136]
  40c088:	strb	w23, [x19, x0]
  40c08c:	bl	401a20 <__ctype_b_loc@plt>
  40c090:	ldr	x0, [x0]
  40c094:	ldrh	w0, [x0, x20]
  40c098:	tbz	w0, #1, 40c224 <_ZdlPvm@@Base+0x1f58>
  40c09c:	ldr	x0, [sp, #112]
  40c0a0:	strb	w23, [x19, x0]
  40c0a4:	b	40c238 <_ZdlPvm@@Base+0x1f6c>
  40c0a8:	ldr	x0, [sp, #96]
  40c0ac:	strb	w23, [x19, x0]
  40c0b0:	bl	401a20 <__ctype_b_loc@plt>
  40c0b4:	ldr	x0, [x0]
  40c0b8:	ldrh	w0, [x0, x20]
  40c0bc:	tbz	w0, #3, 40c04c <_ZdlPvm@@Base+0x1d80>
  40c0c0:	ldr	x0, [sp, #128]
  40c0c4:	strb	w23, [x19, x0]
  40c0c8:	bl	401a20 <__ctype_b_loc@plt>
  40c0cc:	ldr	x0, [x0]
  40c0d0:	ldrh	w0, [x0, x20]
  40c0d4:	tbnz	w0, #14, 40c06c <_ZdlPvm@@Base+0x1da0>
  40c0d8:	ldr	x0, [sp, #104]
  40c0dc:	strb	wzr, [x19, x0]
  40c0e0:	cbnz	w22, 40c21c <_ZdlPvm@@Base+0x1f50>
  40c0e4:	bl	401a20 <__ctype_b_loc@plt>
  40c0e8:	ldr	x0, [x0]
  40c0ec:	ldrsh	w0, [x0, x20]
  40c0f0:	tbnz	w0, #31, 40c084 <_ZdlPvm@@Base+0x1db8>
  40c0f4:	ldr	x0, [sp, #136]
  40c0f8:	strb	wzr, [x19, x0]
  40c0fc:	b	40c08c <_ZdlPvm@@Base+0x1dc0>
  40c100:	strb	w23, [x19, x25]
  40c104:	bl	401a20 <__ctype_b_loc@plt>
  40c108:	ldr	x0, [x0]
  40c10c:	ldrh	w0, [x0, x20]
  40c110:	tbz	w0, #13, 40c03c <_ZdlPvm@@Base+0x1d70>
  40c114:	ldr	x0, [sp, #120]
  40c118:	strb	w23, [x19, x0]
  40c11c:	bl	401a20 <__ctype_b_loc@plt>
  40c120:	ldr	x0, [x0]
  40c124:	ldrh	w0, [x0, x20]
  40c128:	tbnz	w0, #2, 40c0a8 <_ZdlPvm@@Base+0x1ddc>
  40c12c:	ldr	x0, [sp, #96]
  40c130:	strb	wzr, [x19, x0]
  40c134:	cbnz	w22, 40c20c <_ZdlPvm@@Base+0x1f40>
  40c138:	bl	401a20 <__ctype_b_loc@plt>
  40c13c:	ldr	x0, [x0]
  40c140:	ldrh	w0, [x0, x20]
  40c144:	tbnz	w0, #3, 40c0c0 <_ZdlPvm@@Base+0x1df4>
  40c148:	ldr	x0, [sp, #128]
  40c14c:	strb	wzr, [x19, x0]
  40c150:	b	40c0c8 <_ZdlPvm@@Base+0x1dfc>
  40c154:	strb	w23, [x19, x24]
  40c158:	b	40c1b4 <_ZdlPvm@@Base+0x1ee8>
  40c15c:	strb	w23, [x19, x26]
  40c160:	b	40c1a0 <_ZdlPvm@@Base+0x1ed4>
  40c164:	strb	w23, [x19, x27]
  40c168:	b	40c188 <_ZdlPvm@@Base+0x1ebc>
  40c16c:	strb	w23, [x19, x28]
  40c170:	bl	401a20 <__ctype_b_loc@plt>
  40c174:	ldr	x0, [x0]
  40c178:	ldrh	w0, [x0, x20]
  40c17c:	tbnz	w0, #8, 40c164 <_ZdlPvm@@Base+0x1e98>
  40c180:	strb	wzr, [x19, x27]
  40c184:	cbnz	w22, 40c1f0 <_ZdlPvm@@Base+0x1f24>
  40c188:	bl	401a20 <__ctype_b_loc@plt>
  40c18c:	ldr	x0, [x0]
  40c190:	ldrh	w0, [x0, x20]
  40c194:	tbnz	w0, #9, 40c15c <_ZdlPvm@@Base+0x1e90>
  40c198:	strb	wzr, [x19, x26]
  40c19c:	cbnz	w22, 40c1f4 <_ZdlPvm@@Base+0x1f28>
  40c1a0:	sub	w0, w21, #0x30
  40c1a4:	cmp	w0, #0x9
  40c1a8:	b.ls	40c154 <_ZdlPvm@@Base+0x1e88>  // b.plast
  40c1ac:	strb	wzr, [x19, x24]
  40c1b0:	cbnz	w22, 40c1f8 <_ZdlPvm@@Base+0x1f2c>
  40c1b4:	bl	401a20 <__ctype_b_loc@plt>
  40c1b8:	ldr	x0, [x0]
  40c1bc:	ldrh	w0, [x0, x20]
  40c1c0:	tbnz	w0, #12, 40c100 <_ZdlPvm@@Base+0x1e34>
  40c1c4:	strb	wzr, [x19, x25]
  40c1c8:	cbnz	w22, 40c1fc <_ZdlPvm@@Base+0x1f30>
  40c1cc:	bl	401a20 <__ctype_b_loc@plt>
  40c1d0:	ldr	x0, [x0]
  40c1d4:	ldrh	w0, [x0, x20]
  40c1d8:	tbnz	w0, #13, 40c114 <_ZdlPvm@@Base+0x1e48>
  40c1dc:	ldr	x0, [sp, #120]
  40c1e0:	strb	wzr, [x19, x0]
  40c1e4:	b	40c11c <_ZdlPvm@@Base+0x1e50>
  40c1e8:	strb	wzr, [x19, x28]
  40c1ec:	strb	wzr, [x19, x27]
  40c1f0:	strb	wzr, [x19, x26]
  40c1f4:	strb	wzr, [x19, x24]
  40c1f8:	strb	wzr, [x19, x25]
  40c1fc:	ldr	x0, [sp, #120]
  40c200:	strb	wzr, [x19, x0]
  40c204:	ldr	x0, [sp, #96]
  40c208:	strb	wzr, [x19, x0]
  40c20c:	ldr	x0, [sp, #128]
  40c210:	strb	wzr, [x19, x0]
  40c214:	ldr	x0, [sp, #104]
  40c218:	strb	wzr, [x19, x0]
  40c21c:	ldr	x0, [sp, #136]
  40c220:	strb	wzr, [x19, x0]
  40c224:	ldr	x0, [sp, #112]
  40c228:	strb	wzr, [x19, x0]
  40c22c:	add	w21, w21, #0x1
  40c230:	cmp	w21, #0xff
  40c234:	b.gt	40c264 <_ZdlPvm@@Base+0x1f98>
  40c238:	add	x19, x19, #0x1
  40c23c:	add	x20, x20, #0x2
  40c240:	mov	w21, w19
  40c244:	ands	w22, w19, #0xffffff80
  40c248:	b.ne	40c1e8 <_ZdlPvm@@Base+0x1f1c>  // b.any
  40c24c:	bl	401a20 <__ctype_b_loc@plt>
  40c250:	ldr	x0, [x0]
  40c254:	ldrh	w0, [x0, x20]
  40c258:	tbnz	w0, #10, 40c16c <_ZdlPvm@@Base+0x1ea0>
  40c25c:	strb	wzr, [x19, x28]
  40c260:	b	40c170 <_ZdlPvm@@Base+0x1ea4>
  40c264:	ldp	x19, x20, [sp, #16]
  40c268:	ldp	x21, x22, [sp, #32]
  40c26c:	ldp	x23, x24, [sp, #48]
  40c270:	ldp	x25, x26, [sp, #64]
  40c274:	ldp	x27, x28, [sp, #80]
  40c278:	ldp	x29, x30, [sp], #144
  40c27c:	ret
  40c280:	ret
  40c284:	stp	x29, x30, [sp, #-16]!
  40c288:	mov	x29, sp
  40c28c:	adrp	x0, 426000 <stderr@@GLIBC_2.17+0x1160>
  40c290:	add	x0, x0, #0x500
  40c294:	add	x0, x0, #0xb08
  40c298:	bl	40bfb0 <_ZdlPvm@@Base+0x1ce4>
  40c29c:	ldp	x29, x30, [sp], #16
  40c2a0:	ret
  40c2a4:	stp	x29, x30, [sp, #-16]!
  40c2a8:	mov	x29, sp
  40c2ac:	mov	w1, #0x3                   	// #3
  40c2b0:	bl	401a60 <pathconf@plt>
  40c2b4:	ldp	x29, x30, [sp], #16
  40c2b8:	ret
  40c2bc:	nop
  40c2c0:	stp	x29, x30, [sp, #-64]!
  40c2c4:	mov	x29, sp
  40c2c8:	stp	x19, x20, [sp, #16]
  40c2cc:	adrp	x20, 422000 <_ZdlPvm@@Base+0x17d34>
  40c2d0:	add	x20, x20, #0xd68
  40c2d4:	stp	x21, x22, [sp, #32]
  40c2d8:	adrp	x21, 422000 <_ZdlPvm@@Base+0x17d34>
  40c2dc:	add	x21, x21, #0xd08
  40c2e0:	sub	x20, x20, x21
  40c2e4:	mov	w22, w0
  40c2e8:	stp	x23, x24, [sp, #48]
  40c2ec:	mov	x23, x1
  40c2f0:	mov	x24, x2
  40c2f4:	bl	4017a0 <_Znam@plt-0x40>
  40c2f8:	cmp	xzr, x20, asr #3
  40c2fc:	b.eq	40c328 <_ZdlPvm@@Base+0x205c>  // b.none
  40c300:	asr	x20, x20, #3
  40c304:	mov	x19, #0x0                   	// #0
  40c308:	ldr	x3, [x21, x19, lsl #3]
  40c30c:	mov	x2, x24
  40c310:	add	x19, x19, #0x1
  40c314:	mov	x1, x23
  40c318:	mov	w0, w22
  40c31c:	blr	x3
  40c320:	cmp	x20, x19
  40c324:	b.ne	40c308 <_ZdlPvm@@Base+0x203c>  // b.any
  40c328:	ldp	x19, x20, [sp, #16]
  40c32c:	ldp	x21, x22, [sp, #32]
  40c330:	ldp	x23, x24, [sp, #48]
  40c334:	ldp	x29, x30, [sp], #64
  40c338:	ret
  40c33c:	nop
  40c340:	ret

Disassembly of section .fini:

000000000040c344 <.fini>:
  40c344:	stp	x29, x30, [sp, #-16]!
  40c348:	mov	x29, sp
  40c34c:	ldp	x29, x30, [sp], #16
  40c350:	ret
