// Seed: 2399269395
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4
);
  assign id_3 = 1;
  wire id_6;
  wire id_7;
  assign module_1.id_16 = 0;
endmodule
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input uwire id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    output tri1 id_6,
    output tri id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output wand module_1,
    input supply0 id_12,
    output wor id_13,
    output tri1 id_14,
    input uwire id_15,
    output wor id_16,
    input tri0 id_17,
    output supply0 id_18,
    input wire id_19
);
  assign id_13 = 1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_18,
      id_1
  );
endmodule
