{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603955086875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603955086876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 18:04:46 2020 " "Processing started: Thu Oct 29 18:04:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603955086876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955086876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HumidityTemperature -c HumidityTemperature " "Command: quartus_map --read_settings_files=on --write_settings_files=off HumidityTemperature -c HumidityTemperature" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955086876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603955087714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603955087715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_Module.v(25) " "Verilog HDL information at SPI_Module.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_Module.v" "" { Text "C:/Users/User/Documents/Final_Project/SPI_Module.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603955106535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Module " "Found entity 1: SPI_Module" {  } { { "SPI_Module.v" "" { Text "C:/Users/User/Documents/Final_Project/SPI_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603955106545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955106545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4waymux.v 1 1 " "Found 1 design units, including 1 entities, in source file 4waymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "4waymux.v" "" { Text "C:/Users/User/Documents/Final_Project/4waymux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603955106549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955106549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "bin2bcd.v" "" { Text "C:/Users/User/Documents/Final_Project/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603955106551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955106551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD7Seg " "Found entity 1: BCD7Seg" {  } { { "BCD7seg.v" "" { Text "C:/Users/User/Documents/Final_Project/BCD7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603955106554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955106554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "clkDiv.v" "" { Text "C:/Users/User/Documents/Final_Project/clkDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603955106556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955106556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotatedisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file rotatedisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotateDisplay " "Found entity 1: rotateDisplay" {  } { { "rotateDisplay.v" "" { Text "C:/Users/User/Documents/Final_Project/rotateDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603955106558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955106558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spicomms_top.v 1 1 " "Found 1 design units, including 1 entities, in source file spicomms_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIComms_top " "Found entity 1: SPIComms_top" {  } { { "SPIComms_top.v" "" { Text "C:/Users/User/Documents/Final_Project/SPIComms_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603955106561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955106561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd_2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD_2 " "Found entity 1: Bin2BCD_2" {  } { { "bin2bcd_2.v" "" { Text "C:/Users/User/Documents/Final_Project/bin2bcd_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603955106565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955106565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPIComms_top " "Elaborating entity \"SPIComms_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603955106673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv clkDiv:clkThread " "Elaborating entity \"clkDiv\" for hierarchy \"clkDiv:clkThread\"" {  } { { "SPIComms_top.v" "clkThread" { Text "C:/Users/User/Documents/Final_Project/SPIComms_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603955106793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Module SPI_Module:SPIThread " "Elaborating entity \"SPI_Module\" for hierarchy \"SPI_Module:SPIThread\"" {  } { { "SPIComms_top.v" "SPIThread" { Text "C:/Users/User/Documents/Final_Project/SPIComms_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603955106834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_Module.v(35) " "Verilog HDL assignment warning at SPI_Module.v(35): truncated value with size 32 to match size of target (4)" {  } { { "SPI_Module.v" "" { Text "C:/Users/User/Documents/Final_Project/SPI_Module.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603955106836 "|SPIComms_top|SPI_Module:SPIThread"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Bin2BCD:bcdThread " "Elaborating entity \"Bin2BCD\" for hierarchy \"Bin2BCD:bcdThread\"" {  } { { "SPIComms_top.v" "bcdThread" { Text "C:/Users/User/Documents/Final_Project/SPIComms_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603955106870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(25) " "Verilog HDL assignment warning at bin2bcd.v(25): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/User/Documents/Final_Project/bin2bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603955106873 "|SPIComms_top|Bin2BCD:bcdThread"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(23) " "Verilog HDL assignment warning at bin2bcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/User/Documents/Final_Project/bin2bcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603955106873 "|SPIComms_top|Bin2BCD:bcdThread"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD_2 Bin2BCD_2:bcd2Thread " "Elaborating entity \"Bin2BCD_2\" for hierarchy \"Bin2BCD_2:bcd2Thread\"" {  } { { "SPIComms_top.v" "bcd2Thread" { Text "C:/Users/User/Documents/Final_Project/SPIComms_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603955106874 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd_2.v(24) " "Verilog HDL assignment warning at bin2bcd_2.v(24): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd_2.v" "" { Text "C:/Users/User/Documents/Final_Project/bin2bcd_2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603955106876 "|SPIComms_top|Bin2BCD_2:bcd2Thread"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd_2.v(22) " "Verilog HDL assignment warning at bin2bcd_2.v(22): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd_2.v" "" { Text "C:/Users/User/Documents/Final_Project/bin2bcd_2.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603955106876 "|SPIComms_top|Bin2BCD_2:bcd2Thread"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateDisplay rotateDisplay:rotateThread " "Elaborating entity \"rotateDisplay\" for hierarchy \"rotateDisplay:rotateThread\"" {  } { { "SPIComms_top.v" "rotateThread" { Text "C:/Users/User/Documents/Final_Project/SPIComms_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603955106877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxThread " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxThread\"" {  } { { "SPIComms_top.v" "muxThread" { Text "C:/Users/User/Documents/Final_Project/SPIComms_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603955106880 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A 4waymux.v(15) " "Verilog HDL Always Construct warning at 4waymux.v(15): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "4waymux.v" "" { Text "C:/Users/User/Documents/Final_Project/4waymux.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603955106881 "|SPIComms_top|mux4:muxThread"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B 4waymux.v(16) " "Verilog HDL Always Construct warning at 4waymux.v(16): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "4waymux.v" "" { Text "C:/Users/User/Documents/Final_Project/4waymux.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603955106881 "|SPIComms_top|mux4:muxThread"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C 4waymux.v(17) " "Verilog HDL Always Construct warning at 4waymux.v(17): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "4waymux.v" "" { Text "C:/Users/User/Documents/Final_Project/4waymux.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603955106881 "|SPIComms_top|mux4:muxThread"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D 4waymux.v(18) " "Verilog HDL Always Construct warning at 4waymux.v(18): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "4waymux.v" "" { Text "C:/Users/User/Documents/Final_Project/4waymux.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603955106881 "|SPIComms_top|mux4:muxThread"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD7Seg BCD7Seg:segThread " "Elaborating entity \"BCD7Seg\" for hierarchy \"BCD7Seg:segThread\"" {  } { { "SPIComms_top.v" "segThread" { Text "C:/Users/User/Documents/Final_Project/SPIComms_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603955106911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603955109416 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603955110162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/Final_Project/output_files/HumidityTemperature.map.smsg " "Generated suppressed messages file C:/Users/User/Documents/Final_Project/output_files/HumidityTemperature.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955110317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603955110880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603955110880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603955111826 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603955111826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603955111826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603955111826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603955112042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 18:05:12 2020 " "Processing ended: Thu Oct 29 18:05:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603955112042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603955112042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603955112042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603955112042 ""}
