Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 16 02:30:21 2022
| Host         : DESKTOP-BN0IERJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (111)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (111)
--------------------------------
 There are 111 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.736        0.000                      0                  237        0.045        0.000                      0                  237        2.867        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.736        0.000                      0                  237        0.160        0.000                      0                  237        2.867        0.000                       0                   113  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.738        0.000                      0                  237        0.160        0.000                      0                  237        2.867        0.000                       0                   113  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.736        0.000                      0                  237        0.045        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.736        0.000                      0                  237        0.045        0.000                      0                  237  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[5]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[6]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[7]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[8]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[1]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[2]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[3]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.803ns (44.399%)  route 2.258ns (55.601%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.285 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.610    -0.857    VGA/clk_out1
    SLICE_X5Y68          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.681     0.280    VGA/v_cntr_reg_reg[4]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.404    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.954 r  VGA/vga_red_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.954    VGA/vga_red_reg_reg[3]_i_12_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.225 f  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.745     1.970    VGA/ltOp5_in
    SLICE_X6Y64          LUT2 (Prop_lut2_I1_O)        0.402     2.372 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.832     3.204    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503     5.285    VGA/clk_out1
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.564     5.849    
                         clock uncertainty           -0.114     5.735    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.731     5.004    VGA/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.803ns (44.399%)  route 2.258ns (55.601%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.285 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.610    -0.857    VGA/clk_out1
    SLICE_X5Y68          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.681     0.280    VGA/v_cntr_reg_reg[4]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.404    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.954 r  VGA/vga_red_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.954    VGA/vga_red_reg_reg[3]_i_12_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.225 f  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.745     1.970    VGA/ltOp5_in
    SLICE_X6Y64          LUT2 (Prop_lut2_I1_O)        0.402     2.372 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.832     3.204    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503     5.285    VGA/clk_out1
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564     5.849    
                         clock uncertainty           -0.114     5.735    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.731     5.004    VGA/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.342    VGA/h_sync_reg
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.854    -0.801    VGA/clk_out1
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism              0.239    -0.562    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.060    -0.502    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.122    -0.299    VGA/v_sync_reg
    SLICE_X4Y65          FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.854    -0.801    VGA/clk_out1
    SLICE_X4Y65          FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism              0.252    -0.549    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.070    -0.479    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.440%)  route 0.144ns (43.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_pxl_cntr_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.278    VGA/v_pxl_cntr_reg[0]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  VGA/v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    VGA/plusOp__0[5]
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121    -0.426    VGA/v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.473%)  route 0.164ns (46.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.164    -0.257    VGA/v_pxl_cntr_reg[2]
    SLICE_X6Y64          LUT5 (Prop_lut5_I3_O)        0.048    -0.209 r  VGA/v_pxl_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA/plusOp__0[4]
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[4]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.133    -0.414    VGA/v_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  VGA/h_pxl_cntr_reg[4]/Q
                         net (fo=4, routed)           0.101    -0.313    VGA/h_pxl_cntr_reg[4]
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.098    -0.215 r  VGA/h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VGA/plusOp[5]
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121    -0.441    VGA/h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/h_pxl_cntr_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.253    VGA/h_pxl_cntr_reg[1]
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.042    -0.211 r  VGA/h_pxl_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA/plusOp[2]
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[2]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.107    -0.455    VGA/h_pxl_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/h_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.168    -0.253    VGA/h_pxl_cntr_reg[7]
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  VGA/h_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    VGA/plusOp[8]
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.107    -0.455    VGA/h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 KYPD/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.586    -0.561    KYPD/clk_out1
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  KYPD/count_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.252    KYPD/count[0]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.042    -0.210 r  KYPD/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    KYPD/count_0[0]
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    KYPD/clk_out1
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105    -0.456    KYPD/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA/h_pxl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.587    -0.560    VGA/clk_out1
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  VGA/h_pxl_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.290    VGA/h_pxl_reg[4]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.099    -0.191 r  VGA/h_pxl[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    VGA/plusOp__1[5]
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.856    -0.798    VGA/clk_out1
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[5]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.439    VGA/h_pxl_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA/v_pxl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.587    -0.560    VGA/clk_out1
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  VGA/v_pxl_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.241    VGA/v_pxl_reg[1]
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.042    -0.199 r  VGA/v_pxl[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    VGA/plusOp__2[2]
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.856    -0.798    VGA/clk_out1
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[2]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.107    -0.453    VGA/v_pxl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { Sys_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   Sys_Clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/Col_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/Col_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/Col_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/Col_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/col_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/col_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y66      KYPD/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X0Y67      KYPD/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y66      KYPD/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y68      KYPD/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y69      KYPD/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y69      KYPD/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y65      KYPD/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y69      KYPD/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y69      KYPD/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y70      KYPD/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y70      KYPD/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y70      KYPD/count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/Col_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/Col_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/Col_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/Col_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/col_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/col_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y66      KYPD/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y67      KYPD/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y67      KYPD/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y67      KYPD/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Sys_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[5]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.113     5.746    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[6]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.113     5.746    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[7]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.113     5.746    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[8]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.113     5.746    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[1]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.113     5.747    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.318    KYPD/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.318    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[2]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.113     5.747    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.318    KYPD/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.318    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[3]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.113     5.747    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.318    KYPD/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.318    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.113     5.747    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.318    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.318    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.803ns (44.399%)  route 2.258ns (55.601%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.285 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.610    -0.857    VGA/clk_out1
    SLICE_X5Y68          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.681     0.280    VGA/v_cntr_reg_reg[4]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.404    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.954 r  VGA/vga_red_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.954    VGA/vga_red_reg_reg[3]_i_12_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.225 f  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.745     1.970    VGA/ltOp5_in
    SLICE_X6Y64          LUT2 (Prop_lut2_I1_O)        0.402     2.372 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.832     3.204    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503     5.285    VGA/clk_out1
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.564     5.849    
                         clock uncertainty           -0.113     5.736    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.731     5.005    VGA/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.005    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.803ns (44.399%)  route 2.258ns (55.601%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.285 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.610    -0.857    VGA/clk_out1
    SLICE_X5Y68          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.681     0.280    VGA/v_cntr_reg_reg[4]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.404    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.954 r  VGA/vga_red_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.954    VGA/vga_red_reg_reg[3]_i_12_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.225 f  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.745     1.970    VGA/ltOp5_in
    SLICE_X6Y64          LUT2 (Prop_lut2_I1_O)        0.402     2.372 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.832     3.204    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503     5.285    VGA/clk_out1
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564     5.849    
                         clock uncertainty           -0.113     5.736    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.731     5.005    VGA/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.005    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.342    VGA/h_sync_reg
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.854    -0.801    VGA/clk_out1
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism              0.239    -0.562    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.060    -0.502    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.122    -0.299    VGA/v_sync_reg
    SLICE_X4Y65          FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.854    -0.801    VGA/clk_out1
    SLICE_X4Y65          FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism              0.252    -0.549    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.070    -0.479    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.440%)  route 0.144ns (43.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_pxl_cntr_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.278    VGA/v_pxl_cntr_reg[0]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  VGA/v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    VGA/plusOp__0[5]
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121    -0.426    VGA/v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.473%)  route 0.164ns (46.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.164    -0.257    VGA/v_pxl_cntr_reg[2]
    SLICE_X6Y64          LUT5 (Prop_lut5_I3_O)        0.048    -0.209 r  VGA/v_pxl_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA/plusOp__0[4]
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[4]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.133    -0.414    VGA/v_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  VGA/h_pxl_cntr_reg[4]/Q
                         net (fo=4, routed)           0.101    -0.313    VGA/h_pxl_cntr_reg[4]
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.098    -0.215 r  VGA/h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VGA/plusOp[5]
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121    -0.441    VGA/h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/h_pxl_cntr_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.253    VGA/h_pxl_cntr_reg[1]
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.042    -0.211 r  VGA/h_pxl_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA/plusOp[2]
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[2]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.107    -0.455    VGA/h_pxl_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/h_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.168    -0.253    VGA/h_pxl_cntr_reg[7]
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  VGA/h_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    VGA/plusOp[8]
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.107    -0.455    VGA/h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 KYPD/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.586    -0.561    KYPD/clk_out1
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  KYPD/count_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.252    KYPD/count[0]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.042    -0.210 r  KYPD/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    KYPD/count_0[0]
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    KYPD/clk_out1
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105    -0.456    KYPD/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA/h_pxl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.587    -0.560    VGA/clk_out1
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  VGA/h_pxl_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.290    VGA/h_pxl_reg[4]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.099    -0.191 r  VGA/h_pxl[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    VGA/plusOp__1[5]
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.856    -0.798    VGA/clk_out1
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[5]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.439    VGA/h_pxl_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA/v_pxl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.587    -0.560    VGA/clk_out1
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  VGA/v_pxl_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.241    VGA/v_pxl_reg[1]
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.042    -0.199 r  VGA/v_pxl[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    VGA/plusOp__2[2]
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.856    -0.798    VGA/clk_out1
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[2]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.107    -0.453    VGA/v_pxl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { Sys_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   Sys_Clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/Col_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/Col_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/Col_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/Col_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/col_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y67      KYPD/col_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X1Y66      KYPD/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X0Y67      KYPD/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y66      KYPD/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y68      KYPD/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y69      KYPD/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y69      KYPD/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y65      KYPD/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y69      KYPD/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y69      KYPD/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y70      KYPD/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y70      KYPD/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y70      KYPD/count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/Col_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/Col_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/Col_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/Col_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/col_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y67      KYPD/col_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X1Y66      KYPD/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y67      KYPD/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y67      KYPD/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y67      KYPD/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Sys_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  Sys_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[5]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[6]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[7]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[8]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[1]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[2]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[3]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.803ns (44.399%)  route 2.258ns (55.601%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.285 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.610    -0.857    VGA/clk_out1
    SLICE_X5Y68          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.681     0.280    VGA/v_cntr_reg_reg[4]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.404    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.954 r  VGA/vga_red_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.954    VGA/vga_red_reg_reg[3]_i_12_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.225 f  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.745     1.970    VGA/ltOp5_in
    SLICE_X6Y64          LUT2 (Prop_lut2_I1_O)        0.402     2.372 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.832     3.204    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503     5.285    VGA/clk_out1
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.564     5.849    
                         clock uncertainty           -0.114     5.735    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.731     5.004    VGA/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.803ns (44.399%)  route 2.258ns (55.601%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.285 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.610    -0.857    VGA/clk_out1
    SLICE_X5Y68          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.681     0.280    VGA/v_cntr_reg_reg[4]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.404    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.954 r  VGA/vga_red_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.954    VGA/vga_red_reg_reg[3]_i_12_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.225 f  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.745     1.970    VGA/ltOp5_in
    SLICE_X6Y64          LUT2 (Prop_lut2_I1_O)        0.402     2.372 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.832     3.204    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503     5.285    VGA/clk_out1
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564     5.849    
                         clock uncertainty           -0.114     5.735    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.731     5.004    VGA/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.342    VGA/h_sync_reg
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.854    -0.801    VGA/clk_out1
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.060    -0.388    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.122    -0.299    VGA/v_sync_reg
    SLICE_X4Y65          FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.854    -0.801    VGA/clk_out1
    SLICE_X4Y65          FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.114    -0.435    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.070    -0.365    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.440%)  route 0.144ns (43.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_pxl_cntr_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.278    VGA/v_pxl_cntr_reg[0]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  VGA/v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    VGA/plusOp__0[5]
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.114    -0.433    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121    -0.312    VGA/v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.473%)  route 0.164ns (46.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.164    -0.257    VGA/v_pxl_cntr_reg[2]
    SLICE_X6Y64          LUT5 (Prop_lut5_I3_O)        0.048    -0.209 r  VGA/v_pxl_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA/plusOp__0[4]
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[4]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.114    -0.433    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.133    -0.300    VGA/v_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  VGA/h_pxl_cntr_reg[4]/Q
                         net (fo=4, routed)           0.101    -0.313    VGA/h_pxl_cntr_reg[4]
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.098    -0.215 r  VGA/h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VGA/plusOp[5]
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121    -0.327    VGA/h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/h_pxl_cntr_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.253    VGA/h_pxl_cntr_reg[1]
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.042    -0.211 r  VGA/h_pxl_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA/plusOp[2]
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[2]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.107    -0.341    VGA/h_pxl_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/h_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.168    -0.253    VGA/h_pxl_cntr_reg[7]
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  VGA/h_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    VGA/plusOp[8]
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.107    -0.341    VGA/h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 KYPD/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.586    -0.561    KYPD/clk_out1
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  KYPD/count_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.252    KYPD/count[0]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.042    -0.210 r  KYPD/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    KYPD/count_0[0]
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    KYPD/clk_out1
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105    -0.342    KYPD/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA/h_pxl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.587    -0.560    VGA/clk_out1
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  VGA/h_pxl_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.290    VGA/h_pxl_reg[4]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.099    -0.191 r  VGA/h_pxl[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    VGA/plusOp__1[5]
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.856    -0.798    VGA/clk_out1
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[5]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.325    VGA/h_pxl_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 VGA/v_pxl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.587    -0.560    VGA/clk_out1
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  VGA/v_pxl_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.241    VGA/v_pxl_reg[1]
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.042    -0.199 r  VGA/v_pxl[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    VGA/plusOp__2[2]
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.856    -0.798    VGA/clk_out1
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[2]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.107    -0.339    VGA/v_pxl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[5]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[6]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[7]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.952ns (21.468%)  route 3.483ns (78.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.813     3.580    KYPD/count[31]_i_1_n_0
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.499     5.281    KYPD/clk_out1
    SLICE_X0Y66          FDRE                                         r  KYPD/count_reg[8]/C
                         clock pessimism              0.578     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X0Y66          FDRE (Setup_fdre_C_R)       -0.429     5.316    KYPD/count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[1]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[2]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[3]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 KYPD/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.952ns (21.660%)  route 3.443ns (78.340%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 5.282 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.612    -0.855    KYPD/clk_out1
    SLICE_X0Y69          FDRE                                         r  KYPD/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  KYPD/count_reg[17]/Q
                         net (fo=2, routed)           0.821     0.422    KYPD/count[17]
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.546 f  KYPD/count[0]_i_7/O
                         net (fo=1, routed)           0.877     1.422    KYPD/count[0]_i_7_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.124     1.546 f  KYPD/count[0]_i_3/O
                         net (fo=4, routed)           0.559     2.105    KYPD/count[0]_i_3_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     2.229 f  KYPD/count[31]_i_2/O
                         net (fo=3, routed)           0.413     2.642    KYPD/count[31]_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.124     2.766 r  KYPD/count[31]_i_1/O
                         net (fo=31, routed)          0.774     3.540    KYPD/count[31]_i_1_n_0
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.500     5.282    KYPD/clk_out1
    SLICE_X0Y65          FDRE                                         r  KYPD/count_reg[4]/C
                         clock pessimism              0.578     5.860    
                         clock uncertainty           -0.114     5.746    
    SLICE_X0Y65          FDRE (Setup_fdre_C_R)       -0.429     5.317    KYPD/count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.803ns (44.399%)  route 2.258ns (55.601%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.285 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.610    -0.857    VGA/clk_out1
    SLICE_X5Y68          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.681     0.280    VGA/v_cntr_reg_reg[4]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.404    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.954 r  VGA/vga_red_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.954    VGA/vga_red_reg_reg[3]_i_12_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.225 f  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.745     1.970    VGA/ltOp5_in
    SLICE_X6Y64          LUT2 (Prop_lut2_I1_O)        0.402     2.372 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.832     3.204    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503     5.285    VGA/clk_out1
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.564     5.849    
                         clock uncertainty           -0.114     5.735    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.731     5.004    VGA/vga_red_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 VGA/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/vga_red_reg_reg[2]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.803ns (44.399%)  route 2.258ns (55.601%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 5.285 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.610    -0.857    VGA/clk_out1
    SLICE_X5Y68          FDRE                                         r  VGA/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  VGA/v_cntr_reg_reg[4]/Q
                         net (fo=5, routed)           0.681     0.280    VGA/v_cntr_reg_reg[4]
    SLICE_X7Y67          LUT2 (Prop_lut2_I0_O)        0.124     0.404 r  VGA/vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     0.404    VGA/vga_red_reg[3]_i_20_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.954 r  VGA/vga_red_reg_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     0.954    VGA/vga_red_reg_reg[3]_i_12_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.225 f  VGA/vga_red_reg_reg[3]_i_4/CO[0]
                         net (fo=3, routed)           0.745     1.970    VGA/ltOp5_in
    SLICE_X6Y64          LUT2 (Prop_lut2_I1_O)        0.402     2.372 r  VGA/vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.832     3.204    VGA/p_0_in
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503     5.285    VGA/clk_out1
    SLICE_X2Y61          FDRE                                         r  VGA/vga_red_reg_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564     5.849    
                         clock uncertainty           -0.114     5.735    
    SLICE_X2Y61          FDRE (Setup_fdre_C_R)       -0.731     5.004    VGA/vga_red_reg_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 VGA/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  VGA/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.342    VGA/h_sync_reg
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.854    -0.801    VGA/clk_out1
    SLICE_X6Y65          FDRE                                         r  VGA/h_sync_dly_reg_reg/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y65          FDRE (Hold_fdre_C_D)         0.060    -0.388    VGA/h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 VGA/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGA/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.122    -0.299    VGA/v_sync_reg
    SLICE_X4Y65          FDRE                                         r  VGA/v_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.854    -0.801    VGA/clk_out1
    SLICE_X4Y65          FDRE                                         r  VGA/v_sync_dly_reg_reg/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.114    -0.435    
    SLICE_X4Y65          FDRE (Hold_fdre_C_D)         0.070    -0.365    VGA/v_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.440%)  route 0.144ns (43.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_pxl_cntr_reg[0]/Q
                         net (fo=8, routed)           0.144    -0.278    VGA/v_pxl_cntr_reg[0]
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  VGA/v_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    VGA/plusOp__0[5]
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[5]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.114    -0.433    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121    -0.312    VGA/v_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 VGA/v_pxl_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.473%)  route 0.164ns (46.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/v_pxl_cntr_reg[2]/Q
                         net (fo=6, routed)           0.164    -0.257    VGA/v_pxl_cntr_reg[2]
    SLICE_X6Y64          LUT5 (Prop_lut5_I3_O)        0.048    -0.209 r  VGA/v_pxl_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    VGA/plusOp__0[4]
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y64          FDRE                                         r  VGA/v_pxl_cntr_reg[4]/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.114    -0.433    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.133    -0.300    VGA/v_pxl_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  VGA/h_pxl_cntr_reg[4]/Q
                         net (fo=4, routed)           0.101    -0.313    VGA/h_pxl_cntr_reg[4]
    SLICE_X6Y63          LUT6 (Prop_lut6_I0_O)        0.098    -0.215 r  VGA/h_pxl_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    VGA/plusOp[5]
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X6Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[5]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121    -0.327    VGA/h_pxl_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/h_pxl_cntr_reg[1]/Q
                         net (fo=7, routed)           0.168    -0.253    VGA/h_pxl_cntr_reg[1]
    SLICE_X5Y63          LUT3 (Prop_lut3_I0_O)        0.042    -0.211 r  VGA/h_pxl_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    VGA/plusOp[2]
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X5Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[2]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.107    -0.341    VGA/h_pxl_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 VGA/h_pxl_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.585    -0.562    VGA/clk_out1
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  VGA/h_pxl_cntr_reg[7]/Q
                         net (fo=3, routed)           0.168    -0.253    VGA/h_pxl_cntr_reg[7]
    SLICE_X7Y63          LUT4 (Prop_lut4_I0_O)        0.042    -0.211 r  VGA/h_pxl_cntr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    VGA/plusOp[8]
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    VGA/clk_out1
    SLICE_X7Y63          FDRE                                         r  VGA/h_pxl_cntr_reg[8]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.114    -0.448    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.107    -0.341    VGA/h_pxl_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 KYPD/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            KYPD/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.586    -0.561    KYPD/clk_out1
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  KYPD/count_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.252    KYPD/count[0]
    SLICE_X1Y66          LUT3 (Prop_lut3_I1_O)        0.042    -0.210 r  KYPD/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    KYPD/count_0[0]
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.855    -0.800    KYPD/clk_out1
    SLICE_X1Y66          FDRE                                         r  KYPD/count_reg[0]/C
                         clock pessimism              0.239    -0.561    
                         clock uncertainty            0.114    -0.447    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105    -0.342    KYPD/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 VGA/h_pxl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/h_pxl_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.587    -0.560    VGA/clk_out1
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  VGA/h_pxl_reg[4]/Q
                         net (fo=3, routed)           0.122    -0.290    VGA/h_pxl_reg[4]
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.099    -0.191 r  VGA/h_pxl[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    VGA/plusOp__1[5]
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.856    -0.798    VGA/clk_out1
    SLICE_X2Y63          FDRE                                         r  VGA/h_pxl_reg[5]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121    -0.325    VGA/h_pxl_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 VGA/v_pxl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA/v_pxl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.587    -0.560    VGA/clk_out1
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  VGA/v_pxl_reg[1]/Q
                         net (fo=5, routed)           0.178    -0.241    VGA/v_pxl_reg[1]
    SLICE_X3Y63          LUT3 (Prop_lut3_I0_O)        0.042    -0.199 r  VGA/v_pxl[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    VGA/plusOp__2[2]
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    Sys_Clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Sys_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Sys_Clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  Sys_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    Sys_Clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Sys_Clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.856    -0.798    VGA/clk_out1
    SLICE_X3Y63          FDRE                                         r  VGA/v_pxl_reg[2]/C
                         clock pessimism              0.238    -0.560    
                         clock uncertainty            0.114    -0.446    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.107    -0.339    VGA/v_pxl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.140    





