/**************************************************************************//**
 * @file     N9H26_MFP.h
 * @version  V1.00
 * @brief    N9H26 multi function pin header file for micropython
 *
 * SPDX-License-Identifier: Apache-2.0
 * @copyright (C) 2020 Nuvoton Technology Corp. All rights reserved.
 *****************************************************************************/

#ifndef __N9H26_MFP_H__
#define __N9H26_MFP_H__

#define SYS_GPA_MFPL_PA0MFP_Pos          (0)                                               /*!< SYS_T::GPA_MFPL: PA0MFP Position       */
#define SYS_GPA_MFPL_PA0MFP_Msk          (0xful << SYS_GPA_MFPL_PA0MFP_Pos)                /*!< SYS_T::GPA_MFPL: PA0MFP Mask           */

#define SYS_GPA_MFPL_PA1MFP_Pos          (4)                                               /*!< SYS_T::GPA_MFPL: PA1MFP Position       */
#define SYS_GPA_MFPL_PA1MFP_Msk          (0xful << SYS_GPA_MFPL_PA1MFP_Pos)                /*!< SYS_T::GPA_MFPL: PA1MFP Mask           */

#define SYS_GPA_MFPL_PA2MFP_Pos          (8)                                               /*!< SYS_T::GPA_MFPL: PA2MFP Position       */
#define SYS_GPA_MFPL_PA2MFP_Msk          (0xful << SYS_GPA_MFPL_PA2MFP_Pos)                /*!< SYS_T::GPA_MFPL: PA2MFP Mask           */

#define SYS_GPA_MFPL_PA3MFP_Pos          (12)                                              /*!< SYS_T::GPA_MFPL: PA3MFP Position       */
#define SYS_GPA_MFPL_PA3MFP_Msk          (0xful << SYS_GPA_MFPL_PA3MFP_Pos)                /*!< SYS_T::GPA_MFPL: PA3MFP Mask           */

#define SYS_GPA_MFPL_PA4MFP_Pos          (16)                                              /*!< SYS_T::GPA_MFPL: PA4MFP Position       */
#define SYS_GPA_MFPL_PA4MFP_Msk          (0xful << SYS_GPA_MFPL_PA4MFP_Pos)                /*!< SYS_T::GPA_MFPL: PA4MFP Mask           */

#define SYS_GPA_MFPL_PA5MFP_Pos          (20)                                              /*!< SYS_T::GPA_MFPL: PA5MFP Position       */
#define SYS_GPA_MFPL_PA5MFP_Msk          (0xful << SYS_GPA_MFPL_PA5MFP_Pos)                /*!< SYS_T::GPA_MFPL: PA5MFP Mask           */

#define SYS_GPA_MFPL_PA6MFP_Pos          (24)                                              /*!< SYS_T::GPA_MFPL: PA6MFP Position       */
#define SYS_GPA_MFPL_PA6MFP_Msk          (0xful << SYS_GPA_MFPL_PA6MFP_Pos)                /*!< SYS_T::GPA_MFPL: PA6MFP Mask           */

#define SYS_GPA_MFPL_PA7MFP_Pos          (28)                                              /*!< SYS_T::GPA_MFPL: PA7MFP Position       */
#define SYS_GPA_MFPL_PA7MFP_Msk          (0xful << SYS_GPA_MFPL_PA7MFP_Pos)                /*!< SYS_T::GPA_MFPL: PA7MFP Mask           */

#define SYS_GPA_MFPH_PA8MFP_Pos          (0)                                               /*!< SYS_T::GPA_MFPH: PA8MFP Position       */
#define SYS_GPA_MFPH_PA8MFP_Msk          (0xful << SYS_GPA_MFPH_PA8MFP_Pos)                /*!< SYS_T::GPA_MFPH: PA8MFP Mask           */

#define SYS_GPA_MFPH_PA9MFP_Pos          (4)                                               /*!< SYS_T::GPA_MFPH: PA9MFP Position       */
#define SYS_GPA_MFPH_PA9MFP_Msk          (0xful << SYS_GPA_MFPH_PA9MFP_Pos)                /*!< SYS_T::GPA_MFPH: PA9MFP Mask           */

#define SYS_GPA_MFPH_PA10MFP_Pos         (8)                                               /*!< SYS_T::GPA_MFPH: PA10MFP Position      */
#define SYS_GPA_MFPH_PA10MFP_Msk         (0xful << SYS_GPA_MFPH_PA10MFP_Pos)               /*!< SYS_T::GPA_MFPH: PA10MFP Mask          */

#define SYS_GPA_MFPH_PA11MFP_Pos         (12)                                              /*!< SYS_T::GPA_MFPH: PA11MFP Position      */
#define SYS_GPA_MFPH_PA11MFP_Msk         (0xful << SYS_GPA_MFPH_PA11MFP_Pos)               /*!< SYS_T::GPA_MFPH: PA11MFP Mask          */

#define SYS_GPA_MFPH_PA12MFP_Pos         (16)                                              /*!< SYS_T::GPA_MFPH: PA12MFP Position      */
#define SYS_GPA_MFPH_PA12MFP_Msk         (0xful << SYS_GPA_MFPH_PA12MFP_Pos)               /*!< SYS_T::GPA_MFPH: PA12MFP Mask          */

#define SYS_GPA_MFPH_PA13MFP_Pos         (20)                                              /*!< SYS_T::GPA_MFPH: PA13MFP Position      */
#define SYS_GPA_MFPH_PA13MFP_Msk         (0xful << SYS_GPA_MFPH_PA13MFP_Pos)               /*!< SYS_T::GPA_MFPH: PA13MFP Mask          */

#define SYS_GPA_MFPH_PA14MFP_Pos         (24)                                              /*!< SYS_T::GPA_MFPH: PA14MFP Position      */
#define SYS_GPA_MFPH_PA14MFP_Msk         (0xful << SYS_GPA_MFPH_PA14MFP_Pos)               /*!< SYS_T::GPA_MFPH: PA14MFP Mask          */

#define SYS_GPA_MFPH_PA15MFP_Pos         (28)                                              /*!< SYS_T::GPA_MFPH: PA15MFP Position      */
#define SYS_GPA_MFPH_PA15MFP_Msk         (0xful << SYS_GPA_MFPH_PA15MFP_Pos)               /*!< SYS_T::GPA_MFPH: PA15MFP Mask          */

#define SYS_GPB_MFPL_PB0MFP_Pos          (0)                                               /*!< SYS_T::GPB_MFPL: PB0MFP Position       */
#define SYS_GPB_MFPL_PB0MFP_Msk          (0xful << SYS_GPB_MFPL_PB0MFP_Pos)                /*!< SYS_T::GPB_MFPL: PB0MFP Mask           */

#define SYS_GPB_MFPL_PB1MFP_Pos          (4)                                               /*!< SYS_T::GPB_MFPL: PB1MFP Position       */
#define SYS_GPB_MFPL_PB1MFP_Msk          (0xful << SYS_GPB_MFPL_PB1MFP_Pos)                /*!< SYS_T::GPB_MFPL: PB1MFP Mask           */

#define SYS_GPB_MFPL_PB2MFP_Pos          (8)                                               /*!< SYS_T::GPB_MFPL: PB2MFP Position       */
#define SYS_GPB_MFPL_PB2MFP_Msk          (0xful << SYS_GPB_MFPL_PB2MFP_Pos)                /*!< SYS_T::GPB_MFPL: PB2MFP Mask           */

#define SYS_GPB_MFPL_PB3MFP_Pos          (12)                                              /*!< SYS_T::GPB_MFPL: PB3MFP Position       */
#define SYS_GPB_MFPL_PB3MFP_Msk          (0xful << SYS_GPB_MFPL_PB3MFP_Pos)                /*!< SYS_T::GPB_MFPL: PB3MFP Mask           */

#define SYS_GPB_MFPL_PB4MFP_Pos          (16)                                              /*!< SYS_T::GPB_MFPL: PB4MFP Position       */
#define SYS_GPB_MFPL_PB4MFP_Msk          (0xful << SYS_GPB_MFPL_PB4MFP_Pos)                /*!< SYS_T::GPB_MFPL: PB4MFP Mask           */

#define SYS_GPB_MFPL_PB5MFP_Pos          (20)                                              /*!< SYS_T::GPB_MFPL: PB5MFP Position       */
#define SYS_GPB_MFPL_PB5MFP_Msk          (0xful << SYS_GPB_MFPL_PB5MFP_Pos)                /*!< SYS_T::GPB_MFPL: PB5MFP Mask           */

#define SYS_GPB_MFPL_PB6MFP_Pos          (24)                                              /*!< SYS_T::GPB_MFPL: PB6MFP Position       */
#define SYS_GPB_MFPL_PB6MFP_Msk          (0xful << SYS_GPB_MFPL_PB6MFP_Pos)                /*!< SYS_T::GPB_MFPL: PB6MFP Mask           */

#define SYS_GPB_MFPL_PB7MFP_Pos          (28)                                              /*!< SYS_T::GPB_MFPL: PB7MFP Position       */
#define SYS_GPB_MFPL_PB7MFP_Msk          (0xful << SYS_GPB_MFPL_PB7MFP_Pos)                /*!< SYS_T::GPB_MFPL: PB7MFP Mask           */

#define SYS_GPB_MFPH_PB8MFP_Pos          (0)                                               /*!< SYS_T::GPB_MFPH: PB8MFP Position       */
#define SYS_GPB_MFPH_PB8MFP_Msk          (0xful << SYS_GPB_MFPH_PB8MFP_Pos)                /*!< SYS_T::GPB_MFPH: PB8MFP Mask           */

#define SYS_GPB_MFPH_PB9MFP_Pos          (4)                                               /*!< SYS_T::GPB_MFPH: PB9MFP Position       */
#define SYS_GPB_MFPH_PB9MFP_Msk          (0xful << SYS_GPB_MFPH_PB9MFP_Pos)                /*!< SYS_T::GPB_MFPH: PB9MFP Mask           */

#define SYS_GPB_MFPH_PB10MFP_Pos         (8)                                               /*!< SYS_T::GPB_MFPH: PB10MFP Position      */
#define SYS_GPB_MFPH_PB10MFP_Msk         (0xful << SYS_GPB_MFPH_PB10MFP_Pos)               /*!< SYS_T::GPB_MFPH: PB10MFP Mask          */

#define SYS_GPB_MFPH_PB11MFP_Pos         (12)                                              /*!< SYS_T::GPB_MFPH: PB11MFP Position      */
#define SYS_GPB_MFPH_PB11MFP_Msk         (0xful << SYS_GPB_MFPH_PB11MFP_Pos)               /*!< SYS_T::GPB_MFPH: PB11MFP Mask          */

#define SYS_GPB_MFPH_PB12MFP_Pos         (16)                                              /*!< SYS_T::GPB_MFPH: PB12MFP Position      */
#define SYS_GPB_MFPH_PB12MFP_Msk         (0xful << SYS_GPB_MFPH_PB12MFP_Pos)               /*!< SYS_T::GPB_MFPH: PB12MFP Mask          */

#define SYS_GPB_MFPH_PB13MFP_Pos         (20)                                              /*!< SYS_T::GPB_MFPH: PB13MFP Position      */
#define SYS_GPB_MFPH_PB13MFP_Msk         (0xful << SYS_GPB_MFPH_PB13MFP_Pos)               /*!< SYS_T::GPB_MFPH: PB13MFP Mask          */

#define SYS_GPB_MFPH_PB14MFP_Pos         (24)                                              /*!< SYS_T::GPB_MFPH: PB14MFP Position      */
#define SYS_GPB_MFPH_PB14MFP_Msk         (0xful << SYS_GPB_MFPH_PB14MFP_Pos)               /*!< SYS_T::GPB_MFPH: PB14MFP Mask          */

#define SYS_GPB_MFPH_PB15MFP_Pos         (28)                                              /*!< SYS_T::GPB_MFPH: PB15MFP Position      */
#define SYS_GPB_MFPH_PB15MFP_Msk         (0xful << SYS_GPB_MFPH_PB15MFP_Pos)               /*!< SYS_T::GPB_MFPH: PB15MFP Mask          */

#define SYS_GPC_MFPL_PC0MFP_Pos          (0)                                               /*!< SYS_T::GPC_MFPL: PC0MFP Position       */
#define SYS_GPC_MFPL_PC0MFP_Msk          (0xful << SYS_GPC_MFPL_PC0MFP_Pos)                /*!< SYS_T::GPC_MFPL: PC0MFP Mask           */

#define SYS_GPC_MFPL_PC1MFP_Pos          (4)                                               /*!< SYS_T::GPC_MFPL: PC1MFP Position       */
#define SYS_GPC_MFPL_PC1MFP_Msk          (0xful << SYS_GPC_MFPL_PC1MFP_Pos)                /*!< SYS_T::GPC_MFPL: PC1MFP Mask           */

#define SYS_GPC_MFPL_PC2MFP_Pos          (8)                                               /*!< SYS_T::GPC_MFPL: PC2MFP Position       */
#define SYS_GPC_MFPL_PC2MFP_Msk          (0xful << SYS_GPC_MFPL_PC2MFP_Pos)                /*!< SYS_T::GPC_MFPL: PC2MFP Mask           */

#define SYS_GPC_MFPL_PC3MFP_Pos          (12)                                              /*!< SYS_T::GPC_MFPL: PC3MFP Position       */
#define SYS_GPC_MFPL_PC3MFP_Msk          (0xful << SYS_GPC_MFPL_PC3MFP_Pos)                /*!< SYS_T::GPC_MFPL: PC3MFP Mask           */

#define SYS_GPC_MFPL_PC4MFP_Pos          (16)                                              /*!< SYS_T::GPC_MFPL: PC4MFP Position       */
#define SYS_GPC_MFPL_PC4MFP_Msk          (0xful << SYS_GPC_MFPL_PC4MFP_Pos)                /*!< SYS_T::GPC_MFPL: PC4MFP Mask           */

#define SYS_GPC_MFPL_PC5MFP_Pos          (20)                                              /*!< SYS_T::GPC_MFPL: PC5MFP Position       */
#define SYS_GPC_MFPL_PC5MFP_Msk          (0xful << SYS_GPC_MFPL_PC5MFP_Pos)                /*!< SYS_T::GPC_MFPL: PC5MFP Mask           */

#define SYS_GPC_MFPL_PC6MFP_Pos          (24)                                              /*!< SYS_T::GPC_MFPL: PC6MFP Position       */
#define SYS_GPC_MFPL_PC6MFP_Msk          (0xful << SYS_GPC_MFPL_PC6MFP_Pos)                /*!< SYS_T::GPC_MFPL: PC6MFP Mask           */

#define SYS_GPC_MFPL_PC7MFP_Pos          (28)                                              /*!< SYS_T::GPC_MFPL: PC7MFP Position       */
#define SYS_GPC_MFPL_PC7MFP_Msk          (0xful << SYS_GPC_MFPL_PC7MFP_Pos)                /*!< SYS_T::GPC_MFPL: PC7MFP Mask           */

#define SYS_GPC_MFPH_PC8MFP_Pos          (0)                                               /*!< SYS_T::GPC_MFPH: PC8MFP Position       */
#define SYS_GPC_MFPH_PC8MFP_Msk          (0xful << SYS_GPC_MFPH_PC8MFP_Pos)                /*!< SYS_T::GPC_MFPH: PC8MFP Mask           */

#define SYS_GPC_MFPH_PC9MFP_Pos          (4)                                               /*!< SYS_T::GPC_MFPH: PC9MFP Position       */
#define SYS_GPC_MFPH_PC9MFP_Msk          (0xful << SYS_GPC_MFPH_PC9MFP_Pos)                /*!< SYS_T::GPC_MFPH: PC9MFP Mask           */

#define SYS_GPC_MFPH_PC10MFP_Pos         (8)                                               /*!< SYS_T::GPC_MFPH: PC10MFP Position      */
#define SYS_GPC_MFPH_PC10MFP_Msk         (0xful << SYS_GPC_MFPH_PC10MFP_Pos)               /*!< SYS_T::GPC_MFPH: PC10MFP Mask          */

#define SYS_GPC_MFPH_PC11MFP_Pos         (12)                                              /*!< SYS_T::GPC_MFPH: PC11MFP Position      */
#define SYS_GPC_MFPH_PC11MFP_Msk         (0xful << SYS_GPC_MFPH_PC11MFP_Pos)               /*!< SYS_T::GPC_MFPH: PC11MFP Mask          */

#define SYS_GPC_MFPH_PC12MFP_Pos         (16)                                              /*!< SYS_T::GPC_MFPH: PC12MFP Position      */
#define SYS_GPC_MFPH_PC12MFP_Msk         (0xful << SYS_GPC_MFPH_PC12MFP_Pos)               /*!< SYS_T::GPC_MFPH: PC12MFP Mask          */

#define SYS_GPC_MFPH_PC13MFP_Pos         (20)                                              /*!< SYS_T::GPC_MFPH: PC13MFP Position      */
#define SYS_GPC_MFPH_PC13MFP_Msk         (0xful << SYS_GPC_MFPH_PC13MFP_Pos)               /*!< SYS_T::GPC_MFPH: PC13MFP Mask          */

#define SYS_GPC_MFPH_PC14MFP_Pos         (24)                                              /*!< SYS_T::GPC_MFPH: PC14MFP Position      */
#define SYS_GPC_MFPH_PC14MFP_Msk         (0xful << SYS_GPC_MFPH_PC14MFP_Pos)               /*!< SYS_T::GPC_MFPH: PC14MFP Mask          */

#define SYS_GPC_MFPH_PC15MFP_Pos         (28)                                              /*!< SYS_T::GPC_MFPH: PC15MFP Position      */
#define SYS_GPC_MFPH_PC15MFP_Msk         (0xful << SYS_GPC_MFPH_PC15MFP_Pos)               /*!< SYS_T::GPC_MFPH: PC15MFP Mask          */

#define SYS_GPD_MFPL_PD0MFP_Pos          (0)                                               /*!< SYS_T::GPD_MFPL: PD0MFP Position       */
#define SYS_GPD_MFPL_PD0MFP_Msk          (0xful << SYS_GPD_MFPL_PD0MFP_Pos)                /*!< SYS_T::GPD_MFPL: PD0MFP Mask           */

#define SYS_GPD_MFPL_PD1MFP_Pos          (4)                                               /*!< SYS_T::GPD_MFPL: PD1MFP Position       */
#define SYS_GPD_MFPL_PD1MFP_Msk          (0xful << SYS_GPD_MFPL_PD1MFP_Pos)                /*!< SYS_T::GPD_MFPL: PD1MFP Mask           */

#define SYS_GPD_MFPL_PD2MFP_Pos          (8)                                               /*!< SYS_T::GPD_MFPL: PD2MFP Position       */
#define SYS_GPD_MFPL_PD2MFP_Msk          (0xful << SYS_GPD_MFPL_PD2MFP_Pos)                /*!< SYS_T::GPD_MFPL: PD2MFP Mask           */

#define SYS_GPD_MFPL_PD3MFP_Pos          (12)                                              /*!< SYS_T::GPD_MFPL: PD3MFP Position       */
#define SYS_GPD_MFPL_PD3MFP_Msk          (0xful << SYS_GPD_MFPL_PD3MFP_Pos)                /*!< SYS_T::GPD_MFPL: PD3MFP Mask           */

#define SYS_GPD_MFPL_PD4MFP_Pos          (16)                                              /*!< SYS_T::GPD_MFPL: PD4MFP Position       */
#define SYS_GPD_MFPL_PD4MFP_Msk          (0xful << SYS_GPD_MFPL_PD4MFP_Pos)                /*!< SYS_T::GPD_MFPL: PD4MFP Mask           */

#define SYS_GPD_MFPL_PD5MFP_Pos          (20)                                              /*!< SYS_T::GPD_MFPL: PD5MFP Position       */
#define SYS_GPD_MFPL_PD5MFP_Msk          (0xful << SYS_GPD_MFPL_PD5MFP_Pos)                /*!< SYS_T::GPD_MFPL: PD5MFP Mask           */

#define SYS_GPD_MFPL_PD6MFP_Pos          (24)                                              /*!< SYS_T::GPD_MFPL: PD6MFP Position       */
#define SYS_GPD_MFPL_PD6MFP_Msk          (0xful << SYS_GPD_MFPL_PD6MFP_Pos)                /*!< SYS_T::GPD_MFPL: PD6MFP Mask           */

#define SYS_GPD_MFPL_PD7MFP_Pos          (28)                                              /*!< SYS_T::GPD_MFPL: PD7MFP Position       */
#define SYS_GPD_MFPL_PD7MFP_Msk          (0xful << SYS_GPD_MFPL_PD7MFP_Pos)                /*!< SYS_T::GPD_MFPL: PD7MFP Mask           */

#define SYS_GPD_MFPH_PD8MFP_Pos          (0)                                               /*!< SYS_T::GPD_MFPH: PD8MFP Position       */
#define SYS_GPD_MFPH_PD8MFP_Msk          (0xful << SYS_GPD_MFPH_PD8MFP_Pos)                /*!< SYS_T::GPD_MFPH: PD8MFP Mask           */

#define SYS_GPD_MFPH_PD9MFP_Pos          (4)                                               /*!< SYS_T::GPD_MFPH: PD9MFP Position       */
#define SYS_GPD_MFPH_PD9MFP_Msk          (0xful << SYS_GPD_MFPH_PD9MFP_Pos)                /*!< SYS_T::GPD_MFPH: PD9MFP Mask           */

#define SYS_GPD_MFPH_PD10MFP_Pos         (8)                                               /*!< SYS_T::GPD_MFPH: PD10MFP Position      */
#define SYS_GPD_MFPH_PD10MFP_Msk         (0xful << SYS_GPD_MFPH_PD10MFP_Pos)               /*!< SYS_T::GPD_MFPH: PD10MFP Mask          */

#define SYS_GPD_MFPH_PD11MFP_Pos         (12)                                              /*!< SYS_T::GPD_MFPH: PD11MFP Position      */
#define SYS_GPD_MFPH_PD11MFP_Msk         (0xful << SYS_GPD_MFPH_PD11MFP_Pos)               /*!< SYS_T::GPD_MFPH: PD11MFP Mask          */

#define SYS_GPD_MFPH_PD12MFP_Pos         (16)                                              /*!< SYS_T::GPD_MFPH: PD12MFP Position      */
#define SYS_GPD_MFPH_PD12MFP_Msk         (0xful << SYS_GPD_MFPH_PD12MFP_Pos)               /*!< SYS_T::GPD_MFPH: PD12MFP Mask          */

#define SYS_GPD_MFPH_PD13MFP_Pos         (20)                                              /*!< SYS_T::GPD_MFPH: PD13MFP Position      */
#define SYS_GPD_MFPH_PD13MFP_Msk         (0xful << SYS_GPD_MFPH_PD13MFP_Pos)               /*!< SYS_T::GPD_MFPH: PD13MFP Mask          */

#define SYS_GPD_MFPH_PD14MFP_Pos         (24)                                              /*!< SYS_T::GPD_MFPH: PD14MFP Position      */
#define SYS_GPD_MFPH_PD14MFP_Msk         (0xful << SYS_GPD_MFPH_PD14MFP_Pos)               /*!< SYS_T::GPD_MFPH: PD14MFP Mask          */

#define SYS_GPD_MFPH_PD15MFP_Pos         (28)                                              /*!< SYS_T::GPD_MFPH: PD15MFP Position      */
#define SYS_GPD_MFPH_PD15MFP_Msk         (0xful << SYS_GPD_MFPH_PD15MFP_Pos)               /*!< SYS_T::GPD_MFPH: PD15MFP Mask          */

#define SYS_GPE_MFPL_PE0MFP_Pos          (0)                                               /*!< SYS_T::GPE_MFPL: PE0MFP Position       */
#define SYS_GPE_MFPL_PE0MFP_Msk          (0xful << SYS_GPE_MFPL_PE0MFP_Pos)                /*!< SYS_T::GPE_MFPL: PE0MFP Mask           */

#define SYS_GPE_MFPL_PE1MFP_Pos          (4)                                               /*!< SYS_T::GPE_MFPL: PE1MFP Position       */
#define SYS_GPE_MFPL_PE1MFP_Msk          (0xful << SYS_GPE_MFPL_PE1MFP_Pos)                /*!< SYS_T::GPE_MFPL: PE1MFP Mask           */

#define SYS_GPE_MFPL_PE2MFP_Pos          (8)                                               /*!< SYS_T::GPE_MFPL: PE2MFP Position       */
#define SYS_GPE_MFPL_PE2MFP_Msk          (0xful << SYS_GPE_MFPL_PE2MFP_Pos)                /*!< SYS_T::GPE_MFPL: PE2MFP Mask           */

#define SYS_GPE_MFPL_PE3MFP_Pos          (12)                                              /*!< SYS_T::GPE_MFPL: PE3MFP Position       */
#define SYS_GPE_MFPL_PE3MFP_Msk          (0xful << SYS_GPE_MFPL_PE3MFP_Pos)                /*!< SYS_T::GPE_MFPL: PE3MFP Mask           */

#define SYS_GPE_MFPL_PE4MFP_Pos          (16)                                              /*!< SYS_T::GPE_MFPL: PE4MFP Position       */
#define SYS_GPE_MFPL_PE4MFP_Msk          (0xful << SYS_GPE_MFPL_PE4MFP_Pos)                /*!< SYS_T::GPE_MFPL: PE4MFP Mask           */

#define SYS_GPE_MFPL_PE5MFP_Pos          (20)                                              /*!< SYS_T::GPE_MFPL: PE5MFP Position       */
#define SYS_GPE_MFPL_PE5MFP_Msk          (0xful << SYS_GPE_MFPL_PE5MFP_Pos)                /*!< SYS_T::GPE_MFPL: PE5MFP Mask           */

#define SYS_GPE_MFPL_PE6MFP_Pos          (24)                                              /*!< SYS_T::GPE_MFPL: PE6MFP Position       */
#define SYS_GPE_MFPL_PE6MFP_Msk          (0xful << SYS_GPE_MFPL_PE6MFP_Pos)                /*!< SYS_T::GPE_MFPL: PE6MFP Mask           */

#define SYS_GPE_MFPL_PE7MFP_Pos          (28)                                              /*!< SYS_T::GPE_MFPL: PE7MFP Position       */
#define SYS_GPE_MFPL_PE7MFP_Msk          (0xful << SYS_GPE_MFPL_PE7MFP_Pos)                /*!< SYS_T::GPE_MFPL: PE7MFP Mask           */

#define SYS_GPE_MFPH_PE8MFP_Pos          (0)                                               /*!< SYS_T::GPE_MFPH: PE8MFP Position       */
#define SYS_GPE_MFPH_PE8MFP_Msk          (0xful << SYS_GPE_MFPH_PE8MFP_Pos)                /*!< SYS_T::GPE_MFPH: PE8MFP Mask           */

#define SYS_GPE_MFPH_PE9MFP_Pos          (4)                                               /*!< SYS_T::GPE_MFPH: PE9MFP Position       */
#define SYS_GPE_MFPH_PE9MFP_Msk          (0xful << SYS_GPE_MFPH_PE9MFP_Pos)                /*!< SYS_T::GPE_MFPH: PE9MFP Mask           */

#define SYS_GPE_MFPH_PE10MFP_Pos         (8)                                               /*!< SYS_T::GPE_MFPH: PE10MFP Position      */
#define SYS_GPE_MFPH_PE10MFP_Msk         (0xful << SYS_GPE_MFPH_PE10MFP_Pos)               /*!< SYS_T::GPE_MFPH: PE10MFP Mask          */

#define SYS_GPE_MFPH_PE11MFP_Pos         (12)                                              /*!< SYS_T::GPE_MFPH: PE11MFP Position      */
#define SYS_GPE_MFPH_PE11MFP_Msk         (0xful << SYS_GPE_MFPH_PE11MFP_Pos)               /*!< SYS_T::GPE_MFPH: PE11MFP Mask          */

#define SYS_GPE_MFPH_PE12MFP_Pos         (16)                                              /*!< SYS_T::GPE_MFPH: PE12MFP Position      */
#define SYS_GPE_MFPH_PE12MFP_Msk         (0xful << SYS_GPE_MFPH_PE12MFP_Pos)               /*!< SYS_T::GPE_MFPH: PE12MFP Mask          */

#define SYS_GPE_MFPH_PE13MFP_Pos         (20)                                              /*!< SYS_T::GPE_MFPH: PE13MFP Position      */
#define SYS_GPE_MFPH_PE13MFP_Msk         (0xful << SYS_GPE_MFPH_PE13MFP_Pos)               /*!< SYS_T::GPE_MFPH: PE13MFP Mask          */

#define SYS_GPE_MFPH_PE14MFP_Pos         (24)                                              /*!< SYS_T::GPE_MFPH: PE14MFP Position      */
#define SYS_GPE_MFPH_PE14MFP_Msk         (0xful << SYS_GPE_MFPH_PE14MFP_Pos)               /*!< SYS_T::GPE_MFPH: PE14MFP Mask          */

#define SYS_GPE_MFPH_PE15MFP_Pos         (28)                                              /*!< SYS_T::GPE_MFPH: PE15MFP Position      */
#define SYS_GPE_MFPH_PE15MFP_Msk         (0xful << SYS_GPE_MFPH_PE15MFP_Pos)               /*!< SYS_T::GPE_MFPH: PE15MFP Mask          */

#define REG_GPAMFPL REG_GPAFUN0
#define REG_GPAMFPH REG_GPAFUN1

#define REG_GPBMFPL REG_GPBFUN0
#define REG_GPBMFPH REG_GPBFUN1

#define REG_GPCMFPL REG_GPCFUN0
#define REG_GPCMFPH REG_GPCFUN1

#define REG_GPDMFPL REG_GPDFUN0
#define REG_GPDMFPH REG_GPDFUN1

#define REG_GPEMFPL REG_GPEFUN0
#define REG_GPEMFPH REG_GPEFUN1

#define REG_VIN0	(VIN_BA)
#define REG_VIN1	(VIN_BA + 0x800)

#define REG_SD0 	(REG_SDCR)
#define REG_SD1 	(REG_SDCR)
#define REG_SD2 	(REG_SDCR)

#define REG_SDIO0   (SDIOFMI_BA)

#define REG_SPI0 	(SPI0_BA)
#define REG_SPI1 	(SPI1_BA)

#define REG_LCD0 	(VPOST_BA)

#define REG_KPI0 	(KPI_BA)

#define REG_UHL0 	(USBH_BA)

#define REG_WDT0 	(REG_MISCR)

#define REG_I2C0	(I2C_BA)

#define REG_I2S0	(I2S_BA)

#define REG_PWM0	(PWM_BA)
#define REG_PWM1	(PWM_BA)
#define REG_PWM2	(PWM_BA)
#define REG_PWM3	(PWM_BA)

#define REG_UART0	(UART_BA)

#define REG_EMAC0	(EMAC_BA)

#define REG_NAND0	(REG_SMCSR)

/********************* Bit definition of GPA_MFPL register **********************/

#define SYS_GPA_MFPL_PA0MFP_GPIO              (0x00UL<<SYS_GPA_MFPL_PA0MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPL_PA0MFP_VIN1_CLKO         (0x01UL<<SYS_GPA_MFPL_PA0MFP_Pos)  /*!< 2nd vin sensor clock out pin. \hideinitializer */
#define SYS_GPA_MFPL_PA0MFP_SD0_WP            (0x02UL<<SYS_GPA_MFPL_PA0MFP_Pos)  /*!< 1st SD WP pin. \hideinitializer */
#define SYS_GPA_MFPL_PA0MFP_SPI0_D2           (0x03UL<<SYS_GPA_MFPL_PA0MFP_Pos)  /*!< 1st SPI D2 pin. \hideinitializer */

#define SYS_GPA_MFPL_PA1MFP_GPIO              (0x00UL<<SYS_GPA_MFPL_PA1MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPL_PA1MFP_VIN1_PCLK         (0x01UL<<SYS_GPA_MFPL_PA1MFP_Pos)  /*!< 2nd vin sensor pixel clock pin. \hideinitializer */
#define SYS_GPA_MFPL_PA1MFP_SD0_CD            (0x02UL<<SYS_GPA_MFPL_PA1MFP_Pos)  /*!< 1st SD CD pin. \hideinitializer */
#define SYS_GPA_MFPL_PA1MFP_SPI0_D3           (0x03UL<<SYS_GPA_MFPL_PA1MFP_Pos)  /*!< 1st SPI D3 pin. \hideinitializer */

#define SYS_GPA_MFPL_PA2MFP_GPIO              (0x00UL<<SYS_GPA_MFPL_PA2MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPL_PA2MFP_VIN1_FIELD        (0x01UL<<SYS_GPA_MFPL_PA2MFP_Pos)  /*!< 2nd vin sensor field pin. \hideinitializer */
#define SYS_GPA_MFPL_PA2MFP_LCD0_LMVSYNC      (0x02UL<<SYS_GPA_MFPL_PA2MFP_Pos)  /*!< 1st LCD LMVSYNC pin. \hideinitializer */
//#define SYS_GPA_MFPL_PA2MFP_LCD0_LMVSYNC      (0x03UL<<SYS_GPA_MFPL_PA2MFP_Pos)  /*!< 1st LCD LMVSYNC pin. \hideinitializer */

#define SYS_GPA_MFPL_PA3MFP_GPIO              (0x00UL<<SYS_GPA_MFPL_PA3MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPL_PA3MFP_KPI0_SI0          (0x01UL<<SYS_GPA_MFPL_PA3MFP_Pos)  /*!< 1st keypad interface SI0 pin. \hideinitializer */
#define SYS_GPA_MFPL_PA3MFP_UHL0_DP           (0x03UL<<SYS_GPA_MFPL_PA3MFP_Pos)  /*!< 1st USB host DP pin. \hideinitializer */

#define SYS_GPA_MFPL_PA4MFP_GPIO              (0x00UL<<SYS_GPA_MFPL_PA4MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPL_PA4MFP_KPI0_SI1          (0x01UL<<SYS_GPA_MFPL_PA4MFP_Pos)  /*!< 1st keypad interface SI1 pin. \hideinitializer */
#define SYS_GPA_MFPL_PA4MFP_SPI0_CS1          (0x02UL<<SYS_GPA_MFPL_PA4MFP_Pos)  /*!< 1st SPI CS1 pin. \hideinitializer */
#define SYS_GPA_MFPL_PA4MFP_UHL0_DM           (0x03UL<<SYS_GPA_MFPL_PA4MFP_Pos)  /*!< 1st USB host DM pin. \hideinitializer */

#define SYS_GPA_MFPL_PA5MFP_GPIO              (0x00UL<<SYS_GPA_MFPL_PA5MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPL_PA5MFP_KPI0_SI2          (0x01UL<<SYS_GPA_MFPL_PA5MFP_Pos)  /*!< 1st keypad interface SI2 pin. \hideinitializer */

#define SYS_GPA_MFPL_PA6MFP_GPIO              (0x00UL<<SYS_GPA_MFPL_PA6MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPL_PA6MFP_KPI0_SI3          (0x01UL<<SYS_GPA_MFPL_PA6MFP_Pos)  /*!< 1st keypad interface SI3 pin. \hideinitializer */

#define SYS_GPA_MFPL_PA7MFP_GPIO              (0x00UL<<SYS_GPA_MFPL_PA7MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPL_PA7MFP_WDT0_RST          (0x02UL<<SYS_GPA_MFPL_PA7MFP_Pos)  /*!< 1st WDT reset pin. \hideinitializer */
//#define SYS_GPA_MFPL_PA7MFP_WDT0_RST          (0x03UL<<SYS_GPA_MFPL_PA7MFP_Pos)  /*!< 1st WDT reset pin. \hideinitializer */

/********************* Bit definition of GPA_MFPH register **********************/

#define SYS_GPA_MFPH_PA8MFP_GPIO              (0x00UL<<SYS_GPA_MFPH_PA8MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */

#define SYS_GPA_MFPH_PA9MFP_GPIO              (0x00UL<<SYS_GPA_MFPH_PA9MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */

#define SYS_GPA_MFPH_PA10MFP_GPIO             (0x00UL<<SYS_GPA_MFPH_PA10MFP_Pos) /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPH_PA10MFP_SPI1_CS1         (0x01UL<<SYS_GPA_MFPH_PA10MFP_Pos) /*!< 2nd SPI CS1 pin. \hideinitializer */
#define SYS_GPA_MFPH_PA10MFP_I2C0_SCL         (0x02UL<<SYS_GPA_MFPH_PA10MFP_Pos) /*!< 1st I2C clk pin. \hideinitializer */
#define SYS_GPA_MFPH_PA10MFP_UART0_TXD        (0x03UL<<SYS_GPA_MFPH_PA10MFP_Pos) /*!< 1st UART TXD pin. \hideinitializer */
#define SYS_GPA_MFPH_PA10MFP_UHL1_DP          (0x04UL<<SYS_GPA_MFPH_PA10MFP_Pos) /*!< 2nd USB host DP pin. \hideinitializer */

#define SYS_GPA_MFPH_PA11MFP_GPIO             (0x00UL<<SYS_GPA_MFPH_PA11MFP_Pos) /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPH_PA11MFP_LCD0_LMVSYNC     (0x01UL<<SYS_GPA_MFPH_PA11MFP_Pos) /*!< 1st LCD LMVSYNC pin. \hideinitializer */
#define SYS_GPA_MFPH_PA11MFP_I2C0_SDA         (0x02UL<<SYS_GPA_MFPH_PA11MFP_Pos) /*!< 1st I2C SDA pin. \hideinitializer */
#define SYS_GPA_MFPH_PA11MFP_UART0_RXD        (0x03UL<<SYS_GPA_MFPH_PA11MFP_Pos) /*!< 1st UART RXD pin. \hideinitializer */
#define SYS_GPA_MFPH_PA11MFP_UHL1_DM          (0x04UL<<SYS_GPA_MFPH_PA11MFP_Pos) /*!< 2nd USB host DM pin. \hideinitializer */
#define SYS_GPA_MFPH_PA11MFP_VIN1_FIELD       (0x05UL<<SYS_GPA_MFPH_PA11MFP_Pos) /*!< 2nd vin sensor field pin. \hideinitializer */

#define SYS_GPA_MFPH_PA12MFP_GPIO             (0x02UL<<SYS_GPA_MFPH_PA12MFP_Pos) /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPH_PA12MFP_NAND0_DATA4      (0x00UL<<SYS_GPA_MFPH_PA12MFP_Pos) /*!< 1st NAND Data4 pin. \hideinitializer */
//#define SYS_GPA_MFPH_PA12MFP_NAND0_DATA4      (0x01UL<<SYS_GPA_MFPH_PA12MFP_Pos) /*!< 1st NAND Data pin. \hideinitializer */
//#define SYS_GPA_MFPH_PA12MFP_NAND0_DATA4      (0x03UL<<SYS_GPA_MFPH_PA12MFP_Pos) /*!< 1st NAND Data pin. \hideinitializer */

#define SYS_GPA_MFPH_PA13MFP_GPIO             (0x02UL<<SYS_GPA_MFPH_PA13MFP_Pos) /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPH_PA13MFP_NAND0_DATA5      (0x00UL<<SYS_GPA_MFPH_PA13MFP_Pos) /*!< 1st NAND Data5 pin. \hideinitializer */
//#define SYS_GPA_MFPH_PA13MFP_NAND0_DATA5      (0x01UL<<SYS_GPA_MFPH_PA13MFP_Pos) /*!< 1st NAND Data pin. \hideinitializer */
//#define SYS_GPA_MFPH_PA13MFP_NAND0_DATA5      (0x03UL<<SYS_GPA_MFPH_PA13MFP_Pos) /*!< 1st NAND Data pin. \hideinitializer */

#define SYS_GPA_MFPH_PA14MFP_GPIO             (0x02UL<<SYS_GPA_MFPH_PA14MFP_Pos) /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPH_PA14MFP_NAND0_DATA6      (0x00UL<<SYS_GPA_MFPH_PA14MFP_Pos) /*!< 1st NAND Data6 pin. \hideinitializer */
//#define SYS_GPA_MFPH_PA14MFP_NAND0_DATA6      (0x01UL<<SYS_GPA_MFPH_PA14MFP_Pos) /*!< 1st NAND Data pin. \hideinitializer */
//#define SYS_GPA_MFPH_PA14MFP_NAND0_DATA6      (0x03UL<<SYS_GPA_MFPH_PA14MFP_Pos) /*!< 1st NAND Data pin. \hideinitializer */

#define SYS_GPA_MFPH_PA15MFP_GPIO             (0x02UL<<SYS_GPA_MFPH_PA15MFP_Pos) /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPA_MFPH_PA15MFP_NAND0_DATA7      (0x00UL<<SYS_GPA_MFPH_PA15MFP_Pos) /*!< 1st NAND Data7 pin. \hideinitializer */
//#define SYS_GPA_MFPH_PA15MFP_NAND0_DATA7      (0x01UL<<SYS_GPA_MFPH_PA15MFP_Pos) /*!< 1st NAND Data pin. \hideinitializer */
//#define SYS_GPA_MFPH_PA15MFP_NAND0_DATA7      (0x03UL<<SYS_GPA_MFPH_PA15MFP_Pos) /*!< 1st NAND Data pin. \hideinitializer */

/********************* Bit definition of GPB_MFPL register **********************/

#define SYS_GPB_MFPL_PB0MFP_GPIO              (0x00UL<<SYS_GPB_MFPL_PB0MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPB_MFPL_PB0MFP_SD1_DATA1         (0x02UL<<SYS_GPB_MFPL_PB0MFP_Pos)  /*!< 2nd SD DATA1 pin. \hideinitializer */
#define SYS_GPB_MFPL_PB0MFP_VIN0_CLKO         (0x03UL<<SYS_GPB_MFPL_PB0MFP_Pos)  /*!< 1st VIN sensor SCLKO pin. \hideinitializer */

#define SYS_GPB_MFPL_PB4MFP_GPIO              (0x00UL<<SYS_GPB_MFPL_PB4MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPB_MFPL_PB4MFP_I2S0_WS    	      (0x01UL<<SYS_GPB_MFPL_PB4MFP_Pos)  /*!< 1st I2S WS pin. \hideinitializer */
#define SYS_GPB_MFPL_PB4MFP_SD1_DATA3         (0x02UL<<SYS_GPB_MFPL_PB4MFP_Pos)  /*!< 2nd SD data3 pin. \hideinitializer */
#define SYS_GPB_MFPL_PB4MFP_VIN0_FIELD        (0x03UL<<SYS_GPB_MFPL_PB4MFP_Pos)  /*!< 1st VIN field pin. \hideinitializer */

/********************* Bit definition of GPB_MFPH register **********************/

#define SYS_GPB_MFPH_PB8MFP_GPIO              (0x00UL<<SYS_GPB_MFPH_PB8MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPB_MFPH_PB8MFP_LCD0_LVDATA19     (0x02UL<<SYS_GPB_MFPH_PB8MFP_Pos)  /*!< 1st LCD LVDATA19 pin. \hideinitializer */
#define SYS_GPB_MFPH_PB8MFP_VIN0_PDATA3       (0x03UL<<SYS_GPB_MFPH_PB8MFP_Pos)  /*!< 1st VIN sensor SPDATA3 pin. \hideinitializer */

#define SYS_GPB_MFPH_PB13MFP_GPIO              (0x00UL<<SYS_GPB_MFPH_PB13MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPB_MFPH_PB13MFP_I2C0_SCL          (0x02UL<<SYS_GPB_MFPH_PB13MFP_Pos)  /*!< 1st I2C SCL pin. \hideinitializer */
//#define SYS_GPB_MFPH_PB13MFP_I2C0_SCL          (0x03UL<<SYS_GPB_MFPH_PB13MFP_Pos)  /*!< 1st I2C SCL pin. \hideinitializer */

#define SYS_GPB_MFPH_PB14MFP_GPIO              (0x00UL<<SYS_GPB_MFPH_PB14MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPB_MFPH_PB14MFP_I2C0_SDA          (0x02UL<<SYS_GPB_MFPH_PB14MFP_Pos)  /*!< 1st I2C SDA pin. \hideinitializer */
//#define SYS_GPB_MFPH_PB13MFP_I2C0_SDA          (0x03UL<<SYS_GPB_MFPH_PB14MFP_Pos)  /*!< 1st I2C SDA pin. \hideinitializer */

/********************* Bit definition of GPC_MFPL register **********************/

#define SYS_GPC_MFPL_PC0MFP_GPIO              (0x00UL<<SYS_GPC_MFPL_PC0MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPC_MFPL_PC0MFP_LCD0_LVDATA0      (0x02UL<<SYS_GPC_MFPL_PC0MFP_Pos)  /*!< 1st LCD LVDATA0 pin. \hideinitializer */
#define SYS_GPC_MFPL_PC0MFP_KPI0_SO0          (0x03UL<<SYS_GPC_MFPL_PC0MFP_Pos)  /*!< 1st keypad SO0 pin. \hideinitializer */

/********************* Bit definition of GPC_MFPH register **********************/

#define SYS_GPC_MFPH_PC8MFP_GPIO              (0x00UL<<SYS_GPC_MFPH_PC8MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPC_MFPH_PC8MFP_VIN0_PDATA0       (0x01UL<<SYS_GPC_MFPH_PC8MFP_Pos)  /*!< 1st VIN sensor SPDATA0 pin. \hideinitializer */
#define SYS_GPC_MFPH_PC8MFP_LCD0_LVDATA8      (0x02UL<<SYS_GPC_MFPH_PC8MFP_Pos)  /*!< 1st LCD LVDATA8 pin. \hideinitializer */
#define SYS_GPC_MFPH_PC8MFP_KPI0_SO8or0       (0x03UL<<SYS_GPC_MFPH_PC8MFP_Pos)  /*!< 1st keypad SO8 pin. \hideinitializer */
#define SYS_GPC_MFPH_PC8MFP_SDIO0_D0          (0x05UL<<SYS_GPC_MFPH_PC8MFP_Pos)  /*!< 1st SDIO D0 pin. \hideinitializer */

/********************* Bit definition of GPD_MFPL register **********************/

#define SYS_GPD_MFPL_PD0MFP_GPIO              (0x00UL<<SYS_GPD_MFPL_PD0MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPD_MFPL_PD0MFP_SPI1_CS1          (0x01UL<<SYS_GPD_MFPL_PD0MFP_Pos)  /*!< 2nd SPI CS1 pin. \hideinitializer */
#define SYS_GPD_MFPL_PD0MFP_PWM0_PWM          (0x02UL<<SYS_GPD_MFPL_PD0MFP_Pos)  /*!< 1st PWM pin. \hideinitializer */
#define SYS_GPD_MFPL_PD0MFP_VIN1_PDATA3       (0x08UL<<SYS_GPD_MFPL_PD0MFP_Pos)  /*!< 2nd vin sensor data3 pin. \hideinitializer */
#define SYS_GPD_MFPL_PD0MFP_EMAC0_TXEN        (0x0EUL<<SYS_GPD_MFPL_PD0MFP_Pos)  /*!< 1st EMAC TXEN pin. \hideinitializer */

/********************* Bit definition of GPD_MFPL register **********************/

#define SYS_GPD_MFPL_PD1MFP_GPIO              (0x00UL<<SYS_GPD_MFPL_PD1MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPD_MFPL_PD1MFP_UART0_TXD         (0x01UL<<SYS_GPD_MFPL_PD1MFP_Pos)  /*!< 1st UART TXD pin. \hideinitializer */
#define SYS_GPD_MFPL_PD1MFP_PWM1_PWM          (0x02UL<<SYS_GPD_MFPL_PD1MFP_Pos)  /*!< 2nd PWM pin. \hideinitializer */
#define SYS_GPD_MFPL_PD1MFP_VIN1_PDATA2       (0x08UL<<SYS_GPD_MFPL_PD1MFP_Pos)  /*!< 2nd vin sensor data2 pin. \hideinitializer */
#define SYS_GPD_MFPL_PD1MFP_EMAC0_TXD1        (0x0EUL<<SYS_GPD_MFPL_PD1MFP_Pos)  /*!< 1st EMAC TXD1 pin. \hideinitializer */

/********************* Bit definition of GPD_MFPL register **********************/

#define SYS_GPD_MFPL_PD2MFP_GPIO              (0x00UL<<SYS_GPD_MFPL_PD2MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPD_MFPL_PD2MFP_UART0_RXD         (0x01UL<<SYS_GPD_MFPL_PD2MFP_Pos)  /*!< 1st UART RXD pin. \hideinitializer */
#define SYS_GPD_MFPL_PD2MFP_PWM2_PWM          (0x02UL<<SYS_GPD_MFPL_PD2MFP_Pos)  /*!< 3rd PWM pin. \hideinitializer */
#define SYS_GPD_MFPL_PD2MFP_VIN1_CLKO	      (0x08UL<<SYS_GPD_MFPL_PD2MFP_Pos)  /*!< 2nd vin clock out pin. \hideinitializer */
#define SYS_GPD_MFPL_PD2MFP_EMAC0_TXD0        (0x0EUL<<SYS_GPD_MFPL_PD2MFP_Pos)  /*!< 1st EMAC TXD0 pin. \hideinitializer */

/********************* Bit definition of GPD_MFPL register **********************/

#define SYS_GPD_MFPL_PD3MFP_GPIO              (0x00UL<<SYS_GPD_MFPL_PD3MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPD_MFPL_PD3MFP_UART0_CTS         (0x01UL<<SYS_GPD_MFPL_PD3MFP_Pos)  /*!< 1st UART CTS pin. \hideinitializer */
#define SYS_GPD_MFPL_PD3MFP_PWM3_PWM          (0x02UL<<SYS_GPD_MFPL_PD3MFP_Pos)  /*!< 4th PWM pin. \hideinitializer */
#define SYS_GPD_MFPL_PD3MFP_VIN1_VSYNC	      (0x08UL<<SYS_GPD_MFPL_PD3MFP_Pos)  /*!< 2nd vin vsync pin. \hideinitializer */
#define SYS_GPD_MFPL_PD3MFP_UHL0_DP	          (0x0CUL<<SYS_GPD_MFPL_PD3MFP_Pos)  /*!< 1st USB device DP pin. \hideinitializer */
#define SYS_GPD_MFPL_PD3MFP_EMAC0_MDIO        (0x0EUL<<SYS_GPD_MFPL_PD3MFP_Pos)  /*!< 1st EMAC MDIO pin. \hideinitializer */

/********************* Bit definition of GPD_MFPL register **********************/

#define SYS_GPD_MFPL_PD4MFP_GPIO              (0x00UL<<SYS_GPD_MFPL_PD4MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPD_MFPL_PD4MFP_UART0_RTS         (0x01UL<<SYS_GPD_MFPL_PD4MFP_Pos)  /*!< 1st UART RTS pin. \hideinitializer */
#define SYS_GPD_MFPL_PD4MFP_SPI0_CS1          (0x02UL<<SYS_GPD_MFPL_PD4MFP_Pos)  /*!< 1st SPI CS1 pin. \hideinitializer */
#define SYS_GPD_MFPL_PD4MFP_VIN1_HSYNC	      (0x08UL<<SYS_GPD_MFPL_PD4MFP_Pos)  /*!< 2nd vin hsync pin. \hideinitializer */
#define SYS_GPD_MFPL_PD4MFP_UHL0_DM	          (0x0CUL<<SYS_GPD_MFPL_PD4MFP_Pos)  /*!< 1st USB device DM pin. \hideinitializer */

/********************* Bit definition of GPD_MFPH register **********************/

#define SYS_GPD_MFPH_PD8MFP_GPIO              (0x00UL<<SYS_GPD_MFPH_PD8MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPD_MFPH_PD8MFP_SD2_CMD           (0x01UL<<SYS_GPD_MFPH_PD8MFP_Pos)  /*!< 3rd SD CMD pin. \hideinitializer */
#define SYS_GPD_MFPH_PD8MFP_NAND0_WR          (0x02UL<<SYS_GPD_MFPH_PD8MFP_Pos)  /*!< 1st nand WR pin. \hideinitializer */
//#define SYS_GPD_MFPH_PD8MFP_NAND0_WR          (0x03UL<<SYS_GPD_MFPH_PD8MFP_Pos)  /*!< 1st nand WR pin. \hideinitializer */

/********************* Bit definition of GPE_MFPL register **********************/

#define SYS_GPE_MFPL_PE0MFP_GPIO              (0x00UL<<SYS_GPE_MFPL_PE0MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPE_MFPL_PE0MFP_VIN0_HSYNC        (0x01UL<<SYS_GPE_MFPL_PE0MFP_Pos)  /*!< 1st VIN HSYNC pin. \hideinitializer */
#define SYS_GPE_MFPL_PE0MFP_LCD0_LVDATA16     (0x02UL<<SYS_GPE_MFPL_PE0MFP_Pos)  /*!< 1st LCD LVDATA16 pin. \hideinitializer */
#define SYS_GPE_MFPL_PE0MFP_SPIO0_D2          (0x03UL<<SYS_GPE_MFPL_PE0MFP_Pos)  /*!< 1st SPIO D2 pin. \hideinitializer */
#define SYS_GPE_MFPL_PE0MFP_EMAC0_RXD1        (0x04UL<<SYS_GPE_MFPL_PE0MFP_Pos)  /*!< 1st EMAC RXD1 pin. \hideinitializer */

/********************* Bit definition of GPE_MFPH register **********************/

#define SYS_GPE_MFPH_PE8MFP_GPIO              (0x00UL<<SYS_GPE_MFPH_PE8MFP_Pos)  /*!< General purpose digital I/O pin. \hideinitializer */
#define SYS_GPE_MFPH_PE8MFP_NAND0_CS0         (0x02UL<<SYS_GPE_MFPH_PE8MFP_Pos)  /*!< 1st NAND CS0 pin. \hideinitializer */
//#define SYS_GPE_MFPH_PE8MFP_NAND0_CS0         (0x03UL<<SYS_GPE_MFPH_PE8MFP_Pos)  /*!< 1st NAND CS0 pin. \hideinitializer */
#define SYS_GPE_MFPH_PE8MFP_SPI0_D2           (0x04UL<<SYS_GPE_MFPH_PE8MFP_Pos)  /*!< 1st SPI D2 pin. \hideinitializer */

#endif

