
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xa7z030fbv484-1I -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 395.191 ; gain = 100.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'img_conv_5x5' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:12]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:86]
INFO: [Synth 8-6157] synthesizing module 'img_conv_5x5_mac_bkb' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5_mac_bkb.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_conv_5x5_mac_bkb_DSP48_0' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5_mac_bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_conv_5x5_mac_bkb_DSP48_0' (1#1) [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5_mac_bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_conv_5x5_mac_bkb' (2#1) [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5_mac_bkb.v:33]
INFO: [Synth 8-6157] synthesizing module 'img_conv_5x5_mac_cud' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5_mac_cud.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_conv_5x5_mac_cud_DSP48_1' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5_mac_cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_conv_5x5_mac_cud_DSP48_1' (3#1) [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5_mac_cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_conv_5x5_mac_cud' (4#1) [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5_mac_cud.v:33]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:548]
INFO: [Synth 8-6155] done synthesizing module 'img_conv_5x5' (5#1) [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (6#1) [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.117 ; gain = 156.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.117 ; gain = 156.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.117 ; gain = 156.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7z030fbv484-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/img_conv_5x5_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/img_conv_5x5_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 830.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.398 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 831.148 ; gain = 0.750
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 831.148 ; gain = 536.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7z030fbv484-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 831.148 ; gain = 536.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 831.148 ; gain = 536.078
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'IN5_0_rec_cast2_reg_568_reg[5:0]' into 'IN5_0_rec_cast1_reg_563_reg[5:0]' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:269]
INFO: [Synth 8-4471] merging register 'IN5_0_rec_cast17_cas_reg_573_reg[5:0]' into 'IN5_0_rec_cast1_reg_563_reg[5:0]' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:267]
INFO: [Synth 8-4471] merging register 'i_cast_reg_597_reg[2:0]' into 'i_cast1_reg_591_reg[2:0]' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:279]
INFO: [Synth 8-4471] merging register 'i_cast1_reg_591_reg[4:3]' into 'IN5_0_rec_cast2_reg_568_reg[7:6]' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:602]
INFO: [Synth 8-4471] merging register 'i_cast_reg_597_reg[3:3]' into 'IN5_0_rec_cast17_cas_reg_573_reg[6:6]' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:618]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_266_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 831.148 ; gain = 536.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module img_conv_5x5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'reg_225_reg[7:0]' into 'reg_225_reg[7:0]' [c:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/3e19/hdl/verilog/img_conv_5x5.v:228]
INFO: [Synth 8-5544] ROM "exitcond_fu_266_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_246_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP sum00_fu_454_p2, operation Mode is: A2*B2.
DSP Report: register reg_225_reg is absorbed into DSP sum00_fu_454_p2.
DSP Report: register A is absorbed into DSP sum00_fu_454_p2.
DSP Report: operator sum00_fu_454_p2 is absorbed into DSP sum00_fu_454_p2.
DSP Report: Generating DSP tmp7_reg_712_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register mask_load_1_reg_687_reg is absorbed into DSP tmp7_reg_712_reg.
DSP Report: register A is absorbed into DSP tmp7_reg_712_reg.
DSP Report: register tmp7_reg_712_reg is absorbed into DSP tmp7_reg_712_reg.
DSP Report: operator img_conv_5x5_mac_bkb_U1/img_conv_5x5_mac_bkb_DSP48_0_U/p is absorbed into DSP tmp7_reg_712_reg.
DSP Report: operator img_conv_5x5_mac_bkb_U1/img_conv_5x5_mac_bkb_DSP48_0_U/m is absorbed into DSP tmp7_reg_712_reg.
DSP Report: Generating DSP sum33_reg_707_reg, operation Mode is: (A*B)'.
DSP Report: register sum33_reg_707_reg is absorbed into DSP sum33_reg_707_reg.
DSP Report: operator sum33_fu_478_p2 is absorbed into DSP sum33_reg_707_reg.
DSP Report: Generating DSP img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p, operation Mode is: C+A2*B2.
DSP Report: register reg_225_reg is absorbed into DSP img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p.
DSP Report: register A is absorbed into DSP img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p.
DSP Report: operator img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p is absorbed into DSP img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p.
DSP Report: operator img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/m is absorbed into DSP img_conv_5x5_mac_bkb_U3/img_conv_5x5_mac_bkb_DSP48_0_U/p.
DSP Report: Generating DSP tmp8_reg_717_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register mask_load_2_reg_692_reg is absorbed into DSP tmp8_reg_717_reg.
DSP Report: register A is absorbed into DSP tmp8_reg_717_reg.
DSP Report: register tmp8_reg_717_reg is absorbed into DSP tmp8_reg_717_reg.
DSP Report: operator img_conv_5x5_mac_cud_U2/img_conv_5x5_mac_cud_DSP48_1_U/p is absorbed into DSP tmp8_reg_717_reg.
DSP Report: operator img_conv_5x5_mac_cud_U2/img_conv_5x5_mac_cud_DSP48_1_U/m is absorbed into DSP tmp8_reg_717_reg.
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[0]' (FDE) to 'inst/outptr_addr_reg_578_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[1]' (FDE) to 'inst/outptr_addr_reg_578_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[2]' (FDE) to 'inst/outptr_addr_reg_578_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[3]' (FDE) to 'inst/outptr_addr_reg_578_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[4]' (FDE) to 'inst/outptr_addr_reg_578_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[5]' (FDE) to 'inst/outptr_addr_reg_578_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[6]' (FD) to 'inst/IN5_0_rec_cast17_cas_reg_573_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[7]' (FD) to 'inst/IN5_0_rec_cast17_cas_reg_573_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast1_reg_563_reg[8]' (FD) to 'inst/IN5_0_rec_cast17_cas_reg_573_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast17_cas_reg_573_reg[6]' (FD) to 'inst/IN5_0_rec_cast2_reg_568_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/IN5_0_rec_cast2_reg_568_reg[6]' (FD) to 'inst/IN5_0_rec_cast2_reg_568_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\IN5_0_rec_cast2_reg_568_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/sum5_reg_622_reg[7]' (FDE) to 'inst/sum9_reg_627_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sum9_reg_627_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\sum9_reg_627_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/sum5_reg_622_reg[0]' (FDE) to 'inst/sum3_reg_616_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/sum5_reg_622_reg[1]' (FDE) to 'inst/sum3_reg_616_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/sum5_reg_622_reg[2]' (FDE) to 'inst/sum3_reg_616_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sum5_reg_622_reg[3]' (FDE) to 'inst/sum3_reg_616_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/sum5_reg_622_reg[4]' (FDE) to 'inst/sum3_reg_616_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/sum5_reg_622_reg[5]' (FDE) to 'inst/sum3_reg_616_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 831.148 ; gain = 536.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|img_conv_5x5 | A2*B2       | 9      | 8      | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|img_conv_5x5 | (C+A2*B2)'  | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|img_conv_5x5 | (A*B)'      | 9      | 8      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|img_conv_5x5 | C+A2*B2     | 9      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|img_conv_5x5 | (C+A2*B2)'  | 9      | 8      | 17     | -      | 18     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 874.273 ; gain = 579.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 875.949 ; gain = 580.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 896.219 ; gain = 601.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 896.219 ; gain = 601.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 896.219 ; gain = 601.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 896.219 ; gain = 601.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 896.219 ; gain = 601.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 896.219 ; gain = 601.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 896.219 ; gain = 601.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    13|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_3 |     1|
|5     |DSP48E1_4 |     1|
|6     |LUT1      |     3|
|7     |LUT2      |    65|
|8     |LUT3      |    19|
|9     |LUT4      |    23|
|10    |LUT5      |    18|
|11    |LUT6      |    38|
|12    |FDRE      |    80|
|13    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |   265|
|2     |  inst                               |img_conv_5x5                 |   265|
|3     |    img_conv_5x5_mac_bkb_U3          |img_conv_5x5_mac_bkb         |     2|
|4     |      img_conv_5x5_mac_bkb_DSP48_0_U |img_conv_5x5_mac_bkb_DSP48_0 |     2|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 896.219 ; gain = 601.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 896.219 ; gain = 221.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 896.219 ; gain = 601.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 896.219 ; gain = 607.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = c7dc67758259de64
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 896.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/source/repos/EDA_Assignment/Assignment/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 28 11:56:21 2019...
