//============================================================================
//  Board simulation top (Verilator). Clocks come from the C++ driver.
//  Writes the program-fetch address streams of both 68000s to trace files
//  and one PPM per frame.
//============================================================================
`timescale 1ns/1ps
import yb_pkg::*;

module tb_board (
    input clk_sys,
    input clk_ram,
    input reset,
    input [31:0] max_frames,
    output reg [31:0] frame
);

board_desc_t desc;
integer pa;
reg hires; initial hires = $test$plusargs("hires");
reg rear_en; initial begin rear_en = 1'b1; if ($value$plusargs("rear=%d", pa)) rear_en = pa[0]; end
reg [7:0] dsw_a, dsw_b;
initial begin dsw_a = 8'hFF; dsw_b = 8'hDD; if ($value$plusargs("dswa=%h", pa)) dsw_a = pa[7:0]; if ($value$plusargs("dswb=%h", pa)) dsw_b = pa[7:0]; end
reg trace_math; initial trace_math = $test$plusargs("trace_math");
wire math_sel = core.m_sel_mult | core.m_sel_div | core.m_sel_cmp;
reg math_rd_pend;
always @(posedge clk_sys) begin
    if (trace_math && core.m_cs && math_sel && core.m_start) begin
        if (core.m_wr) $display("MATH wr f=%0d a=%06x d=%04x", frame, {core.ma, 1'b0}, core.m_dout);
        else math_rd_pend <= 1'b1;
    end
    if (math_rd_pend && core.m_valid && core.m_ack) begin
        math_rd_pend <= 1'b0;
        $display("MATH rd f=%0d a=%06x d=%04x", frame, {core.ma, 1'b0}, core.m_din);
    end
end
wire smath_sel = core.x_sel_mult | core.x_sel_div | core.x_sel_cmp;
reg smath_rd_pend;
always @(posedge clk_sys) begin
    if (trace_math && core.x_start && smath_sel && !core.m_gnt) begin
        if (core.x_wr) $display("SMATH wr f=%0d a=%06x d=%04x", frame, {core.xa, 1'b0}, core.x_dout);
        else smath_rd_pend <= 1'b1;
    end
    if (smath_rd_pend && core.s_valid && core.s_ack) begin
        smath_rd_pend <= 1'b0;
        $display("SMATH rd f=%0d a=%06x d=%04x", frame, {core.xa, 1'b0}, core.s_din);
    end
end
reg trace_shr; initial trace_shr = $test$plusargs("trace_shr");
reg shr_rd_pend;
always @(posedge clk_sys) begin
    if (trace_shr && core.m_gnt && core.x_start && (core.x_sel_ram0 | core.x_sel_ram1) && !core.x_wr) shr_rd_pend <= 1'b1;
    if (shr_rd_pend && core.m_valid && core.m_ack) begin
        shr_rd_pend <= 1'b0;
        $display("SHR rd f=%0d a=%06x d=%04x", frame, {core.ma, 1'b0}, core.m_din);
    end
end
// writes to shared RAM 1 words 0x1C0C0..0x1C0DF (sub map) from either CPU
always @(posedge clk_sys) begin
    if (trace_shr && core.x_start && core.x_wr && core.xa[19:5] == 15'h0E06)
        $display("%s f=%0d a=%06x d=%04x", core.m_gnt ? "MAINW" : "SUBW", frame, {core.xa, 1'b0}, core.x_dout);
end
// second sound board activity (SMGP): M1 cycles and PCM register writes
integer s2_m1 = 0, s2_pcmw = 0, s1_pcmw = 0;
reg s2_m1_d;
always @(posedge clk_sys) begin
    s2_m1_d <= core.sound2.z_m1_n;
    if (core.sound2.z_m1_n && !s2_m1_d) s2_m1 = s2_m1 + 1;
    if (core.sound2.mem_wr && core.sound2.sel_pcm && core.sound2.ce_z80) s2_pcmw = s2_pcmw + 1;
    if (core.sound.mem_wr && core.sound.sel_pcm && core.sound.ce_z80) s1_pcmw = s1_pcmw + 1;
end
reg trace_fd; initial trace_fd = $test$plusargs("trace_fd");
integer fd_n = 0;
reg fd_ack_d;
always @(posedge clk_sys) begin
    fd_ack_d <= core.m_fd_ack;
    if (trace_fd && core.m_valid && core.m_sel_rom && core.m_fd_ack && !fd_ack_d && fd_n < 48) begin
        fd_n = fd_n + 1;
        $display("FD a=%06x fc=%0d enc=%04x dec=%04x st=%02x en=%0d key0=%02x gk=%02x%02x%02x", {core.m_addr, 1'b0}, core.m_fc, core.m_rom_data, core.m_fd_data, core.fd1094.st, core.board_desc.fd1094, core.fd1094.key_ram[0], core.fd1094.u_dec.gkey1, core.fd1094.u_dec.gkey2, core.fd1094.u_dec.gkey3);
    end
end
// sprite render aborted at vblank (did not finish inside the frame)
integer render_aborts = 0, render_frames = 0;
always @(posedge clk_ram) begin
    if (core.sprites.vbl_start && core.sprites.rendering) begin render_aborts = render_aborts + 1; $display("RENDER ABORT frame %0d sprite %0d state %0d", frame, core.sprites.sprite_idx, core.sprites.rs); end
    if (core.sprites.rs == 1 && core.sprites.er_line == 0) render_frames = render_frames + 1;
    rend_d <= core.sprites.rendering;
    if (core.sprites.rendering && !rend_d) $display("RENDER frame %0d start line %0d", frame, core.vcnt);
    if (!core.sprites.rendering && rend_d && !core.sprites.vbl_start) $display("RENDER frame %0d done line %0d", frame, core.vcnt);
end
reg rend_d = 0;
reg trace_adc; initial trace_adc = $test$plusargs("trace_adc");
always @(posedge clk_sys) if (trace_adc && core.m_cs && core.m_sel_adc && core.m_start) begin
    if (core.m_wr) $display("ADC wr f=%0d ch=%0d", frame, core.io0_out_c[4:2]);
    else $display("ADC rd f=%0d ch=%0d val=%02x", frame, core.io0_out_c[4:2], core.adc_q);
end
initial begin
    desc = '0;
    desc.game_id = 8'd0; desc.road_priority = 1'b0; desc.sprite_banks = 8'd8;
    desc.pcm_bankmask = 8'h70; desc.has_throttle = 1'b1;
    if ($value$plusargs("road_priority=%d", pa)) desc.road_priority = pa[0];
    if ($value$plusargs("thndrbld_hack=%d", pa)) desc.thndrbld_hack = pa[0];
    if ($value$plusargs("ana_mode=%d", pa)) desc.ana_mode = pa[2:0];
    if ($value$plusargs("irq_hack=%d", pa)) desc.irq_hack = pa[0];
    if ($value$plusargs("mux_inputs=%d", pa)) desc.mux_inputs = pa[0];
    if ($value$plusargs("gun_inputs=%d", pa)) desc.gun_inputs = pa[0];
    if ($value$plusargs("has_snd2=%d", pa)) desc.has_snd2 = pa[0];
    if ($value$plusargs("motor_zero=%d", pa)) desc.motor_zero = pa[0];
    if ($value$plusargs("fd1094=%d", pa)) desc.fd1094 = pa[0];
end

wire p0_req, p1_req, p2_req, p3_req, p4_req, p5_req, p6_req, p7_req, p3_urgent, p4_urgent;
wire p0_ack, p1_ack, p2_ack, p3_ack, p4_ack, p5_ack, p6_ack, p7_ack, wr_ack, sdr_ready;
wire [24:3] p0_addr, p1_addr, p3_addr, p5_addr;
wire [24:4] p2_addr, p4_addr, p7_addr;
wire [24:1] p6_addr;
wire [63:0] p0_dout, p1_dout, p3_dout, p5_dout;
wire [127:0] p2_dout, p4_dout, p7_dout;
wire [15:0] p6_dout;

sdram_model sdram (
    .clk(clk_ram), .init(reset), .ready(sdr_ready),
    .wr_req(1'b0), .wr_addr(24'd0), .wr_din(16'd0), .wr_be(2'd0), .wr_ack(wr_ack),
    .p0_req(p0_req), .p0_addr(p0_addr), .p0_dout(p0_dout), .p0_ack(p0_ack),
    .p1_req(p1_req), .p1_addr(p1_addr), .p1_dout(p1_dout), .p1_ack(p1_ack),
    .p2_req(p2_req), .p2_addr(p2_addr), .p2_dout(p2_dout), .p2_ack(p2_ack),
    .p3_req(p3_req), .p3_addr(p3_addr), .p3_dout(p3_dout), .p3_ack(p3_ack), .p3_urgent(p3_urgent),
    .p4_req(p4_req), .p4_addr(p4_addr), .p4_dout(p4_dout), .p4_ack(p4_ack), .p4_urgent(p4_urgent),
    .p5_req(p5_req), .p5_addr(p5_addr), .p5_dout(p5_dout), .p5_ack(p5_ack),
    .p6_req(p6_req), .p6_addr(p6_addr), .p6_dout(p6_dout), .p6_ack(p6_ack),
    .p7_req(p7_req), .p7_addr(p7_addr), .p7_dout(p7_dout), .p7_ack(p7_ack)
);

wire [7:0] r, g, b;
wire ce_pix, hs, vs, hb, vb;
wire signed [15:0] al, ar;
wire [23:1] tm_addr, ts_addr; wire tm_start, ts_start; wire [2:0] tm_fc, ts_fc;

wire        DDRAM_BUSY, DDRAM_DOUT_READY, DDRAM_RD, DDRAM_WE;
wire  [7:0] DDRAM_BURSTCNT, DDRAM_BE;
wire [28:0] DDRAM_ADDR;
wire [63:0] DDRAM_DOUT, DDRAM_DIN;
ddram_model ddram (
    .clk(clk_ram), .DDRAM_BUSY(DDRAM_BUSY), .DDRAM_BURSTCNT(DDRAM_BURSTCNT), .DDRAM_ADDR(DDRAM_ADDR),
    .DDRAM_DOUT(DDRAM_DOUT), .DDRAM_DOUT_READY(DDRAM_DOUT_READY), .DDRAM_RD(DDRAM_RD),
    .DDRAM_DIN(DDRAM_DIN), .DDRAM_BE(DDRAM_BE), .DDRAM_WE(DDRAM_WE)
);

yb_core core (
    .clk_sys(clk_sys), .clk_ram(clk_ram), .reset(reset), .pause(1'b0), .hires(hires), .rear_en(rear_en), .board_desc(desc),
    .tile_wr(1'b0), .tile_waddr(18'd0), .tile_wdata(8'd0),
    .key_wr(1'b0), .key_waddr(13'd0), .key_wdata(8'd0),
    .DDRAM_BUSY(DDRAM_BUSY), .DDRAM_BURSTCNT(DDRAM_BURSTCNT), .DDRAM_ADDR(DDRAM_ADDR),
    .DDRAM_DOUT(DDRAM_DOUT), .DDRAM_DOUT_READY(DDRAM_DOUT_READY), .DDRAM_RD(DDRAM_RD),
    .DDRAM_DIN(DDRAM_DIN), .DDRAM_BE(DDRAM_BE), .DDRAM_WE(DDRAM_WE),
    .p0_req(p0_req), .p0_addr(p0_addr), .p0_dout(p0_dout), .p0_ack(p0_ack),
    .p1_req(p1_req), .p1_addr(p1_addr), .p1_dout(p1_dout), .p1_ack(p1_ack),
    .p2_req(p2_req), .p2_addr(p2_addr), .p2_dout(p2_dout), .p2_ack(p2_ack),
    .p3_req(p3_req), .p3_addr(p3_addr), .p3_dout(p3_dout), .p3_ack(p3_ack), .p3_urgent(p3_urgent),
    .p4_req(p4_req), .p4_addr(p4_addr), .p4_dout(p4_dout), .p4_ack(p4_ack), .p4_urgent(p4_urgent),
    .p5_req(p5_req), .p5_addr(p5_addr), .p5_dout(p5_dout), .p5_ack(p5_ack),
    .p6_req(p6_req), .p6_addr(p6_addr), .p6_dout(p6_dout), .p6_ack(p6_ack),
    .p7_req(p7_req), .p7_addr(p7_addr), .p7_dout(p7_dout), .p7_ack(p7_ack),
    .p1_buttons({9'd0, p1_start, 6'd0}), .p2_buttons(16'd0), .aim1_x(8'sd0), .aim1_y(8'sd0), .aim2_x(8'sd0), .aim2_y(8'sd0), .stick2_x(8'sd0), .stick2_y(8'sd0), .gun_mode(1'b0), .speed1(4'd0), .speed2(4'd0), .xhair_en(1'b0), .stick_x(8'sd0), .stick_y(8'sd0), .throttle(8'h80), .stick_mode(2'd0), .ana_curve(2'd0), .ana_range(2'd0),
    .dsw_a(dsw_a), .dsw_b(dsw_b), .service(1'b0), .test(1'b0), .coin1(coin1), .coin2(1'b0),
    .nv_download(1'b0), .nv_upload(1'b0), .nv_wr(1'b0), .nv_rd(1'b0), .nv_addr(15'd0), .nv_din(16'd0), .nv_dout(), .nv_modified(),
    .r(r), .g(g), .b(b), .ce_vid(ce_pix), .hs(hs), .vs(vs), .hb(hb), .vb(vb),
    .audio_l(al), .audio_r(ar),
    .trace_main_addr(tm_addr), .trace_main_start(tm_start), .trace_main_fc(tm_fc),
    .trace_sub_addr(ts_addr), .trace_sub_start(ts_start), .trace_sub_fc(ts_fc)
);

// ---- traces
//  trace_*_rtl.txt : program-space word fetches (FC = 2 user / 6 supervisor)
//  trace_*_pc.txt  : executed instructions: the PC when fx68k moves IR to
//                    IRD (instruction start). fx68k's PC register then holds
//                    instruction address + 4 (two prefetched words).
integer fm, fs, fmp, fsp, fppm;
initial begin
    fm  = $fopen("trace_main_rtl.txt", "w");
    fs  = $fopen("trace_sub_rtl.txt", "w");
    fmp = $fopen("trace_main_pc.txt", "w");
    fsp = $fopen("trace_sub_pc.txt", "w");
    frame = 0;
end
// Instruction addresses follow fx68k's prefetch queue: the word captured
// into Irc (xToIrc & enPhi2) comes from address eab; Ir <= Irc and
// Ird <= Ir shift the matching address along, so at Ird load the queued
// address is exactly the executing instruction's address.
`define CPU_TRACE(pfx, cpu, fh) \
reg [23:1] pfx``_a_irc, pfx``_a_ir, pfx``_a_ird; \
reg [23:1] pfx``_last; \
always @(posedge clk_sys) begin \
    if (reset) begin pfx``_a_irc <= 0; pfx``_a_ir <= 0; pfx``_a_ird <= 0; pfx``_last <= 23'h7fffff; end \
    else begin \
        if (cpu.excUnit.dataIo.xToIrc && cpu.enPhi2) pfx``_a_irc <= cpu.eab; \
        if (cpu.enT1) begin \
            if (cpu.Nanod.Ir2Ird) begin \
                pfx``_a_ird <= pfx``_a_ir; \
                if (pfx``_a_ir != pfx``_last) begin $fwrite(fh, "%06x\n", {pfx``_a_ir, 1'b0}); pfx``_last <= pfx``_a_ir; end \
            end \
            else if (cpu.microLatch[0]) pfx``_a_ir <= pfx``_a_irc; \
        end \
    end \
end
`CPU_TRACE(mt, core.main_cpu.cpu, fmp)
`CPU_TRACE(st, core.sub_cpu.cpu, fsp)
always @(posedge clk_sys) begin
    if (!reset) begin
        if (tm_start && tm_fc[1] && core.m_rd) $fwrite(fm, "%06x\n", {tm_addr, 1'b0});
        if (ts_start && ts_fc[1] && core.s_rd) $fwrite(fs, "%06x\n", {ts_addr, 1'b0});
    end
end

// ---- RAM dump at +dumpframe=N (start of that frame's vblank)
integer dumpframe = -1;
initial begin if (!$value$plusargs("dumpframe=%d", dumpframe)) dumpframe = -1; end
task automatic dump_ram(input string name, input integer words, input integer which);
    integer fd, k;
    fd = $fopen(name, "wb");
    for (k = 0; k < words; k = k + 1) begin
        case (which)
            0: $fwrite(fd, "%c%c", core.tileram.mem[k][7:0], core.tileram.mem[k][15:8]);
            1: $fwrite(fd, "%c%c", core.textram.mem[k][7:0], core.textram.mem[k][15:8]);
            2: $fwrite(fd, "%c%c", core.palette.mem[k][7:0], core.palette.mem[k][15:8]);
            4: $fwrite(fd, "%c%c", core.roadram.mem[k][7:0], core.roadram.mem[k][15:8]);
            default: $fwrite(fd, "%c%c", core.spriteram.mem[k][7:0], core.spriteram.mem[k][15:8]);
        endcase
    end
    $fclose(fd);
endtask

// ---- sprite pipeline counters (printed around the dump frame)
integer c_runs = 0, c_pix = 0, c_romreq = 0, c_romack = 0, c_erack = 0, c_rdack = 0, c_start = 0, c_vbl = 0, c_ends = 0;
reg [3:0] rs_max = 0;
always @(posedge clk_ram) begin
    if (core.fbw_start) c_runs = c_runs + 1;
    if (core.fbw_valid) c_pix = c_pix + 1;
    if (core.fbw_end) c_ends = c_ends + 1;
    if (core.p2_req) c_romreq = c_romreq + 1;
    if (core.p2_ack) c_romack = c_romack + 1;
    if (core.fbe_ack) c_erack = c_erack + 1;
    if (core.fbr_ack) c_rdack = c_rdack + 1;
    if (core.r_draw_req) c_start = c_start + 1;
    if (core.r_vbl_start) c_vbl = c_vbl + 1;
    if (core.sprites.rs > rs_max) rs_max = core.sprites.rs;
end
always @(posedge clk_sys) begin
    if (vb && !vb_d && frame >= dumpframe - 2 && frame <= dumpframe && dumpframe >= 0) begin
        $display("frame %0d: runs=%0d ends=%0d pix=%0d romreq=%0d romack=%0d erase_ack=%0d rd_ack=%0d draw_req=%0d vbl=%0d rs_max=%0d rs_now=%0d pending=%0d busy=%0d",
            frame, c_runs, c_ends, c_pix, c_romreq, c_romack, c_erack, c_rdack, c_start, c_vbl, rs_max, core.sprites.rs, core.sprites.render_pending, core.fbw_busy);
        $display("   fb: dst=%0d flush_req=%0d run_active=%0d run_any=%0d er_req=%0d er_ack=%0d rd_req=%0d rd_ack=%0d line_ready=%0d DDRAM_BUSY=%0d ddr_rd_left=%0d WE=%0d RD=%0d",
            core.fb.dst, core.fb.flush_req, core.fb.run_active, core.fb.run_any, core.fbe_req, core.fbe_ack, core.fbr_req, core.fbr_ack,
            core.fb.line_ready, DDRAM_BUSY, ddram.rd_left, DDRAM_WE, DDRAM_RD);
        c_runs = 0; c_pix = 0; c_romreq = 0; c_romack = 0; c_erack = 0; c_rdack = 0; c_start = 0; c_vbl = 0; c_ends = 0; rs_max = 0;
    end
end

// ---- +coin=N: press Coin 1 for four frames from frame N (matches tools/mame_coin.lua)
integer coin_frame = -1;
initial begin if (!$value$plusargs("coin=%d", coin_frame)) coin_frame = -1; end
wire coin1 = (coin_frame >= 0) && (frame >= coin_frame) && (frame < coin_frame + 4);
// ---- +start=N[,+start2=M]: press P1 Start for four frames from frame N (and M)
integer start_frame = -1, start2_frame = -1;
initial begin if (!$value$plusargs("start=%d", start_frame)) start_frame = -1; if (!$value$plusargs("start2=%d", start2_frame)) start2_frame = -1; end
wire p1_start = ((start_frame >= 0) && (frame >= start_frame) && (frame < start_frame + 4)) ||
                ((start2_frame >= 0) && (frame >= start2_frame) && (frame < start2_frame + 4));

// ---- audio: 48 kHz stereo, raw little-endian 16-bit (audio.raw)
integer faud;
reg [15:0] aud_acc;      // 48000/50e6 = 0.00096 -> add 63 per clock (16-bit phase acc: 65536*0.00096=62.9)
initial faud = $fopen("audio.raw", "wb");
always @(posedge clk_sys) begin
    if (!reset) begin
        {aud_ovf, aud_acc} <= aud_acc + 16'd63;
        if (aud_ovf) $fwrite(faud, "%c%c%c%c", al[7:0], al[15:8], ar[7:0], ar[15:8]);
    end
end
reg aud_ovf;

// ---- frame dump: one PPM per frame (320x224)
reg vb_d;
reg [8:0] px, py;
reg ppm_open;
string fname;
always @(posedge clk_sys) begin
    vb_d <= vb;
    if (vb && !vb_d) begin
        if (frame == dumpframe) begin
            dump_ram("rtl_tileram.bin", 32768, 0);
            dump_ram("rtl_textram.bin", 2048, 1);
            dump_ram("rtl_paletteram.bin", 8192, 2);
            dump_ram("rtl_spriteram.bin", 4096, 3);
            dump_ram("rtl_roadram.bin", 4096, 4);
            begin integer fc; fc = $fopen("rtl_roadctl.txt", "w");
                  $fwrite(fc, "%0d %0d\n", core.road_control, core.road_bank); $fclose(fc); end
        end
        if (frame + 1 == dumpframe && dumpframe >= 0) begin
            dump_ram("rtl_spriteram_prev.bin", 4096, 3);
            $display("sprite CPU bank = %0d (renderer reads the other)", core.spr_bank);
            $display("dumped RAMs at frame %0d", frame);
        end
        if (ppm_open) begin $fclose(fppm); ppm_open <= 0; end
        frame <= frame + 1;
        if (frame + 1 == max_frames) begin $display("SND2 m1=%0d pcm2_writes=%0d pcm1_writes=%0d", s2_m1, s2_pcmw, s1_pcmw); $finish; end
    end
    if (!vb && vb_d) begin
        $sformat(fname, "frame_%04d.ppm", frame);
        fppm = $fopen(fname, "wb");
        if (hires) $fwrite(fppm, "P6\n640 448\n255\n"); else $fwrite(fppm, "P6\n320 224\n255\n");
        ppm_open <= 1;
    end
    if (ce_pix && !hb && !vb && ppm_open) $fwrite(fppm, "%c%c%c", r, g, b);
end
endmodule
