verilog xil_defaultlib  \
"../../../../MLDSA.gen/sources_1/ip/Ture_Dual_Port_RAM_23x4096_3/sim/Ture_Dual_Port_RAM_23x4096.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
