
---------- Begin Simulation Statistics ----------
final_tick                                   59653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158678                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709464                       # Number of bytes of host memory used
host_op_rate                                   177338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.10                       # Real time elapsed on the host
host_tick_rate                              612063957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       15426                       # Number of instructions simulated
sim_ops                                         17266                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000060                       # Number of seconds simulated
sim_ticks                                    59653000                       # Number of ticks simulated
system.cpu.committedInsts                       15426                       # Number of instructions committed
system.cpu.committedOps                         17266                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.867043                       # CPI: cycles per instruction
system.cpu.discardedOps                          2795                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           34038                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.258596                       # IPC: instructions per cycle
system.cpu.numCycles                            59653                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   12030     69.67%     69.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                    125      0.72%     70.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 2      0.01%     70.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.03%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                   3011     17.44%     87.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2092     12.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    17266                       # Class of committed instruction
system.cpu.tickCycles                           25615                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           26                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          362                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4835                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3128                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               851                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2590                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1077                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             41.583012                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     401                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              143                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         5175                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5175                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5239                       # number of overall hits
system.cpu.dcache.overall_hits::total            5239                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          125                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            125                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          137                       # number of overall misses
system.cpu.dcache.overall_misses::total           137                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13723000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13723000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13723000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13723000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         5300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5300                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         5376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023585                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023585                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025484                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025484                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       109784                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total       109784                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100167.883212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100167.883212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          107                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10727000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10727000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11452000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11452000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019903                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019903                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106207.920792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106207.920792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107028.037383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107028.037383                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         3207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3207                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           77                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            77                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7852000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7852000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 101974.025974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101974.025974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           70                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6927000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6927000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 98957.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 98957.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5871000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5871000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023810                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023810                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 122312.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 122312.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3800000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3800000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 122580.645161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 122580.645161                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       725000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       725000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 120833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 120833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.130321                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5386                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.336449                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.130321                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.123301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.123301                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.208984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             43435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            43435                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               15800                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               4280                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1726                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         4968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4968                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4968                       # number of overall hits
system.cpu.icache.overall_hits::total            4968                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          255                       # number of overall misses
system.cpu.icache.overall_misses::total           255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30528000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30528000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30528000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30528000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5223                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5223                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5223                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5223                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048823                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048823                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048823                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048823                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 119717.647059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 119717.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 119717.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 119717.647059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30018000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30018000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048823                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048823                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048823                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048823                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 117717.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 117717.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 117717.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 117717.647059                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4968                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048823                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 119717.647059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 119717.647059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30018000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30018000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048823                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048823                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 117717.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 117717.647059                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           130.919956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5223                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               255                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.482353                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   130.919956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.255703                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.255703                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             42039                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            42039                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     59653000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    15426                       # Number of Instructions committed
system.cpu.thread_0.numOps                      17266                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   17                       # number of demand (read+write) hits
system.l2.demand_hits::total                       20                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                  17                       # number of overall hits
system.l2.overall_hits::total                      20                       # number of overall hits
system.l2.demand_misses::.cpu.inst                252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 90                       # number of demand (read+write) misses
system.l2.demand_misses::total                    342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               252                       # number of overall misses
system.l2.overall_misses::.cpu.data                90                       # number of overall misses
system.l2.overall_misses::total                   342                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29184000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     10734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         39918000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29184000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     10734000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        39918000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              255                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  362                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             255                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 362                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.841121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.944751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.841121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.944751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115809.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119266.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116719.298246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115809.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119266.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116719.298246                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      8446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     32590000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      8446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     32590000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.785047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.928177                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.785047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.928177                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95809.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 100547.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96994.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95809.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 100547.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96994.047619                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data              31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  31                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      3707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                31                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 119580.645161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119580.645161                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           31                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             31                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3087000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3087000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99580.645161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99580.645161                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29184000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29184000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115809.523810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115809.523810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          252                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          252                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988235                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95809.523810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95809.523810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7027000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7027000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           76                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            76                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.776316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.776316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 119101.694915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119101.694915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.697368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.697368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 101113.207547                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101113.207547                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   179.699397                       # Cycle average of tags in use
system.l2.tags.total_refs                         356                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.059524                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       129.705164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        49.994234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.063333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.024411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.087744                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3232                       # Number of tag accesses
system.l2.tags.data_accesses                     3232                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000457250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1685                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1344                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1344                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   86016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1441.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      59528000                       # Total gap between requests
system.mem_ctrls.avgGap                     177166.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        64512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1081454411.345615386963                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 360484803.781871855259                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1008                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     37241000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     13973000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36945.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     41586.31                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        64512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         86016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        64512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        64512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data           84                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst   1081454411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    360484804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1441939215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst   1081454411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total   1081454411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst   1081454411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    360484804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1441939215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1344                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           96                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                26014000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               6720000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           51214000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19355.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38105.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1196                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   588.255319                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   498.830555                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   320.540334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           56     39.72%     39.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           26     18.44%     58.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           20     14.18%     72.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           39     27.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 86016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1441.939215                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   11.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          265650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        4598160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     25344480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      1564320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      36603450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   613.606189                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      3794500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     54038500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          269445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        4998000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     25479570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      1450560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      37028415                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   620.730139                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      3499250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     54333750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                305                       # Transaction distribution
system.membus.trans_dist::ReadExReq                31                       # Transaction distribution
system.membus.trans_dist::ReadExResp               31                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           305                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    672                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        86016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   86016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 336                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              336000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5842500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              31                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           255                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           76                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          510                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          214                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   724                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        65280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        27392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  92672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              362                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071823                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.258552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    336     92.82%     92.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     26      7.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                362                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     59653000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             362000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2295000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            968994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
