
[options]
isa rv32i

[depth]
insn            4
reg       15    25
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30
csrw            30

[sort]
reg_ch0

[csrs]
mcycle
minstret

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS
`define DEBUGNETS

[defines liveness]

[script-sources]
read_verilog -sv @basedir@/../../formal/wrapper.sv
read_verilog -sv -defer @basedir@/../../src/riscv/riscv.sv
read_verilog -sv -defer @basedir@/../../src/riscv/riscv_alu.sv
read_verilog -sv -defer @basedir@/../../src/riscv/riscv_csr.sv
read_verilog -sv -defer @basedir@/../../src/riscv/riscv_idu.sv
read_verilog -sv -defer @basedir@/../../src/riscv/riscv_ifu.sv
read_verilog -sv -defer @basedir@/../../src/riscv/riscv_regfile.sv
