GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Git\gowin\motor_test\src\debounce.sv'
WARN  (EX3628) : Redeclaration of ANSI port 'sw_out' is not allowed("D:\Git\gowin\motor_test\src\debounce.sv":6)
Analyzing Verilog file 'D:\Git\gowin\motor_test\src\timer.sv'
Analyzing Verilog file 'D:\Git\gowin\motor_test\src\top.sv'
WARN  (EX3628) : Redeclaration of ANSI port 'onboard_led' is not allowed("D:\Git\gowin\motor_test\src\top.sv":22)
Compiling module 'matrix_led_driver'("D:\Git\gowin\motor_test\src\top.sv":171)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("D:\Git\gowin\motor_test\src\top.sv":243)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\Git\gowin\motor_test\src\top.sv":267)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\Git\gowin\motor_test\src\top.sv":269)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("D:\Git\gowin\motor_test\src\top.sv":283)
Compiling module 'timer1(COUNT_MAX=2000)'("D:\Git\gowin\motor_test\src\top.sv":302)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\Git\gowin\motor_test\src\top.sv":316)
Compiling module 'timer1(COUNT_MAX=4400000)'("D:\Git\gowin\motor_test\src\top.sv":302)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("D:\Git\gowin\motor_test\src\top.sv":316)
NOTE  (EX0101) : Current top module is "matrix_led_driver"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw1 is unused("D:\Git\gowin\motor_test\src\top.sv":173)
WARN  (CV0016) : Input diameter is unused("D:\Git\gowin\motor_test\src\top.sv":176)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Git\gowin\motor_test\impl\gwsynthesis\motor_test.vg" completed
[100%] Generate report file "D:\Git\gowin\motor_test\impl\gwsynthesis\motor_test_syn.rpt.html" completed
GowinSynthesis finish
