Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Tue Jun 18 10:11:18 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-20  Warning           Non-clocked latch                                                 36          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3395)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_125mhz (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.167        0.000                      0                 2321        0.116        0.000                      0                 2321        2.000        0.000                       0                  1188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 4.000}        8.000           125.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       2.000        0.000                       0                     1  
  clk0_clk_wiz_0           74.750        0.000                      0                 1249        0.116        0.000                      0                 1249       49.500        0.000                       0                  1176  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk180_clk_wiz_0  clk0_clk_wiz_0         40.443        0.000                      0                  992       50.521        0.000                      0                  992  
clk90_clk_wiz_0   clk0_clk_wiz_0         44.549        0.000                      0                 2125       25.660        0.000                      0                 2125  
clk0_clk_wiz_0    clk180_clk_wiz_0       38.597        0.000                      0                   54       49.990        0.000                      0                   54  
clk90_clk_wiz_0   clk180_clk_wiz_0       10.167        0.000                      0                   58       75.393        0.000                      0                   58  
clk0_clk_wiz_0    clk90_clk_wiz_0        21.750        0.000                      0                   22       74.707        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk0_clk_wiz_0                          
(none)              clk90_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk0_clk_wiz_0      
(none)                                  clk180_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       74.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.750ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.003ns  (logic 5.028ns (20.110%)  route 19.975ns (79.890%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.018ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.283    22.557    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y77         FDRE                                         f  iCPU/regfile_inst/x26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.532    96.982    iCPU/regfile_inst/clk0
    SLICE_X88Y77         FDRE                                         r  iCPU/regfile_inst/x26_reg[0]/C
                         clock pessimism              0.497    97.479    
                         clock uncertainty           -0.105    97.374    
    SLICE_X88Y77         FDRE (Setup_fdre_C_D)       -0.067    97.307    iCPU/regfile_inst/x26_reg[0]
  -------------------------------------------------------------------
                         required time                         97.307    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                 74.750    

Slack (MET) :             74.888ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.862ns  (logic 5.028ns (20.224%)  route 19.834ns (79.776%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.142    22.416    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y75         FDRE                                         f  iCPU/regfile_inst/x19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X88Y75         FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/C
                         clock pessimism              0.497    97.476    
                         clock uncertainty           -0.105    97.371    
    SLICE_X88Y75         FDRE (Setup_fdre_C_D)       -0.067    97.304    iCPU/regfile_inst/x19_reg[0]
  -------------------------------------------------------------------
                         required time                         97.304    
                         arrival time                         -22.416    
  -------------------------------------------------------------------
                         slack                                 74.888    

Slack (MET) :             74.945ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.805ns  (logic 5.028ns (20.270%)  route 19.777ns (79.730%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.086    22.359    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y74         FDRE                                         f  iCPU/regfile_inst/x22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X89Y74         FDRE                                         r  iCPU/regfile_inst/x22_reg[0]/C
                         clock pessimism              0.497    97.476    
                         clock uncertainty           -0.105    97.371    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)       -0.067    97.304    iCPU/regfile_inst/x22_reg[0]
  -------------------------------------------------------------------
                         required time                         97.304    
                         arrival time                         -22.359    
  -------------------------------------------------------------------
                         slack                                 74.945    

Slack (MET) :             75.154ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.601ns  (logic 5.028ns (20.438%)  route 19.573ns (79.562%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.016ns = ( 96.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.881    22.155    iCPU/regfile_inst/rd_data[0]
    SLICE_X81Y79         FDRE                                         f  iCPU/regfile_inst/x10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.534    96.984    iCPU/regfile_inst/clk0
    SLICE_X81Y79         FDRE                                         r  iCPU/regfile_inst/x10_reg[0]/C
                         clock pessimism              0.497    97.481    
                         clock uncertainty           -0.105    97.376    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.067    97.309    iCPU/regfile_inst/x10_reg[0]
  -------------------------------------------------------------------
                         required time                         97.309    
                         arrival time                         -22.155    
  -------------------------------------------------------------------
                         slack                                 75.154    

Slack (MET) :             75.179ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.582ns  (logic 5.028ns (20.454%)  route 19.554ns (79.546%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.863    22.136    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y76         FDRE                                         f  iCPU/regfile_inst/x31_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X88Y76         FDRE                                         r  iCPU/regfile_inst/x31_reg[0]/C
                         clock pessimism              0.497    97.478    
                         clock uncertainty           -0.105    97.373    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)       -0.058    97.315    iCPU/regfile_inst/x31_reg[0]
  -------------------------------------------------------------------
                         required time                         97.315    
                         arrival time                         -22.136    
  -------------------------------------------------------------------
                         slack                                 75.179    

Slack (MET) :             75.182ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.579ns  (logic 5.028ns (20.456%)  route 19.551ns (79.544%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.860    22.133    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y76         FDRE                                         f  iCPU/regfile_inst/x21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X89Y76         FDRE                                         r  iCPU/regfile_inst/x21_reg[0]/C
                         clock pessimism              0.497    97.478    
                         clock uncertainty           -0.105    97.373    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)       -0.058    97.315    iCPU/regfile_inst/x21_reg[0]
  -------------------------------------------------------------------
                         required time                         97.315    
                         arrival time                         -22.133    
  -------------------------------------------------------------------
                         slack                                 75.182    

Slack (MET) :             75.211ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.539ns  (logic 5.028ns (20.490%)  route 19.511ns (79.510%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.820    22.093    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y75         FDRE                                         f  iCPU/regfile_inst/x30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X89Y75         FDRE                                         r  iCPU/regfile_inst/x30_reg[0]/C
                         clock pessimism              0.497    97.476    
                         clock uncertainty           -0.105    97.371    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)       -0.067    97.304    iCPU/regfile_inst/x30_reg[0]
  -------------------------------------------------------------------
                         required time                         97.304    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 75.211    

Slack (MET) :             75.304ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.446ns  (logic 5.028ns (20.567%)  route 19.418ns (79.433%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.727    22.000    iCPU/regfile_inst/rd_data[0]
    SLICE_X87Y75         FDRE                                         f  iCPU/regfile_inst/x16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X87Y75         FDRE                                         r  iCPU/regfile_inst/x16_reg[0]/C
                         clock pessimism              0.497    97.476    
                         clock uncertainty           -0.105    97.371    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)       -0.067    97.304    iCPU/regfile_inst/x16_reg[0]
  -------------------------------------------------------------------
                         required time                         97.304    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 75.304    

Slack (MET) :             75.305ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.467ns  (logic 5.028ns (20.550%)  route 19.439ns (79.450%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.747    22.021    iCPU/regfile_inst/rd_data[0]
    SLICE_X85Y75         FDRE                                         f  iCPU/regfile_inst/x28_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X85Y75         FDRE                                         r  iCPU/regfile_inst/x28_reg[0]/C
                         clock pessimism              0.533    97.512    
                         clock uncertainty           -0.105    97.407    
    SLICE_X85Y75         FDRE (Setup_fdre_C_D)       -0.081    97.326    iCPU/regfile_inst/x28_reg[0]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                         -22.021    
  -------------------------------------------------------------------
                         slack                                 75.305    

Slack (MET) :             75.340ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.446ns  (logic 5.028ns (20.567%)  route 19.418ns (79.433%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.446ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    14.006 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    15.718    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    15.868 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    16.921    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    17.247 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    18.434    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    18.558 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    19.214    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    19.338 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    20.149    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.273 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.727    22.000    iCPU/regfile_inst/rd_data[0]
    SLICE_X86Y75         FDRE                                         f  iCPU/regfile_inst/x20_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X86Y75         FDRE                                         r  iCPU/regfile_inst/x20_reg[0]/C
                         clock pessimism              0.497    97.476    
                         clock uncertainty           -0.105    97.371    
    SLICE_X86Y75         FDRE (Setup_fdre_C_D)       -0.031    97.340    iCPU/regfile_inst/x20_reg[0]
  -------------------------------------------------------------------
                         required time                         97.340    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                 75.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/uart_rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.594    -0.856    iUART/urx/clk0
    SLICE_X95Y75         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.715 r  iUART/urx/FSM_onehot_state_reg[6]/Q
                         net (fo=5, routed)           0.064    -0.651    iUART/urx/FSM_onehot_state_reg_n_1_[6]
    SLICE_X94Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.606 r  iUART/urx/uart_rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.606    iUART/urx/uart_rx_data[4]_i_1_n_1
    SLICE_X94Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -1.285    iUART/urx/clk0
    SLICE_X94Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[4]/C
                         clock pessimism              0.442    -0.843    
    SLICE_X94Y75         FDCE (Hold_fdce_C_D)         0.121    -0.722    iUART/urx/uart_rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/uart_rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.594    -0.856    iUART/urx/clk0
    SLICE_X97Y75         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.715 r  iUART/urx/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.077    -0.638    iUART/urx/FSM_onehot_state_reg_n_1_[3]
    SLICE_X96Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.593 r  iUART/urx/uart_rx_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.593    iUART/urx/uart_rx_data[1]_i_1_n_1
    SLICE_X96Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -1.285    iUART/urx/clk0
    SLICE_X96Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[1]/C
                         clock pessimism              0.442    -0.843    
    SLICE_X96Y75         FDCE (Hold_fdce_C_D)         0.121    -0.722    iUART/urx/uart_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/uart_rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.755%)  route 0.101ns (35.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.594    -0.856    iUART/urx/clk0
    SLICE_X97Y75         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.715 r  iUART/urx/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.101    -0.614    iUART/urx/FSM_onehot_state_reg_n_1_[4]
    SLICE_X96Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.569 r  iUART/urx/uart_rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.569    iUART/urx/uart_rx_data[2]_i_1_n_1
    SLICE_X96Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -1.285    iUART/urx/clk0
    SLICE_X96Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[2]/C
                         clock pessimism              0.442    -0.843    
    SLICE_X96Y75         FDCE (Hold_fdce_C_D)         0.121    -0.722    iUART/urx/uart_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/uart_rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.594    -0.856    iUART/urx/clk0
    SLICE_X95Y75         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.715 r  iUART/urx/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.103    -0.612    iUART/urx/FSM_onehot_state_reg_n_1_[5]
    SLICE_X94Y75         LUT5 (Prop_lut5_I1_O)        0.045    -0.567 r  iUART/urx/uart_rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.567    iUART/urx/uart_rx_data[3]_i_1_n_1
    SLICE_X94Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -1.285    iUART/urx/clk0
    SLICE_X94Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[3]/C
                         clock pessimism              0.442    -0.843    
    SLICE_X94Y75         FDCE (Hold_fdce_C_D)         0.121    -0.722    iUART/urx/uart_rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 iUART/urx/uart_rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/uart_rx_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.595    -0.855    iUART/urx/clk0
    SLICE_X95Y76         FDCE                                         r  iUART/urx/uart_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  iUART/urx/uart_rx_data_reg[7]/Q
                         net (fo=2, routed)           0.123    -0.591    iUART/uart_rx_data[7]
    SLICE_X94Y76         FDRE                                         r  iUART/uart_rx_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.862    -1.284    iUART/clk0
    SLICE_X94Y76         FDRE                                         r  iUART/uart_rx_reg_reg[7]/C
                         clock pessimism              0.442    -0.842    
    SLICE_X94Y76         FDRE (Hold_fdre_C_D)         0.059    -0.783    iUART/uart_rx_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.011%)  route 0.115ns (44.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.594    -0.856    iUART/urx/clk0
    SLICE_X97Y75         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.715 r  iUART/urx/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.115    -0.600    iUART/urx/FSM_onehot_state_reg_n_1_[4]
    SLICE_X95Y75         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -1.285    iUART/urx/clk0
    SLICE_X95Y75         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.442    -0.843    
    SLICE_X95Y75         FDCE (Hold_fdce_C_D)         0.046    -0.797    iUART/urx/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 iUART/utx/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.480%)  route 0.158ns (45.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.596    -0.854    iUART/utx/clk0
    SLICE_X99Y73         FDCE                                         r  iUART/utx/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  iUART/utx/state_reg[2]/Q
                         net (fo=31, routed)          0.158    -0.555    iUART/utx/state[2]
    SLICE_X98Y73         LUT5 (Prop_lut5_I1_O)        0.048    -0.507 r  iUART/utx/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.507    iUART/utx/count[0]_i_1_n_1
    SLICE_X98Y73         FDCE                                         r  iUART/utx/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.863    -1.283    iUART/utx/clk0
    SLICE_X98Y73         FDCE                                         r  iUART/utx/count_reg[0]/C
                         clock pessimism              0.442    -0.841    
    SLICE_X98Y73         FDCE (Hold_fdce_C_D)         0.133    -0.708    iUART/utx/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 iUART/utx/debounce_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/debounce_inst/o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.597    -0.853    iUART/utx/debounce_inst/clk0
    SLICE_X95Y77         FDCE                                         r  iUART/utx/debounce_inst/o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y77         FDCE (Prop_fdce_C_Q)         0.128    -0.725 r  iUART/utx/debounce_inst/o_reg[1]/Q
                         net (fo=3, routed)           0.068    -0.658    iUART/utx/debounce_inst/p_0_in
    SLICE_X95Y77         LUT4 (Prop_lut4_I2_O)        0.099    -0.559 r  iUART/utx/debounce_inst/o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.559    iUART/utx/debounce_inst/o[0]_i_1_n_1
    SLICE_X95Y77         FDCE                                         r  iUART/utx/debounce_inst/o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.864    -1.282    iUART/utx/debounce_inst/clk0
    SLICE_X95Y77         FDCE                                         r  iUART/utx/debounce_inst/o_reg[0]/C
                         clock pessimism              0.429    -0.853    
    SLICE_X95Y77         FDCE (Hold_fdce_C_D)         0.092    -0.761    iUART/utx/debounce_inst/o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 iUART/uart_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/debounce_inst/btn_in_d_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.597    -0.853    iUART/clk0
    SLICE_X95Y78         FDRE                                         r  iUART/uart_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  iUART/uart_en_reg_reg/Q
                         net (fo=2, routed)           0.155    -0.557    iUART/utx/debounce_inst/uart_en_reg
    SLICE_X95Y77         FDCE                                         r  iUART/utx/debounce_inst/btn_in_d_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.864    -1.282    iUART/utx/debounce_inst/clk0
    SLICE_X95Y77         FDCE                                         r  iUART/utx/debounce_inst/btn_in_d_reg[1][0]/C
                         clock pessimism              0.442    -0.840    
    SLICE_X95Y77         FDCE (Hold_fdce_C_D)         0.071    -0.769    iUART/utx/debounce_inst/btn_in_d_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/uart_rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.964%)  route 0.194ns (51.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.594    -0.856    iUART/urx/clk0
    SLICE_X95Y74         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.715 f  iUART/urx/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.194    -0.521    iUART/urx/Q[1]
    SLICE_X94Y75         LUT5 (Prop_lut5_I2_O)        0.045    -0.476 r  iUART/urx/uart_rx_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.476    iUART/urx/uart_rx_data[0]_i_1_n_1
    SLICE_X94Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.861    -1.285    iUART/urx/clk0
    SLICE_X94Y75         FDCE                                         r  iUART/urx/uart_rx_data_reg[0]/C
                         clock pessimism              0.462    -0.823    
    SLICE_X94Y75         FDCE (Hold_fdce_C_D)         0.120    -0.703    iUART/urx/uart_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X95Y81     iCPU/pc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X94Y84     iCPU/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X94Y84     iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X94Y84     iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X94Y85     iCPU/pc_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X94Y85     iCPU/pc_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X94Y85     iCPU/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X94Y85     iCPU/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y81     iCPU/pc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y81     iCPU/pc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y85     iCPU/pc_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y85     iCPU/pc_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y81     iCPU/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X95Y81     iCPU/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y84     iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y85     iCPU/pc_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X94Y85     iCPU/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y16     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y17     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y16     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y17     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.521ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.443ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.793ns  (logic 2.826ns (32.138%)  route 5.967ns (67.862%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.005ns = ( 96.995 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          2.338    54.360    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X93Y91         LUT6 (Prop_lut6_I4_O)        0.124    54.484 r  iCPU/regfile_inst/x1[25]_i_1/O
                         net (fo=31, routed)          1.955    56.439    iCPU/regfile_inst/rd_data[25]
    SLICE_X87Y91         FDRE                                         r  iCPU/regfile_inst/x28_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.545    96.995    iCPU/regfile_inst/clk0
    SLICE_X87Y91         FDRE                                         r  iCPU/regfile_inst/x28_reg[25]/C
                         clock pessimism              0.178    97.174    
                         clock uncertainty           -0.225    96.949    
    SLICE_X87Y91         FDRE (Setup_fdre_C_D)       -0.067    96.882    iCPU/regfile_inst/x28_reg[25]
  -------------------------------------------------------------------
                         required time                         96.882    
                         arrival time                         -56.439    
  -------------------------------------------------------------------
                         slack                                 40.443    

Slack (MET) :             40.504ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.817ns  (logic 2.826ns (32.052%)  route 5.991ns (67.948%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          2.338    54.360    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X93Y91         LUT6 (Prop_lut6_I4_O)        0.124    54.484 r  iCPU/regfile_inst/x1[25]_i_1/O
                         net (fo=31, routed)          1.978    56.462    iCPU/regfile_inst/rd_data[25]
    SLICE_X94Y96         FDRE                                         r  iCPU/regfile_inst/x3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.608    97.058    iCPU/regfile_inst/clk0
    SLICE_X94Y96         FDRE                                         r  iCPU/regfile_inst/x3_reg[25]/C
                         clock pessimism              0.178    97.237    
                         clock uncertainty           -0.225    97.012    
    SLICE_X94Y96         FDRE (Setup_fdre_C_D)       -0.045    96.967    iCPU/regfile_inst/x3_reg[25]
  -------------------------------------------------------------------
                         required time                         96.967    
                         arrival time                         -56.462    
  -------------------------------------------------------------------
                         slack                                 40.504    

Slack (MET) :             40.569ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.739ns  (logic 2.826ns (32.336%)  route 5.913ns (67.663%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          2.110    54.132    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I4_O)        0.124    54.256 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          2.128    56.385    iCPU/regfile_inst/rd_data[29]
    SLICE_X105Y92        FDRE                                         r  iCPU/regfile_inst/x30_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.608    97.058    iCPU/regfile_inst/clk0
    SLICE_X105Y92        FDRE                                         r  iCPU/regfile_inst/x30_reg[29]/C
                         clock pessimism              0.178    97.237    
                         clock uncertainty           -0.225    97.012    
    SLICE_X105Y92        FDRE (Setup_fdre_C_D)       -0.058    96.954    iCPU/regfile_inst/x30_reg[29]
  -------------------------------------------------------------------
                         required time                         96.954    
                         arrival time                         -56.385    
  -------------------------------------------------------------------
                         slack                                 40.569    

Slack (MET) :             40.599ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.739ns  (logic 2.826ns (32.336%)  route 5.913ns (67.663%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          2.110    54.132    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I4_O)        0.124    54.256 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          2.128    56.385    iCPU/regfile_inst/rd_data[29]
    SLICE_X104Y92        FDRE                                         r  iCPU/regfile_inst/x24_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.608    97.058    iCPU/regfile_inst/clk0
    SLICE_X104Y92        FDRE                                         r  iCPU/regfile_inst/x24_reg[29]/C
                         clock pessimism              0.178    97.237    
                         clock uncertainty           -0.225    97.012    
    SLICE_X104Y92        FDRE (Setup_fdre_C_D)       -0.028    96.984    iCPU/regfile_inst/x24_reg[29]
  -------------------------------------------------------------------
                         required time                         96.984    
                         arrival time                         -56.385    
  -------------------------------------------------------------------
                         slack                                 40.599    

Slack (MET) :             40.632ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.676ns  (logic 2.826ns (32.571%)  route 5.850ns (67.429%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          2.110    54.132    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I4_O)        0.124    54.256 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          2.065    56.322    iCPU/regfile_inst/rd_data[29]
    SLICE_X105Y91        FDRE                                         r  iCPU/regfile_inst/x31_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.608    97.058    iCPU/regfile_inst/clk0
    SLICE_X105Y91        FDRE                                         r  iCPU/regfile_inst/x31_reg[29]/C
                         clock pessimism              0.178    97.237    
                         clock uncertainty           -0.225    97.012    
    SLICE_X105Y91        FDRE (Setup_fdre_C_D)       -0.058    96.954    iCPU/regfile_inst/x31_reg[29]
  -------------------------------------------------------------------
                         required time                         96.954    
                         arrival time                         -56.322    
  -------------------------------------------------------------------
                         slack                                 40.632    

Slack (MET) :             40.643ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.581ns  (logic 2.826ns (32.934%)  route 5.755ns (67.066%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.004ns = ( 96.996 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.655    52.109    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y82         LUT6 (Prop_lut6_I5_O)        0.124    52.233 r  iCPU/regfile_inst/x1[11]_i_2/O
                         net (fo=7, routed)           1.078    53.311    iCPU/regfile_inst/x1[11]_i_2_n_1
    SLICE_X93Y85         LUT6 (Prop_lut6_I4_O)        0.124    53.435 r  iCPU/regfile_inst/x1[13]_i_1/O
                         net (fo=31, routed)          2.791    56.226    iCPU/regfile_inst/x1[13]_i_1_n_1
    SLICE_X87Y96         FDRE                                         r  iCPU/regfile_inst/x6_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.546    96.996    iCPU/regfile_inst/clk0
    SLICE_X87Y96         FDRE                                         r  iCPU/regfile_inst/x6_reg[13]/C
                         clock pessimism              0.178    97.175    
                         clock uncertainty           -0.225    96.950    
    SLICE_X87Y96         FDRE (Setup_fdre_C_D)       -0.081    96.869    iCPU/regfile_inst/x6_reg[13]
  -------------------------------------------------------------------
                         required time                         96.869    
                         arrival time                         -56.226    
  -------------------------------------------------------------------
                         slack                                 40.643    

Slack (MET) :             40.706ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.603ns  (logic 2.826ns (32.850%)  route 5.777ns (67.150%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          2.099    54.121    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I4_O)        0.124    54.245 r  iCPU/regfile_inst/x1[27]_i_1/O
                         net (fo=31, routed)          2.003    56.248    iCPU/regfile_inst/rd_data[27]
    SLICE_X101Y95        FDRE                                         r  iCPU/regfile_inst/x21_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.608    97.058    iCPU/regfile_inst/clk0
    SLICE_X101Y95        FDRE                                         r  iCPU/regfile_inst/x21_reg[27]/C
                         clock pessimism              0.178    97.237    
                         clock uncertainty           -0.225    97.012    
    SLICE_X101Y95        FDRE (Setup_fdre_C_D)       -0.058    96.954    iCPU/regfile_inst/x21_reg[27]
  -------------------------------------------------------------------
                         required time                         96.954    
                         arrival time                         -56.248    
  -------------------------------------------------------------------
                         slack                                 40.706    

Slack (MET) :             40.711ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x5_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.525ns  (logic 2.826ns (33.150%)  route 5.699ns (66.850%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.006ns = ( 96.994 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          1.729    53.751    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X93Y86         LUT6 (Prop_lut6_I4_O)        0.124    53.875 r  iCPU/regfile_inst/x1[16]_i_1/O
                         net (fo=31, routed)          2.296    56.170    iCPU/regfile_inst/rd_data[16]
    SLICE_X84Y90         FDRE                                         r  iCPU/regfile_inst/x5_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.544    96.994    iCPU/regfile_inst/clk0
    SLICE_X84Y90         FDRE                                         r  iCPU/regfile_inst/x5_reg[16]/C
                         clock pessimism              0.178    97.173    
                         clock uncertainty           -0.225    96.948    
    SLICE_X84Y90         FDRE (Setup_fdre_C_D)       -0.067    96.881    iCPU/regfile_inst/x5_reg[16]
  -------------------------------------------------------------------
                         required time                         96.881    
                         arrival time                         -56.170    
  -------------------------------------------------------------------
                         slack                                 40.711    

Slack (MET) :             40.718ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.604ns  (logic 2.826ns (32.845%)  route 5.778ns (67.155%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          1.937    53.959    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X98Y91         LUT6 (Prop_lut6_I4_O)        0.124    54.083 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          2.167    56.249    iCPU/regfile_inst/rd_data[23]
    SLICE_X104Y95        FDRE                                         r  iCPU/regfile_inst/x17_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X104Y95        FDRE                                         r  iCPU/regfile_inst/x17_reg[23]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X104Y95        FDRE (Setup_fdre_C_D)       -0.045    96.968    iCPU/regfile_inst/x17_reg[23]
  -------------------------------------------------------------------
                         required time                         96.968    
                         arrival time                         -56.249    
  -------------------------------------------------------------------
                         slack                                 40.718    

Slack (MET) :             40.741ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.569ns  (logic 2.826ns (32.981%)  route 5.743ns (67.019%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 47.645 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.812    47.645    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.099 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.230    51.330    iDec/doutb[7]
    SLICE_X93Y80         LUT3 (Prop_lut3_I0_O)        0.124    51.454 r  iDec/x1[31]_i_13/O
                         net (fo=3, routed)           0.445    51.898    iCPU/regfile_inst/x31_reg[26]_1
    SLICE_X93Y81         LUT6 (Prop_lut6_I0_O)        0.124    52.022 r  iCPU/regfile_inst/x1[30]_i_3/O
                         net (fo=17, routed)          2.110    54.132    iCPU/regfile_inst/x1[30]_i_3_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I4_O)        0.124    54.256 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          1.958    56.214    iCPU/regfile_inst/rd_data[29]
    SLICE_X103Y93        FDRE                                         r  iCPU/regfile_inst/x28_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.609    97.059    iCPU/regfile_inst/clk0
    SLICE_X103Y93        FDRE                                         r  iCPU/regfile_inst/x28_reg[29]/C
                         clock pessimism              0.178    97.238    
                         clock uncertainty           -0.225    97.013    
    SLICE_X103Y93        FDRE (Setup_fdre_C_D)       -0.058    96.955    iCPU/regfile_inst/x28_reg[29]
  -------------------------------------------------------------------
                         required time                         96.955    
                         arrival time                         -56.214    
  -------------------------------------------------------------------
                         slack                                 40.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.521ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.157ns  (logic 0.675ns (58.330%)  route 0.482ns (41.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.366    50.145    iCPU/regfile_inst/doutb[6]
    SLICE_X94Y91         LUT5 (Prop_lut5_I3_O)        0.045    50.190 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=1, routed)           0.116    50.306    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.045    50.351 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          0.000    50.351    iCPU/regfile_inst/rd_data[23]
    SLICE_X98Y91         FDRE                                         r  iCPU/regfile_inst/x13_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.877    -1.269    iCPU/regfile_inst/clk0
    SLICE_X98Y91         FDRE                                         r  iCPU/regfile_inst/x13_reg[23]/C
                         clock pessimism              0.755    -0.514    
                         clock uncertainty            0.225    -0.289    
    SLICE_X98Y91         FDRE (Hold_fdre_C_D)         0.120    -0.169    iCPU/regfile_inst/x13_reg[23]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          50.351    
  -------------------------------------------------------------------
                         slack                                 50.521    

Slack (MET) :             50.663ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.245ns  (logic 0.675ns (54.208%)  route 0.570ns (45.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           0.193    49.973    iCPU/regfile_inst/doutb[12]
    SLICE_X93Y89         LUT5 (Prop_lut5_I3_O)        0.045    50.018 r  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.168    50.186    iCPU/regfile_inst/x1[29]_i_2_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.045    50.231 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          0.209    50.439    iCPU/regfile_inst/rd_data[29]
    SLICE_X101Y92        FDRE                                         r  iCPU/regfile_inst/x26_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.877    -1.269    iCPU/regfile_inst/clk0
    SLICE_X101Y92        FDRE                                         r  iCPU/regfile_inst/x26_reg[29]/C
                         clock pessimism              0.755    -0.514    
                         clock uncertainty            0.225    -0.289    
    SLICE_X101Y92        FDRE (Hold_fdre_C_D)         0.066    -0.223    iCPU/regfile_inst/x26_reg[29]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          50.439    
  -------------------------------------------------------------------
                         slack                                 50.663    

Slack (MET) :             50.739ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.330ns  (logic 0.675ns (50.762%)  route 0.655ns (49.238%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           0.193    49.973    iCPU/regfile_inst/doutb[12]
    SLICE_X93Y89         LUT5 (Prop_lut5_I3_O)        0.045    50.018 r  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.168    50.186    iCPU/regfile_inst/x1[29]_i_2_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.045    50.231 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          0.293    50.524    iCPU/regfile_inst/rd_data[29]
    SLICE_X103Y89        FDRE                                         r  iCPU/regfile_inst/x25_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.876    -1.270    iCPU/regfile_inst/clk0
    SLICE_X103Y89        FDRE                                         r  iCPU/regfile_inst/x25_reg[29]/C
                         clock pessimism              0.755    -0.515    
                         clock uncertainty            0.225    -0.290    
    SLICE_X103Y89        FDRE (Hold_fdre_C_D)         0.075    -0.215    iCPU/regfile_inst/x25_reg[29]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          50.524    
  -------------------------------------------------------------------
                         slack                                 50.739    

Slack (MET) :             50.749ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.336ns  (logic 0.675ns (50.512%)  route 0.661ns (49.488%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           0.193    49.973    iCPU/regfile_inst/doutb[12]
    SLICE_X93Y89         LUT5 (Prop_lut5_I3_O)        0.045    50.018 r  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.168    50.186    iCPU/regfile_inst/x1[29]_i_2_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.045    50.231 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          0.300    50.531    iCPU/regfile_inst/rd_data[29]
    SLICE_X101Y94        FDRE                                         r  iCPU/regfile_inst/x18_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.878    -1.268    iCPU/regfile_inst/clk0
    SLICE_X101Y94        FDRE                                         r  iCPU/regfile_inst/x18_reg[29]/C
                         clock pessimism              0.755    -0.513    
                         clock uncertainty            0.225    -0.288    
    SLICE_X101Y94        FDRE (Hold_fdre_C_D)         0.070    -0.218    iCPU/regfile_inst/x18_reg[29]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          50.531    
  -------------------------------------------------------------------
                         slack                                 50.749    

Slack (MET) :             50.770ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x11_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.350ns  (logic 0.675ns (50.000%)  route 0.675ns (50.000%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.366    50.145    iCPU/regfile_inst/doutb[6]
    SLICE_X94Y91         LUT5 (Prop_lut5_I3_O)        0.045    50.190 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=1, routed)           0.116    50.306    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.045    50.351 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          0.193    50.544    iCPU/regfile_inst/rd_data[23]
    SLICE_X98Y93         FDRE                                         r  iCPU/regfile_inst/x11_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.878    -1.268    iCPU/regfile_inst/clk0
    SLICE_X98Y93         FDRE                                         r  iCPU/regfile_inst/x11_reg[23]/C
                         clock pessimism              0.755    -0.513    
                         clock uncertainty            0.225    -0.288    
    SLICE_X98Y93         FDRE (Hold_fdre_C_D)         0.063    -0.225    iCPU/regfile_inst/x11_reg[23]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          50.544    
  -------------------------------------------------------------------
                         slack                                 50.770    

Slack (MET) :             50.772ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.363ns  (logic 0.675ns (49.528%)  route 0.688ns (50.473%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           0.266    50.045    iCPU/regfile_inst/doutb[9]
    SLICE_X97Y87         LUT5 (Prop_lut5_I3_O)        0.045    50.090 r  iCPU/regfile_inst/x1[26]_i_2/O
                         net (fo=1, routed)           0.200    50.290    iCPU/regfile_inst/x1[26]_i_2_n_1
    SLICE_X98Y87         LUT6 (Prop_lut6_I0_O)        0.045    50.335 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          0.222    50.557    iCPU/regfile_inst/rd_data[26]
    SLICE_X103Y92        FDRE                                         r  iCPU/regfile_inst/x2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.877    -1.269    iCPU/regfile_inst/clk0
    SLICE_X103Y92        FDRE                                         r  iCPU/regfile_inst/x2_reg[26]/C
                         clock pessimism              0.755    -0.514    
                         clock uncertainty            0.225    -0.289    
    SLICE_X103Y92        FDRE (Hold_fdre_C_D)         0.075    -0.214    iCPU/regfile_inst/x2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          50.557    
  -------------------------------------------------------------------
                         slack                                 50.772    

Slack (MET) :             50.776ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.346ns  (logic 0.675ns (50.151%)  route 0.671ns (49.849%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.809ns = ( 49.191 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.641    49.191    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.585    49.776 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           0.278    50.055    iDec/doutb[11]
    SLICE_X93Y84         LUT6 (Prop_lut6_I5_O)        0.045    50.100 f  iDec/x1[11]_i_3/O
                         net (fo=1, routed)           0.197    50.297    iCPU/regfile_inst/x31_reg[11]_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I2_O)        0.045    50.342 r  iCPU/regfile_inst/x1[11]_i_1/O
                         net (fo=31, routed)          0.196    50.537    iCPU/regfile_inst/rd_data[11]
    SLICE_X98Y81         FDRE                                         r  iCPU/regfile_inst/x5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.869    -1.277    iCPU/regfile_inst/clk0
    SLICE_X98Y81         FDRE                                         r  iCPU/regfile_inst/x5_reg[11]/C
                         clock pessimism              0.755    -0.522    
                         clock uncertainty            0.225    -0.297    
    SLICE_X98Y81         FDRE (Hold_fdre_C_D)         0.059    -0.238    iCPU/regfile_inst/x5_reg[11]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          50.537    
  -------------------------------------------------------------------
                         slack                                 50.776    

Slack (MET) :             50.784ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x15_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.353ns  (logic 0.675ns (49.901%)  route 0.678ns (50.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.366    50.145    iCPU/regfile_inst/doutb[6]
    SLICE_X94Y91         LUT5 (Prop_lut5_I3_O)        0.045    50.190 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=1, routed)           0.116    50.306    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X98Y91         LUT6 (Prop_lut6_I0_O)        0.045    50.351 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          0.195    50.547    iCPU/regfile_inst/rd_data[23]
    SLICE_X98Y92         FDRE                                         r  iCPU/regfile_inst/x15_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.877    -1.269    iCPU/regfile_inst/clk0
    SLICE_X98Y92         FDRE                                         r  iCPU/regfile_inst/x15_reg[23]/C
                         clock pessimism              0.755    -0.514    
                         clock uncertainty            0.225    -0.289    
    SLICE_X98Y92         FDRE (Hold_fdre_C_D)         0.052    -0.237    iCPU/regfile_inst/x15_reg[23]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          50.547    
  -------------------------------------------------------------------
                         slack                                 50.784    

Slack (MET) :             50.794ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.382ns  (logic 0.675ns (48.849%)  route 0.707ns (51.151%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           0.193    49.973    iCPU/regfile_inst/doutb[12]
    SLICE_X93Y89         LUT5 (Prop_lut5_I3_O)        0.045    50.018 r  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.168    50.186    iCPU/regfile_inst/x1[29]_i_2_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I0_O)        0.045    50.231 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          0.345    50.576    iCPU/regfile_inst/rd_data[29]
    SLICE_X97Y98         FDRE                                         r  iCPU/regfile_inst/x1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.878    -1.268    iCPU/regfile_inst/clk0
    SLICE_X97Y98         FDRE                                         r  iCPU/regfile_inst/x1_reg[29]/C
                         clock pessimism              0.755    -0.513    
                         clock uncertainty            0.225    -0.288    
    SLICE_X97Y98         FDRE (Hold_fdre_C_D)         0.070    -0.218    iCPU/regfile_inst/x1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          50.576    
  -------------------------------------------------------------------
                         slack                                 50.794    

Slack (MET) :             50.797ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.382ns  (logic 0.675ns (48.827%)  route 0.707ns (51.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.806ns = ( 49.194 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.644    49.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    49.779 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.454    50.233    iCPU/regfile_inst/doutb[3]
    SLICE_X98Y88         LUT5 (Prop_lut5_I3_O)        0.045    50.278 r  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=1, routed)           0.160    50.438    iCPU/regfile_inst/x1[19]_i_2_n_1
    SLICE_X98Y88         LUT6 (Prop_lut6_I0_O)        0.045    50.483 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          0.093    50.577    iCPU/regfile_inst/rd_data[19]
    SLICE_X99Y88         FDRE                                         r  iCPU/regfile_inst/x26_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.876    -1.270    iCPU/regfile_inst/clk0
    SLICE_X99Y88         FDRE                                         r  iCPU/regfile_inst/x26_reg[19]/C
                         clock pessimism              0.755    -0.515    
                         clock uncertainty            0.225    -0.290    
    SLICE_X99Y88         FDRE (Hold_fdre_C_D)         0.070    -0.220    iCPU/regfile_inst/x26_reg[19]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          50.577    
  -------------------------------------------------------------------
                         slack                                 50.797    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       44.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.549ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.671ns  (logic 6.147ns (20.717%)  route 23.524ns (79.283%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.018ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.283    52.320    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y77         FDRE                                         f  iCPU/regfile_inst/x26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.532    96.982    iCPU/regfile_inst/clk0
    SLICE_X88Y77         FDRE                                         r  iCPU/regfile_inst/x26_reg[0]/C
                         clock pessimism              0.178    97.161    
                         clock uncertainty           -0.225    96.936    
    SLICE_X88Y77         FDRE (Setup_fdre_C_D)       -0.067    96.869    iCPU/regfile_inst/x26_reg[0]
  -------------------------------------------------------------------
                         required time                         96.869    
                         arrival time                         -52.320    
  -------------------------------------------------------------------
                         slack                                 44.549    

Slack (MET) :             44.687ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.530ns  (logic 6.147ns (20.816%)  route 23.383ns (79.184%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.142    52.179    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y75         FDRE                                         f  iCPU/regfile_inst/x19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X88Y75         FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/C
                         clock pessimism              0.178    97.158    
                         clock uncertainty           -0.225    96.933    
    SLICE_X88Y75         FDRE (Setup_fdre_C_D)       -0.067    96.866    iCPU/regfile_inst/x19_reg[0]
  -------------------------------------------------------------------
                         required time                         96.866    
                         arrival time                         -52.179    
  -------------------------------------------------------------------
                         slack                                 44.687    

Slack (MET) :             44.744ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.474ns  (logic 6.147ns (20.856%)  route 23.327ns (79.144%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.086    52.122    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y74         FDRE                                         f  iCPU/regfile_inst/x22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X89Y74         FDRE                                         r  iCPU/regfile_inst/x22_reg[0]/C
                         clock pessimism              0.178    97.158    
                         clock uncertainty           -0.225    96.933    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)       -0.067    96.866    iCPU/regfile_inst/x22_reg[0]
  -------------------------------------------------------------------
                         required time                         96.866    
                         arrival time                         -52.122    
  -------------------------------------------------------------------
                         slack                                 44.744    

Slack (MET) :             44.953ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.269ns  (logic 6.147ns (21.001%)  route 23.122ns (78.998%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.016ns = ( 96.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.881    51.918    iCPU/regfile_inst/rd_data[0]
    SLICE_X81Y79         FDRE                                         f  iCPU/regfile_inst/x10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.534    96.984    iCPU/regfile_inst/clk0
    SLICE_X81Y79         FDRE                                         r  iCPU/regfile_inst/x10_reg[0]/C
                         clock pessimism              0.178    97.163    
                         clock uncertainty           -0.225    96.938    
    SLICE_X81Y79         FDRE (Setup_fdre_C_D)       -0.067    96.871    iCPU/regfile_inst/x10_reg[0]
  -------------------------------------------------------------------
                         required time                         96.871    
                         arrival time                         -51.918    
  -------------------------------------------------------------------
                         slack                                 44.953    

Slack (MET) :             44.978ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.251ns  (logic 6.147ns (21.015%)  route 23.104ns (78.985%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.863    51.899    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y76         FDRE                                         f  iCPU/regfile_inst/x31_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X88Y76         FDRE                                         r  iCPU/regfile_inst/x31_reg[0]/C
                         clock pessimism              0.178    97.160    
                         clock uncertainty           -0.225    96.935    
    SLICE_X88Y76         FDRE (Setup_fdre_C_D)       -0.058    96.877    iCPU/regfile_inst/x31_reg[0]
  -------------------------------------------------------------------
                         required time                         96.877    
                         arrival time                         -51.899    
  -------------------------------------------------------------------
                         slack                                 44.978    

Slack (MET) :             44.981ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.248ns  (logic 6.147ns (21.017%)  route 23.101ns (78.983%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.860    51.896    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y76         FDRE                                         f  iCPU/regfile_inst/x21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X89Y76         FDRE                                         r  iCPU/regfile_inst/x21_reg[0]/C
                         clock pessimism              0.178    97.160    
                         clock uncertainty           -0.225    96.935    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)       -0.058    96.877    iCPU/regfile_inst/x21_reg[0]
  -------------------------------------------------------------------
                         required time                         96.877    
                         arrival time                         -51.896    
  -------------------------------------------------------------------
                         slack                                 44.981    

Slack (MET) :             45.010ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.208ns  (logic 6.147ns (21.046%)  route 23.061ns (78.954%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.820    51.856    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y75         FDRE                                         f  iCPU/regfile_inst/x30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X89Y75         FDRE                                         r  iCPU/regfile_inst/x30_reg[0]/C
                         clock pessimism              0.178    97.158    
                         clock uncertainty           -0.225    96.933    
    SLICE_X89Y75         FDRE (Setup_fdre_C_D)       -0.067    96.866    iCPU/regfile_inst/x30_reg[0]
  -------------------------------------------------------------------
                         required time                         96.866    
                         arrival time                         -51.856    
  -------------------------------------------------------------------
                         slack                                 45.010    

Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.135ns  (logic 6.147ns (21.098%)  route 22.988ns (78.902%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.747    51.784    iCPU/regfile_inst/rd_data[0]
    SLICE_X85Y75         FDRE                                         f  iCPU/regfile_inst/x28_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X85Y75         FDRE                                         r  iCPU/regfile_inst/x28_reg[0]/C
                         clock pessimism              0.178    97.158    
                         clock uncertainty           -0.225    96.933    
    SLICE_X85Y75         FDRE (Setup_fdre_C_D)       -0.081    96.852    iCPU/regfile_inst/x28_reg[0]
  -------------------------------------------------------------------
                         required time                         96.852    
                         arrival time                         -51.784    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.102ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.115ns  (logic 6.147ns (21.113%)  route 22.968ns (78.887%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.727    51.764    iCPU/regfile_inst/rd_data[0]
    SLICE_X87Y75         FDRE                                         f  iCPU/regfile_inst/x16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X87Y75         FDRE                                         r  iCPU/regfile_inst/x16_reg[0]/C
                         clock pessimism              0.178    97.158    
                         clock uncertainty           -0.225    96.933    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)       -0.067    96.866    iCPU/regfile_inst/x16_reg[0]
  -------------------------------------------------------------------
                         required time                         96.866    
                         arrival time                         -51.764    
  -------------------------------------------------------------------
                         slack                                 45.102    

Slack (MET) :             45.138ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        29.115ns  (logic 6.147ns (21.113%)  route 22.968ns (78.887%))
  Logic Levels:           18  (LDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.352ns = ( 22.648 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE (SetClr_ldce_CLR_Q)     1.093    43.769 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711    45.481    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150    45.631 r  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053    46.684    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326    47.010 r  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187    48.197    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124    48.321 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656    48.977    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124    49.101 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811    49.912    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124    50.036 f  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.727    51.764    iCPU/regfile_inst/rd_data[0]
    SLICE_X86Y75         FDRE                                         f  iCPU/regfile_inst/x20_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X86Y75         FDRE                                         r  iCPU/regfile_inst/x20_reg[0]/C
                         clock pessimism              0.178    97.158    
                         clock uncertainty           -0.225    96.933    
    SLICE_X86Y75         FDRE (Setup_fdre_C_D)       -0.031    96.902    iCPU/regfile_inst/x20_reg[0]
  -------------------------------------------------------------------
                         required time                         96.902    
                         arrival time                         -51.764    
  -------------------------------------------------------------------
                         slack                                 45.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.660ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.303ns  (logic 0.739ns (56.717%)  route 0.564ns (43.283%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          0.377    25.155    iCPU/inst0/douta[3]
    SLICE_X92Y82         LUT6 (Prop_lut6_I2_O)        0.045    25.200 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.187    25.387    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X94Y82         LUT3 (Prop_lut3_I1_O)        0.045    25.432 r  iCPU/inst0/pc[1]_i_2/O
                         net (fo=1, routed)           0.000    25.432    iCPU/inst0/pc[1]_i_2_n_1
    SLICE_X94Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    25.496 r  iCPU/inst0/pc_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000    25.496    iCPU/inst0_n_10
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.869    -1.277    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[4]/C
                         clock pessimism              0.755    -0.522    
                         clock uncertainty            0.225    -0.297    
    SLICE_X94Y82         FDCE (Hold_fdce_C_D)         0.134    -0.163    iCPU/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          25.496    
  -------------------------------------------------------------------
                         slack                                 25.660    

Slack (MET) :             25.663ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.306ns  (logic 0.740ns (56.663%)  route 0.566ns (43.337%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          0.377    25.155    iCPU/inst0/douta[3]
    SLICE_X92Y82         LUT6 (Prop_lut6_I2_O)        0.045    25.200 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.189    25.389    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X94Y82         LUT3 (Prop_lut3_I1_O)        0.045    25.434 r  iCPU/inst0/pc[1]_i_3/O
                         net (fo=1, routed)           0.000    25.434    iCPU/inst0/pc[1]_i_3_n_1
    SLICE_X94Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    25.499 r  iCPU/inst0/pc_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000    25.499    iCPU/inst0_n_11
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.869    -1.277    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[3]/C
                         clock pessimism              0.755    -0.522    
                         clock uncertainty            0.225    -0.297    
    SLICE_X94Y82         FDCE (Hold_fdce_C_D)         0.134    -0.163    iCPU/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          25.499    
  -------------------------------------------------------------------
                         slack                                 25.663    

Slack (MET) :             25.719ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.285ns  (logic 0.675ns (52.518%)  route 0.610ns (47.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=29, routed)          0.271    25.049    iCPU/regfile_inst/douta[5]
    SLICE_X91Y82         LUT6 (Prop_lut6_I4_O)        0.045    25.094 r  iCPU/regfile_inst/x1[31]_i_4/O
                         net (fo=52, routed)          0.129    25.224    iCPU/regfile_inst/x1[31]_i_4_n_1
    SLICE_X93Y82         LUT6 (Prop_lut6_I5_O)        0.045    25.269 r  iCPU/regfile_inst/x1[9]_i_1/O
                         net (fo=31, routed)          0.210    25.479    iCPU/regfile_inst/rd_data[9]
    SLICE_X90Y81         FDRE                                         r  iCPU/regfile_inst/x30_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.867    -1.279    iCPU/regfile_inst/clk0
    SLICE_X90Y81         FDRE                                         r  iCPU/regfile_inst/x30_reg[9]/C
                         clock pessimism              0.755    -0.524    
                         clock uncertainty            0.225    -0.299    
    SLICE_X90Y81         FDRE (Hold_fdre_C_D)         0.059    -0.240    iCPU/regfile_inst/x30_reg[9]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          25.479    
  -------------------------------------------------------------------
                         slack                                 25.719    

Slack (MET) :             25.725ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.294ns  (logic 0.675ns (52.178%)  route 0.619ns (47.822%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    24.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=29, routed)          0.226    25.004    iDec/douta[3]
    SLICE_X93Y84         LUT6 (Prop_lut6_I4_O)        0.045    25.049 f  iDec/x1[11]_i_3/O
                         net (fo=1, routed)           0.197    25.246    iCPU/regfile_inst/x31_reg[11]_0
    SLICE_X97Y84         LUT6 (Prop_lut6_I2_O)        0.045    25.291 r  iCPU/regfile_inst/x1[11]_i_1/O
                         net (fo=31, routed)          0.196    25.487    iCPU/regfile_inst/rd_data[11]
    SLICE_X98Y81         FDRE                                         r  iCPU/regfile_inst/x5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.869    -1.277    iCPU/regfile_inst/clk0
    SLICE_X98Y81         FDRE                                         r  iCPU/regfile_inst/x5_reg[11]/C
                         clock pessimism              0.755    -0.522    
                         clock uncertainty            0.225    -0.297    
    SLICE_X98Y81         FDRE (Hold_fdre_C_D)         0.059    -0.238    iCPU/regfile_inst/x5_reg[11]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          25.487    
  -------------------------------------------------------------------
                         slack                                 25.725    

Slack (MET) :             25.742ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.386ns  (logic 0.739ns (53.321%)  route 0.647ns (46.679%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          0.377    25.155    iCPU/inst0/douta[3]
    SLICE_X92Y82         LUT6 (Prop_lut6_I2_O)        0.045    25.200 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.270    25.470    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X94Y83         LUT3 (Prop_lut3_I1_O)        0.045    25.515 r  iCPU/inst0/pc[5]_i_2/O
                         net (fo=1, routed)           0.000    25.515    iCPU/inst0/pc[5]_i_2_n_1
    SLICE_X94Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    25.579 r  iCPU/inst0/pc_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    25.579    iCPU/inst0_n_14
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -1.276    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[8]/C
                         clock pessimism              0.755    -0.521    
                         clock uncertainty            0.225    -0.296    
    SLICE_X94Y83         FDCE (Hold_fdce_C_D)         0.134    -0.162    iCPU/pc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          25.579    
  -------------------------------------------------------------------
                         slack                                 25.742    

Slack (MET) :             25.745ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.389ns  (logic 0.740ns (53.278%)  route 0.649ns (46.722%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          0.377    25.155    iCPU/inst0/douta[3]
    SLICE_X92Y82         LUT6 (Prop_lut6_I2_O)        0.045    25.200 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.272    25.472    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X94Y83         LUT3 (Prop_lut3_I1_O)        0.045    25.517 r  iCPU/inst0/pc[5]_i_3/O
                         net (fo=1, routed)           0.000    25.517    iCPU/inst0/pc[5]_i_3_n_1
    SLICE_X94Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    25.582 r  iCPU/inst0/pc_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000    25.582    iCPU/inst0_n_15
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -1.276    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[7]/C
                         clock pessimism              0.755    -0.521    
                         clock uncertainty            0.225    -0.296    
    SLICE_X94Y83         FDCE (Hold_fdce_C_D)         0.134    -0.162    iCPU/pc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          25.582    
  -------------------------------------------------------------------
                         slack                                 25.745    

Slack (MET) :             25.749ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.392ns  (logic 0.741ns (53.234%)  route 0.651ns (46.766%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          0.377    25.155    iCPU/inst0/douta[3]
    SLICE_X92Y82         LUT6 (Prop_lut6_I2_O)        0.045    25.200 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.274    25.474    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.045    25.519 r  iCPU/inst0/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    25.519    iCPU/inst0/pc[1]_i_4_n_1
    SLICE_X94Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    25.585 r  iCPU/inst0/pc_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.585    iCPU/inst0_n_12
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.869    -1.277    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[2]/C
                         clock pessimism              0.755    -0.522    
                         clock uncertainty            0.225    -0.297    
    SLICE_X94Y82         FDCE (Hold_fdce_C_D)         0.134    -0.163    iCPU/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          25.585    
  -------------------------------------------------------------------
                         slack                                 25.749    

Slack (MET) :             25.757ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.401ns  (logic 0.837ns (59.745%)  route 0.564ns (40.255%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          0.377    25.155    iCPU/inst0/douta[3]
    SLICE_X92Y82         LUT6 (Prop_lut6_I2_O)        0.045    25.200 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.187    25.387    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X94Y82         LUT3 (Prop_lut3_I1_O)        0.045    25.432 r  iCPU/inst0/pc[1]_i_2/O
                         net (fo=1, routed)           0.000    25.432    iCPU/inst0/pc[1]_i_2_n_1
    SLICE_X94Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    25.541 r  iCPU/inst0/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.541    iCPU/inst0/pc_reg[1]_i_1_n_1
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    25.594 r  iCPU/inst0/pc_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    25.594    iCPU/inst0_n_17
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -1.276    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[5]/C
                         clock pessimism              0.755    -0.521    
                         clock uncertainty            0.225    -0.296    
    SLICE_X94Y83         FDCE (Hold_fdce_C_D)         0.134    -0.162    iCPU/pc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          25.594    
  -------------------------------------------------------------------
                         slack                                 25.757    

Slack (MET) :             25.761ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iUART/uart_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.358ns  (logic 0.675ns (49.704%)  route 0.683ns (50.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=34, routed)          0.608    25.386    iCPU/regfile_inst/douta[6]
    SLICE_X95Y78         LUT2 (Prop_lut2_I0_O)        0.045    25.431 r  iCPU/regfile_inst/iMEM_i_3/O
                         net (fo=4, routed)           0.075    25.506    iCPU/regfile_inst/iMEM_i_47_0
    SLICE_X95Y78         LUT6 (Prop_lut6_I3_O)        0.045    25.551 r  iCPU/regfile_inst/uart_en_reg_i_1/O
                         net (fo=1, routed)           0.000    25.551    iUART/uart_en_reg_reg_0
    SLICE_X95Y78         FDRE                                         r  iUART/uart_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.865    -1.281    iUART/clk0
    SLICE_X95Y78         FDRE                                         r  iUART/uart_en_reg_reg/C
                         clock pessimism              0.755    -0.526    
                         clock uncertainty            0.225    -0.301    
    SLICE_X95Y78         FDRE (Hold_fdre_C_D)         0.092    -0.209    iUART/uart_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          25.551    
  -------------------------------------------------------------------
                         slack                                 25.761    

Slack (MET) :             25.793ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.437ns  (logic 0.873ns (60.753%)  route 0.564ns (39.247%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.807ns = ( 24.193 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643    24.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.778 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          0.377    25.155    iCPU/inst0/douta[3]
    SLICE_X92Y82         LUT6 (Prop_lut6_I2_O)        0.045    25.200 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.187    25.387    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X94Y82         LUT3 (Prop_lut3_I1_O)        0.045    25.432 r  iCPU/inst0/pc[1]_i_2/O
                         net (fo=1, routed)           0.000    25.432    iCPU/inst0/pc[1]_i_2_n_1
    SLICE_X94Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    25.541 r  iCPU/inst0/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.541    iCPU/inst0/pc_reg[1]_i_1_n_1
    SLICE_X94Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    25.630 r  iCPU/inst0/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    25.630    iCPU/inst0_n_16
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -1.276    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[6]/C
                         clock pessimism              0.755    -0.521    
                         clock uncertainty            0.225    -0.296    
    SLICE_X94Y83         FDCE (Hold_fdce_C_D)         0.134    -0.162    iCPU/pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          25.630    
  -------------------------------------------------------------------
                         slack                                 25.793    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.597ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.191ns  (logic 1.510ns (14.816%)  route 8.681ns (85.184%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.854    -2.313    iCPU/regfile_inst/clk0
    SLICE_X108Y82        FDRE                                         r  iCPU/regfile_inst/x1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.518    -1.795 r  iCPU/regfile_inst/x1_reg[15]/Q
                         net (fo=2, routed)           0.956    -0.839    iCPU/regfile_inst/x1_reg_n_1_[15]
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.124    -0.715 r  iCPU/regfile_inst/pc_next_reg[15]_i_21/O
                         net (fo=1, routed)           0.763     0.049    iCPU/regfile_inst/pc_next_reg[15]_i_21_n_1
    SLICE_X107Y85        LUT6 (Prop_lut6_I5_O)        0.124     0.173 f  iCPU/regfile_inst/pc_next_reg[15]_i_12/O
                         net (fo=1, routed)           0.668     0.841    iCPU/regfile_inst/pc_next_reg[15]_i_12_n_1
    SLICE_X102Y86        LUT6 (Prop_lut6_I4_O)        0.124     0.965 f  iCPU/regfile_inst/pc_next_reg[15]_i_6/O
                         net (fo=8, routed)           1.807     2.772    iCPU/regfile_inst/pc_next_reg[15]_i_6_n_1
    SLICE_X80Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.896 f  iCPU/regfile_inst/iMEM_i_751/O
                         net (fo=4, routed)           1.064     3.960    iCPU/regfile_inst/iMEM_i_751_n_1
    SLICE_X82Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  iCPU/regfile_inst/iMEM_i_436/O
                         net (fo=2, routed)           0.819     4.903    iCPU/regfile_inst/iMEM_i_436_n_1
    SLICE_X82Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.027 f  iCPU/regfile_inst/iMEM_i_185/O
                         net (fo=2, routed)           0.736     5.764    iCPU/regfile_inst/iMEM_i_185_n_1
    SLICE_X84Y84         LUT5 (Prop_lut5_I0_O)        0.124     5.888 f  iCPU/regfile_inst/iMEM_i_77/O
                         net (fo=1, routed)           0.667     6.555    iCPU/regfile_inst/iMEM_i_77_n_1
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124     6.679 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           1.200     7.878    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                 38.597    

Slack (MET) :             38.726ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.138ns  (logic 2.203ns (21.729%)  route 7.935ns (78.271%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.778    -2.389    iCPU/regfile_inst/clk0
    SLICE_X105Y84        FDRE                                         r  iCPU/regfile_inst/x6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.419    -1.970 f  iCPU/regfile_inst/x6_reg[2]/Q
                         net (fo=2, routed)           1.056    -0.914    iCPU/regfile_inst/x6_reg_n_1_[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.296    -0.618 f  iCPU/regfile_inst/iMEM_i_705/O
                         net (fo=1, routed)           0.000    -0.618    iCPU/regfile_inst/iMEM_i_705_n_1
    SLICE_X106Y82        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.401 f  iCPU/regfile_inst/iMEM_i_345/O
                         net (fo=1, routed)           0.647     0.246    iCPU/regfile_inst/iMEM_i_345_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.299     0.545 f  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=11, routed)          1.580     2.125    iCPU/regfile_inst/write_data[2]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124     2.249 r  iCPU/regfile_inst/iMEM_i_90/O
                         net (fo=85, routed)          1.495     3.744    iCPU/regfile_inst/iMEM_i_90_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038     4.907    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.150     5.057 f  iCPU/regfile_inst/iMEM_i_404/O
                         net (fo=2, routed)           0.473     5.530    iCPU/regfile_inst/iMEM_i_404_n_1
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.326     5.856 r  iCPU/regfile_inst/iMEM_i_159/O
                         net (fo=1, routed)           0.306     6.162    iCPU/regfile_inst/iMEM_i_159_n_1
    SLICE_X88Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.286 r  iCPU/regfile_inst/iMEM_i_57/O
                         net (fo=1, routed)           0.159     6.445    iCPU/regfile_inst/iMEM_i_57_n_1
    SLICE_X88Y84         LUT6 (Prop_lut6_I5_O)        0.124     6.569 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=8, routed)           1.180     7.749    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 38.726    

Slack (MET) :             38.732ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 1.851ns (18.268%)  route 8.282ns (81.732%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.778    -2.389    iCPU/regfile_inst/clk0
    SLICE_X105Y84        FDRE                                         r  iCPU/regfile_inst/x6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.419    -1.970 f  iCPU/regfile_inst/x6_reg[2]/Q
                         net (fo=2, routed)           1.056    -0.914    iCPU/regfile_inst/x6_reg_n_1_[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.296    -0.618 f  iCPU/regfile_inst/iMEM_i_705/O
                         net (fo=1, routed)           0.000    -0.618    iCPU/regfile_inst/iMEM_i_705_n_1
    SLICE_X106Y82        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.401 f  iCPU/regfile_inst/iMEM_i_345/O
                         net (fo=1, routed)           0.647     0.246    iCPU/regfile_inst/iMEM_i_345_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.299     0.545 f  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=11, routed)          1.580     2.125    iCPU/regfile_inst/write_data[2]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124     2.249 r  iCPU/regfile_inst/iMEM_i_90/O
                         net (fo=85, routed)          1.495     3.744    iCPU/regfile_inst/iMEM_i_90_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038     4.907    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.031 f  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=2, routed)           0.498     5.529    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X85Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.653 f  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=1, routed)           0.667     6.320    iCPU/regfile_inst/iMEM_i_67_n_1
    SLICE_X85Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.444 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=6, routed)           1.300     7.744    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                 38.732    

Slack (MET) :             38.858ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.006ns  (logic 2.178ns (21.766%)  route 7.828ns (78.234%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.778    -2.389    iCPU/regfile_inst/clk0
    SLICE_X105Y84        FDRE                                         r  iCPU/regfile_inst/x6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.419    -1.970 f  iCPU/regfile_inst/x6_reg[2]/Q
                         net (fo=2, routed)           1.056    -0.914    iCPU/regfile_inst/x6_reg_n_1_[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.296    -0.618 f  iCPU/regfile_inst/iMEM_i_705/O
                         net (fo=1, routed)           0.000    -0.618    iCPU/regfile_inst/iMEM_i_705_n_1
    SLICE_X106Y82        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.401 f  iCPU/regfile_inst/iMEM_i_345/O
                         net (fo=1, routed)           0.647     0.246    iCPU/regfile_inst/iMEM_i_345_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.299     0.545 f  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=11, routed)          1.580     2.125    iCPU/regfile_inst/write_data[2]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124     2.249 r  iCPU/regfile_inst/iMEM_i_90/O
                         net (fo=85, routed)          1.459     3.708    iCPU/regfile_inst/iMEM_i_90_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I3_O)        0.124     3.832 r  iCPU/regfile_inst/x1[14]_i_21/O
                         net (fo=3, routed)           0.772     4.605    iCPU/regfile_inst/x1[14]_i_21_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I2_O)        0.119     4.724 r  iCPU/regfile_inst/iMEM_i_386/O
                         net (fo=1, routed)           0.455     5.179    iCPU/regfile_inst/iMEM_i_386_n_1
    SLICE_X86Y86         LUT6 (Prop_lut6_I2_O)        0.332     5.511 r  iCPU/regfile_inst/iMEM_i_149/O
                         net (fo=1, routed)           0.407     5.918    iCPU/regfile_inst/iMEM_i_149_n_1
    SLICE_X88Y86         LUT5 (Prop_lut5_I4_O)        0.124     6.042 r  iCPU/regfile_inst/iMEM_i_53/O
                         net (fo=1, routed)           0.280     6.321    iCPU/regfile_inst/iMEM_i_53_n_1
    SLICE_X88Y86         LUT6 (Prop_lut6_I5_O)        0.124     6.445 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           1.172     7.617    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 38.858    

Slack (MET) :             38.892ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.897ns  (logic 1.510ns (15.258%)  route 8.387ns (84.742%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.854    -2.313    iCPU/regfile_inst/clk0
    SLICE_X108Y82        FDRE                                         r  iCPU/regfile_inst/x1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.518    -1.795 r  iCPU/regfile_inst/x1_reg[15]/Q
                         net (fo=2, routed)           0.956    -0.839    iCPU/regfile_inst/x1_reg_n_1_[15]
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.124    -0.715 r  iCPU/regfile_inst/pc_next_reg[15]_i_21/O
                         net (fo=1, routed)           0.763     0.049    iCPU/regfile_inst/pc_next_reg[15]_i_21_n_1
    SLICE_X107Y85        LUT6 (Prop_lut6_I5_O)        0.124     0.173 f  iCPU/regfile_inst/pc_next_reg[15]_i_12/O
                         net (fo=1, routed)           0.668     0.841    iCPU/regfile_inst/pc_next_reg[15]_i_12_n_1
    SLICE_X102Y86        LUT6 (Prop_lut6_I4_O)        0.124     0.965 f  iCPU/regfile_inst/pc_next_reg[15]_i_6/O
                         net (fo=8, routed)           1.807     2.772    iCPU/regfile_inst/pc_next_reg[15]_i_6_n_1
    SLICE_X80Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.896 f  iCPU/regfile_inst/iMEM_i_751/O
                         net (fo=4, routed)           1.064     3.960    iCPU/regfile_inst/iMEM_i_751_n_1
    SLICE_X82Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  iCPU/regfile_inst/iMEM_i_436/O
                         net (fo=2, routed)           0.761     4.845    iCPU/regfile_inst/iMEM_i_436_n_1
    SLICE_X82Y86         LUT6 (Prop_lut6_I3_O)        0.124     4.969 f  iCPU/regfile_inst/iMEM_i_201/O
                         net (fo=2, routed)           0.568     5.537    iCPU/regfile_inst/iMEM_i_201_n_1
    SLICE_X87Y84         LUT5 (Prop_lut5_I0_O)        0.124     5.661 f  iCPU/regfile_inst/iMEM_i_87/O
                         net (fo=1, routed)           0.407     6.068    iCPU/regfile_inst/iMEM_i_87_n_1
    SLICE_X87Y84         LUT6 (Prop_lut6_I3_O)        0.124     6.192 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=17, routed)          1.392     7.584    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 38.892    

Slack (MET) :             38.940ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 1.510ns (15.325%)  route 8.343ns (84.675%))
  Logic Levels:           8  (LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 47.093 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.854    -2.313    iCPU/regfile_inst/clk0
    SLICE_X108Y82        FDRE                                         r  iCPU/regfile_inst/x1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.518    -1.795 r  iCPU/regfile_inst/x1_reg[15]/Q
                         net (fo=2, routed)           0.956    -0.839    iCPU/regfile_inst/x1_reg_n_1_[15]
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.124    -0.715 r  iCPU/regfile_inst/pc_next_reg[15]_i_21/O
                         net (fo=1, routed)           0.763     0.049    iCPU/regfile_inst/pc_next_reg[15]_i_21_n_1
    SLICE_X107Y85        LUT6 (Prop_lut6_I5_O)        0.124     0.173 f  iCPU/regfile_inst/pc_next_reg[15]_i_12/O
                         net (fo=1, routed)           0.668     0.841    iCPU/regfile_inst/pc_next_reg[15]_i_12_n_1
    SLICE_X102Y86        LUT6 (Prop_lut6_I4_O)        0.124     0.965 f  iCPU/regfile_inst/pc_next_reg[15]_i_6/O
                         net (fo=8, routed)           1.807     2.772    iCPU/regfile_inst/pc_next_reg[15]_i_6_n_1
    SLICE_X80Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.896 f  iCPU/regfile_inst/iMEM_i_751/O
                         net (fo=4, routed)           1.064     3.960    iCPU/regfile_inst/iMEM_i_751_n_1
    SLICE_X82Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  iCPU/regfile_inst/iMEM_i_436/O
                         net (fo=2, routed)           0.819     4.903    iCPU/regfile_inst/iMEM_i_436_n_1
    SLICE_X82Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.027 f  iCPU/regfile_inst/iMEM_i_185/O
                         net (fo=2, routed)           0.736     5.764    iCPU/regfile_inst/iMEM_i_185_n_1
    SLICE_X84Y84         LUT5 (Prop_lut5_I0_O)        0.124     5.888 f  iCPU/regfile_inst/iMEM_i_77/O
                         net (fo=1, routed)           0.667     6.555    iCPU/regfile_inst/iMEM_i_77_n_1
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124     6.679 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           0.862     7.540    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.642    47.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.271    
                         clock uncertainty           -0.225    47.046    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.480    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.480    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                 38.940    

Slack (MET) :             38.943ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 2.203ns (22.194%)  route 7.723ns (77.806%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 47.093 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.778    -2.389    iCPU/regfile_inst/clk0
    SLICE_X105Y84        FDRE                                         r  iCPU/regfile_inst/x6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.419    -1.970 f  iCPU/regfile_inst/x6_reg[2]/Q
                         net (fo=2, routed)           1.056    -0.914    iCPU/regfile_inst/x6_reg_n_1_[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.296    -0.618 f  iCPU/regfile_inst/iMEM_i_705/O
                         net (fo=1, routed)           0.000    -0.618    iCPU/regfile_inst/iMEM_i_705_n_1
    SLICE_X106Y82        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.401 f  iCPU/regfile_inst/iMEM_i_345/O
                         net (fo=1, routed)           0.647     0.246    iCPU/regfile_inst/iMEM_i_345_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.299     0.545 f  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=11, routed)          1.580     2.125    iCPU/regfile_inst/write_data[2]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124     2.249 r  iCPU/regfile_inst/iMEM_i_90/O
                         net (fo=85, routed)          1.495     3.744    iCPU/regfile_inst/iMEM_i_90_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038     4.907    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.150     5.057 f  iCPU/regfile_inst/iMEM_i_404/O
                         net (fo=2, routed)           0.428     5.485    iCPU/regfile_inst/iMEM_i_404_n_1
    SLICE_X87Y85         LUT5 (Prop_lut5_I3_O)        0.326     5.811 r  iCPU/regfile_inst/iMEM_i_165/O
                         net (fo=1, routed)           0.284     6.095    iCPU/regfile_inst/iMEM_i_165_n_1
    SLICE_X89Y85         LUT6 (Prop_lut6_I5_O)        0.124     6.219 r  iCPU/regfile_inst/iMEM_i_61/O
                         net (fo=1, routed)           0.290     6.509    iCPU/regfile_inst/iMEM_i_61_n_1
    SLICE_X89Y84         LUT6 (Prop_lut6_I5_O)        0.124     6.633 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=8, routed)           0.904     7.537    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.642    47.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.271    
                         clock uncertainty           -0.225    47.046    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.480    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.480    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 38.943    

Slack (MET) :             38.948ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 1.510ns (15.345%)  route 8.331ns (84.655%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.313ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.854    -2.313    iCPU/regfile_inst/clk0
    SLICE_X108Y82        FDRE                                         r  iCPU/regfile_inst/x1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.518    -1.795 r  iCPU/regfile_inst/x1_reg[15]/Q
                         net (fo=2, routed)           0.956    -0.839    iCPU/regfile_inst/x1_reg_n_1_[15]
    SLICE_X107Y84        LUT6 (Prop_lut6_I0_O)        0.124    -0.715 r  iCPU/regfile_inst/pc_next_reg[15]_i_21/O
                         net (fo=1, routed)           0.763     0.049    iCPU/regfile_inst/pc_next_reg[15]_i_21_n_1
    SLICE_X107Y85        LUT6 (Prop_lut6_I5_O)        0.124     0.173 f  iCPU/regfile_inst/pc_next_reg[15]_i_12/O
                         net (fo=1, routed)           0.668     0.841    iCPU/regfile_inst/pc_next_reg[15]_i_12_n_1
    SLICE_X102Y86        LUT6 (Prop_lut6_I4_O)        0.124     0.965 f  iCPU/regfile_inst/pc_next_reg[15]_i_6/O
                         net (fo=8, routed)           1.807     2.772    iCPU/regfile_inst/pc_next_reg[15]_i_6_n_1
    SLICE_X80Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.896 f  iCPU/regfile_inst/iMEM_i_751/O
                         net (fo=4, routed)           1.064     3.960    iCPU/regfile_inst/iMEM_i_751_n_1
    SLICE_X82Y89         LUT5 (Prop_lut5_I4_O)        0.124     4.084 f  iCPU/regfile_inst/iMEM_i_436/O
                         net (fo=2, routed)           0.819     4.903    iCPU/regfile_inst/iMEM_i_436_n_1
    SLICE_X82Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.027 f  iCPU/regfile_inst/iMEM_i_185/O
                         net (fo=2, routed)           0.646     5.674    iCPU/regfile_inst/iMEM_i_185_n_1
    SLICE_X83Y83         LUT6 (Prop_lut6_I4_O)        0.124     5.798 f  iCPU/regfile_inst/iMEM_i_72/O
                         net (fo=1, routed)           0.492     6.289    iCPU/regfile_inst/iMEM_i_72_n_1
    SLICE_X85Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=6, routed)           1.114     7.528    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 38.948    

Slack (MET) :             38.962ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.840ns  (logic 1.862ns (18.923%)  route 7.978ns (81.077%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 47.093 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.846    -2.321    iCPU/regfile_inst/clk0
    SLICE_X108Y77        FDRE                                         r  iCPU/regfile_inst/x17_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y77        FDRE (Prop_fdre_C_Q)         0.518    -1.803 r  iCPU/regfile_inst/x17_reg[3]/Q
                         net (fo=2, routed)           1.007    -0.796    iCPU/regfile_inst/x17_reg_n_1_[3]
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.124    -0.672 r  iCPU/regfile_inst/pc_next_reg[3]_i_17/O
                         net (fo=1, routed)           0.897     0.225    iCPU/regfile_inst/pc_next_reg[3]_i_17_n_1
    SLICE_X104Y77        LUT6 (Prop_lut6_I5_O)        0.124     0.349 f  iCPU/regfile_inst/pc_next_reg[3]_i_12/O
                         net (fo=1, routed)           0.611     0.960    iCPU/regfile_inst/pc_next_reg[3]_i_12_n_1
    SLICE_X101Y80        LUT6 (Prop_lut6_I0_O)        0.124     1.084 r  iCPU/regfile_inst/pc_next_reg[3]_i_6/O
                         net (fo=10, routed)          1.396     2.480    iCPU/regfile_inst/pc_next_reg[3]_i_6_n_1
    SLICE_X83Y87         LUT3 (Prop_lut3_I0_O)        0.150     2.630 f  iCPU/regfile_inst/iMEM_i_814/O
                         net (fo=1, routed)           0.864     3.493    iCPU/regfile_inst/iMEM_i_814_n_1
    SLICE_X83Y87         LUT6 (Prop_lut6_I0_O)        0.326     3.819 f  iCPU/regfile_inst/iMEM_i_779/O
                         net (fo=2, routed)           0.644     4.464    iCPU/regfile_inst/iMEM_i_779_n_1
    SLICE_X83Y86         LUT5 (Prop_lut5_I0_O)        0.124     4.588 f  iCPU/regfile_inst/iMEM_i_471/O
                         net (fo=2, routed)           0.493     5.081    iCPU/regfile_inst/iMEM_i_471_n_1
    SLICE_X83Y84         LUT5 (Prop_lut5_I3_O)        0.124     5.205 f  iCPU/regfile_inst/iMEM_i_218/O
                         net (fo=1, routed)           0.586     5.791    iCPU/regfile_inst/iMEM_i_218_n_1
    SLICE_X84Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.915 r  iCPU/regfile_inst/iMEM_i_91/O
                         net (fo=1, routed)           0.292     6.207    iCPU/regfile_inst/iMEM_i_91_n_1
    SLICE_X85Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.331 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=20, routed)          1.187     7.519    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.642    47.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.271    
                         clock uncertainty           -0.225    47.046    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.480    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.480    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                 38.962    

Slack (MET) :             38.977ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.888ns  (logic 1.975ns (19.975%)  route 7.913ns (80.025%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.778    -2.389    iCPU/regfile_inst/clk0
    SLICE_X105Y84        FDRE                                         r  iCPU/regfile_inst/x6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.419    -1.970 f  iCPU/regfile_inst/x6_reg[2]/Q
                         net (fo=2, routed)           1.056    -0.914    iCPU/regfile_inst/x6_reg_n_1_[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.296    -0.618 f  iCPU/regfile_inst/iMEM_i_705/O
                         net (fo=1, routed)           0.000    -0.618    iCPU/regfile_inst/iMEM_i_705_n_1
    SLICE_X106Y82        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.401 f  iCPU/regfile_inst/iMEM_i_345/O
                         net (fo=1, routed)           0.647     0.246    iCPU/regfile_inst/iMEM_i_345_n_1
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.299     0.545 f  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=11, routed)          1.580     2.125    iCPU/regfile_inst/write_data[2]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124     2.249 r  iCPU/regfile_inst/iMEM_i_90/O
                         net (fo=85, routed)          1.495     3.744    iCPU/regfile_inst/iMEM_i_90_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.868 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038     4.907    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.031 f  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=2, routed)           0.308     5.339    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.463 r  iCPU/regfile_inst/iMEM_i_171/O
                         net (fo=1, routed)           0.407     5.870    iCPU/regfile_inst/iMEM_i_171_n_1
    SLICE_X88Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.994 r  iCPU/regfile_inst/iMEM_i_65/O
                         net (fo=1, routed)           0.636     6.630    iCPU/regfile_inst/iMEM_i_65_n_1
    SLICE_X89Y84         LUT6 (Prop_lut6_I5_O)        0.124     6.754 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=8, routed)           0.744     7.499    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 38.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.990ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x30_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.884ns  (logic 0.358ns (40.515%)  route 0.526ns (59.485%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.854ns = ( 99.146 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.596    99.146    iCPU/regfile_inst/clk0
    SLICE_X93Y78         FDRE                                         r  iCPU/regfile_inst/x30_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.141    99.287 r  iCPU/regfile_inst/x30_reg[11]/Q
                         net (fo=2, routed)           0.099    99.386    iCPU/regfile_inst/x30_reg_n_1_[11]
    SLICE_X92Y78         LUT6 (Prop_lut6_I1_O)        0.045    99.431 r  iCPU/regfile_inst/iMEM_i_637/O
                         net (fo=1, routed)           0.000    99.431    iCPU/regfile_inst/iMEM_i_637_n_1
    SLICE_X92Y78         MUXF7 (Prop_muxf7_I1_O)      0.064    99.495 r  iCPU/regfile_inst/iMEM_i_303/O
                         net (fo=1, routed)           0.150    99.646    iCPU/regfile_inst/iMEM_i_303_n_1
    SLICE_X92Y79         LUT6 (Prop_lut6_I1_O)        0.108    99.754 r  iCPU/regfile_inst/iMEM_i_112/O
                         net (fo=4, routed)           0.276   100.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         100.029    
  -------------------------------------------------------------------
                         slack                                 49.990    

Slack (MET) :             49.992ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x30_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.881ns  (logic 0.359ns (40.766%)  route 0.522ns (59.234%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 99.155 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.605    99.155    iCPU/regfile_inst/clk0
    SLICE_X93Y92         FDRE                                         r  iCPU/regfile_inst/x30_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y92         FDRE (Prop_fdre_C_Q)         0.141    99.296 r  iCPU/regfile_inst/x30_reg[28]/Q
                         net (fo=2, routed)           0.147    99.443    iCPU/regfile_inst/x30_reg_n_1_[28]
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.045    99.488 r  iCPU/regfile_inst/iMEM_i_499/O
                         net (fo=1, routed)           0.000    99.488    iCPU/regfile_inst/iMEM_i_499_n_1
    SLICE_X93Y93         MUXF7 (Prop_muxf7_I1_O)      0.065    99.553 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=1, routed)           0.109    99.662    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X93Y92         LUT6 (Prop_lut6_I0_O)        0.108    99.770 r  iCPU/regfile_inst/iMEM_i_95/O
                         net (fo=4, routed)           0.266   100.035    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         100.035    
  -------------------------------------------------------------------
                         slack                                 49.992    

Slack (MET) :             50.030ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x19_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.950ns  (logic 0.356ns (37.486%)  route 0.594ns (62.514%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 99.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.570    99.120    iCPU/regfile_inst/clk0
    SLICE_X83Y75         FDRE                                         r  iCPU/regfile_inst/x19_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141    99.261 r  iCPU/regfile_inst/x19_reg[4]/Q
                         net (fo=2, routed)           0.108    99.369    iCPU/regfile_inst/x19_reg_n_1_[4]
    SLICE_X85Y75         LUT6 (Prop_lut6_I0_O)        0.045    99.414 r  iCPU/regfile_inst/iMEM_i_330/O
                         net (fo=2, routed)           0.000    99.414    iCPU/regfile_inst/iMEM_i_330_n_1
    SLICE_X85Y75         MUXF7 (Prop_muxf7_I0_O)      0.062    99.476 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=1, routed)           0.140    99.616    iCPU/regfile_inst/iMEM_i_119_n_1
    SLICE_X85Y76         LUT6 (Prop_lut6_I0_O)        0.108    99.724 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=8, routed)           0.346   100.069    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         100.069    
  -------------------------------------------------------------------
                         slack                                 50.030    

Slack (MET) :             50.033ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.356ns (37.601%)  route 0.591ns (62.399%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.575    99.125    iCPU/regfile_inst/clk0
    SLICE_X88Y80         FDRE                                         r  iCPU/regfile_inst/x1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.141    99.266 r  iCPU/regfile_inst/x1_reg[9]/Q
                         net (fo=2, routed)           0.118    99.384    iCPU/regfile_inst/x1_reg_n_1_[9]
    SLICE_X89Y79         LUT5 (Prop_lut5_I3_O)        0.045    99.429 r  iCPU/regfile_inst/iMEM_i_656/O
                         net (fo=1, routed)           0.000    99.429    iCPU/regfile_inst/iMEM_i_656_n_1
    SLICE_X89Y79         MUXF7 (Prop_muxf7_I0_O)      0.062    99.491 r  iCPU/regfile_inst/iMEM_i_313/O
                         net (fo=1, routed)           0.118    99.609    iCPU/regfile_inst/iMEM_i_313_n_1
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.108    99.717 r  iCPU/regfile_inst/iMEM_i_114/O
                         net (fo=2, routed)           0.355   100.072    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         100.072    
  -------------------------------------------------------------------
                         slack                                 50.033    

Slack (MET) :             50.034ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x9_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.921ns  (logic 0.356ns (38.644%)  route 0.565ns (61.356%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.606    99.156    iCPU/regfile_inst/clk0
    SLICE_X91Y95         FDRE                                         r  iCPU/regfile_inst/x9_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDRE (Prop_fdre_C_Q)         0.141    99.297 r  iCPU/regfile_inst/x9_reg[30]/Q
                         net (fo=2, routed)           0.113    99.410    iCPU/regfile_inst/x9_reg_n_1_[30]
    SLICE_X91Y94         LUT6 (Prop_lut6_I3_O)        0.045    99.455 r  iCPU/regfile_inst/iMEM_i_486/O
                         net (fo=1, routed)           0.000    99.455    iCPU/regfile_inst/iMEM_i_486_n_1
    SLICE_X91Y94         MUXF7 (Prop_muxf7_I0_O)      0.062    99.517 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=1, routed)           0.193    99.710    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X90Y94         LUT6 (Prop_lut6_I3_O)        0.108    99.818 r  iCPU/regfile_inst/iMEM_i_93/O
                         net (fo=4, routed)           0.259   100.077    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[14]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         100.077    
  -------------------------------------------------------------------
                         slack                                 50.034    

Slack (MET) :             50.045ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x18_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.955ns  (logic 0.356ns (37.282%)  route 0.599ns (62.718%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns = ( 99.133 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.583    99.133    iCPU/regfile_inst/clk0
    SLICE_X88Y94         FDRE                                         r  iCPU/regfile_inst/x18_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.141    99.274 r  iCPU/regfile_inst/x18_reg[25]/Q
                         net (fo=2, routed)           0.121    99.395    iCPU/regfile_inst/x18_reg_n_1_[25]
    SLICE_X89Y92         LUT6 (Prop_lut6_I1_O)        0.045    99.440 r  iCPU/regfile_inst/iMEM_i_522/O
                         net (fo=1, routed)           0.000    99.440    iCPU/regfile_inst/iMEM_i_522_n_1
    SLICE_X89Y92         MUXF7 (Prop_muxf7_I0_O)      0.062    99.502 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=1, routed)           0.246    99.749    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X90Y92         LUT6 (Prop_lut6_I0_O)        0.108    99.857 r  iCPU/regfile_inst/iMEM_i_98/O
                         net (fo=2, routed)           0.231   100.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         100.088    
  -------------------------------------------------------------------
                         slack                                 50.045    

Slack (MET) :             50.053ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x24_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.936ns  (logic 0.356ns (38.043%)  route 0.580ns (61.957%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.606    99.156    iCPU/regfile_inst/clk0
    SLICE_X93Y94         FDRE                                         r  iCPU/regfile_inst/x24_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.141    99.297 r  iCPU/regfile_inst/x24_reg[13]/Q
                         net (fo=2, routed)           0.122    99.419    iCPU/regfile_inst/x24_reg_n_1_[13]
    SLICE_X92Y93         LUT6 (Prop_lut6_I5_O)        0.045    99.464 r  iCPU/regfile_inst/iMEM_i_618/O
                         net (fo=1, routed)           0.000    99.464    iCPU/regfile_inst/iMEM_i_618_n_1
    SLICE_X92Y93         MUXF7 (Prop_muxf7_I0_O)      0.062    99.526 r  iCPU/regfile_inst/iMEM_i_294/O
                         net (fo=1, routed)           0.115    99.641    iCPU/regfile_inst/iMEM_i_294_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I0_O)        0.108    99.749 r  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           0.342   100.092    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[13]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         100.092    
  -------------------------------------------------------------------
                         slack                                 50.053    

Slack (MET) :             50.078ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x14_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.964ns  (logic 0.358ns (37.149%)  route 0.606ns (62.851%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 99.158 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.608    99.158    iCPU/regfile_inst/clk0
    SLICE_X99Y93         FDRE                                         r  iCPU/regfile_inst/x14_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y93         FDRE (Prop_fdre_C_Q)         0.141    99.299 r  iCPU/regfile_inst/x14_reg[23]/Q
                         net (fo=2, routed)           0.099    99.398    iCPU/regfile_inst/x14_reg_n_1_[23]
    SLICE_X98Y93         LUT6 (Prop_lut6_I1_O)        0.045    99.443 r  iCPU/regfile_inst/iMEM_i_543/O
                         net (fo=1, routed)           0.000    99.443    iCPU/regfile_inst/iMEM_i_543_n_1
    SLICE_X98Y93         MUXF7 (Prop_muxf7_I1_O)      0.064    99.507 r  iCPU/regfile_inst/iMEM_i_256/O
                         net (fo=1, routed)           0.111    99.618    iCPU/regfile_inst/iMEM_i_256_n_1
    SLICE_X99Y94         LUT6 (Prop_lut6_I3_O)        0.108    99.726 r  iCPU/regfile_inst/iMEM_i_100/O
                         net (fo=3, routed)           0.396   100.121    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         100.121    
  -------------------------------------------------------------------
                         slack                                 50.078    

Slack (MET) :             50.080ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x23_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.966ns  (logic 0.381ns (39.427%)  route 0.585ns (60.573%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 99.157 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.607    99.157    iCPU/regfile_inst/clk0
    SLICE_X96Y96         FDRE                                         r  iCPU/regfile_inst/x23_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y96         FDRE (Prop_fdre_C_Q)         0.164    99.321 r  iCPU/regfile_inst/x23_reg[24]/Q
                         net (fo=2, routed)           0.124    99.445    iCPU/regfile_inst/x23_reg_n_1_[24]
    SLICE_X96Y95         LUT6 (Prop_lut6_I0_O)        0.045    99.490 r  iCPU/regfile_inst/iMEM_i_531/O
                         net (fo=1, routed)           0.000    99.490    iCPU/regfile_inst/iMEM_i_531_n_1
    SLICE_X96Y95         MUXF7 (Prop_muxf7_I1_O)      0.064    99.554 r  iCPU/regfile_inst/iMEM_i_250/O
                         net (fo=1, routed)           0.102    99.656    iCPU/regfile_inst/iMEM_i_250_n_1
    SLICE_X94Y95         LUT6 (Prop_lut6_I0_O)        0.108    99.764 r  iCPU/regfile_inst/iMEM_i_99/O
                         net (fo=4, routed)           0.359   100.123    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[8]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         100.123    
  -------------------------------------------------------------------
                         slack                                 50.080    

Slack (MET) :             50.081ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x14_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.969ns  (logic 0.358ns (36.960%)  route 0.611ns (63.040%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 99.156 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.606    99.156    iCPU/regfile_inst/clk0
    SLICE_X97Y92         FDRE                                         r  iCPU/regfile_inst/x14_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y92         FDRE (Prop_fdre_C_Q)         0.141    99.297 r  iCPU/regfile_inst/x14_reg[18]/Q
                         net (fo=2, routed)           0.099    99.396    iCPU/regfile_inst/x14_reg_n_1_[18]
    SLICE_X96Y92         LUT6 (Prop_lut6_I1_O)        0.045    99.441 r  iCPU/regfile_inst/iMEM_i_583/O
                         net (fo=1, routed)           0.000    99.441    iCPU/regfile_inst/iMEM_i_583_n_1
    SLICE_X96Y92         MUXF7 (Prop_muxf7_I1_O)      0.064    99.505 r  iCPU/regfile_inst/iMEM_i_276/O
                         net (fo=1, routed)           0.114    99.619    iCPU/regfile_inst/iMEM_i_276_n_1
    SLICE_X97Y90         LUT6 (Prop_lut6_I3_O)        0.108    99.727 r  iCPU/regfile_inst/iMEM_i_105/O
                         net (fo=3, routed)           0.397   100.124    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         100.124    
  -------------------------------------------------------------------
                         slack                                 50.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.167ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.655ns  (logic 4.066ns (29.777%)  route 9.589ns (70.223%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.736    27.843    iCPU/regfile_inst/douta[21]
    SLICE_X106Y77        LUT6 (Prop_lut6_I2_O)        0.124    27.967 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.000    27.967    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X106Y77        MUXF7 (Prop_muxf7_I1_O)      0.217    28.184 f  iCPU/regfile_inst/iMEM_i_338/O
                         net (fo=1, routed)           0.888    29.072    iCPU/regfile_inst/iMEM_i_338_n_1
    SLICE_X104Y77        LUT6 (Prop_lut6_I0_O)        0.299    29.371 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=19, routed)          1.309    30.679    iCPU/regfile_inst/write_data[3]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124    30.803 r  iCPU/regfile_inst/pc_next_reg[3]_i_7/O
                         net (fo=88, routed)          1.500    32.303    iCPU/regfile_inst/pc_next_reg[3]_i_7_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I4_O)        0.124    32.427 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038    33.465    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.150    33.615 f  iCPU/regfile_inst/iMEM_i_404/O
                         net (fo=2, routed)           0.473    34.089    iCPU/regfile_inst/iMEM_i_404_n_1
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.326    34.415 r  iCPU/regfile_inst/iMEM_i_159/O
                         net (fo=1, routed)           0.306    34.721    iCPU/regfile_inst/iMEM_i_159_n_1
    SLICE_X88Y84         LUT5 (Prop_lut5_I4_O)        0.124    34.845 r  iCPU/regfile_inst/iMEM_i_57/O
                         net (fo=1, routed)           0.159    35.004    iCPU/regfile_inst/iMEM_i_57_n_1
    SLICE_X88Y84         LUT6 (Prop_lut6_I5_O)        0.124    35.128 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=8, routed)           1.180    36.308    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -36.308    
  -------------------------------------------------------------------
                         slack                                 10.167    

Slack (MET) :             10.173ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.649ns  (logic 3.714ns (27.210%)  route 9.935ns (72.790%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.736    27.843    iCPU/regfile_inst/douta[21]
    SLICE_X106Y77        LUT6 (Prop_lut6_I2_O)        0.124    27.967 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.000    27.967    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X106Y77        MUXF7 (Prop_muxf7_I1_O)      0.217    28.184 f  iCPU/regfile_inst/iMEM_i_338/O
                         net (fo=1, routed)           0.888    29.072    iCPU/regfile_inst/iMEM_i_338_n_1
    SLICE_X104Y77        LUT6 (Prop_lut6_I0_O)        0.299    29.371 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=19, routed)          1.309    30.679    iCPU/regfile_inst/write_data[3]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124    30.803 r  iCPU/regfile_inst/pc_next_reg[3]_i_7/O
                         net (fo=88, routed)          1.500    32.303    iCPU/regfile_inst/pc_next_reg[3]_i_7_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I4_O)        0.124    32.427 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038    33.465    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I2_O)        0.124    33.589 f  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=2, routed)           0.498    34.088    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X85Y83         LUT5 (Prop_lut5_I3_O)        0.124    34.212 f  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=1, routed)           0.667    34.879    iCPU/regfile_inst/iMEM_i_67_n_1
    SLICE_X85Y83         LUT6 (Prop_lut6_I2_O)        0.124    35.003 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=6, routed)           1.300    36.303    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -36.303    
  -------------------------------------------------------------------
                         slack                                 10.173    

Slack (MET) :             10.244ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.578ns  (logic 4.041ns (29.761%)  route 9.537ns (70.239%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.736    27.843    iCPU/regfile_inst/douta[21]
    SLICE_X106Y77        LUT6 (Prop_lut6_I2_O)        0.124    27.967 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.000    27.967    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X106Y77        MUXF7 (Prop_muxf7_I1_O)      0.217    28.184 f  iCPU/regfile_inst/iMEM_i_338/O
                         net (fo=1, routed)           0.888    29.072    iCPU/regfile_inst/iMEM_i_338_n_1
    SLICE_X104Y77        LUT6 (Prop_lut6_I0_O)        0.299    29.371 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=19, routed)          1.309    30.679    iCPU/regfile_inst/write_data[3]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124    30.803 r  iCPU/regfile_inst/pc_next_reg[3]_i_7/O
                         net (fo=88, routed)          1.519    32.322    iCPU/regfile_inst/pc_next_reg[3]_i_7_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.124    32.446 r  iCPU/regfile_inst/x1[14]_i_21/O
                         net (fo=3, routed)           0.772    33.219    iCPU/regfile_inst/x1[14]_i_21_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I2_O)        0.119    33.338 r  iCPU/regfile_inst/iMEM_i_386/O
                         net (fo=1, routed)           0.455    33.793    iCPU/regfile_inst/iMEM_i_386_n_1
    SLICE_X86Y86         LUT6 (Prop_lut6_I2_O)        0.332    34.125 r  iCPU/regfile_inst/iMEM_i_149/O
                         net (fo=1, routed)           0.407    34.532    iCPU/regfile_inst/iMEM_i_149_n_1
    SLICE_X88Y86         LUT5 (Prop_lut5_I4_O)        0.124    34.656 r  iCPU/regfile_inst/iMEM_i_53/O
                         net (fo=1, routed)           0.280    34.935    iCPU/regfile_inst/iMEM_i_53_n_1
    SLICE_X88Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.059 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           1.172    36.231    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -36.231    
  -------------------------------------------------------------------
                         slack                                 10.244    

Slack (MET) :             10.284ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.538ns  (logic 3.698ns (27.316%)  route 9.840ns (72.684%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.668    27.776    iCPU/regfile_inst/douta[16]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.124    27.900 r  iCPU/regfile_inst/pc_next_reg[26]_i_17/O
                         net (fo=1, routed)           0.929    28.828    iCPU/regfile_inst/pc_next_reg[26]_i_17_n_1
    SLICE_X105Y91        LUT6 (Prop_lut6_I5_O)        0.124    28.952 f  iCPU/regfile_inst/pc_next_reg[26]_i_7/O
                         net (fo=1, routed)           0.775    29.727    iCPU/regfile_inst/pc_next_reg[26]_i_7_n_1
    SLICE_X97Y91         LUT6 (Prop_lut6_I0_O)        0.124    29.851 r  iCPU/regfile_inst/pc_next_reg[26]_i_3/O
                         net (fo=9, routed)           1.440    31.292    iCPU/regfile_inst/pc_next_reg[26]_i_3_n_1
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124    31.416 r  iCPU/regfile_inst/iMEM_i_743/O
                         net (fo=3, routed)           0.988    32.404    iCPU/regfile_inst/iMEM_i_743_n_1
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.152    32.556 f  iCPU/regfile_inst/iMEM_i_447/O
                         net (fo=3, routed)           0.590    33.146    iCPU/regfile_inst/iMEM_i_447_n_1
    SLICE_X81Y86         LUT6 (Prop_lut6_I4_O)        0.348    33.494 f  iCPU/regfile_inst/iMEM_i_194/O
                         net (fo=1, routed)           0.583    34.077    iCPU/regfile_inst/iMEM_i_194_n_1
    SLICE_X84Y84         LUT5 (Prop_lut5_I3_O)        0.124    34.201 f  iCPU/regfile_inst/iMEM_i_77/O
                         net (fo=1, routed)           0.667    34.867    iCPU/regfile_inst/iMEM_i_77_n_1
    SLICE_X84Y84         LUT6 (Prop_lut6_I2_O)        0.124    34.991 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           1.200    36.191    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -36.191    
  -------------------------------------------------------------------
                         slack                                 10.284    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.500ns  (logic 3.822ns (28.311%)  route 9.678ns (71.689%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.668    27.776    iCPU/regfile_inst/douta[16]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.124    27.900 r  iCPU/regfile_inst/pc_next_reg[26]_i_17/O
                         net (fo=1, routed)           0.929    28.828    iCPU/regfile_inst/pc_next_reg[26]_i_17_n_1
    SLICE_X105Y91        LUT6 (Prop_lut6_I5_O)        0.124    28.952 f  iCPU/regfile_inst/pc_next_reg[26]_i_7/O
                         net (fo=1, routed)           0.775    29.727    iCPU/regfile_inst/pc_next_reg[26]_i_7_n_1
    SLICE_X97Y91         LUT6 (Prop_lut6_I0_O)        0.124    29.851 r  iCPU/regfile_inst/pc_next_reg[26]_i_3/O
                         net (fo=9, routed)           1.440    31.292    iCPU/regfile_inst/pc_next_reg[26]_i_3_n_1
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124    31.416 r  iCPU/regfile_inst/iMEM_i_743/O
                         net (fo=3, routed)           0.988    32.404    iCPU/regfile_inst/iMEM_i_743_n_1
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.152    32.556 f  iCPU/regfile_inst/iMEM_i_447/O
                         net (fo=3, routed)           0.678    33.233    iCPU/regfile_inst/iMEM_i_447_n_1
    SLICE_X81Y85         LUT6 (Prop_lut6_I3_O)        0.348    33.581 f  iCPU/regfile_inst/iMEM_i_213/O
                         net (fo=2, routed)           0.308    33.890    iCPU/regfile_inst/iMEM_i_213_n_1
    SLICE_X85Y85         LUT6 (Prop_lut6_I2_O)        0.124    34.014 r  iCPU/regfile_inst/pc_next_reg[3]_i_8/O
                         net (fo=1, routed)           0.151    34.165    iCPU/regfile_inst/pc_next_reg[3]_i_8_n_1
    SLICE_X85Y85         LUT6 (Prop_lut6_I0_O)        0.124    34.289 r  iCPU/regfile_inst/pc_next_reg[3]_i_4/O
                         net (fo=1, routed)           0.433    34.722    iCPU/regfile_inst/pc_next_reg[3]_i_4_n_1
    SLICE_X85Y85         LUT6 (Prop_lut6_I1_O)        0.124    34.846 r  iCPU/regfile_inst/pc_next_reg[3]_i_2/O
                         net (fo=14, routed)          1.308    36.154    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -36.154    
  -------------------------------------------------------------------
                         slack                                 10.322    

Slack (MET) :             10.373ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.449ns  (logic 3.698ns (27.496%)  route 9.751ns (72.504%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.668    27.776    iCPU/regfile_inst/douta[16]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.124    27.900 r  iCPU/regfile_inst/pc_next_reg[26]_i_17/O
                         net (fo=1, routed)           0.929    28.828    iCPU/regfile_inst/pc_next_reg[26]_i_17_n_1
    SLICE_X105Y91        LUT6 (Prop_lut6_I5_O)        0.124    28.952 f  iCPU/regfile_inst/pc_next_reg[26]_i_7/O
                         net (fo=1, routed)           0.775    29.727    iCPU/regfile_inst/pc_next_reg[26]_i_7_n_1
    SLICE_X97Y91         LUT6 (Prop_lut6_I0_O)        0.124    29.851 r  iCPU/regfile_inst/pc_next_reg[26]_i_3/O
                         net (fo=9, routed)           1.440    31.292    iCPU/regfile_inst/pc_next_reg[26]_i_3_n_1
    SLICE_X84Y86         LUT3 (Prop_lut3_I2_O)        0.124    31.416 r  iCPU/regfile_inst/iMEM_i_743/O
                         net (fo=3, routed)           0.988    32.404    iCPU/regfile_inst/iMEM_i_743_n_1
    SLICE_X82Y84         LUT3 (Prop_lut3_I0_O)        0.152    32.556 f  iCPU/regfile_inst/iMEM_i_447/O
                         net (fo=3, routed)           0.678    33.233    iCPU/regfile_inst/iMEM_i_447_n_1
    SLICE_X81Y85         LUT6 (Prop_lut6_I3_O)        0.348    33.581 f  iCPU/regfile_inst/iMEM_i_213/O
                         net (fo=2, routed)           0.474    34.056    iCPU/regfile_inst/iMEM_i_213_n_1
    SLICE_X87Y84         LUT5 (Prop_lut5_I3_O)        0.124    34.180 f  iCPU/regfile_inst/iMEM_i_87/O
                         net (fo=1, routed)           0.407    34.587    iCPU/regfile_inst/iMEM_i_87_n_1
    SLICE_X87Y84         LUT6 (Prop_lut6_I3_O)        0.124    34.711 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=17, routed)          1.392    36.103    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -36.103    
  -------------------------------------------------------------------
                         slack                                 10.373    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.443ns  (logic 4.066ns (30.247%)  route 9.377ns (69.753%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 47.093 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.736    27.843    iCPU/regfile_inst/douta[21]
    SLICE_X106Y77        LUT6 (Prop_lut6_I2_O)        0.124    27.967 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.000    27.967    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X106Y77        MUXF7 (Prop_muxf7_I1_O)      0.217    28.184 f  iCPU/regfile_inst/iMEM_i_338/O
                         net (fo=1, routed)           0.888    29.072    iCPU/regfile_inst/iMEM_i_338_n_1
    SLICE_X104Y77        LUT6 (Prop_lut6_I0_O)        0.299    29.371 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=19, routed)          1.309    30.679    iCPU/regfile_inst/write_data[3]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124    30.803 r  iCPU/regfile_inst/pc_next_reg[3]_i_7/O
                         net (fo=88, routed)          1.500    32.303    iCPU/regfile_inst/pc_next_reg[3]_i_7_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I4_O)        0.124    32.427 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038    33.465    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.150    33.615 f  iCPU/regfile_inst/iMEM_i_404/O
                         net (fo=2, routed)           0.428    34.044    iCPU/regfile_inst/iMEM_i_404_n_1
    SLICE_X87Y85         LUT5 (Prop_lut5_I3_O)        0.326    34.370 r  iCPU/regfile_inst/iMEM_i_165/O
                         net (fo=1, routed)           0.284    34.654    iCPU/regfile_inst/iMEM_i_165_n_1
    SLICE_X89Y85         LUT6 (Prop_lut6_I5_O)        0.124    34.778 r  iCPU/regfile_inst/iMEM_i_61/O
                         net (fo=1, routed)           0.290    35.068    iCPU/regfile_inst/iMEM_i_61_n_1
    SLICE_X89Y84         LUT6 (Prop_lut6_I5_O)        0.124    35.192 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=8, routed)           0.904    36.096    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.642    47.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.271    
                         clock uncertainty           -0.225    47.046    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.480    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.480    
                         arrival time                         -36.096    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.418ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.404ns  (logic 3.838ns (28.633%)  route 9.566ns (71.367%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 47.088 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.736    27.843    iCPU/regfile_inst/douta[21]
    SLICE_X106Y77        LUT6 (Prop_lut6_I2_O)        0.124    27.967 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.000    27.967    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X106Y77        MUXF7 (Prop_muxf7_I1_O)      0.217    28.184 f  iCPU/regfile_inst/iMEM_i_338/O
                         net (fo=1, routed)           0.888    29.072    iCPU/regfile_inst/iMEM_i_338_n_1
    SLICE_X104Y77        LUT6 (Prop_lut6_I0_O)        0.299    29.371 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=19, routed)          1.309    30.679    iCPU/regfile_inst/write_data[3]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124    30.803 r  iCPU/regfile_inst/pc_next_reg[3]_i_7/O
                         net (fo=88, routed)          1.500    32.303    iCPU/regfile_inst/pc_next_reg[3]_i_7_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I4_O)        0.124    32.427 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038    33.465    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I2_O)        0.124    33.589 f  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=2, routed)           0.308    33.898    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124    34.022 r  iCPU/regfile_inst/iMEM_i_171/O
                         net (fo=1, routed)           0.407    34.429    iCPU/regfile_inst/iMEM_i_171_n_1
    SLICE_X88Y85         LUT5 (Prop_lut5_I4_O)        0.124    34.553 r  iCPU/regfile_inst/iMEM_i_65/O
                         net (fo=1, routed)           0.636    35.189    iCPU/regfile_inst/iMEM_i_65_n_1
    SLICE_X89Y84         LUT6 (Prop_lut6_I5_O)        0.124    35.313 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=8, routed)           0.744    36.058    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.266    
                         clock uncertainty           -0.225    47.041    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.475    
                         arrival time                         -36.058    
  -------------------------------------------------------------------
                         slack                                 10.418    

Slack (MET) :             10.448ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.379ns  (logic 3.838ns (28.687%)  route 9.541ns (71.313%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 47.093 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.736    27.843    iCPU/regfile_inst/douta[21]
    SLICE_X106Y77        LUT6 (Prop_lut6_I2_O)        0.124    27.967 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.000    27.967    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X106Y77        MUXF7 (Prop_muxf7_I1_O)      0.217    28.184 f  iCPU/regfile_inst/iMEM_i_338/O
                         net (fo=1, routed)           0.888    29.072    iCPU/regfile_inst/iMEM_i_338_n_1
    SLICE_X104Y77        LUT6 (Prop_lut6_I0_O)        0.299    29.371 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=19, routed)          1.309    30.679    iCPU/regfile_inst/write_data[3]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124    30.803 r  iCPU/regfile_inst/pc_next_reg[3]_i_7/O
                         net (fo=88, routed)          1.500    32.303    iCPU/regfile_inst/pc_next_reg[3]_i_7_n_1
    SLICE_X82Y89         LUT6 (Prop_lut6_I4_O)        0.124    32.427 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=2, routed)           1.038    33.465    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X84Y85         LUT3 (Prop_lut3_I2_O)        0.124    33.589 f  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=2, routed)           0.308    33.898    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X87Y85         LUT6 (Prop_lut6_I0_O)        0.124    34.022 r  iCPU/regfile_inst/iMEM_i_171/O
                         net (fo=1, routed)           0.407    34.429    iCPU/regfile_inst/iMEM_i_171_n_1
    SLICE_X88Y85         LUT5 (Prop_lut5_I4_O)        0.124    34.553 r  iCPU/regfile_inst/iMEM_i_65/O
                         net (fo=1, routed)           0.636    35.189    iCPU/regfile_inst/iMEM_i_65_n_1
    SLICE_X89Y84         LUT6 (Prop_lut6_I5_O)        0.124    35.313 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=8, routed)           0.719    36.032    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.642    47.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.271    
                         clock uncertainty           -0.225    47.046    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.480    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.480    
                         arrival time                         -36.032    
  -------------------------------------------------------------------
                         slack                                 10.448    

Slack (MET) :             10.482ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.345ns  (logic 4.072ns (30.514%)  route 9.273ns (69.486%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 47.093 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.347ns = ( 22.653 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.820    22.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.107 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.736    27.843    iCPU/regfile_inst/douta[21]
    SLICE_X106Y77        LUT6 (Prop_lut6_I2_O)        0.124    27.967 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.000    27.967    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X106Y77        MUXF7 (Prop_muxf7_I1_O)      0.217    28.184 f  iCPU/regfile_inst/iMEM_i_338/O
                         net (fo=1, routed)           0.888    29.072    iCPU/regfile_inst/iMEM_i_338_n_1
    SLICE_X104Y77        LUT6 (Prop_lut6_I0_O)        0.299    29.371 f  iCPU/regfile_inst/iMEM_i_123/O
                         net (fo=19, routed)          1.309    30.679    iCPU/regfile_inst/write_data[3]
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.124    30.803 r  iCPU/regfile_inst/pc_next_reg[3]_i_7/O
                         net (fo=88, routed)          1.254    32.057    iCPU/regfile_inst/pc_next_reg[3]_i_7_n_1
    SLICE_X81Y86         LUT4 (Prop_lut4_I2_O)        0.150    32.207 f  iCPU/regfile_inst/iMEM_i_452/O
                         net (fo=4, routed)           0.418    32.625    iCPU/regfile_inst/iMEM_i_452_n_1
    SLICE_X81Y85         LUT6 (Prop_lut6_I1_O)        0.332    32.957 r  iCPU/regfile_inst/iMEM_i_470/O
                         net (fo=2, routed)           0.603    33.560    iCPU/regfile_inst/iMEM_i_470_n_1
    SLICE_X83Y84         LUT5 (Prop_lut5_I0_O)        0.124    33.684 f  iCPU/regfile_inst/iMEM_i_218/O
                         net (fo=1, routed)           0.586    34.270    iCPU/regfile_inst/iMEM_i_218_n_1
    SLICE_X84Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.394 r  iCPU/regfile_inst/iMEM_i_91/O
                         net (fo=1, routed)           0.292    34.687    iCPU/regfile_inst/iMEM_i_91_n_1
    SLICE_X85Y82         LUT4 (Prop_lut4_I3_O)        0.124    34.811 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=20, routed)          1.187    35.998    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.642    47.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.271    
                         clock uncertainty           -0.225    47.046    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.480    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.480    
                         arrival time                         -35.998    
  -------------------------------------------------------------------
                         slack                                 10.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.393ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.240ns  (logic 0.630ns (50.809%)  route 0.610ns (49.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.379   125.160    iCPU/regfile_inst/douta[24]
    SLICE_X90Y92         LUT6 (Prop_lut6_I2_O)        0.045   125.205 r  iCPU/regfile_inst/iMEM_i_98/O
                         net (fo=2, routed)           0.231   125.436    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         125.436    
  -------------------------------------------------------------------
                         slack                                 75.393    

Slack (MET) :             75.533ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.380ns  (logic 0.630ns (45.644%)  route 0.750ns (54.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=41, routed)          0.485   125.266    iCPU/regfile_inst/douta[23]
    SLICE_X93Y92         LUT6 (Prop_lut6_I4_O)        0.045   125.311 r  iCPU/regfile_inst/iMEM_i_95/O
                         net (fo=4, routed)           0.266   125.577    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         125.577    
  -------------------------------------------------------------------
                         slack                                 75.533    

Slack (MET) :             75.591ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.230ns  (logic 0.630ns (51.239%)  route 0.600ns (48.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.807ns = ( 124.193 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.643   124.193    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585   124.778 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=40, routed)          0.378   125.156    inst[12]
    SLICE_X90Y82         LUT5 (Prop_lut5_I4_O)        0.045   125.201 r  iMEM_i_2/O
                         net (fo=1, routed)           0.222   125.423    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.832    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.832    
                         arrival time                         125.423    
  -------------------------------------------------------------------
                         slack                                 75.591    

Slack (MET) :             75.655ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.498ns  (logic 0.630ns (42.053%)  route 0.868ns (57.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=41, routed)          0.630   125.411    iCPU/regfile_inst/douta[23]
    SLICE_X92Y78         LUT6 (Prop_lut6_I4_O)        0.045   125.456 r  iCPU/regfile_inst/iMEM_i_111/O
                         net (fo=2, routed)           0.238   125.694    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         125.694    
  -------------------------------------------------------------------
                         slack                                 75.655    

Slack (MET) :             75.692ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.535ns  (logic 0.630ns (41.055%)  route 0.905ns (58.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.629   125.410    iCPU/regfile_inst/douta[24]
    SLICE_X92Y79         LUT6 (Prop_lut6_I2_O)        0.045   125.455 r  iCPU/regfile_inst/iMEM_i_112/O
                         net (fo=4, routed)           0.276   125.731    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         125.731    
  -------------------------------------------------------------------
                         slack                                 75.692    

Slack (MET) :             75.710ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.553ns  (logic 0.630ns (40.566%)  route 0.923ns (59.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.568   125.350    iCPU/regfile_inst/douta[24]
    SLICE_X88Y80         LUT6 (Prop_lut6_I2_O)        0.045   125.395 r  iCPU/regfile_inst/iMEM_i_114/O
                         net (fo=2, routed)           0.355   125.749    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         125.749    
  -------------------------------------------------------------------
                         slack                                 75.710    

Slack (MET) :             75.746ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.593ns  (logic 0.630ns (39.545%)  route 0.963ns (60.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=41, routed)          0.567   125.349    iCPU/regfile_inst/douta[23]
    SLICE_X85Y93         LUT6 (Prop_lut6_I4_O)        0.045   125.394 r  iCPU/regfile_inst/iMEM_i_107/O
                         net (fo=3, routed)           0.396   125.789    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[0]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         125.789    
  -------------------------------------------------------------------
                         slack                                 75.746    

Slack (MET) :             75.786ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.629ns  (logic 0.630ns (38.685%)  route 0.999ns (61.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 48.763 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.653   125.434    iCPU/regfile_inst/douta[24]
    SLICE_X101Y76        LUT6 (Prop_lut6_I2_O)        0.045   125.479 r  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=10, routed)          0.346   125.825    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.518    
                         clock uncertainty            0.225    49.743    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    50.039    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.039    
                         arrival time                         125.825    
  -------------------------------------------------------------------
                         slack                                 75.786    

Slack (MET) :             75.807ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.653ns  (logic 0.630ns (38.106%)  route 1.023ns (61.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.765   125.546    iCPU/regfile_inst/douta[24]
    SLICE_X90Y94         LUT6 (Prop_lut6_I2_O)        0.045   125.591 r  iCPU/regfile_inst/iMEM_i_93/O
                         net (fo=4, routed)           0.259   125.850    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[14]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         125.850    
  -------------------------------------------------------------------
                         slack                                 75.807    

Slack (MET) :             75.830ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.677ns  (logic 0.630ns (37.561%)  route 1.047ns (62.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 48.767 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.804ns = ( 124.196 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.646   124.196    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.781 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=37, routed)          0.688   125.469    iCPU/regfile_inst/douta[24]
    SLICE_X94Y95         LUT6 (Prop_lut6_I2_O)        0.045   125.514 r  iCPU/regfile_inst/iMEM_i_99/O
                         net (fo=4, routed)           0.359   125.874    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[8]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.522    
                         clock uncertainty            0.225    49.747    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.043    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.043    
                         arrival time                         125.874    
  -------------------------------------------------------------------
                         slack                                 75.830    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.750ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.518ns (24.440%)  route 1.601ns (75.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.909ns = ( 22.091 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.776    -2.391    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           1.601    -0.272    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.269    
                         clock uncertainty           -0.225    22.044    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.478    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                 21.750    

Slack (MET) :             22.002ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.871ns  (logic 0.518ns (27.688%)  route 1.353ns (72.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 22.095 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.777    -2.390    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           1.353    -0.519    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.644    22.095    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.273    
                         clock uncertainty           -0.225    22.048    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.482    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                 22.002    

Slack (MET) :             22.041ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.518ns (28.340%)  route 1.310ns (71.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.909ns = ( 22.091 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.777    -2.390    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           1.310    -0.562    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.269    
                         clock uncertainty           -0.225    22.044    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.478    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                 22.041    

Slack (MET) :             22.042ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.518ns (28.365%)  route 1.308ns (71.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.909ns = ( 22.091 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.777    -2.390    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           1.308    -0.564    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.269    
                         clock uncertainty           -0.225    22.044    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.478    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                 22.042    

Slack (MET) :             22.056ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.518ns (28.484%)  route 1.301ns (71.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 22.095 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.775    -2.392    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.518    -1.874 r  iCPU/pc_reg[4]/Q
                         net (fo=8, routed)           1.301    -0.573    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.644    22.095    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.273    
                         clock uncertainty           -0.225    22.048    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.482    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                 22.056    

Slack (MET) :             22.070ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.518ns (28.722%)  route 1.286ns (71.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 22.095 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.776    -2.391    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           1.286    -0.587    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.644    22.095    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.273    
                         clock uncertainty           -0.225    22.048    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.482    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                 22.070    

Slack (MET) :             22.092ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.518ns (29.077%)  route 1.263ns (70.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 22.095 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.776    -2.391    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           1.263    -0.610    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.644    22.095    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.273    
                         clock uncertainty           -0.225    22.048    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.482    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                 22.092    

Slack (MET) :             22.121ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.518ns (29.649%)  route 1.229ns (70.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.909ns = ( 22.091 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.777    -2.390    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.518    -1.872 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           1.229    -0.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.269    
                         clock uncertainty           -0.225    22.044    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.478    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                 22.121    

Slack (MET) :             22.178ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.518ns (30.552%)  route 1.177ns (69.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 22.095 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.776    -2.391    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           1.177    -0.696    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.644    22.095    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.273    
                         clock uncertainty           -0.225    22.048    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.482    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                 22.178    

Slack (MET) :             22.190ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.518ns (30.746%)  route 1.167ns (69.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.905ns = ( 22.095 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.775    -2.392    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.518    -1.874 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           1.167    -0.707    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.644    22.095    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.273    
                         clock uncertainty           -0.225    22.048    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.482    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.482    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                 22.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.707ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.970%)  route 0.319ns (66.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.602    99.152    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.164    99.316 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.319    99.635    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.635    
  -------------------------------------------------------------------
                         slack                                 74.707    

Slack (MET) :             74.709ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.729%)  route 0.322ns (66.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.601    99.151    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    99.315 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.322    99.637    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.637    
  -------------------------------------------------------------------
                         slack                                 74.709    

Slack (MET) :             74.731ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.352%)  route 0.343ns (67.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.602    99.152    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.164    99.316 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           0.343    99.659    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.659    
  -------------------------------------------------------------------
                         slack                                 74.731    

Slack (MET) :             74.743ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.526%)  route 0.356ns (68.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.601    99.151    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    99.315 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.356    99.671    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.671    
  -------------------------------------------------------------------
                         slack                                 74.743    

Slack (MET) :             74.744ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.266%)  route 0.361ns (68.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 23.770 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.603    99.153    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.164    99.317 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.361    99.677    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.916    23.770    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.525    
                         clock uncertainty            0.225    24.750    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    24.933    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.933    
                         arrival time                          99.677    
  -------------------------------------------------------------------
                         slack                                 74.744    

Slack (MET) :             74.773ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.668%)  route 0.389ns (70.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 23.770 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.603    99.153    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.164    99.317 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.389    99.706    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.916    23.770    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.525    
                         clock uncertainty            0.225    24.750    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.933    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.933    
                         arrival time                          99.706    
  -------------------------------------------------------------------
                         slack                                 74.773    

Slack (MET) :             74.776ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.485%)  route 0.392ns (70.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 23.770 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 99.153 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.603    99.153    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_fdce_C_Q)         0.164    99.317 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           0.392    99.709    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.916    23.770    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.525    
                         clock uncertainty            0.225    24.750    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    24.933    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.933    
                         arrival time                          99.709    
  -------------------------------------------------------------------
                         slack                                 74.776    

Slack (MET) :             74.783ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.311%)  route 0.396ns (70.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.602    99.152    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.164    99.316 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           0.396    99.711    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.711    
  -------------------------------------------------------------------
                         slack                                 74.783    

Slack (MET) :             74.785ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.153%)  route 0.399ns (70.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 23.765 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.849ns = ( 99.151 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.601    99.151    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.164    99.315 r  iCPU/pc_reg[4]/Q
                         net (fo=8, routed)           0.399    99.713    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.911    23.765    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.520    
                         clock uncertainty            0.225    24.745    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.928    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.928    
                         arrival time                          99.713    
  -------------------------------------------------------------------
                         slack                                 74.785    

Slack (MET) :             74.808ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.854%)  route 0.425ns (72.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 23.770 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.848ns = ( 99.152 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.602    99.152    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.164    99.316 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.425    99.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.916    23.770    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.525    
                         clock uncertainty            0.225    24.750    
    RAMB36_X4Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.933    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.933    
                         arrival time                          99.741    
  -------------------------------------------------------------------
                         slack                                 74.808    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.975ns  (logic 1.693ns (56.914%)  route 1.282ns (43.086%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.282     2.851    btn_IBUF
    SLICE_X113Y91        LUT2 (Prop_lut2_I0_O)        0.124     2.975 r  rst_i_1/O
                         net (fo=1, routed)           0.000     2.975    rst_i_1_n_1
    SLICE_X113Y91        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.045ns (7.317%)  route 0.570ns (92.683%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  iPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.570     0.570    locked
    SLICE_X113Y91        LUT2 (Prop_lut2_I1_O)        0.045     0.615 r  rst_i_1/O
                         net (fo=1, routed)           0.000     0.615    rst_i_1_n_1
    SLICE_X113Y91        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0_clk_wiz_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.741ns  (logic 3.183ns (20.221%)  route 12.558ns (79.779%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 f  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 f  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 r  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 r  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I1_O)        0.124    12.495 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.677    13.171    iDec/cs_mem_reg/CLR
    SLICE_X98Y86         LUT3 (Prop_lut3_I1_O)        0.124    13.295 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    13.295    iDec/cs_mem_reg/D0
    SLICE_X98Y86         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.727ns  (logic 3.183ns (20.239%)  route 12.544ns (79.761%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=2 LUT6=7 MUXF7=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 f  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.024    12.369    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT4 (Prop_lut4_I2_O)        0.124    12.493 r  iCPU/regfile_inst/cs_gpio_reg_i_1/O
                         net (fo=2, routed)           0.665    13.157    iDec/cs_gpio_reg/PRE
    SLICE_X99Y85         LUT3 (Prop_lut3_I0_O)        0.124    13.281 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    13.281    iDec/cs_gpio_reg/D0
    SLICE_X99Y85         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.359ns  (logic 3.087ns (20.099%)  route 12.272ns (79.901%))
  Logic Levels:           13  (LUT4=1 LUT5=3 LUT6=7 MUXF7=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 f  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 f  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.782    10.186    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.327    10.513 r  iCPU/regfile_inst/cs_mem_reg_i_15/O
                         net (fo=2, routed)           0.506    11.019    iCPU/regfile_inst/cs_mem_reg_i_15_n_1
    SLICE_X97Y86         LUT6 (Prop_lut6_I2_O)        0.326    11.345 r  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=3, routed)           1.026    12.371    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X97Y86         LUT5 (Prop_lut5_I2_O)        0.152    12.523 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    12.913    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.112ns  (logic 2.442ns (16.159%)  route 12.670ns (83.841%))
  Logic Levels:           12  (LUT5=1 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 f  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 r  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 f  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.273     7.034    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X87Y88         LUT6 (Prop_lut6_I2_O)        0.124     7.158 r  iCPU/regfile_inst/b_true_reg_i_94/O
                         net (fo=2, routed)           0.847     8.005    iCPU/regfile_inst/b_true_reg_i_94_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.129 f  iCPU/regfile_inst/b_true_reg_i_64/O
                         net (fo=1, routed)           1.088     9.217    iCPU/regfile_inst/b_true_reg_i_64_n_1
    SLICE_X90Y91         LUT6 (Prop_lut6_I3_O)        0.124     9.341 f  iCPU/regfile_inst/b_true_reg_i_18/O
                         net (fo=1, routed)           1.205    10.545    iCPU/regfile_inst/b_true_reg_i_18_n_1
    SLICE_X89Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.669 r  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=1, routed)           1.240    11.909    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X91Y84         LUT6 (Prop_lut6_I5_O)        0.124    12.033 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.633    12.666    iCPU/inst0/b_true__0
    SLICE_X92Y82         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x30_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.557ns  (logic 2.414ns (16.583%)  route 12.143ns (83.417%))
  Logic Levels:           11  (LUT3=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.861    -2.306    iCPU/regfile_inst/clk0
    SLICE_X108Y89        FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.788 f  iCPU/regfile_inst/x30_reg[17]/Q
                         net (fo=2, routed)           1.099    -0.689    iCPU/regfile_inst/x30_reg_n_1_[17]
    SLICE_X106Y90        LUT6 (Prop_lut6_I1_O)        0.124    -0.565 f  iCPU/regfile_inst/iMEM_i_587/O
                         net (fo=1, routed)           0.000    -0.565    iCPU/regfile_inst/iMEM_i_587_n_1
    SLICE_X106Y90        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.348 f  iCPU/regfile_inst/iMEM_i_278/O
                         net (fo=1, routed)           1.065     0.717    iCPU/regfile_inst/iMEM_i_278_n_1
    SLICE_X103Y89        LUT6 (Prop_lut6_I0_O)        0.299     1.016 f  iCPU/regfile_inst/iMEM_i_106/O
                         net (fo=2, routed)           0.740     1.756    iCPU/regfile_inst/write_data[17]
    SLICE_X92Y86         LUT4 (Prop_lut4_I3_O)        0.124     1.880 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119     2.999    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152     3.151 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359     4.510    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.842 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809     5.651    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.775 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012     7.787    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.911 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.983     8.894    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I3_O)        0.124     9.018 r  iCPU/regfile_inst/pc_next_reg[29]_i_6/O
                         net (fo=1, routed)           0.614     9.632    iCPU/regfile_inst/pc_next_reg[29]_i_6_n_1
    SLICE_X86Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.756 r  iCPU/regfile_inst/pc_next_reg[29]_i_2/O
                         net (fo=5, routed)           1.367    11.123    iCPU/regfile_inst/pc_next_reg[29]_i_2_n_1
    SLICE_X93Y86         LUT4 (Prop_lut4_I0_O)        0.152    11.275 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.976    12.251    iCPU/regfile_inst_n_3
    SLICE_X95Y87         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.102ns  (logic 2.581ns (18.302%)  route 11.521ns (81.698%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.377     7.138    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X88Y88         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           0.806     8.067    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X87Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.191 r  iCPU/regfile_inst/pc_next_reg[19]_i_3/O
                         net (fo=1, routed)           0.000     8.191    iCPU/regfile_inst/pc_next_reg[19]_i_3_n_1
    SLICE_X87Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.403 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.958    10.361    iCPU/regfile_inst/pc_next_reg[19]_i_2_n_1
    SLICE_X98Y86         LUT4 (Prop_lut4_I0_O)        0.299    10.660 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.996    11.656    iCPU/regfile_inst_n_13
    SLICE_X96Y86         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.906ns  (logic 2.507ns (18.028%)  route 11.399ns (81.972%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.781    -2.386    iCPU/regfile_inst/clk0
    SLICE_X102Y87        FDRE                                         r  iCPU/regfile_inst/x1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y87        FDRE (Prop_fdre_C_Q)         0.478    -1.908 f  iCPU/regfile_inst/x1_reg[31]/Q
                         net (fo=2, routed)           1.241    -0.667    iCPU/regfile_inst/x1_reg_n_1_[31]
    SLICE_X103Y90        LUT5 (Prop_lut5_I3_O)        0.296    -0.371 f  iCPU/regfile_inst/iMEM_i_480/O
                         net (fo=1, routed)           0.000    -0.371    iCPU/regfile_inst/iMEM_i_480_n_1
    SLICE_X103Y90        MUXF7 (Prop_muxf7_I0_O)      0.212    -0.159 f  iCPU/regfile_inst/iMEM_i_225/O
                         net (fo=1, routed)           1.105     0.946    iCPU/regfile_inst/iMEM_i_225_n_1
    SLICE_X103Y89        LUT6 (Prop_lut6_I5_O)        0.299     1.245 f  iCPU/regfile_inst/iMEM_i_92/O
                         net (fo=2, routed)           0.789     2.034    iCPU/regfile_inst/write_data[31]
    SLICE_X91Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.158 r  iCPU/regfile_inst/pc_next_reg[31]_i_3/O
                         net (fo=4, routed)           1.055     3.214    iCPU/regfile_inst/pc_next_reg[31]_i_3_n_1
    SLICE_X89Y90         LUT3 (Prop_lut3_I1_O)        0.152     3.366 f  iCPU/regfile_inst/b_true_reg_i_67/O
                         net (fo=3, routed)           0.945     4.311    iCPU/regfile_inst/b_true_reg_i_67_n_1
    SLICE_X89Y91         LUT4 (Prop_lut4_I1_O)        0.326     4.637 f  iCPU/regfile_inst/b_true_reg_i_20/O
                         net (fo=2, routed)           1.150     5.787    iCPU/regfile_inst/b_true_reg_i_20_n_1
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  iCPU/regfile_inst/b_true_reg_i_6/O
                         net (fo=1, routed)           0.952     6.863    iCPU/regfile_inst/b_true_reg_i_6_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.987 r  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=4, routed)           1.055     8.042    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X87Y83         LUT6 (Prop_lut6_I1_O)        0.124     8.166 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=2, routed)           0.957     9.123    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X88Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.247 r  iCPU/regfile_inst/x1[0]_i_4/O
                         net (fo=17, routed)          2.149    11.396    iCPU/regfile_inst/x1[0]_i_4_n_1
    SLICE_X97Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.520 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.520    iCPU/regfile_inst_n_32
    SLICE_X97Y82         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.229ns  (logic 4.420ns (33.413%)  route 8.809ns (66.587%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.764    -2.403    iSeg7/clk0
    SLICE_X96Y74         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.925 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=10, routed)          1.240    -0.685    iGPIO/seg_data_OBUF[7]_inst_i_1_0[5]
    SLICE_X93Y74         LUT6 (Prop_lut6_I2_O)        0.298    -0.387 r  iGPIO/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.205     0.819    iGPIO/seg_data_OBUF[1]_inst_i_2_n_1
    SLICE_X90Y72         LUT3 (Prop_lut3_I1_O)        0.124     0.943 r  iGPIO/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.364     7.306    seg_data_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.826 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.826    seg_data[1]
    V6                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.236ns  (logic 2.581ns (19.499%)  route 10.655ns (80.501%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.721    -2.446    iCPU/regfile_inst/clk0
    SLICE_X84Y96         FDRE                                         r  iCPU/regfile_inst/x4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.990 f  iCPU/regfile_inst/x4_reg[13]/Q
                         net (fo=2, routed)           0.968    -1.022    iCPU/regfile_inst/x4_reg_n_1_[13]
    SLICE_X87Y96         LUT6 (Prop_lut6_I5_O)        0.124    -0.898 f  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    -0.898    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X87Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.681 f  iCPU/regfile_inst/iMEM_i_297/O
                         net (fo=1, routed)           1.189     0.508    iCPU/regfile_inst/iMEM_i_297_n_1
    SLICE_X90Y93         LUT6 (Prop_lut6_I5_O)        0.299     0.807 f  iCPU/regfile_inst/iMEM_i_110/O
                         net (fo=2, routed)           1.660     2.467    iCPU/regfile_inst/write_data[13]
    SLICE_X90Y82         LUT6 (Prop_lut6_I5_O)        0.124     2.591 r  iCPU/regfile_inst/x1[13]_i_10/O
                         net (fo=5, routed)           0.977     3.568    iCPU/regfile_inst/x1[13]_i_10_n_1
    SLICE_X90Y86         LUT5 (Prop_lut5_I4_O)        0.150     3.718 r  iCPU/regfile_inst/x1[14]_i_16/O
                         net (fo=4, routed)           0.764     4.482    iCPU/regfile_inst/x1[14]_i_16_n_1
    SLICE_X91Y85         LUT6 (Prop_lut6_I0_O)        0.328     4.810 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=1, routed)           0.827     5.637    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X90Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.761 r  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=13, routed)          1.153     6.914    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X90Y90         LUT6 (Prop_lut6_I4_O)        0.124     7.038 r  iCPU/regfile_inst/b_true_reg_i_51/O
                         net (fo=2, routed)           1.043     8.080    iCPU/regfile_inst/b_true_reg_i_51_n_1
    SLICE_X89Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.204 r  iCPU/regfile_inst/pc_next_reg[21]_i_3/O
                         net (fo=1, routed)           0.000     8.204    iCPU/regfile_inst/pc_next_reg[21]_i_3_n_1
    SLICE_X89Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     8.416 r  iCPU/regfile_inst/pc_next_reg[21]_i_2/O
                         net (fo=4, routed)           1.509     9.925    iCPU/regfile_inst/pc_next_reg[21]_i_2_n_1
    SLICE_X97Y88         LUT4 (Prop_lut4_I0_O)        0.299    10.224 r  iCPU/regfile_inst/pc_next_reg[21]_i_1/O
                         net (fo=1, routed)           0.566    10.790    iCPU/regfile_inst_n_11
    SLICE_X95Y88         LDCE                                         r  iCPU/pc_next_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x30_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.061ns  (logic 2.412ns (18.467%)  route 10.649ns (81.533%))
  Logic Levels:           11  (LUT3=2 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.861    -2.306    iCPU/regfile_inst/clk0
    SLICE_X108Y89        FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.788 f  iCPU/regfile_inst/x30_reg[17]/Q
                         net (fo=2, routed)           1.099    -0.689    iCPU/regfile_inst/x30_reg_n_1_[17]
    SLICE_X106Y90        LUT6 (Prop_lut6_I1_O)        0.124    -0.565 f  iCPU/regfile_inst/iMEM_i_587/O
                         net (fo=1, routed)           0.000    -0.565    iCPU/regfile_inst/iMEM_i_587_n_1
    SLICE_X106Y90        MUXF7 (Prop_muxf7_I1_O)      0.217    -0.348 f  iCPU/regfile_inst/iMEM_i_278/O
                         net (fo=1, routed)           1.065     0.717    iCPU/regfile_inst/iMEM_i_278_n_1
    SLICE_X103Y89        LUT6 (Prop_lut6_I0_O)        0.299     1.016 f  iCPU/regfile_inst/iMEM_i_106/O
                         net (fo=2, routed)           0.740     1.756    iCPU/regfile_inst/write_data[17]
    SLICE_X92Y86         LUT4 (Prop_lut4_I3_O)        0.124     1.880 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119     2.999    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152     3.151 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359     4.510    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.842 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809     5.651    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.775 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012     7.787    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124     7.911 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815     8.726    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.850 r  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636     9.486    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124     9.610 r  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           0.996    10.605    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT4 (Prop_lut4_I0_O)        0.150    10.755 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    10.755    iCPU/regfile_inst_n_2
    SLICE_X92Y89         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.592ns  (logic 0.950ns (59.664%)  route 0.642ns (40.336%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.600    -2.950    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.418    -2.532 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.173    -2.359    iCPU/fetch_addr[0]
    SLICE_X95Y82         LUT6 (Prop_lut6_I0_O)        0.100    -2.259 r  iCPU/pc_next0_carry_i_2/O
                         net (fo=1, routed)           0.000    -2.259    iCPU/pc_next0_carry_i_2_n_1
    SLICE_X95Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -2.070 r  iCPU/pc_next0_carry/O[2]
                         net (fo=1, routed)           0.470    -1.600    iCPU/regfile_inst/data0[2]
    SLICE_X97Y82         LUT4 (Prop_lut4_I0_O)        0.243    -1.357 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.357    iCPU/regfile_inst_n_30
    SLICE_X97Y82         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.673ns  (logic 1.034ns (61.796%)  route 0.639ns (38.204%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.600    -2.950    iCPU/clk0
    SLICE_X94Y82         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.418    -2.532 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.173    -2.359    iCPU/fetch_addr[0]
    SLICE_X95Y82         LUT6 (Prop_lut6_I0_O)        0.100    -2.259 r  iCPU/pc_next0_carry_i_2/O
                         net (fo=1, routed)           0.000    -2.259    iCPU/pc_next0_carry_i_2_n_1
    SLICE_X95Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269    -1.990 r  iCPU/pc_next0_carry/O[3]
                         net (fo=1, routed)           0.467    -1.523    iCPU/regfile_inst/data0[3]
    SLICE_X97Y82         LUT4 (Prop_lut4_I1_O)        0.247    -1.276 r  iCPU/regfile_inst/pc_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.276    iCPU/regfile_inst_n_29
    SLICE_X97Y82         LDCE                                         r  iCPU/pc_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.735ns  (logic 0.897ns (51.698%)  route 0.838ns (48.302%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.598    -2.952    iCPU/clk0
    SLICE_X95Y81         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDCE (Prop_fdce_C_Q)         0.367    -2.585 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.367    -2.217    iCPU/pc_reg[0]
    SLICE_X95Y82         LUT6 (Prop_lut6_I0_O)        0.100    -2.117 r  iCPU/pc_next0_carry_i_4/O
                         net (fo=1, routed)           0.000    -2.117    iCPU/pc_next0_carry_i_4_n_1
    SLICE_X95Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.928 r  iCPU/pc_next0_carry/O[0]
                         net (fo=1, routed)           0.471    -1.457    iCPU/regfile_inst/data0[0]
    SLICE_X97Y82         LUT4 (Prop_lut4_I2_O)        0.241    -1.216 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.216    iCPU/regfile_inst_n_32
    SLICE_X97Y82         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.814ns  (logic 0.968ns (53.358%)  route 0.846ns (46.642%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.606    -2.944    iCPU/clk0
    SLICE_X94Y89         FDCE                                         r  iCPU/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         FDCE (Prop_fdce_C_Q)         0.418    -2.526 r  iCPU/pc_reg[30]/Q
                         net (fo=5, routed)           0.161    -2.365    iCPU/pc_reg[30]
    SLICE_X95Y89         LUT3 (Prop_lut3_I2_O)        0.100    -2.265 r  iCPU/pc_next0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    -2.265    iCPU/pc_next0_carry__6_i_2_n_1
    SLICE_X95Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -2.076 r  iCPU/pc_next0_carry__6/O[2]
                         net (fo=1, routed)           0.686    -1.390    iCPU/regfile_inst/data0[30]
    SLICE_X92Y89         LUT4 (Prop_lut4_I2_O)        0.261    -1.129 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -1.129    iCPU/regfile_inst_n_2
    SLICE_X92Y89         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.890ns  (logic 1.034ns (54.720%)  route 0.856ns (45.280%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.606    -2.944    iCPU/clk0
    SLICE_X94Y89         FDCE                                         r  iCPU/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         FDCE (Prop_fdce_C_Q)         0.418    -2.526 r  iCPU/pc_reg[30]/Q
                         net (fo=5, routed)           0.161    -2.365    iCPU/pc_reg[30]
    SLICE_X95Y89         LUT3 (Prop_lut3_I2_O)        0.100    -2.265 r  iCPU/pc_next0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    -2.265    iCPU/pc_next0_carry__6_i_2_n_1
    SLICE_X95Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269    -1.996 r  iCPU/pc_next0_carry__6/O[3]
                         net (fo=1, routed)           0.252    -1.744    iCPU/regfile_inst/data0[31]
    SLICE_X95Y90         LUT4 (Prop_lut4_I2_O)        0.247    -1.497 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.443    -1.054    iCPU/regfile_inst_n_1
    SLICE_X95Y90         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.983ns  (logic 0.950ns (47.898%)  route 1.033ns (52.102%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.603    -2.947    iCPU/clk0
    SLICE_X94Y85         FDCE                                         r  iCPU/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDCE (Prop_fdce_C_Q)         0.418    -2.529 r  iCPU/pc_reg[14]/Q
                         net (fo=5, routed)           0.148    -2.380    iCPU/pc_reg[14]
    SLICE_X95Y85         LUT6 (Prop_lut6_I0_O)        0.100    -2.280 r  iCPU/pc_next0_carry__2_i_2/O
                         net (fo=1, routed)           0.000    -2.280    iCPU/pc_next0_carry__2_i_2_n_1
    SLICE_X95Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -2.091 r  iCPU/pc_next0_carry__2/O[2]
                         net (fo=1, routed)           0.391    -1.701    iCPU/regfile_inst/data0[14]
    SLICE_X98Y84         LUT4 (Prop_lut4_I0_O)        0.243    -1.458 r  iCPU/regfile_inst/pc_next_reg[14]_i_1/O
                         net (fo=1, routed)           0.494    -0.963    iCPU/regfile_inst_n_18
    SLICE_X96Y84         LDCE                                         r  iCPU/pc_next_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.003ns  (logic 0.936ns (46.740%)  route 1.067ns (53.260%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.604    -2.946    iCPU/clk0
    SLICE_X94Y87         FDCE                                         r  iCPU/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y87         FDCE (Prop_fdce_C_Q)         0.418    -2.528 r  iCPU/pc_reg[21]/Q
                         net (fo=5, routed)           0.266    -2.262    iCPU/pc_reg[21]
    SLICE_X95Y87         LUT3 (Prop_lut3_I2_O)        0.100    -2.162 r  iCPU/pc_next0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    -2.162    iCPU/pc_next0_carry__4_i_3_n_1
    SLICE_X95Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.988 r  iCPU/pc_next0_carry__4/O[1]
                         net (fo=1, routed)           0.335    -1.653    iCPU/regfile_inst/data0[21]
    SLICE_X97Y88         LUT4 (Prop_lut4_I2_O)        0.244    -1.409 r  iCPU/regfile_inst/pc_next_reg[21]_i_1/O
                         net (fo=1, routed)           0.466    -0.943    iCPU/regfile_inst_n_11
    SLICE_X95Y88         LDCE                                         r  iCPU/pc_next_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.169ns  (logic 0.939ns (43.300%)  route 1.230ns (56.700%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.598    -2.952    iCPU/clk0
    SLICE_X95Y81         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDCE (Prop_fdce_C_Q)         0.367    -2.585 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.310    -2.274    iCPU/pc_reg[0]
    SLICE_X95Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328    -1.946 r  iCPU/pc_next0_carry/O[1]
                         net (fo=1, routed)           0.483    -1.463    iCPU/regfile_inst/data0[1]
    SLICE_X97Y83         LUT4 (Prop_lut4_I0_O)        0.244    -1.219 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.436    -0.783    iCPU/regfile_inst_n_31
    SLICE_X97Y83         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.174ns  (logic 0.954ns (43.878%)  route 1.220ns (56.122%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.601    -2.949    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDCE (Prop_fdce_C_Q)         0.418    -2.531 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.377    -2.153    iCPU/fetch_addr[5]
    SLICE_X95Y83         LUT5 (Prop_lut5_I0_O)        0.100    -2.053 r  iCPU/pc_next0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -2.053    iCPU/pc_next0_carry__0_i_1_n_1
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.864 r  iCPU/pc_next0_carry__0/O[3]
                         net (fo=1, routed)           0.380    -1.484    iCPU/regfile_inst/data0[7]
    SLICE_X98Y84         LUT4 (Prop_lut4_I0_O)        0.247    -1.237 r  iCPU/regfile_inst/pc_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.463    -0.774    iCPU/regfile_inst_n_25
    SLICE_X97Y84         LDCE                                         r  iCPU/pc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.238ns  (logic 0.990ns (44.239%)  route 1.248ns (55.761%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.603    -2.947    iCPU/clk0
    SLICE_X94Y85         FDCE                                         r  iCPU/pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDCE (Prop_fdce_C_Q)         0.418    -2.529 r  iCPU/pc_reg[16]/Q
                         net (fo=5, routed)           0.484    -2.044    iCPU/pc_reg[16]
    SLICE_X95Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328    -1.716 r  iCPU/pc_next0_carry__3/O[1]
                         net (fo=1, routed)           0.345    -1.371    iCPU/regfile_inst/data0[17]
    SLICE_X97Y85         LUT4 (Prop_lut4_I2_O)        0.244    -1.127 r  iCPU/regfile_inst/pc_next_reg[17]_i_1/O
                         net (fo=1, routed)           0.418    -0.709    iCPU/regfile_inst_n_15
    SLICE_X96Y85         LDCE                                         r  iCPU/pc_next_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_clk_wiz_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.410ns  (logic 4.302ns (21.078%)  route 16.108ns (78.922%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 f  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 f  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I4_O)        0.124    42.258 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.677    42.934    iDec/cs_mem_reg/CLR
    SLICE_X98Y86         LUT3 (Prop_lut3_I1_O)        0.124    43.058 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    43.058    iDec/cs_mem_reg/D0
    SLICE_X98Y86         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.263ns  (logic 4.302ns (21.231%)  route 15.961ns (78.769%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=3 LUT6=6)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.983    39.019    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I3_O)        0.124    39.143 f  iCPU/regfile_inst/pc_next_reg[29]_i_6/O
                         net (fo=1, routed)           0.614    39.757    iCPU/regfile_inst/pc_next_reg[29]_i_6_n_1
    SLICE_X86Y90         LUT6 (Prop_lut6_I5_O)        0.124    39.881 f  iCPU/regfile_inst/pc_next_reg[29]_i_2/O
                         net (fo=5, routed)           1.148    41.029    iCPU/regfile_inst/pc_next_reg[29]_i_2_n_1
    SLICE_X94Y90         LUT6 (Prop_lut6_I3_O)        0.124    41.153 r  iCPU/regfile_inst/cs_mem_reg_i_4/O
                         net (fo=4, routed)           0.845    41.999    iCPU/regfile_inst/cs_mem_reg_i_4_n_1
    SLICE_X97Y86         LUT4 (Prop_lut4_I0_O)        0.124    42.123 r  iCPU/regfile_inst/cs_gpio_reg_i_1/O
                         net (fo=2, routed)           0.665    42.787    iDec/cs_gpio_reg/PRE
    SLICE_X99Y85         LUT3 (Prop_lut3_I0_O)        0.124    42.911 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    42.911    iDec/cs_gpio_reg/D0
    SLICE_X99Y85         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.028ns  (logic 4.206ns (21.001%)  route 15.822ns (78.999%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 r  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 r  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           1.252    40.987    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT6 (Prop_lut6_I5_O)        0.124    41.111 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           1.023    42.134    iCPU/regfile_inst/pc_next_reg[30]_i_2_0
    SLICE_X97Y86         LUT5 (Prop_lut5_I0_O)        0.152    42.286 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.391    42.676    iDec/uart_tx_reg_reg[7]_0
    SLICE_X97Y86         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.728ns  (logic 4.082ns (20.691%)  route 15.646ns (79.309%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=3 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.983    39.019    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I3_O)        0.124    39.143 r  iCPU/regfile_inst/pc_next_reg[29]_i_6/O
                         net (fo=1, routed)           0.614    39.757    iCPU/regfile_inst/pc_next_reg[29]_i_6_n_1
    SLICE_X86Y90         LUT6 (Prop_lut6_I5_O)        0.124    39.881 r  iCPU/regfile_inst/pc_next_reg[29]_i_2/O
                         net (fo=5, routed)           1.367    41.248    iCPU/regfile_inst/pc_next_reg[29]_i_2_n_1
    SLICE_X93Y86         LUT4 (Prop_lut4_I0_O)        0.152    41.400 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.976    42.377    iCPU/regfile_inst_n_3
    SLICE_X95Y87         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.552ns  (logic 4.178ns (21.369%)  route 15.374ns (78.631%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=2 LUT6=8)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          1.064    36.965    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X90Y92         LUT6 (Prop_lut6_I5_O)        0.124    37.089 f  iCPU/regfile_inst/b_true_reg_i_100/O
                         net (fo=1, routed)           0.449    37.538    iCPU/regfile_inst/b_true_reg_i_100_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I0_O)        0.124    37.662 f  iCPU/regfile_inst/b_true_reg_i_64/O
                         net (fo=1, routed)           1.088    38.751    iCPU/regfile_inst/b_true_reg_i_64_n_1
    SLICE_X90Y91         LUT6 (Prop_lut6_I3_O)        0.124    38.875 f  iCPU/regfile_inst/b_true_reg_i_18/O
                         net (fo=1, routed)           1.205    40.079    iCPU/regfile_inst/b_true_reg_i_18_n_1
    SLICE_X89Y91         LUT6 (Prop_lut6_I4_O)        0.124    40.203 r  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=1, routed)           1.240    41.443    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X91Y84         LUT6 (Prop_lut6_I5_O)        0.124    41.567 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.633    42.200    iCPU/inst0/b_true__0
    SLICE_X92Y82         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.232ns  (logic 4.080ns (22.378%)  route 14.152ns (77.622%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT3 (Prop_lut3_I1_O)        0.124    38.036 r  iCPU/regfile_inst/b_true_reg_i_56/O
                         net (fo=5, routed)           0.815    38.851    iCPU/regfile_inst/b_true_reg_i_56_n_1
    SLICE_X88Y91         LUT6 (Prop_lut6_I2_O)        0.124    38.975 r  iCPU/regfile_inst/pc_next_reg[30]_i_5/O
                         net (fo=1, routed)           0.636    39.611    iCPU/regfile_inst/pc_next_reg[30]_i_5_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I4_O)        0.124    39.735 r  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=3, routed)           0.996    40.730    iCPU/regfile_inst/pc_next_reg[30]_i_2_n_1
    SLICE_X92Y89         LUT4 (Prop_lut4_I0_O)        0.150    40.880 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    40.880    iCPU/regfile_inst_n_2
    SLICE_X92Y89         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.153ns  (logic 4.250ns (23.411%)  route 13.903ns (76.588%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          2.012    37.912    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT5 (Prop_lut5_I2_O)        0.118    38.030 r  iCPU/regfile_inst/pc_next_reg[31]_i_8/O
                         net (fo=1, routed)           0.659    38.690    iCPU/regfile_inst/pc_next_reg[31]_i_8_n_1
    SLICE_X89Y90         LUT6 (Prop_lut6_I3_O)        0.326    39.016 r  iCPU/regfile_inst/pc_next_reg[31]_i_5/O
                         net (fo=1, routed)           0.151    39.167    iCPU/regfile_inst/pc_next_reg[31]_i_5_n_1
    SLICE_X89Y90         LUT6 (Prop_lut6_I5_O)        0.124    39.291 r  iCPU/regfile_inst/pc_next_reg[31]_i_2/O
                         net (fo=4, routed)           0.867    40.159    iCPU/regfile_inst/pc_next_reg[31]_i_2_n_1
    SLICE_X95Y90         LUT4 (Prop_lut4_I0_O)        0.124    40.283 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.519    40.802    iCPU/regfile_inst_n_1
    SLICE_X95Y90         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.835ns  (logic 3.930ns (22.036%)  route 13.905ns (77.964%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          1.086    36.987    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X89Y93         LUT2 (Prop_lut2_I1_O)        0.124    37.111 r  iCPU/regfile_inst/pc_next_reg[24]_i_5/O
                         net (fo=2, routed)           0.942    38.053    iCPU/regfile_inst/pc_next_reg[24]_i_5_n_1
    SLICE_X84Y90         LUT6 (Prop_lut6_I4_O)        0.124    38.177 f  iCPU/regfile_inst/pc_next_reg[24]_i_2/O
                         net (fo=4, routed)           1.369    39.546    iCPU/regfile_inst/pc_next_reg[24]_i_2_n_1
    SLICE_X97Y88         LUT4 (Prop_lut4_I2_O)        0.124    39.670 r  iCPU/regfile_inst/pc_next_reg[24]_i_1/O
                         net (fo=1, routed)           0.813    40.483    iCPU/regfile_inst_n_8
    SLICE_X95Y87         LDCE                                         r  iCPU/pc_next_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.797ns  (logic 3.694ns (20.756%)  route 14.103ns (79.244%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 f  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.588    31.153    iCPU/regfile_inst/n_0_713_BUFG_inst_i_2_0
    SLICE_X95Y90         LUT6 (Prop_lut6_I5_O)        0.124    31.277 r  iCPU/regfile_inst/pc_next0_carry__6_i_7/O
                         net (fo=3, routed)           0.974    32.251    iCPU/regfile_inst/pc_next0_carry__2_i_5_7
    SLICE_X91Y91         LUT6 (Prop_lut6_I1_O)        0.124    32.375 r  iCPU/regfile_inst/b_true_reg_i_55/O
                         net (fo=4, routed)           1.063    33.438    iCPU/regfile_inst/b_true_reg_i_55_n_1
    SLICE_X89Y91         LUT4 (Prop_lut4_I3_O)        0.124    33.562 f  iCPU/regfile_inst/b_true_reg_i_20/O
                         net (fo=2, routed)           1.150    34.712    iCPU/regfile_inst/b_true_reg_i_20_n_1
    SLICE_X91Y91         LUT6 (Prop_lut6_I0_O)        0.124    34.836 f  iCPU/regfile_inst/b_true_reg_i_6/O
                         net (fo=1, routed)           0.952    35.788    iCPU/regfile_inst/b_true_reg_i_6_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I0_O)        0.124    35.912 r  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=4, routed)           1.055    36.967    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X87Y83         LUT6 (Prop_lut6_I1_O)        0.124    37.091 r  iCPU/regfile_inst/x1[0]_i_10/O
                         net (fo=2, routed)           0.957    38.048    iCPU/regfile_inst/x1[0]_i_10_n_1
    SLICE_X88Y82         LUT5 (Prop_lut5_I4_O)        0.124    38.172 r  iCPU/regfile_inst/x1[0]_i_4/O
                         net (fo=17, routed)          2.149    40.322    iCPU/regfile_inst/x1[0]_i_4_n_1
    SLICE_X97Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.446 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    40.446    iCPU/regfile_inst_n_32
    SLICE_X97Y82         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.786ns  (logic 3.956ns (22.242%)  route 13.830ns (77.758%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=3 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.815    22.648    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    25.102 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          3.194    28.296    iCPU/regfile_inst/douta[3]
    SLICE_X93Y88         LUT2 (Prop_lut2_I0_O)        0.124    28.420 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=2, routed)           1.020    29.441    iCPU/regfile_inst/bbstub_douta[2]_0
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.124    29.565 r  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=24, routed)          1.342    30.907    iCPU/inst0/pc_next0_carry__5_i_2_2
    SLICE_X92Y85         LUT4 (Prop_lut4_I3_O)        0.124    31.031 f  iCPU/inst0/pc_next_reg[17]_i_9/O
                         net (fo=1, routed)           0.851    31.881    iCPU/regfile_inst/b_true_reg_i_28_0
    SLICE_X92Y86         LUT4 (Prop_lut4_I1_O)        0.124    32.005 r  iCPU/regfile_inst/pc_next_reg[17]_i_4/O
                         net (fo=7, routed)           1.119    33.124    iCPU/regfile_inst/pc_next_reg[17]_i_4_n_1
    SLICE_X87Y88         LUT3 (Prop_lut3_I1_O)        0.152    33.276 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.359    34.635    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X90Y88         LUT6 (Prop_lut6_I4_O)        0.332    34.967 r  iCPU/regfile_inst/b_true_reg_i_11/O
                         net (fo=2, routed)           0.809    35.777    iCPU/regfile_inst/b_true_reg_i_11_n_1
    SLICE_X90Y86         LUT6 (Prop_lut6_I5_O)        0.124    35.901 r  iCPU/regfile_inst/b_true_reg_i_59/O
                         net (fo=10, routed)          1.711    37.612    iCPU/regfile_inst/b_true_reg_i_59_n_1
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.124    37.736 r  iCPU/regfile_inst/pc_next_reg[28]_i_6/O
                         net (fo=1, routed)           0.650    38.386    iCPU/regfile_inst/pc_next_reg[28]_i_6_n_1
    SLICE_X86Y90         LUT6 (Prop_lut6_I5_O)        0.124    38.510 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.206    39.716    iCPU/regfile_inst/pc_next_reg[28]_i_2_n_1
    SLICE_X92Y88         LUT4 (Prop_lut4_I0_O)        0.150    39.866 r  iCPU/regfile_inst/pc_next_reg[28]_i_1/O
                         net (fo=1, routed)           0.568    40.434    iCPU/regfile_inst_n_4
    SLICE_X95Y87         LDCE                                         r  iCPU/pc_next_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.473ns  (logic 1.446ns (58.464%)  route 1.027ns (41.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.444 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.027    24.471    iCPU/regfile_inst/douta[2]
    SLICE_X92Y89         LUT4 (Prop_lut4_I3_O)        0.093    24.564 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    24.564    iCPU/regfile_inst_n_2
    SLICE_X92Y89         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.644ns  (logic 1.453ns (54.963%)  route 1.191ns (45.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.444 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          1.191    24.635    iCPU/regfile_inst/douta[3]
    SLICE_X97Y82         LUT4 (Prop_lut4_I2_O)        0.100    24.735 r  iCPU/regfile_inst/pc_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    24.735    iCPU/regfile_inst_n_29
    SLICE_X97Y82         LDCE                                         r  iCPU/pc_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.669ns  (logic 1.453ns (54.448%)  route 1.216ns (45.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.444 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.216    24.660    iCPU/regfile_inst/douta[2]
    SLICE_X97Y82         LUT4 (Prop_lut4_I2_O)        0.100    24.760 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    24.760    iCPU/regfile_inst_n_30
    SLICE_X97Y82         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.671ns  (logic 1.453ns (54.407%)  route 1.218ns (45.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.444 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.218    24.662    iCPU/regfile_inst/douta[2]
    SLICE_X97Y82         LUT4 (Prop_lut4_I3_O)        0.100    24.762 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    24.762    iCPU/regfile_inst_n_32
    SLICE_X97Y82         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.691ns  (logic 1.447ns (53.775%)  route 1.244ns (46.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.444 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=57, routed)          0.768    24.212    iCPU/regfile_inst/douta[3]
    SLICE_X92Y88         LUT4 (Prop_lut4_I1_O)        0.094    24.306 r  iCPU/regfile_inst/pc_next_reg[28]_i_1/O
                         net (fo=1, routed)           0.476    24.782    iCPU/regfile_inst_n_4
    SLICE_X95Y87         LDCE                                         r  iCPU/pc_next_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.865ns  (logic 1.453ns (50.722%)  route 1.412ns (49.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      1.353    23.444 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=29, routed)          0.879    24.323    iCPU/regfile_inst/douta[13]
    SLICE_X91Y84         LUT6 (Prop_lut6_I1_O)        0.100    24.423 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.533    24.956    iCPU/inst0/b_true__0
    SLICE_X92Y82         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.073ns  (logic 1.453ns (47.276%)  route 1.620ns (52.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.444 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.303    24.747    iCPU/regfile_inst/douta[2]
    SLICE_X94Y81         LUT4 (Prop_lut4_I2_O)        0.100    24.847 r  iCPU/regfile_inst/pc_next_reg[12]_i_1/O
                         net (fo=1, routed)           0.317    25.164    iCPU/regfile_inst_n_20
    SLICE_X94Y81         LDCE                                         r  iCPU/pc_next_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.113ns  (logic 1.453ns (46.679%)  route 1.660ns (53.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.444 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.184    24.628    iCPU/regfile_inst/douta[2]
    SLICE_X95Y79         LUT4 (Prop_lut4_I2_O)        0.100    24.728 r  iCPU/regfile_inst/pc_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.476    25.204    iCPU/regfile_inst_n_27
    SLICE_X96Y82         LDCE                                         r  iCPU/pc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.182ns  (logic 1.474ns (46.322%)  route 1.708ns (53.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.444 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          0.901    24.345    iCPU/regfile_inst/douta[2]
    SLICE_X93Y86         LUT4 (Prop_lut4_I3_O)        0.121    24.466 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.807    25.273    iCPU/regfile_inst_n_3
    SLICE_X95Y87         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.188ns  (logic 1.474ns (46.235%)  route 1.714ns (53.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.640    22.091    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.444 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.038    24.482    iCPU/regfile_inst/douta[2]
    SLICE_X93Y88         LUT4 (Prop_lut4_I3_O)        0.121    24.603 r  iCPU/regfile_inst/pc_next_reg[27]_i_1/O
                         net (fo=1, routed)           0.676    25.279    iCPU/regfile_inst_n_5
    SLICE_X95Y88         LDCE                                         r  iCPU/pc_next_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                  IBUF                         0.000     4.000 f  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.480    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.073 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.825    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.854 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.799    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -2.779    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk0_clk_wiz_0

Max Delay          1261 Endpoints
Min Delay          1261 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x26_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.311ns  (logic 1.609ns (17.280%)  route 7.702ns (82.720%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.283     9.311    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y77         FDRE                                         r  iCPU/regfile_inst/x26_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.532    -3.018    iCPU/regfile_inst/clk0
    SLICE_X88Y77         FDRE                                         r  iCPU/regfile_inst/x26_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x19_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.170ns  (logic 1.609ns (17.546%)  route 7.561ns (82.454%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.142     9.170    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y75         FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    -3.021    iCPU/regfile_inst/clk0
    SLICE_X88Y75         FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x22_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.114ns  (logic 1.609ns (17.655%)  route 7.505ns (82.345%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          2.086     9.114    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y74         FDRE                                         r  iCPU/regfile_inst/x22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    -3.021    iCPU/regfile_inst/clk0
    SLICE_X89Y74         FDRE                                         r  iCPU/regfile_inst/x22_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.909ns  (logic 1.609ns (18.060%)  route 7.300ns (81.940%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.881     8.909    iCPU/regfile_inst/rd_data[0]
    SLICE_X81Y79         FDRE                                         r  iCPU/regfile_inst/x10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.534    -3.016    iCPU/regfile_inst/clk0
    SLICE_X81Y79         FDRE                                         r  iCPU/regfile_inst/x10_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x31_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.891ns  (logic 1.609ns (18.097%)  route 7.282ns (81.903%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.863     8.891    iCPU/regfile_inst/rd_data[0]
    SLICE_X88Y76         FDRE                                         r  iCPU/regfile_inst/x31_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.531    -3.019    iCPU/regfile_inst/clk0
    SLICE_X88Y76         FDRE                                         r  iCPU/regfile_inst/x31_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x21_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.888ns  (logic 1.609ns (18.103%)  route 7.279ns (81.897%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.860     8.888    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y76         FDRE                                         r  iCPU/regfile_inst/x21_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.531    -3.019    iCPU/regfile_inst/clk0
    SLICE_X89Y76         FDRE                                         r  iCPU/regfile_inst/x21_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x30_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.848ns  (logic 1.609ns (18.186%)  route 7.239ns (81.814%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.820     8.848    iCPU/regfile_inst/rd_data[0]
    SLICE_X89Y75         FDRE                                         r  iCPU/regfile_inst/x30_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    -3.021    iCPU/regfile_inst/clk0
    SLICE_X89Y75         FDRE                                         r  iCPU/regfile_inst/x30_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x28_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.775ns  (logic 1.609ns (18.335%)  route 7.166ns (81.665%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.747     8.775    iCPU/regfile_inst/rd_data[0]
    SLICE_X85Y75         FDRE                                         r  iCPU/regfile_inst/x28_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    -3.021    iCPU/regfile_inst/clk0
    SLICE_X85Y75         FDRE                                         r  iCPU/regfile_inst/x28_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x16_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.755ns  (logic 1.609ns (18.378%)  route 7.146ns (81.622%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.727     8.755    iCPU/regfile_inst/rd_data[0]
    SLICE_X87Y75         FDRE                                         r  iCPU/regfile_inst/x16_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    -3.021    iCPU/regfile_inst/clk0
    SLICE_X87Y75         FDRE                                         r  iCPU/regfile_inst/x16_reg[0]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x20_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.755ns  (logic 1.609ns (18.378%)  route 7.146ns (81.622%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X97Y86         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          1.711     2.472    iDec/cs_uart
    SLICE_X91Y80         LUT3 (Prop_lut3_I2_O)        0.150     2.622 f  iDec/x1[0]_i_17/O
                         net (fo=1, routed)           1.053     3.676    iCPU/regfile_inst/x1[0]_i_5_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.326     4.002 f  iCPU/regfile_inst/x1[0]_i_11/O
                         net (fo=1, routed)           1.187     5.189    iCPU/regfile_inst/x1[0]_i_11_n_1
    SLICE_X90Y79         LUT6 (Prop_lut6_I4_O)        0.124     5.313 f  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.656     5.969    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X91Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.093 r  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=1, routed)           0.811     6.904    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X91Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.028 r  iCPU/regfile_inst/x1[0]_i_1/O
                         net (fo=31, routed)          1.727     8.755    iCPU/regfile_inst/rd_data[0]
    SLICE_X86Y75         FDRE                                         r  iCPU/regfile_inst/x20_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        1.529    -3.021    iCPU/regfile_inst/clk0
    SLICE_X86Y75         FDRE                                         r  iCPU/regfile_inst/x20_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.273ns (82.953%)  route 0.056ns (17.047%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[25]/G
    SLICE_X95Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[25]/Q
                         net (fo=1, routed)           0.056     0.214    iCPU/inst0/Q[25]
    SLICE_X94Y88         LUT3 (Prop_lut3_I2_O)        0.045     0.259 r  iCPU/inst0/pc[25]_i_5/O
                         net (fo=1, routed)           0.000     0.259    iCPU/inst0/pc[25]_i_5_n_1
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.329 r  iCPU/inst0/pc_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.329    iCPU/inst0_n_37
    SLICE_X94Y88         FDCE                                         r  iCPU/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.875    -1.271    iCPU/clk0
    SLICE_X94Y88         FDCE                                         r  iCPU/pc_reg[25]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.268ns (75.048%)  route 0.089ns (24.952%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[11]/G
    SLICE_X95Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[11]/Q
                         net (fo=1, routed)           0.089     0.247    iCPU/inst0/Q[11]
    SLICE_X94Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.292 r  iCPU/inst0/pc[9]_i_3/O
                         net (fo=1, routed)           0.000     0.292    iCPU/inst0/pc[9]_i_3_n_1
    SLICE_X94Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.357 r  iCPU/inst0/pc_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.357    iCPU/inst0_n_19
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[11]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.268ns (75.048%)  route 0.089ns (24.952%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[27]/G
    SLICE_X95Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[27]/Q
                         net (fo=1, routed)           0.089     0.247    iCPU/inst0/Q[27]
    SLICE_X94Y88         LUT3 (Prop_lut3_I2_O)        0.045     0.292 r  iCPU/inst0/pc[25]_i_3/O
                         net (fo=1, routed)           0.000     0.292    iCPU/inst0/pc[25]_i_3_n_1
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.357 r  iCPU/inst0/pc_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.357    iCPU/inst0_n_35
    SLICE_X94Y88         FDCE                                         r  iCPU/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.875    -1.271    iCPU/clk0
    SLICE_X94Y88         FDCE                                         r  iCPU/pc_reg[27]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.308ns (84.591%)  route 0.056ns (15.409%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[25]/G
    SLICE_X95Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[25]/Q
                         net (fo=1, routed)           0.056     0.214    iCPU/inst0/Q[25]
    SLICE_X94Y88         LUT3 (Prop_lut3_I2_O)        0.045     0.259 r  iCPU/inst0/pc[25]_i_5/O
                         net (fo=1, routed)           0.000     0.259    iCPU/inst0/pc[25]_i_5_n_1
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.364 r  iCPU/inst0/pc_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.364    iCPU/inst0_n_36
    SLICE_X94Y88         FDCE                                         r  iCPU/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.875    -1.271    iCPU/clk0
    SLICE_X94Y88         FDCE                                         r  iCPU/pc_reg[26]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.203ns (53.223%)  route 0.178ns (46.777%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[0]/G
    SLICE_X97Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[0]/Q
                         net (fo=1, routed)           0.178     0.336    iCPU/inst0/Q[0]
    SLICE_X95Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.381 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    iCPU/inst0_n_9
    SLICE_X95Y81         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.868    -1.278    iCPU/clk0
    SLICE_X95Y81         FDCE                                         r  iCPU/pc_reg[0]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.287ns (74.901%)  route 0.096ns (25.099%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y85         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[16]/G
    SLICE_X96Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[16]/Q
                         net (fo=1, routed)           0.096     0.274    iCPU/inst0/Q[16]
    SLICE_X94Y85         LUT3 (Prop_lut3_I2_O)        0.045     0.319 r  iCPU/inst0/pc[13]_i_2/O
                         net (fo=1, routed)           0.000     0.319    iCPU/inst0/pc[13]_i_2_n_1
    SLICE_X94Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.383 r  iCPU/inst0/pc_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.383    iCPU/inst0_n_22
    SLICE_X94Y85         FDCE                                         r  iCPU/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.872    -1.274    iCPU/clk0
    SLICE_X94Y85         FDCE                                         r  iCPU/pc_reg[16]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.287ns (74.706%)  route 0.097ns (25.294%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[20]/G
    SLICE_X96Y86         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[20]/Q
                         net (fo=1, routed)           0.097     0.275    iCPU/inst0/Q[20]
    SLICE_X94Y86         LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  iCPU/inst0/pc[17]_i_2/O
                         net (fo=1, routed)           0.000     0.320    iCPU/inst0/pc[17]_i_2_n_1
    SLICE_X94Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.384 r  iCPU/inst0/pc_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.384    iCPU/inst0_n_26
    SLICE_X94Y86         FDCE                                         r  iCPU/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.872    -1.274    iCPU/clk0
    SLICE_X94Y86         FDCE                                         r  iCPU/pc_reg[20]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.304ns (77.333%)  route 0.089ns (22.667%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[11]/G
    SLICE_X95Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[11]/Q
                         net (fo=1, routed)           0.089     0.247    iCPU/inst0/Q[11]
    SLICE_X94Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.292 r  iCPU/inst0/pc[9]_i_3/O
                         net (fo=1, routed)           0.000     0.292    iCPU/inst0/pc[9]_i_3_n_1
    SLICE_X94Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.393 r  iCPU/inst0/pc_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.393    iCPU/inst0_n_18
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.871    -1.275    iCPU/clk0
    SLICE_X94Y84         FDCE                                         r  iCPU/pc_reg[12]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.304ns (77.333%)  route 0.089ns (22.667%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[27]/G
    SLICE_X95Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[27]/Q
                         net (fo=1, routed)           0.089     0.247    iCPU/inst0/Q[27]
    SLICE_X94Y88         LUT3 (Prop_lut3_I2_O)        0.045     0.292 r  iCPU/inst0/pc[25]_i_3/O
                         net (fo=1, routed)           0.000     0.292    iCPU/inst0/pc[25]_i_3_n_1
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.393 r  iCPU/inst0/pc_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.393    iCPU/inst0_n_34
    SLICE_X94Y88         FDCE                                         r  iCPU/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.875    -1.271    iCPU/clk0
    SLICE_X94Y88         FDCE                                         r  iCPU/pc_reg[28]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.268ns (66.804%)  route 0.133ns (33.196%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y84         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[7]/G
    SLICE_X97Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[7]/Q
                         net (fo=1, routed)           0.133     0.291    iCPU/inst0/Q[7]
    SLICE_X94Y83         LUT3 (Prop_lut3_I2_O)        0.045     0.336 r  iCPU/inst0/pc[5]_i_3/O
                         net (fo=1, routed)           0.000     0.336    iCPU/inst0/pc[5]_i_3_n_1
    SLICE_X94Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.401 r  iCPU/inst0/pc_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    iCPU/inst0_n_15
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1174, routed)        0.870    -1.276    iCPU/clk0
    SLICE_X94Y83         FDCE                                         r  iCPU/pc_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk180_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 0.625ns (32.922%)  route 1.273ns (67.078%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X98Y86         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           1.273     1.898    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.642    47.093    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.360ns  (logic 0.625ns (45.961%)  route 0.735ns (54.039%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X98Y86         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.735     1.360    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.637    47.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.178ns (34.372%)  route 0.340ns (65.628%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X98Y86         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.340     0.518    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.909    48.763    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y16         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.178ns (21.230%)  route 0.660ns (78.770%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y86         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X98Y86         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.660     0.838    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.913    48.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





