/*
Author : Devaud Sébastien 14.04.2026
template of the dualported SRAM from the course "embedded systems design" of the EPFL
*/


module dualPortSSRAM #( parameter bitwidth = 8,
                        parameter nrOfEntries = 512)
                      ( input wire                                clockA, clockB,
                                                                  writeEnableA, writeEnableB,
                        input wire [$clog2(nrOfEntries)-1 : 0]    addressA, addressB,
                        input wire [bitwidth-1 : 0]               dataInA, dataInB,
                        output reg [bitwidth-1 : 0]               dataOutA, dataOutB);


reg [bitwidth-1 : 0] memoryContent [nrOfEntries-1 : 0];

always @(posedge clockA)
  begin
    if (writeEnableA == 1'b1) memoryContent[addressA] <= dataInA;
    dataOutA <= memoryContent[addressA];
  end

always @(posedge clockB)
  begin
    if (writeEnableB == 1'b1) memoryContent[addressB] <= dataInB;
    dataOutB <= memoryContent[addressB];
  end

endmodule
