HelpInfo,/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'.||top_level.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/sys_init.vhd'.||top_level.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'.||top_level.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_writer.vhd'.||top_level.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(81);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(83);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/83||null;null
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/120||polarfire_syn_comps.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/20
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/122||polarfire_syn_comps.v(60);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/60
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/124||polarfire_syn_comps.v(87);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/87
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/126||polarfire_syn_comps.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/117
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/128||polarfire_syn_comps.v(167);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/167
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/130||polarfire_syn_comps.v(212);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/212
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/132||polarfire_syn_comps.v(231);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/231
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/134||polarfire_syn_comps.v(280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/136||polarfire_syn_comps.v(334);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/334
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/138||polarfire_syn_comps.v(656);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/656
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/140||polarfire_syn_comps.v(760);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/760
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/142||polarfire_syn_comps.v(794);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/794
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/144||polarfire_syn_comps.v(1058);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1058
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/146||polarfire_syn_comps.v(1368);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1368
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/148||polarfire_syn_comps.v(1395);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1395
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/150||polarfire_syn_comps.v(1440);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1440
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/152||polarfire_syn_comps.v(1473);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1473
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/154||polarfire_syn_comps.v(1491);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1491
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/156||polarfire_syn_comps.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1517
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/158||polarfire_syn_comps.v(1558);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1558
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/160||polarfire_syn_comps.v(1580);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1580
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/162||polarfire_syn_comps.v(1598);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/164||polarfire_syn_comps.v(1615);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1615
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/166||polarfire_syn_comps.v(1634);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1634
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/168||polarfire_syn_comps.v(1651);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1651
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/170||polarfire_syn_comps.v(1680);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1680
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/172||polarfire_syn_comps.v(1711);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1711
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/174||polarfire_syn_comps.v(1801);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1801
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/176||polarfire_syn_comps.v(2025);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2025
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/178||polarfire_syn_comps.v(2186);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2186
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/180||polarfire_syn_comps.v(2202);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2202
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/182||polarfire_syn_comps.v(2218);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2218
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/184||polarfire_syn_comps.v(2234);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2234
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/186||polarfire_syn_comps.v(2266);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2266
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/188||polarfire_syn_comps.v(2647);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2647
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/190||polarfire_syn_comps.v(3660);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3660
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/192||polarfire_syn_comps.v(3731);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3731
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/194||polarfire_syn_comps.v(3860);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3860
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/196||polarfire_syn_comps.v(3878);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3878
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/198||polarfire_syn_comps.v(3895);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3895
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/200||polarfire_syn_comps.v(3910);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3910
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/202||polarfire_syn_comps.v(3925);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3925
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/204||polarfire_syn_comps.v(3952);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3952
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/206||polarfire_syn_comps.v(4064);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4064
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/208||polarfire_syn_comps.v(4095);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4095
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/210||polarfire_syn_comps.v(4141);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4141
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/212||polarfire_syn_comps.v(4251);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4251
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/214||polarfire_syn_comps.v(4435);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4435
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/216||polarfire_syn_comps.v(4476);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4476
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/218||polarfire_syn_comps.v(4502);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4502
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/220||polarfire_syn_comps.v(4519);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4519
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/222||polarfire_syn_comps.v(4596);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4596
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/224||polarfire_syn_comps.v(5360);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5360
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/226||polarfire_syn_comps.v(6170);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6170
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/228||polarfire_syn_comps.v(6279);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/230||polarfire_syn_comps.v(6317);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6317
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/232||polarfire_syn_comps.v(6390);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6390
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/234||polarfire_syn_comps.v(7279);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7279
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/236||polarfire_syn_comps.v(8336);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8336
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/238||polarfire_syn_comps.v(9295);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9295
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/240||polarfire_syn_comps.v(10031);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10031
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/242||polarfire_syn_comps.v(10746);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10746
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/244||polarfire_syn_comps.v(10780);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10780
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/246||polarfire_syn_comps.v(10816);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10816
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/248||polarfire_syn_comps.v(10863);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10863
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/250||polarfire_syn_comps.v(10897);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10897
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/252||polarfire_syn_comps.v(11763);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11763
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/254||polarfire_syn_comps.v(12806);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12806
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/256||polarfire_syn_comps.v(12818);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/258||polarfire_syn_comps.v(12829);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12829
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/260||polarfire_syn_comps.v(12842);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12842
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/276||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/278||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/280||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/282||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/284||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/286||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'.||top_level.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/288||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/sys_init.vhd'.||top_level.srr(290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/290||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'.||top_level.srr(292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/292||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_writer.vhd'.||top_level.srr(294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/294||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/296||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/298||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/300||null;null
Implementation;Synthesis||CD630||@N: Synthesizing work.top_level.architecture_top_level.||top_level.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/302||top_level.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/23
Implementation;Synthesis||CD326||@W:Port oen of entity work.default_values is unconnected. If a port needs to remain unconnected, use the keyword open.||top_level.srr(303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/303||top_level.vhd(126);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/126
Implementation;Synthesis||CD638||@W:Signal data_in_s is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/304||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CD638||@W:Signal wen_s is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/305||top_level.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/72
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_writer.architecture_uart_writer.||top_level.srr(306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/306||uart_writer.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/307||uart_writer.vhd(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/95
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_reader.architecture_uart_reader.||top_level.srr(311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/311||uart_reader.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/24
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/312||uart_reader.vhd(104);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/104
Implementation;Synthesis||CD630||@N: Synthesizing work.default_values.architecture_default_values.||top_level.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/316||default_values.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/23
Implementation;Synthesis||CL240||@W:Signal OEN is floating; a simulation mismatch is possible.||top_level.srr(319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/319||default_values.vhd(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.coreuart_c0.rtl.||top_level.srr(321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/321||COREUART_C0.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated.||top_level.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/322||CoreUART.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/34
Implementation;Synthesis||CD434||@W:Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/323||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD434||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/324||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/325||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/392
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/326||CoreUART.vhd(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/450
Implementation;Synthesis||CD638||@W:Signal clear_framing_error is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/327||CoreUART.vhd(107);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/107
Implementation;Synthesis||CD638||@W:Signal clear_overflow is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/328||CoreUART.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal temp_xhdl7 is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/329||CoreUART.vhd(120);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/120
Implementation;Synthesis||CD638||@W:Signal temp_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/330||CoreUART.vhd(121);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/121
Implementation;Synthesis||CD638||@W:Signal temp_xhdl11 is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/331||CoreUART.vhd(122);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/122
Implementation;Synthesis||CD638||@W:Signal temp_xhdl12 is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/332||CoreUART.vhd(123);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/123
Implementation;Synthesis||CD638||@W:Signal temp_xhdl13 is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/333||CoreUART.vhd(124);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/124
Implementation;Synthesis||CD638||@W:Signal temp_xhdl14 is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/334||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CD638||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/335||CoreUART.vhd(126);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/126
Implementation;Synthesis||CD638||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/336||CoreUART.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/127
Implementation;Synthesis||CD638||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/337||CoreUART.vhd(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/138
Implementation;Synthesis||CD638||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/338||CoreUART.vhd(139);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/139
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated.||top_level.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/339||Rx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/33
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/340||Rx_async.vhd(233);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/233
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/341||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/253
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/342||Rx_async.vhd(256);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/256
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/343||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/318
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/344||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/423
Implementation;Synthesis||CD638||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/345||Rx_async.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/94
Implementation;Synthesis||CD638||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/346||Rx_async.vhd(95);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/95
Implementation;Synthesis||CL240||@W:Signal sresetn is floating; a simulation mismatch is possible.||top_level.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/349||Rx_async.vhd(95);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/95
Implementation;Synthesis||CL240||@W:Signal aresetn is floating; a simulation mismatch is possible.||top_level.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/350||Rx_async.vhd(94);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/94
Implementation;Synthesis||CL240||@W:Signal rx_idle_out is floating; a simulation mismatch is possible.||top_level.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/351||Rx_async.vhd(52);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/52
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_tx_async.translated.||top_level.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/353||Tx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/33
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/354||Tx_async.vhd(311);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/311
Implementation;Synthesis||CD638||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/355||Tx_async.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/356||Tx_async.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal sresetn is floating; a simulation mismatch is possible.||top_level.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/359||Tx_async.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal aresetn is floating; a simulation mismatch is possible.||top_level.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/360||Tx_async.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/78
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_clock_gen.rtl.||top_level.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/362||Clock_gen.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/363||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/54
Implementation;Synthesis||CD638||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/364||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/365||Clock_gen.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/56
Implementation;Synthesis||CL240||@W:Signal sresetn is floating; a simulation mismatch is possible.||top_level.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/368||Clock_gen.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/56
Implementation;Synthesis||CL240||@W:Signal aresetn is floating; a simulation mismatch is possible.||top_level.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/369||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/55
Implementation;Synthesis||CL240||@W:Signal sresetn is floating; a simulation mismatch is possible.||top_level.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/373||CoreUART.vhd(139);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/139
Implementation;Synthesis||CL240||@W:Signal aresetn is floating; a simulation mismatch is possible.||top_level.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/374||CoreUART.vhd(138);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/138
Implementation;Synthesis||CL240||@W:Signal temp_xhdl17 is floating; a simulation mismatch is possible.||top_level.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/375||CoreUART.vhd(127);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/127
Implementation;Synthesis||CL240||@W:Signal temp_xhdl16 is floating; a simulation mismatch is possible.||top_level.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/376||CoreUART.vhd(126);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/126
Implementation;Synthesis||CL252||@W:Bit 0 of signal temp_xhdl14 is floating -- simulation mismatch possible.||top_level.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/377||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CL252||@W:Bit 1 of signal temp_xhdl14 is floating -- simulation mismatch possible.||top_level.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/378||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CL252||@W:Bit 2 of signal temp_xhdl14 is floating -- simulation mismatch possible.||top_level.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/379||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CL252||@W:Bit 3 of signal temp_xhdl14 is floating -- simulation mismatch possible.||top_level.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/380||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CL252||@W:Bit 4 of signal temp_xhdl14 is floating -- simulation mismatch possible.||top_level.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/381||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CL252||@W:Bit 5 of signal temp_xhdl14 is floating -- simulation mismatch possible.||top_level.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/382||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CL252||@W:Bit 6 of signal temp_xhdl14 is floating -- simulation mismatch possible.||top_level.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/383||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CL252||@W:Bit 7 of signal temp_xhdl14 is floating -- simulation mismatch possible.||top_level.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/384||CoreUART.vhd(125);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/125
Implementation;Synthesis||CL240||@W:Signal temp_xhdl13 is floating; a simulation mismatch is possible.||top_level.srr(385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/385||CoreUART.vhd(124);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/124
Implementation;Synthesis||CL240||@W:Signal temp_xhdl11 is floating; a simulation mismatch is possible.||top_level.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/386||CoreUART.vhd(122);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/122
Implementation;Synthesis||CL240||@W:Signal temp_xhdl7 is floating; a simulation mismatch is possible.||top_level.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/387||CoreUART.vhd(120);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/120
Implementation;Synthesis||CL240||@W:Signal clear_overflow is floating; a simulation mismatch is possible.||top_level.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/388||CoreUART.vhd(116);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/116
Implementation;Synthesis||CL240||@W:Signal clear_framing_error is floating; a simulation mismatch is possible.||top_level.srr(389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/389||CoreUART.vhd(107);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/107
Implementation;Synthesis||CD630||@N: Synthesizing work.sys_init.sys_init_arch.||top_level.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/394||sys_init.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/sys_init.vhd'/linenumber/27
Implementation;Synthesis||CL240||@W:Signal wen_s is floating; a simulation mismatch is possible.||top_level.srr(400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/400||top_level.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/72
Implementation;Synthesis||CL252||@W:Bit 0 of signal data_in_s is floating -- simulation mismatch possible.||top_level.srr(401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/401||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CL252||@W:Bit 1 of signal data_in_s is floating -- simulation mismatch possible.||top_level.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/402||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CL252||@W:Bit 2 of signal data_in_s is floating -- simulation mismatch possible.||top_level.srr(403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/403||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CL252||@W:Bit 3 of signal data_in_s is floating -- simulation mismatch possible.||top_level.srr(404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/404||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CL252||@W:Bit 4 of signal data_in_s is floating -- simulation mismatch possible.||top_level.srr(405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/405||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CL252||@W:Bit 5 of signal data_in_s is floating -- simulation mismatch possible.||top_level.srr(406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/406||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CL252||@W:Bit 6 of signal data_in_s is floating -- simulation mismatch possible.||top_level.srr(407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/407||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CL252||@W:Bit 7 of signal data_in_s is floating -- simulation mismatch possible.||top_level.srr(408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/408||top_level.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance uart_writer_i because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top_level.srr(409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/409||top_level.vhd(165);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/165
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/521||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/522||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/523||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/524||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/525||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/526||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'.||top_level.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/527||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/sys_init.vhd'.||top_level.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/528||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'.||top_level.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/529||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_writer.vhd'.||top_level.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/530||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/531||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/532||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/533||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_level.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/535||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/574||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/576||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/578||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/580||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/582||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/584||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/586||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/588||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/590||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/592||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/594||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/596||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/598||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/600||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/602||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/604||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/606||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/608||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/610||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/612||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/614||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/616||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/618||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/620||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/622||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/624||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/626||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/628||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/630||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/632||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/634||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/636||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/638||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/640||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/642||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/644||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/646||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/648||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/650||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/652||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/654||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/656||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/658||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/660||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/662||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/664||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/666||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/668||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/670||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/672||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/674||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/676||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/678||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/680||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/682||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/684||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/686||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/688||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/690||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/692||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/694||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/696||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/698||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/700||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/702||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/704||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/706||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/708||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/710||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/712||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/714||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/754||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/755||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/756||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/757||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/758||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/759||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'.||top_level.srr(760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/760||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/sys_init.vhd'.||top_level.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/761||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'.||top_level.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/762||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_writer.vhd'.||top_level.srr(763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/763||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/764||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/765||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/766||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_level.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/784||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top_level.architecture_top_level.||top_level.srr(785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/785||top_level.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/23
Implementation;Synthesis||CD326||@W:Port oen of entity work.default_values is unconnected. If a port needs to remain unconnected, use the keyword open.||top_level.srr(786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/786||top_level.vhd(126);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/126
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_writer.architecture_uart_writer.||top_level.srr(787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/787||uart_writer.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/23
Implementation;Synthesis||CD233||@N: Using sequential encoding for type sequence_state_type.||top_level.srr(788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/788||uart_writer.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/789||uart_writer.vhd(95);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/95
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(7) is always 0.||top_level.srr(792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/792||uart_writer.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/55
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of DATA_IN(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top_level.srr(793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/793||uart_writer.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/55
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_reader.architecture_uart_reader.||top_level.srr(795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/795||uart_reader.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_state_type.||top_level.srr(796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/796||uart_reader.vhd(48);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/48
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/797||uart_reader.vhd(104);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/104
Implementation;Synthesis||CD630||@N: Synthesizing work.default_values.architecture_default_values.||top_level.srr(829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/829||default_values.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/23
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_state_type.||top_level.srr(830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/830||default_values.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal OEN is floating; a simulation mismatch is possible.||top_level.srr(833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/833||default_values.vhd(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.coreuart_c0.rtl.||top_level.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/835||COREUART_C0.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated.||top_level.srr(836);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/836||CoreUART.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/34
Implementation;Synthesis||CD434||@W:Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(837);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/837||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD434||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(838);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/838||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(839);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/839||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/392
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(840);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/840||CoreUART.vhd(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/450
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated.||top_level.srr(841);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/841||Rx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type receive_states.||top_level.srr(842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/842||Rx_async.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/64
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/843||Rx_async.vhd(233);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/233
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(844);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/844||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/253
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(845);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/845||Rx_async.vhd(256);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/256
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(846);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/846||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/318
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(847);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/847||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/423
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en_i and merging clear_parity_en_xhdl3. Add a syn_preserve attribute to the element to prevent sharing.||top_level.srr(850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/850||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_tx_async.translated.||top_level.srr(852);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/852||Tx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/33
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(853);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/853||Tx_async.vhd(311);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/311
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/856||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top_level.srr(857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/857||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_clock_gen.rtl.||top_level.srr(859);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/859||Clock_gen.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(860);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/860||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/54
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/866||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/439
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.||top_level.srr(867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/867||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/414
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.||top_level.srr(868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/868||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/399
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.||top_level.srr(869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/869||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.||top_level.srr(870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/870||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(871);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/871||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.||top_level.srr(872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/872||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/873||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.||top_level.srr(874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/874||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/245
Implementation;Synthesis||CD630||@N: Synthesizing work.sys_init.sys_init_arch.||top_level.srr(887);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/887||sys_init.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/hdl/sys_init.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||top_level.srr(969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/969||Clock_gen.vhd(41);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||top_level.srr(972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/972||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||top_level.srr(981);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/981||Tx_async.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||top_level.srr(982);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/982||Tx_async.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||top_level.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/983||Tx_async.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||top_level.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/986||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||CL138||@W:Removing register 'CSN' because it is only assigned 0 or its original value.||top_level.srr(999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/999||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BIT8 is always 1.||top_level.srr(1000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1000||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit ODD_N_EVEN is always 1.||top_level.srr(1001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1001||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit PARITY_EN is always 1.||top_level.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1002||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(0) is always 1.||top_level.srr(1003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1003||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(1) is always 0.||top_level.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1004||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(2) is always 1.||top_level.srr(1005);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1005||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(3) is always 0.||top_level.srr(1006);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1006||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(4) is always 0.||top_level.srr(1007);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1007||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(5) is always 0.||top_level.srr(1008);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1008||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(6) is always 1.||top_level.srr(1009);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1009||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(7) is always 0.||top_level.srr(1010);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1010||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(8) is always 1.||top_level.srr(1011);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1011||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(9) is always 0.||top_level.srr(1012);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1012||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(10) is always 0.||top_level.srr(1013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1013||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(11) is always 0.||top_level.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1014||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(12) is always 0.||top_level.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1015||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(1) is always 1.||top_level.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1016||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(2) is always 0.||top_level.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1017||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(3) is always 1.||top_level.srr(1018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1018||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(4) is always 0.||top_level.srr(1019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1019||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of DATA_IN(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1020||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_wr_state.||top_level.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1021||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit LED4 is always 1.||top_level.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1056||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_wr_state.||top_level.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1057||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||CL159||@N: Input START is unused.||top_level.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1063||uart_reader.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sequence_wr_state.||top_level.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1066||uart_writer.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input button1 is unused.||top_level.srr(1075);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1075||top_level.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/29
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top_level.srr(1200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1200||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||top_level.srr(1201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1201||null;null
Implementation;Synthesis||FX1171||@N: Found instance default_values_i.DATA_IN_1[7:5] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1217||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||FX1171||@N: Found instance default_values_i.DATA_IN_1[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1218||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||FX1171||@N: Found instance default_values_i.WEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1219||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||BN132||@W:Removing sequential instance uart_reader_i.WEN because it is equivalent to instance uart_reader_i.OEN. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(1220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1220||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_reader_i.OEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1221||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_reader_i.LED1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1222||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_reader_i.LED3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1223||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_reader_i.LED2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1224||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_writer_i.WEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1225||uart_writer.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/55
Implementation;Synthesis||FX1171||@N: Found instance uart_writer_i.UART_CONTROL with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1226||uart_writer.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/55
Implementation;Synthesis||MF625||@N: Insert Identify debug core||top_level.srr(1233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1233||null;null
Implementation;Synthesis||FX1171||@N: Found instance b3_ORb[32:1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1235||syn_dics.v(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/64
Implementation;Synthesis||FX1171||@N: Found instance b8_FZFFLXYE[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1236||syn_dics.v(2539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2539
Implementation;Synthesis||FX1171||@N: Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1237||syn_dics.v(2539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2539
Implementation;Synthesis||FX1171||@N: Found instance genblk9.b7_nYJ_BFM[78:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1238||syn_dics.v(2581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2581
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1239||syn_dics.v(4729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4729
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1240||syn_dics.v(5175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5175
Implementation;Synthesis||FX1171||@N: Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1241||syn_dics.v(5146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5146
Implementation;Synthesis||FX1171||@N: Found instance b4_oYh0[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1242||syn_dics.v(4452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4452
Implementation;Synthesis||FX1171||@N: Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1243||syn_dics.v(4435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4435
Implementation;Synthesis||FX1171||@N: Found instance b8_uUT_CqMr[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1244||syn_dics.v(4424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4424
Implementation;Synthesis||FX1171||@N: Found instance b4_oYh0[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1245||syn_dics.v(4452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4452
Implementation;Synthesis||FX1171||@N: Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1246||syn_dics.v(4435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4435
Implementation;Synthesis||FX1171||@N: Found instance b8_uUT_CqMr[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(1247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1247||syn_dics.v(4424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4424
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_IICE_69, tag ident_ihs_tx to syn_hyper_source ident_hs_tx||top_level.srr(1256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1256||syn_dics.v(5905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5905
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_IICE_68, tag ident_ihs_rx to syn_hyper_source ident_hs_rx||top_level.srr(1262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1262||syn_dics.v(5898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5898
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_wen_s_IICE_67, tag ident_ihs_wen_s to syn_hyper_source ident_hs_wen_s||top_level.srr(1263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1263||syn_dics.v(5891);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5891
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_wen_IICE_66, tag uart_reader_i.ident_ihs_wen to syn_hyper_source uart_reader_i.ident_hs_WEN||top_level.srr(1264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1264||syn_dics.v(5884);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5884
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_txrdy_IICE_72, tag uart_reader_i.ident_ihs_txrdy to syn_hyper_source uart_reader_i.ident_hs_TXRDY||top_level.srr(1265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1265||syn_dics.v(5877);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5877
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_rxrdy_IICE_71, tag uart_reader_i.ident_ihs_rxrdy to syn_hyper_source uart_reader_i.ident_hs_RXRDY||top_level.srr(1266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1266||syn_dics.v(5870);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5870
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_rst_IICE_70, tag uart_reader_i.ident_ihs_rst to syn_hyper_source uart_reader_i.ident_hs_RST||top_level.srr(1267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1267||syn_dics.v(5863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5863
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_parity_err_IICE_65, tag uart_reader_i.ident_ihs_parity_err to syn_hyper_source uart_reader_i.ident_hs_PARITY_ERR||top_level.srr(1268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1268||syn_dics.v(5856);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5856
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_overflow_IICE_64, tag uart_reader_i.ident_ihs_overflow to syn_hyper_source uart_reader_i.ident_hs_OVERFLOW||top_level.srr(1269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1269||syn_dics.v(5849);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5849
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_oen_IICE_63, tag uart_reader_i.ident_ihs_oen to syn_hyper_source uart_reader_i.ident_hs_OEN||top_level.srr(1270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1270||syn_dics.v(5842);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5842
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_led4_IICE_62, tag uart_reader_i.ident_ihs_led4 to syn_hyper_source uart_reader_i.ident_hs_LED4||top_level.srr(1271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1271||syn_dics.v(5835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5835
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_led3_IICE_61, tag uart_reader_i.ident_ihs_led3 to syn_hyper_source uart_reader_i.ident_hs_LED3||top_level.srr(1272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1272||syn_dics.v(5828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5828
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_led2_IICE_60, tag uart_reader_i.ident_ihs_led2 to syn_hyper_source uart_reader_i.ident_hs_LED2||top_level.srr(1273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1273||syn_dics.v(5821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5821
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_led1_IICE_59, tag uart_reader_i.ident_ihs_led1 to syn_hyper_source uart_reader_i.ident_hs_LED1||top_level.srr(1274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1274||syn_dics.v(5814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5814
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_framing_err_IICE_58, tag uart_reader_i.ident_ihs_framing_err to syn_hyper_source uart_reader_i.ident_hs_FRAMING_ERR||top_level.srr(1275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1275||syn_dics.v(5807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5807
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_out_IICE_50, tag uart_reader_i.ident_ihs_data_out to syn_hyper_source uart_reader_i.ident_hs_DATA_OUT||top_level.srr(1276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1276||syn_dics.v(5800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5800
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_in_IICE_42, tag uart_reader_i.ident_ihs_data_in to syn_hyper_source uart_reader_i.ident_hs_DATA_IN||top_level.srr(1277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1277||syn_dics.v(5793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5793
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_tx_IICE_41, tag uart_i.ident_ihs_tx to syn_hyper_source uart_i.ident_hs_TX||top_level.srr(1278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1278||syn_dics.v(5786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5786
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_rxrdy_IICE_40, tag uart_i.ident_ihs_rxrdy to syn_hyper_source uart_i.ident_hs_RXRDY||top_level.srr(1279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1279||syn_dics.v(5779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5779
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_rx_IICE_39, tag uart_i.ident_ihs_rx to syn_hyper_source uart_i.ident_hs_RX||top_level.srr(1280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1280||syn_dics.v(5772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5772
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_IICE, tag uart_i.ident_ihs_clk to syn_hyper_source uart_i.ident_hs_CLK||top_level.srr(1281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1281||syn_dics.v(5765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5765
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_txrdy_s_IICE_38, tag ident_ihs_txrdy_s to syn_hyper_source ident_hs_txrdy_s||top_level.srr(1282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1282||syn_dics.v(5758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5758
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_rxrdy_s_IICE_37, tag ident_ihs_rxrdy_s to syn_hyper_source ident_hs_rxrdy_s||top_level.srr(1283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1283||syn_dics.v(5751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5751
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_parity_err_s_IICE_36, tag ident_ihs_parity_err_s to syn_hyper_source ident_hs_parity_err_s||top_level.srr(1284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1284||syn_dics.v(5744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5744
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_parity_en_s_IICE_35, tag ident_ihs_parity_en_s to syn_hyper_source ident_hs_parity_en_s||top_level.srr(1285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1285||syn_dics.v(5737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5737
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_overflow_s_IICE_34, tag ident_ihs_overflow_s to syn_hyper_source ident_hs_overflow_s||top_level.srr(1286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1286||syn_dics.v(5730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5730
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_oen_s_IICE_33, tag ident_ihs_oen_s to syn_hyper_source ident_hs_oen_s||top_level.srr(1287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1287||syn_dics.v(5723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5723
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_odd_n_even_s_IICE_32, tag ident_ihs_odd_n_even_s to syn_hyper_source ident_hs_odd_n_even_s||top_level.srr(1288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1288||syn_dics.v(5716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5716
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_framing_err_s_IICE_31, tag ident_ihs_framing_err_s to syn_hyper_source ident_hs_framing_err_s||top_level.srr(1289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1289||syn_dics.v(5709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5709
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_out_s_IICE_23, tag ident_ihs_data_out_s to syn_hyper_source ident_hs_data_out_s||top_level.srr(1290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1290||syn_dics.v(5702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5702
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_in_s_IICE_15, tag ident_ihs_data_in_s to syn_hyper_source ident_hs_data_in_s||top_level.srr(1291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1291||syn_dics.v(5695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5695
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_csn_s_IICE_14, tag ident_ihs_csn_s to syn_hyper_source ident_hs_csn_s||top_level.srr(1292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1292||syn_dics.v(5688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5688
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_bit8_s_IICE_13, tag ident_ihs_bit8_s to syn_hyper_source ident_hs_bit8_s||top_level.srr(1293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1293||syn_dics.v(5681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5681
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_baud_val_s_IICE_0, tag ident_ihs_baud_val_s to syn_hyper_source ident_hs_baud_val_s||top_level.srr(1294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1294||syn_dics.v(5674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5674
Implementation;Synthesis||MO111||@N: Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(1303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1303||syn_dics.v(5319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5319
Implementation;Synthesis||MO111||@N: Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(1304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1304||syn_dics.v(5544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5544
Implementation;Synthesis||BN115||@N: Removing instance default_values_i (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1305||top_level.vhd(126);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/126
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en_xhdl3 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_level.srr(1306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1306||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write_xhdl6 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top_level.srr(1307);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1307||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top_level.srr(1308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1308||syn_dics.v(5175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5175
Implementation;Synthesis||BN362||@N: Removing sequential instance DATA_IN_1[0] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.||top_level.srr(1309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1309||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance DATA_IN_1[7:5] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffpatre(prim) because it does not drive other instances.||top_level.srr(1310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1310||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance WEN (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.||top_level.srr(1311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1311||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top_level.srr(1312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1312||syn_dics.v(5201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5201
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_wr_state[0:1] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top_level.srr(1313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1313||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||FP130||@N: Promoting Net clk on CLKINT  I_1 ||top_level.srr(1314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1314||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF on CLKINT  I_1 ||top_level.srr(1315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1315||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX on CLKINT  I_2 ||top_level.srr(1316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1316||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist top_level ||top_level.srr(1317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1317||null;null
Implementation;Synthesis||Z241||@W:Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O ||top_level.srr(1321);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1321||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 430 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level.srr(1364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1364||syn_dics.v(4452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4452
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level.srr(1365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1365||syn_dics.v(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/342
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 13 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[6:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1366||syn_dics.v(5128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5128
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top_level.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1368||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||top_level.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1388||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sequence_wr_state[0:3] (in view: work.uart_writer(architecture_uart_writer)); safe FSM implementation is not required.||top_level.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1400||uart_writer.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/55
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level_cck.rpt" .||top_level.srr(1420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1420||null;null
Implementation;Synthesis||MO111||@N: Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(1477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1477||syn_dics.v(5319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5319
Implementation;Synthesis||MO111||@N: Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(1478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1478||syn_dics.v(5544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5544
Implementation;Synthesis||BN401||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||top_level.srr(1529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1529||syn_dics.v(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/210
Implementation;Synthesis||BN362||@N: Removing sequential instance b13_PSyil9s_FMZ_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top_level.srr(1544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1544||syn_dics.v(5488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5488
Implementation;Synthesis||FA239||@W:ROM DATA_IN_1_1[6:0] (in view: work.uart_writer(architecture_uart_writer)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top_level.srr(1545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1545||uart_writer.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/78
Implementation;Synthesis||FA239||@W:ROM DATA_IN_1_1[6:0] (in view: work.uart_writer(architecture_uart_writer)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top_level.srr(1546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1546||uart_writer.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/78
Implementation;Synthesis||MO106||@N: Found ROM DATA_IN_1_1[6:0] (in view: work.uart_writer(architecture_uart_writer)) with 12 words by 7 bits.||top_level.srr(1547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1547||uart_writer.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/78
Implementation;Synthesis||MO231||@N: Found counter in view:coreuart_lib.COREUART_C0_COREUART_C0_0_Clock_gen_0_0(rtl) instance baud_cntr[12:0] ||top_level.srr(1551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1551||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||top_level.srr(1566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1566||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MO161||@W:Register bit last_bit[3] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1567||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO160||@W:Register bit last_bit[2] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1568||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO160||@W:Register bit last_bit[1] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1569||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO161||@W:Register bit last_bit[0] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1570||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sequence_wr_state[0:3] (in view: work.uart_writer(architecture_uart_writer)); safe FSM implementation is not required.||top_level.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1582||uart_writer.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_writer.vhd'/linenumber/55
Implementation;Synthesis||MO231||@N: Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance genblk4\.b7_nYhI39s[6:0] ||top_level.srr(1599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1599||syn_dics.v(4729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4729
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_status.b5_uU_cL.||top_level.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1600||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_current_state.b5_uU_cL.||top_level.srr(1601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1601||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b13_nAzGfFM_sLsv3_i[0].||top_level.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1602||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[0].||top_level.srr(1603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1603||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[1].||top_level.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1604||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[2].||top_level.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1605||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[3].||top_level.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1606||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[4].||top_level.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1607||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[5].||top_level.srr(1608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1608||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk2\.b3_nUT[6].||top_level.srr(1609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1609||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[0].||top_level.srr(1610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1610||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[1].||top_level.srr(1611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1611||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[2].||top_level.srr(1612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1612||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[3].||top_level.srr(1613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1613||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[4].||top_level.srr(1614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1614||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[0].||top_level.srr(1615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1615||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[1].||top_level.srr(1616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1616||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[2].||top_level.srr(1617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1617||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[3].||top_level.srr(1618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1618||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[4].||top_level.srr(1619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1619||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[5].||top_level.srr(1620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1620||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[6].||top_level.srr(1621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1621||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[7].||top_level.srr(1622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1622||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[8].||top_level.srr(1623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1623||null;null
Implementation;Synthesis||FX107||@W:RAM b3_SoW.b3_SoW[71:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_level.srr(1624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1624||syn_dics.v(2737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2737
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[78] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1625||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[77] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1626||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[76] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1627||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[75] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1628||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[74] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1629||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[73] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1630||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKG.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1634||syn_dics.v(4191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4191
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKF.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1635||syn_dics.v(4191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4191
Implementation;Synthesis||BN362||@N: Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.IICE_x(verilog)) because it does not drive other instances.||top_level.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1636||syn_dics.v(4762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4762
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1640||syn_dics.v(4424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4424
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1641||syn_dics.v(4452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4452
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1663||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1664||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1665||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1666||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1667||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[5] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1668||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[6] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1669||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[7] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1670||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[8] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1671||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[9] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1672||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[10] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1673||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[11] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1674||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[12] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1675||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[13] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1676||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[14] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1677||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[15] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1678||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[16] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1679||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[17] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1680||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[18] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1681||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[19] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1682||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[20] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1683||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[21] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1684||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[22] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1685||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[23] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1686||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[24] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1687||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[25] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1688||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[26] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1689||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[27] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1690||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[28] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1691||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[29] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1692||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[30] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1693||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_1_OLDA[31] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1694||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1695||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1696||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1697||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1698||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1699||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[5] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1700||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[6] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1701||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[7] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1702||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[8] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1703||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[9] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1704||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[10] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1705||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[11] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1706||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[12] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1707||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[13] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1708||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[14] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1709||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[15] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1710||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[16] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1711||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[17] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1712||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[18] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1713||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[19] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1714||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[20] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1715||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[21] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1716||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[22] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1717||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[23] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1718||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[24] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1719||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[25] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1720||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[26] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1721||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[27] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1722||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[28] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1723||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[29] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1724||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[30] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1725||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[31] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1726||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[32] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1727||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[33] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1728||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[34] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1729||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[35] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1730||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[36] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1731||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[37] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1732||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[38] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1733||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[39] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1734||null;null
Implementation;Synthesis||BW278||@N: Clock ident_coreinst.comm_block_INST.dr2_tck source pin ident_coreinst.comm_block_INST.dr2_tck_keep.OUT[0]||top_level.srr(1785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1785||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW279||@N: Clock ident_coreinst.comm_block_INST.dr2_tck drive pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.Y||top_level.srr(1786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1786||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW280||@N: Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on drive pins would add that clock to 347 clock pins including ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0.A_CLK||top_level.srr(1787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1787||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW295||@W:Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on driving pins||top_level.srr(1788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1788||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(1789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1789||syn_dics.fdc(3);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/3
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(1790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1790||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(1791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1791||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(1792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1792||null;null
Implementation;Synthesis||MT615||@N: Found clock clk_main with period 20.00ns ||top_level.srr(1802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1802||null;null
Implementation;Synthesis||MT615||@N: Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns ||top_level.srr(1803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1803||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.identify_clk_int.||top_level.srr(1804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1804||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX.||top_level.srr(1805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1805||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF.||top_level.srr(1806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1806||null;null
Implementation;Synthesis||Z241||@W:Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O ||top_level.srr(1843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1843||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Place and Route;RootName:top_level
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||top_level_layout_log.log;liberoaction://open_report/file/top_level_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top_level
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||top_level_generateBitstream.log;liberoaction://open_report/file/top_level_generateBitstream.log||(null);(null)
