// Seed: 2478965710
module module_0 (
    output tri0 id_0,
    input wand id_1,
    output tri1 module_0,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    output tri id_7,
    output wand id_8,
    input tri0 id_9,
    output wand id_10,
    output tri id_11
);
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_20 = 32'd86,
    parameter id_9  = 32'd4
) (
    output tri1 id_0,
    output wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri id_8,
    input wor _id_9,
    input supply1 id_10,
    input supply1 id_11,
    output wor id_12,
    output wor id_13,
    output tri0 id_14,
    output wor id_15,
    input supply0 id_16,
    input supply0 id_17
);
  assign id_15 = -1'b0;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_13,
      id_4,
      id_1,
      id_4,
      id_13,
      id_12,
      id_1,
      id_6,
      id_8,
      id_8
  );
  assign modCall_1.id_10 = 0;
  wire \id_19 ;
  wire _id_20;
  parameter [1  ==  id_20 : id_9] id_21 = 1;
  wire id_22;
endmodule
