INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/DATA/SharedFolders/University/Magistrale/Anno1_Sem1/MAPD/FPGA/Lessons/Code/Lab5/fir.srcs/sources_1/new/fir.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir'
