
            Assura (R) Physical Verification Version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15
            Release 4.1_USR6_HF10

Copyright (c) Cadence Design Systems. All rights reserved.
@(#)$CDS: assura_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15 12/21/2020 21:24 (sjfhw697) $
sub-version 4.1_USR6_HF10, integ signature 2020-12-21-2022

run on en-ec-ph314-06.ece.cornell.edu from /opt/cadence/ASSURA41/tools.lnx86/assura/bin/64bit/assura on Tue Feb 13 19:57:03 2024


Starting /opt/cadence/assura//tools.lnx86/assura/bin/aveng /home/pis7/Cadence/lab1inv_finger.rsf -exec1 -LVS -cdslib /home/pis7/Cadence/cds.lib
@(#)$CDS: aveng_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15 12/21/2020 21:25 (sjfhw697) $
sub-version 4.1_USR6_HF10, integ signature 2020-12-21-2022

run on en-ec-ph314-06.ece.cornell.edu from /opt/cadence/ASSURA41/tools.lnx86/assura/bin/64bit/aveng on Tue Feb 13 19:57:04 2024


Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets
 Summary Report: lab1inv_finger.sum
 RSF           : /home/pis7/Cadence/lab1inv_finger.rsf
 Library Name  : ece4740
 CDSLIB Path   : "/home/pis7/Cadence/cds.lib"
 Cell Name     : lab1inv_finger
 View Name     : layout
 Rules File    : /opt/cadence-designkits/gpdk090_v4.6/assura/extract.rul
 Options       : -exec1 -LVS -cdslib /home/pis7/Cadence/cds.lib 
 Work Directory: .
 Operating Mode: Legacy Mode is Off


Starting dfIIToVdb...
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.01s.
@(#)$CDS: dfIIToVdb_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15 12/21/2020 21:28 (sjfhw697) $
sub-version 4.1_USR6_HF10, integ signature 2020-12-21-2022

run on en-ec-ph314-06.ece.cornell.edu from /opt/cadence/ASSURA41/tools.lnx86/assura/bin/64bit/dfIIToVdb on Tue Feb 13 19:57:06 2024


Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets
Loading gpdk090/libInit.il ...
	Loading gpdk090/loadCxt.ile ... done!
	Loading context 'gpdk090' from library 'gpdk090' ... done!
	Loading context 'pdkUtils' from library 'gpdk090' ... done!
	Loading gpdk090/.cdsenv ... *WARNING* Master env file /opt/cadence/ASSURA41/tools.lnx86/dfII/etc/tools/spectre/.cdsenv is not readable
done!
	Loading gpdk090/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 90nm PDK                       *           
  *                        (gpdk090)                          *           
  *                                                           *           
  *************************************************************           
Version : 3.9 

Build date: 2007-05-31T14:15:52 
done!
Loaded gpdk090/libInit.il successfully!
INFO (TECH-150003): The technology database "gpdk090" has been automatically
updated from revision 226610(DM 2) to revision 227612(DM 4) in virtual memory.
*WARNING* Cannot find /opt/cadence/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
*WARNING* (TECH-250036): The technology database 'gpdk090' is currently open
in 'r' mode and needs to be reopened in 'a' mode in order to save the change
to disk later.
Compiling rules...

WARNING LVS Run detected.
Non-legacy mode has been disabled for this LVS run
Checking out license for Assura_LVS

Reading the design data...



Finished dfIIToVdb.

Building the VDB part 2 in background mode.

Building tables for LVS Preprocessing in background mode.


Starting /opt/cadence/assura/tools.lnx86/assura/bin/vdbToCells . lab1inv_finger

Finished /opt/cadence/assura/tools.lnx86/assura/bin/vdbToCells

Starting Nvn PreExtraction...

Starting /opt/cadence/assura/tools.lnx86/assura/bin/nvn /home/pis7/Cadence/lab1inv_finger.rsf -preExtract -exec1 -cdslib /home/pis7/Cadence/cds.lib
Checking out license for Assura_LVS
@(#)$CDS: nvn_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15 12/21/2020 21:29 (sjfhw697) $
sub-version 4.1_USR6_HF10, integ signature 2020-12-21-2022
run on en-ec-ph314-06.ece.cornell.edu at Tue Feb 13 19:57:08 2024
  
*************************************************************** 
  
 GENERIC PDK Assura Compare Rules file 
  Cadence Design Systems shall not be liable for the accuracy 
  of this LVS rule file or its ability to capture errors.     
  The user is responsible for thoroughly testing and          
  implementing its features.                                  
 
*************************************************************** 
 
Reading schematic network
 running dfIIToVldb -cdslib /home/pis7/Cadence/cds.lib /home/pis7/Cadence/lab1inv_finger.vlr /home/pis7/Cadence/lab1inv_finger.rsf
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.01s.
@(#)$CDS: dfIIToVldb_64 version av4.1:Production:dfII20.1-64b:ICADVM20.1-64b.500.15 12/21/2020 21:28 (sjfhw697) $
sub-version 4.1_USR6_HF10, integ signature 2020-12-21-2022

run on en-ec-ph314-06.ece.cornell.edu from /opt/cadence/ASSURA41/tools.lnx86/assura/bin/64bit/dfIIToVldb on Tue Feb 13 19:57:09 2024

  
*************************************************************** 
  
 GENERIC PDK Assura Compare Rules file 
  Cadence Design Systems shall not be liable for the accuracy 
  of this LVS rule file or its ability to capture errors.     
  The user is responsible for thoroughly testing and          
  implementing its features.                                  
 
*************************************************************** 
 

Loading tech rule set file : /opt/cadence-designkits/gpdk090_v4.6/assura/techRuleSets
Top Cell Library: "ece4740"
Top Cell Name: "lab1inv_finger"
Top Cell View: "schematic"
Output Data Base Name: "/home/pis7/Cadence/lab1inv_finger.sdb"
Simulator Name: "auLvs"
View List: "auLvs schematic symbol"
Stop List: "auLvs"
Loading gpdk090/libInit.il ...
	Loading gpdk090/loadCxt.ile ... done!
	Loading context 'gpdk090' from library 'gpdk090' ... done!
	Loading context 'pdkUtils' from library 'gpdk090' ... done!
	Loading gpdk090/.cdsenv ... *WARNING* Master env file /opt/cadence/ASSURA41/tools.lnx86/dfII/etc/tools/spectre/.cdsenv is not readable
done!
	Loading gpdk090/libInitCustomExit.il ... 
  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 90nm PDK                       *           
  *                        (gpdk090)                          *           
  *                                                           *           
  *************************************************************           
Version : 3.9 

Build date: 2007-05-31T14:15:52 
done!
Loaded gpdk090/libInit.il successfully!
INFO (TECH-150003): The technology database "gpdk090" has been automatically
updated from revision 226610(DM 2) to revision 227612(DM 4) in virtual memory.
*WARNING* Cannot find /opt/cadence/ASSURA41/tools.lnx86/dfII/etc/tools/hspiceD directory to load environment variables
*WARNING* (TECH-250036): The technology database 'gpdk090' is currently open
in 'r' mode and needs to be reopened in 'a' mode in order to save the change
to disk later.
Net Listing Mode is Analog
*Error* schematic cell: ece4740 lab1inv_finger schematic
The schematic was never extracted or is not current in the schematics editor.
Use the `Check and Save' operation in the schematics editor to correct this.
The lastSchematicExtraction property is missing.
1 error(s) encountered, vldb not generated
Error - dfIIToVldb failed to execute

Finished /opt/cadence/assura/tools.lnx86/assura/bin/nvn

*WARNING* /opt/cadence/assura/tools.lnx86/assura/bin/nvn exit with bad status
*WARNING* Status 256
*WARNING* Assura execution terminated

*WARNING* An error occurred during Nvn PreExtraction.
LVS preprocessing requires a successful run of Nvn.
Assura will now terminate.

*WARNING* Bad exit from child process .. 0x100


*****  aveng terminated abnormally  *****


*WARNING* aveng exit with bad status
*WARNING* Status 256
*WARNING* Assura execution terminated


*****  aveng fork terminated abnormally  *****

