{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Fitter" 0 -1 1668426166620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1668426166620 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu0 EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"cpu0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668426166670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668426166716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668426166716 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668426166936 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668426167313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668426167313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668426167313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668426167313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668426167313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668426167313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 2079 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668426167313 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 2081 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668426167313 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 2083 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668426167313 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668426167313 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668426167313 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1668426167313 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668426167313 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1668426168944 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu0.sdc " "Synopsys Design Constraints File file not found: 'cpu0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668426168944 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668426168944 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~16\|combout " "Node \"f1\|Mux13~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~8\|datab " "Node \"f1\|Mux13~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~8\|combout " "Node \"f1\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~12\|dataa " "Node \"f1\|Mux13~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~12\|combout " "Node \"f1\|Mux13~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~16\|datab " "Node \"f1\|Mux13~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~14\|dataa " "Node \"f1\|Mux13~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~14\|combout " "Node \"f1\|Mux13~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~15\|dataa " "Node \"f1\|Mux13~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~15\|combout " "Node \"f1\|Mux13~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~16\|datad " "Node \"f1\|Mux13~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux13~15\|datac " "Node \"f1\|Mux13~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668426168944 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "f1\|Mux14~8\|combout " "Node \"f1\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux14~7\|datac " "Node \"f1\|Mux14~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux14~7\|combout " "Node \"f1\|Mux14~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux14~8\|dataa " "Node \"f1\|Mux14~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux1~5\|dataa " "Node \"f1\|Mux1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux1~5\|combout " "Node \"f1\|Mux1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""} { "Warning" "WSTA_SCC_NODE" "f1\|Mux14~8\|datad " "Node \"f1\|Mux14~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668426168944 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668426168944 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: f1\|Mux16~1  from: datac  to: combout " "Cell: f1\|Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1668426168960 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: f1\|Mux84~6  from: datad  to: combout " "Cell: f1\|Mux84~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1668426168960 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1668426168960 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668426168960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668426168960 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668426168960 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AB12 (CLK12, DIFFCLK_7n)) " "Automatically promoted node clk~input (placed in PIN AB12 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[8\] " "Destination node ir:f6\|q\[8\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[9\] " "Destination node ir:f6\|q\[9\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[11\] " "Destination node ir:f6\|q\[11\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[12\] " "Destination node ir:f6\|q\[12\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[13\] " "Destination node ir:f6\|q\[13\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[14\] " "Destination node ir:f6\|q\[14\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ir:f6\|q\[15\] " "Destination node ir:f6\|q\[15\]" {  } { { "ir.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd" 15 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:f6|q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg:r0\|q\[0\] " "Destination node reg:r0\|q\[0\]" {  } { { "reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg.vhd" 14 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:r0|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg:r0\|q\[1\] " "Destination node reg:r0\|q\[1\]" {  } { { "reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg.vhd" 14 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:r0|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg:r0\|q\[2\] " "Destination node reg:r0\|q\[2\]" {  } { { "reg.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg.vhd" 14 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg:r0|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1668426169054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668426169054 ""}  } { { "cpu0.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 10 0 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 2073 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668426169054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:f1\|Mux84~8  " "Automatically promoted node controller:f1\|Mux84~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|offset\[0\] " "Destination node controller:f1\|offset\[0\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|offset[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|sour_reg\[1\] " "Destination node controller:f1\|sour_reg\[1\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|sour_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|sour_reg\[0\] " "Destination node controller:f1\|sour_reg\[0\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|sour_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|sour_reg\[3\] " "Destination node controller:f1\|sour_reg\[3\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|sour_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|sour_reg\[2\] " "Destination node controller:f1\|sour_reg\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|sour_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|alu_func\[2\] " "Destination node controller:f1\|alu_func\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|alu_func[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 365 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|alu_func\[1\] " "Destination node controller:f1\|alu_func\[1\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|alu_func[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 364 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|offset\[1\] " "Destination node controller:f1\|offset\[1\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|offset[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 350 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|offset\[2\] " "Destination node controller:f1\|offset\[2\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|offset[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 351 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:f1\|offset\[3\] " "Destination node controller:f1\|offset\[3\]" {  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 19 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|offset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 352 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668426169054 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|Mux84~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 1991 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668426169054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:f1\|Mux15~0  " "Automatically promoted node controller:f1\|Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|Mux15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 1949 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668426169054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:f1\|Mux50~0  " "Automatically promoted node controller:f1\|Mux50~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668426169054 ""}  } { { "controller.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd" 32 -1 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:f1|Mux50~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 1909 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668426169054 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668426169792 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668426169792 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668426169792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668426169792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668426169792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668426169807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668426169807 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668426169807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668426169917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1668426169917 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668426169917 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668426170058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668426171547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668426172091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668426172111 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668426175547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668426175547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668426176332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X22_Y11 X33_Y21 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21" {  } { { "loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} 22 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1668426180441 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668426180441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668426191325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1668426191325 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668426191325 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1668426191371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668426191495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668426191935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668426192045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668426192624 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668426193409 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "2 " "Following 2 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_bus\[6\] 2.5 V D1 " "Pin data_bus\[6\] uses I/O standard 2.5 V at D1" {  } { { "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" { data_bus[6] } } } { "d:/altera/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[6\]" } } } } { "cpu0.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 18 0 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1668426194445 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_bus\[7\] 2.5 V E2 " "Pin data_bus\[7\] uses I/O standard 2.5 V at E2" {  } { { "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus13.1/quartus/bin64/pin_planner.ppl" { data_bus[7] } } } { "d:/altera/quartus13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/quartus13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[7\]" } } } } { "cpu0.vhd" "" { Text "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd" 18 0 0 } } { "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1668426194445 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1668426194445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.fit.smsg " "Generated suppressed messages file C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668426194633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5893 " "Peak virtual memory: 5893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668426195532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 19:43:15 2022 " "Processing ended: Mon Nov 14 19:43:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668426195532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668426195532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668426195532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668426195532 ""}
