.TH "APB1_APB2_clock_source" 3 "Sun Apr 16 2017" "STM32_CMSIS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
APB1_APB2_clock_source
.SH SYNOPSIS
.br
.PP
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBRCC_HCLK_Div1\fP   ((uint32_t)0x00000000)"
.br
.ti -1c
.RI "#define \fBRCC_HCLK_Div2\fP   ((uint32_t)0x00000400)"
.br
.ti -1c
.RI "#define \fBRCC_HCLK_Div4\fP   ((uint32_t)0x00000500)"
.br
.ti -1c
.RI "#define \fBRCC_HCLK_Div8\fP   ((uint32_t)0x00000600)"
.br
.ti -1c
.RI "#define \fBRCC_HCLK_Div16\fP   ((uint32_t)0x00000700)"
.br
.ti -1c
.RI "#define \fBIS_RCC_PCLK\fP(PCLK)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define IS_RCC_PCLK(PCLK)"
\fBValue:\fP
.PP
.nf
(((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \
                           ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
                           ((PCLK) == RCC_HCLK_Div16))
.fi
.PP
Definition at line 330 of file stm32f10x_rcc\&.h\&.
.SS "#define RCC_HCLK_Div1   ((uint32_t)0x00000000)"

.PP
Definition at line 325 of file stm32f10x_rcc\&.h\&.
.SS "#define RCC_HCLK_Div16   ((uint32_t)0x00000700)"

.PP
Definition at line 329 of file stm32f10x_rcc\&.h\&.
.SS "#define RCC_HCLK_Div2   ((uint32_t)0x00000400)"

.PP
Definition at line 326 of file stm32f10x_rcc\&.h\&.
.SS "#define RCC_HCLK_Div4   ((uint32_t)0x00000500)"

.PP
Definition at line 327 of file stm32f10x_rcc\&.h\&.
.SS "#define RCC_HCLK_Div8   ((uint32_t)0x00000600)"

.PP
Definition at line 328 of file stm32f10x_rcc\&.h\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for STM32_CMSIS from the source code\&.
