0.6
2017.1
Apr 14 2017
19:10:27
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu_and_Alu_control/my_alu_and_Alu_control.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu_and_Alu_control/my_alu_and_Alu_control.srcs/sim_1/new/sim.v,1506591220,verilog,,,,sim,,,,,,,,
H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/my_alu_and_Alu_control/my_alu_and_Alu_control.srcs/sources_1/new/ALU_CU.v,1506610126,verilog,,,,ALU_CU,,,,,,,,
