D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\synlog\report\shift_reg32_premap.xml -merge_inferred_clocks 0  -top_level_module  shift_reg32  -implementation  synthesis  -ovm  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\shift_reg32.vm  -conchk_prepass  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\shift_reg32_cck.rpt   -freq 100.000   -tcl  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\designer\shift_reg32\synthesis.fdc  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\synwork\shift_reg32_mult.srs  -flow prepass  -gcc_prepass  -osrd  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\synwork\shift_reg32_prem.srd  -qsap  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\shift_reg32.sap  -devicelib  D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\syntmp\shift_reg32.plg  -osyn  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\synwork\shift_reg32_prem.srd  -prjdir  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\  -prjname  shift_reg32_syn  -log  X:\Graduate\ECEN5863\ProgrammableLogicProjects\Project2\Module1\SmartTimeTutorial\Shift32\Shift32\synthesis\synlog\shift_reg32_premap.srr  -sn  2020.03  -jobname  "premap" 
relcom:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\shift_reg32_premap.xml -merge_inferred_clocks 0 -top_level_module shift_reg32 -implementation synthesis -ovm ..\shift_reg32.vm -conchk_prepass ..\shift_reg32_cck.rpt -freq 100.000 -tcl ..\..\designer\shift_reg32\synthesis.fdc ..\synwork\shift_reg32_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\shift_reg32_prem.srd -qsap ..\shift_reg32.sap -devicelib D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam shift_reg32.plg -osyn ..\synwork\shift_reg32_prem.srd -prjdir ..\ -prjname shift_reg32_syn -log ..\synlog\shift_reg32_premap.srr -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1697591856|size:2597|exec:0|csum:
file:..\shift_reg32.vm|io:o|time:1697591862|size:9140|exec:0|csum:
file:..\shift_reg32_cck.rpt|io:o|time:1697592988|size:2650|exec:0|csum:
file:..\..\designer\shift_reg32\synthesis.fdc|io:i|time:1697592985|size:54|exec:0|csum:201038E0D2CA9206126AD2AFE772A63C
file:..\synwork\shift_reg32_mult.srs|io:i|time:1697591859|size:1243|exec:0|csum:23EB084962231D4119DC592DB4CF7A83
file:..\synwork\shift_reg32_prem.srd|io:o|time:1697592987|size:2026|exec:0|csum:
file:..\shift_reg32.sap|io:o|time:1697592988|size:273|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:shift_reg32.plg|io:o|time:1697592987|size:0|exec:0|csum:
file:..\synwork\shift_reg32_prem.srd|io:o|time:1697592987|size:2026|exec:0|csum:
file:..\synlog\shift_reg32_premap.srr|io:o|time:1697592988|size:4695|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
