
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)

Loaded SDC plugin
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v
Parsing SystemVerilog input from `/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v' to AST representation.
Generating RTLIL representation for module `\overvoltage_dig'.
Note: Assuming pure combinatorial block at /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v:9.3-28.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/06-yosys-synthesis/hierarchy.dot'.
Dumping module overvoltage_dig to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \overvoltage_dig

4.2. Analyzing design hierarchy..
Top module:  \overvoltage_dig
Removed 0 unused modules.
Renaming module overvoltage_dig to overvoltage_dig.

5. Executing TRIBUF pass.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \overvoltage_dig

6.2. Analyzing design hierarchy..
Top module:  \overvoltage_dig
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v:9$1 in module overvoltage_dig.
Marked 1 switch rules as full_case in process $proc$/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v:9$1 in module overvoltage_dig.
Removed a total of 1 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

10. Executing PROC_INIT pass (extract init attributes).

11. Executing PROC_ARST pass (detect async resets in processes).

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\overvoltage_dig.$proc$/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v:9$1'.
     1/1: $1\otrip_decoded[15:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\overvoltage_dig.\otrip_decoded' from process `\overvoltage_dig.$proc$/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v:9$1'.

15. Executing PROC_DFF pass (convert process syncs to FFs).

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\overvoltage_dig.$proc$/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v:9$1'.
Removing empty process `overvoltage_dig.$proc$/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/overvoltage_dig.v:9$1'.
Cleaned up 1 empty switch.

18. Executing CHECK pass (checking for obvious problems).
Checking module overvoltage_dig...
Found and reported 0 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

20. Executing FLATTEN pass (flatten design).

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \overvoltage_dig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \overvoltage_dig.
Performed a total of 0 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

23.6. Executing OPT_DFF pass (perform DFF optimizations).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

23.9. Finished OPT passes. (There is nothing left to do.)

24. Executing FSM pass (extract and optimize FSM).

24.1. Executing FSM_DETECT pass (finding FSMs in design).

24.2. Executing FSM_EXTRACT pass (extracting FSM from design).

24.3. Executing FSM_OPT pass (simple optimizations of FSMs).

24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

24.5. Executing FSM_OPT pass (simple optimizations of FSMs).

24.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

24.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

24.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25. Executing OPT pass (performing simple optimizations).

25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \overvoltage_dig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \overvoltage_dig.
Performed a total of 0 changes.

25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

25.6. Executing OPT_DFF pass (perform DFF optimizations).

25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

25.9. Finished OPT passes. (There is nothing left to do.)

26. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port overvoltage_dig.$auto$mem.cc:328:emit$5 ($auto$proc_rom.cc:150:do_switch$3).

27. Executing PEEPOPT pass (run peephole optimizers).

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

29. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module overvoltage_dig:
  created 0 $alu and 0 $macc cells.

30. Executing SHARE pass (SAT-based resource sharing).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \overvoltage_dig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \overvoltage_dig.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

31.6. Executing OPT_DFF pass (perform DFF optimizations).

31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

31.9. Finished OPT passes. (There is nothing left to do.)

32. Executing MEMORY pass.

32.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

32.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

32.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

32.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

32.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$3'[0] in module `\overvoltage_dig': no output FF found.
Checking read port address `$auto$proc_rom.cc:150:do_switch$3'[0] in module `\overvoltage_dig': no address FF found.

32.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

32.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

32.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

32.10. Executing MEMORY_COLLECT pass (generating $mem cells).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

34.3. Executing OPT_DFF pass (perform DFF optimizations).

34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

34.5. Finished fast OPT passes.

35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$3 in module \overvoltage_dig:
  created 16 $dff cells and 0 static cells of width 16.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \overvoltage_dig..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \overvoltage_dig.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][3][6]$48:
      Old ports: A=16'0001000000000000, B=16'0010000000000000, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$a$28
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$a$28 [13:12]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$a$28 [15:14] $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$a$28 [11:0] } = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][3][5]$45:
      Old ports: A=16'0000010000000000, B=16'0000100000000000, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$b$26
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$b$26 [11:10]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$b$26 [15:12] $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$b$26 [9:0] } = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][3][4]$42:
      Old ports: A=16'0000000100000000, B=16'0000001000000000, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$a$25
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$a$25 [9:8]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$a$25 [15:10] $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$a$25 [7:0] } = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][3][3]$39:
      Old ports: A=16'0000000001000000, B=16'0000000010000000, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$b$23
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$b$23 [7:6]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$b$23 [15:8] $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$b$23 [5:0] } = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][3][2]$36:
      Old ports: A=16'0000000000010000, B=16'0000000000100000, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$a$22
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$a$22 [5:4]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$a$22 [15:6] $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$a$22 [3:0] } = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][3][1]$33:
      Old ports: A=16'0000000000000100, B=16'0000000000001000, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$b$20
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$b$20 [3:2]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$b$20 [15:4] $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$b$20 [1:0] } = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][3][0]$30:
      Old ports: A=16'0000000000000001, B=16'0000000000000010, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$a$19
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$a$19 [1:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$a$19 [15:2] = 14'00000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][3][7]$51:
      Old ports: A=16'0100000000000000, B=16'1000000000000000, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$b$29
      New ports: A=2'01, B=2'10, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$b$29 [15:14]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$b$29 [13:0] = 14'00000000000000
  Optimizing cells in module \overvoltage_dig.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$27:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$a$28, B=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$b$29, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$b$17
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$a$28 [13:12] }, B={ $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][3]$b$29 [15:14] 2'00 }, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$b$17 [15:12]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$b$17 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$24:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$a$25, B=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$b$26, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$a$16
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$a$25 [9:8] }, B={ $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][2]$b$26 [11:10] 2'00 }, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$a$16 [11:8]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$a$16 [15:12] $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$a$16 [7:0] } = 12'000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$21:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$a$22, B=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$b$23, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$b$14
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$a$22 [5:4] }, B={ $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][1]$b$23 [7:6] 2'00 }, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$b$14 [7:4]
      New connections: { $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$b$14 [15:8] $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$b$14 [3:0] } = 12'000000000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$18:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$a$19, B=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$b$20, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$a$13
      New ports: A={ 2'00 $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$a$19 [1:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][2][0]$b$20 [3:2] 2'00 }, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$a$13 [3:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$a$13 [15:4] = 12'000000000000
  Optimizing cells in module \overvoltage_dig.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$15:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$a$16, B=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$b$17, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][0][0]$b$11
      New ports: A={ 4'0000 $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$a$16 [11:8] }, B={ $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][1]$b$17 [15:12] 4'0000 }, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][0][0]$b$11 [15:8]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][0][0]$b$11 [7:0] = 8'00000000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$12:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$a$13, B=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$b$14, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][0][0]$a$10
      New ports: A={ 4'0000 $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$a$13 [3:0] }, B={ $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$b$14 [7:4] 4'0000 }, Y=$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][0][0]$a$10 [7:0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][0][0]$a$10 [15:8] = 8'00000000
  Optimizing cells in module \overvoltage_dig.
Performed a total of 14 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

36.6. Executing OPT_SHARE pass.

36.7. Executing OPT_DFF pass (perform DFF optimizations).

36.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

36.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

36.10. Rerunning OPT passes. (Maybe there is more to do..)

36.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \overvoltage_dig..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

36.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \overvoltage_dig.
Performed a total of 0 changes.

36.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

36.14. Executing OPT_SHARE pass.

36.15. Executing OPT_DFF pass (perform DFF optimizations).

36.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

36.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

36.18. Finished OPT passes. (There is nothing left to do.)

37. Executing TECHMAP pass (map to technology primitives).

37.1. Executing Verilog-2005 frontend: /nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

37.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~77 debug messages>

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.
<suppressed ~1 debug messages>

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

38.3. Executing OPT_DFF pass (perform DFF optimizations).

38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

38.5. Finished fast OPT passes.

39. Executing ABC pass (technology mapping using ABC).

39.1. Extracting gate netlist of module `\overvoltage_dig' to `<abc-temp-dir>/input.blif'..
Extracted 29 gates and 34 wires to a netlist network with 4 inputs and 16 outputs.

39.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

39.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        9
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       16
Removing temp directory.

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

40.5. Finished fast OPT passes.

41. Executing HIERARCHY pass (managing design hierarchy).

41.1. Analyzing design hierarchy..
Top module:  \overvoltage_dig

41.2. Analyzing design hierarchy..
Top module:  \overvoltage_dig
Removed 0 unused modules.

42. Printing statistics.

=== overvoltage_dig ===

   Number of wires:                 16
   Number of wire bits:             34
   Number of public wires:           2
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                      16
     $_NAND_                         1
     $_NOT_                          2
     $_ORNOT_                        2
     $_OR_                           9

43. Executing CHECK pass (checking for obvious problems).
Checking module overvoltage_dig...
Found and reported 0 problems.

44. Generating Graphviz representation of design.
Writing dot description to `/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/06-yosys-synthesis/post_techmap.dot'.
Dumping module overvoltage_dig to page 1.

45. Executing SHARE pass (SAT-based resource sharing).

46. Executing OPT pass (performing simple optimizations).

46.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

46.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

46.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \overvoltage_dig..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

46.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \overvoltage_dig.
Performed a total of 0 changes.

46.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\overvoltage_dig'.
Removed a total of 0 cells.

46.6. Executing OPT_DFF pass (perform DFF optimizations).

46.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..

46.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module overvoltage_dig.

46.9. Finished OPT passes. (There is nothing left to do.)

47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/tmp/06cdf3ce8403458e844ea36996dc5c25.lib ",
   "modules": {
      "\\overvoltage_dig": {
         "num_wires":         16,
         "num_wire_bits":     34,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         30,
         "num_cells_by_type": {
            "$_ANDNOT_": 16,
            "$_NAND_": 1,
            "$_NOT_": 2,
            "$_ORNOT_": 2,
            "$_OR_": 9
         }
      }
   },
      "design": {
         "num_wires":         16,
         "num_wire_bits":     34,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         30,
         "num_cells_by_type": {
            "$_ANDNOT_": 16,
            "$_NAND_": 1,
            "$_NOT_": 2,
            "$_ORNOT_": 2,
            "$_OR_": 9
         }
      }
}

48. Printing statistics.

=== overvoltage_dig ===

   Number of wires:                 16
   Number of wire bits:             34
   Number of public wires:           2
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                      16
     $_NAND_                         1
     $_NOT_                          2
     $_ORNOT_                        2
     $_OR_                           9

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!

mapping tbuf
[INFO] Applying tri-state buffer mapping from '/home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â¦

49. Executing TECHMAP pass (map to technology primitives).

49.1. Executing Verilog-2005 frontend: /home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

50. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â¦

51. Executing TECHMAP pass (map to technology primitives).

51.1. Executing Verilog-2005 frontend: /home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

52. Executing SIMPLEMAP pass (map simple cells to gate primitives).

53. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

53.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\overvoltage_dig':
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/tmp/06cdf3ce8403458e844ea36996dc5c25.lib ",
   "modules": {
      "\\overvoltage_dig": {
         "num_wires":         16,
         "num_wire_bits":     34,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         30,
         "num_cells_by_type": {
            "$_ANDNOT_": 16,
            "$_NAND_": 1,
            "$_NOT_": 2,
            "$_ORNOT_": 2,
            "$_OR_": 9
         }
      }
   },
      "design": {
         "num_wires":         16,
         "num_wire_bits":     34,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         30,
         "num_cells_by_type": {
            "$_ANDNOT_": 16,
            "$_NAND_": 1,
            "$_NOT_": 2,
            "$_ORNOT_": 2,
            "$_OR_": 9
         }
      }
}

54. Printing statistics.

=== overvoltage_dig ===

   Number of wires:                 16
   Number of wire bits:             34
   Number of public wires:           2
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $_ANDNOT_                      16
     $_NAND_                         1
     $_NOT_                          2
     $_ORNOT_                        2
     $_OR_                           9

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!

[INFO] USING STRATEGY AREA 0

55. Executing ABC pass (technology mapping using ABC).

55.1. Extracting gate netlist of module `\overvoltage_dig' to `/run/user/1000/yosys-abc-7aQjVJ/input.blif'..
Extracted 30 gates and 34 wires to a netlist network with 4 inputs and 16 outputs.

55.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f /run/user/1000/yosys-abc-7aQjVJ/abc.script 2>&1
ABC: ABC command line: "source /run/user/1000/yosys-abc-7aQjVJ/abc.script".
ABC: 
ABC: + read_blif /run/user/1000/yosys-abc-7aQjVJ/input.blif 
ABC: + read_lib -w /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/tmp/06cdf3ce8403458e844ea36996dc5c25.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/tmp/06cdf3ce8403458e844ea36996dc5c25.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.10 sec
ABC: Memory =    9.54 MB. Time =     0.10 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/06-yosys-synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/06-yosys-synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + 
ABC: + stime -p 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =     16 (  0.0 %)   Cap = 33.9 ff (  0.0 %)   Area =      202.69 (100.0 %)   Delay =   713.30 ps  ( 31.2 %)               
ABC: Path  0 --       1 : 0   16 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  37.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      22 : 4    1 sky130_fd_sc_hd__nor4b_2 A =  15.01  Df = 713.3 -509.7 ps  S = 831.9 ps  Cin =  3.7 ff  Cout =  33.4 ff  Cmax =  65.0 ff  G =  915  
ABC: Start-point = pi0 (\otrip [3]).  End-point = po1 (\otrip_decoded [1]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    4/   16  lat =    0  nd =    16  edge =     64  area =202.66  delay = 1.00  lev = 1
ABC: + write_blif /run/user/1000/yosys-abc-7aQjVJ/output.blif 

55.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       16
Removing temp directory.

56. Executing SETUNDEF pass (replace undef values with defined constants).

57. Executing HILOMAP pass (mapping to constant drivers).
Warning: Selection "sky130_fd_sc_hd__conb_1" did not match any module.
Warning: Selection "LO" did not match any object.

58. Executing SPLITNETS pass (splitting up multi-bit signals).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \overvoltage_dig..
Removed 0 unused cells and 34 unused wires.
<suppressed ~1 debug messages>

60. Executing INSBUF pass (insert buffer cells for connected wires).

61. Executing CHECK pass (checking for obvious problems).
Checking module overvoltage_dig...
Found and reported 0 problems.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /home/rtsang/chipalooza/sky130_ajc_ip__overvoltage/openlane/overvoltage_dig/runs/RUN_2024-04-04_12-54-32/tmp/06cdf3ce8403458e844ea36996dc5c25.lib ",
   "modules": {
      "\\overvoltage_dig": {
         "num_wires":         2,
         "num_wire_bits":     20,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         16,
         "area":              202.694400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__and4b_2": 4,
            "sky130_fd_sc_hd__and4bb_2": 6,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__nor4b_2": 4
         }
      }
   },
      "design": {
         "num_wires":         2,
         "num_wire_bits":     20,
         "num_pub_wires":     2,
         "num_pub_wire_bits": 20,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         16,
         "area":              202.694400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__and4b_2": 4,
            "sky130_fd_sc_hd__and4bb_2": 6,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__nor4b_2": 4
         }
      }
}

62. Printing statistics.

=== overvoltage_dig ===

   Number of wires:                  2
   Number of wire bits:             20
   Number of public wires:           2
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4b_2        4
     sky130_fd_sc_hd__and4bb_2       6
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__nor4b_2        4

   Chip area for module '\overvoltage_dig': 202.694400

63. Executing Verilog backend.
Dumping module `\overvoltage_dig'.

64. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 0686c0a747, CPU: user 0.97s system 0.03s, MEM: 54.50 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)
Time spent: 45% 7x stat (0 sec), 17% 2x abc (0 sec), ...
