{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735003819440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735003819440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 09:30:19 2024 " "Processing started: Tue Dec 24 09:30:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735003819440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735003819440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off peripheral -c peripheral " "Command: quartus_map --read_settings_files=on --write_settings_files=off peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735003819440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735003819627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral.bdf 1 1 " "Found 1 design units, including 1 entities, in source file peripheral.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral " "Found entity 1: peripheral" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735003819682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735003819682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "peripheral " "Elaborating entity \"peripheral\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735003819721 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst18 " "Port \"CLK\" of type DFF and instance \"inst18\" is missing source signal" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1735003819725 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst13 " "Port \"CLK\" of type DFF and instance \"inst13\" is missing source signal" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 472 328 392 552 "inst13" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1735003819726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "655536_counter.bdf 1 1 " "Using design file 655536_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 655536_Counter " "Found entity 1: 655536_Counter" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735003819746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1735003819746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "655536_Counter 655536_Counter:inst2 " "Elaborating entity \"655536_Counter\" for hierarchy \"655536_Counter:inst2\"" {  } { { "peripheral.bdf" "inst2" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 392 512 664 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735003819747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 655536_Counter:inst2\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"655536_Counter:inst2\|74161:inst\"" {  } { { "655536_counter.bdf" "inst" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735003819768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "655536_Counter:inst2\|74161:inst " "Elaborated megafunction instantiation \"655536_Counter:inst2\|74161:inst\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735003819773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 655536_Counter:inst2\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"655536_Counter:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735003819783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "655536_Counter:inst2\|74161:inst\|f74161:sub 655536_Counter:inst2\|74161:inst " "Elaborated megafunction instantiation \"655536_Counter:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"655536_Counter:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 192 800 920 376 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735003819789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 655536_Counter:inst2\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"655536_Counter:inst2\|74161:inst1\"" {  } { { "655536_counter.bdf" "inst1" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735003819790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "655536_Counter:inst2\|74161:inst1 " "Elaborated megafunction instantiation \"655536_Counter:inst2\|74161:inst1\"" {  } { { "655536_counter.bdf" "" { Schematic "F:/FPGA Tools/peripheral/655536_counter.bdf" { { 392 800 920 576 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735003819795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst " "Elaborating entity \"74273\" for hierarchy \"74273:inst\"" {  } { { "peripheral.bdf" "inst" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 304 1088 1208 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735003819809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst " "Elaborated megafunction instantiation \"74273:inst\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 304 1088 1208 496 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735003819813 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "15 " "Ignored 15 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "15 " "Ignored 15 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1735003819892 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1735003819892 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst18 inst18~_emulated inst18~1 " "Register \"inst18\" is converted into an equivalent circuit using register \"inst18~_emulated\" and latch \"inst18~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735003820137 "|peripheral|inst18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst13 inst13~_emulated inst13~1 " "Register \"inst13\" is converted into an equivalent circuit using register \"inst13~_emulated\" and latch \"inst13~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 472 328 392 552 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735003820137 "|peripheral|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst18~1 " "Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst18~1\"" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 848 1000 1064 928 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1735003820137 "|peripheral|inst3"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1735003820137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735003820299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735003820444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735003820444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735003820464 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735003820464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735003820464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735003820464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735003820473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 09:30:20 2024 " "Processing ended: Tue Dec 24 09:30:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735003820473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735003820473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735003820473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735003820473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735003821623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735003821624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 09:30:21 2024 " "Processing started: Tue Dec 24 09:30:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735003821624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1735003821624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off peripheral -c peripheral " "Command: quartus_fit --read_settings_files=off --write_settings_files=off peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1735003821624 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1735003821671 ""}
{ "Info" "0" "" "Project  = peripheral" {  } {  } 0 0 "Project  = peripheral" 0 0 "Fitter" 0 0 1735003821671 ""}
{ "Info" "0" "" "Revision = peripheral" {  } {  } 0 0 "Revision = peripheral" 0 0 "Fitter" 0 0 1735003821671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1735003821710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "peripheral EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"peripheral\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1735003821733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735003821773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735003821773 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1735003821830 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735003821957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735003821957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1735003821957 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1735003821957 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735003821957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735003821957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735003821957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735003821957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga tools/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1735003821957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1735003821957 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1735003821969 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1735003822499 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "peripheral.sdc " "Synopsys Design Constraints File file not found: 'peripheral.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1735003822499 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1735003822500 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1735003822501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1735003822501 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1735003822501 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst8  " "Automatically promoted node inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735003822508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18~2 " "Destination node inst18~2" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst18~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735003822508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3~0 " "Destination node inst3~0" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 848 1000 1064 928 "inst3" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735003822508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18~0 " "Destination node inst18~0" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst18~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735003822508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18~1 " "Destination node inst18~1" {  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 728 1088 1152 808 "inst18" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst18~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1735003822508 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1735003822508 ""}  } { { "peripheral.bdf" "" { Schematic "F:/FPGA Tools/peripheral/peripheral.bdf" { { 792 872 936 840 "inst8" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735003822508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "655536_Counter:inst2\|74161:inst1\|f74161:sub\|104  " "Automatically promoted node 655536_Counter:inst2\|74161:inst1\|f74161:sub\|104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1735003822508 ""}  } { { "f74161.bdf" "" { Schematic "f:/fpga tools/quartus ii/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga tools/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 655536_Counter:inst2|74161:inst1|f74161:sub|104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735003822508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1735003822717 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735003822717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735003822717 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735003822718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735003822718 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1735003822718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1735003822718 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1735003822718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1735003822726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1735003822726 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1735003822726 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735003822730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1735003823058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735003823085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1735003823091 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1735003823258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735003823258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1735003823490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "F:/FPGA Tools/peripheral/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1735003823741 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1735003823741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735003824228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1735003824229 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1735003824229 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1735003824233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735003824271 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735003824359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735003824398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735003824493 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735003824687 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA Tools/peripheral/output_files/peripheral.fit.smsg " "Generated suppressed messages file F:/FPGA Tools/peripheral/output_files/peripheral.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1735003824864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5994 " "Peak virtual memory: 5994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735003825110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 09:30:25 2024 " "Processing ended: Tue Dec 24 09:30:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735003825110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735003825110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735003825110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1735003825110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1735003826182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735003826183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 09:30:26 2024 " "Processing started: Tue Dec 24 09:30:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735003826183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1735003826183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off peripheral -c peripheral " "Command: quartus_asm --read_settings_files=off --write_settings_files=off peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1735003826183 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1735003826515 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1735003826533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4554 " "Peak virtual memory: 4554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735003826690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 09:30:26 2024 " "Processing ended: Tue Dec 24 09:30:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735003826690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735003826690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735003826690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1735003826690 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1735003827382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1735003827855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735003827856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 09:30:27 2024 " "Processing started: Tue Dec 24 09:30:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735003827856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735003827856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta peripheral -c peripheral " "Command: quartus_sta peripheral -c peripheral" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735003827856 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1735003827914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735003827995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1735003828024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1735003828024 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1735003828119 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "peripheral.sdc " "Synopsys Design Constraints File file not found: 'peripheral.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1735003828152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1735003828152 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828153 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " "create_clock -period 1.000 -name 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828153 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " "create_clock -period 1.000 -name 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828153 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " "create_clock -period 1.000 -name 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828153 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828153 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1735003828198 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828199 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1735003828199 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1735003828204 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1735003828214 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1735003828214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.332 " "Worst-case setup slack is -1.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332        -2.291 clock  " "   -1.332        -2.291 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.093        -6.056 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -1.093        -6.056 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682        -0.981 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "   -0.682        -0.981 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314        -0.638 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "   -0.314        -0.638 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.524 " "Worst-case hold slack is -2.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.524        -2.524 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "   -2.524        -2.524 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.278        -4.612 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -1.278        -4.612 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273        -1.786 clock  " "   -1.273        -1.786 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "    0.453         0.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.326 " "Worst-case recovery slack is -2.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.326        -2.326 clock  " "   -2.326        -2.326 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.292 " "Worst-case removal slack is -0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292        -0.292 clock  " "   -0.292        -0.292 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.922 clock  " "   -3.000       -11.922 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -29.740 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -1.487       -29.740 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "   -1.487        -5.948 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "   -1.487        -5.948 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828226 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1735003828272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1735003828282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1735003828512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828595 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1735003828607 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1735003828607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.164 " "Worst-case setup slack is -1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164        -1.771 clock  " "   -1.164        -1.771 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.095        -5.473 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -1.095        -5.473 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536        -0.705 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "   -0.536        -0.705 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.367 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "   -0.184        -0.367 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.418 " "Worst-case hold slack is -2.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.418        -2.418 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "   -2.418        -2.418 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215        -4.001 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -1.215        -4.001 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191        -1.443 clock  " "   -1.191        -1.443 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "    0.401         0.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.069 " "Worst-case recovery slack is -2.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.069        -2.069 clock  " "   -2.069        -2.069 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.298 " "Worst-case removal slack is -0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298        -0.298 clock  " "   -0.298        -0.298 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -11.922 clock  " "   -3.000       -11.922 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -29.740 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -1.487       -29.740 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -6.844 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "   -1.487        -6.844 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "   -1.487        -5.948 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828639 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1735003828746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828852 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1735003828853 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1735003828853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.100 " "Worst-case setup slack is -0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100        -0.228 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -0.100        -0.228 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070         0.000 clock  " "    0.070         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "    0.297         0.000 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "    0.423         0.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.075 " "Worst-case hold slack is -1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075        -1.075 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "   -1.075        -1.075 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627        -1.178 clock  " "   -0.627        -1.178 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413        -1.344 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -0.413        -1.344 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "    0.186         0.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.372 " "Worst-case recovery slack is -0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372        -0.372 clock  " "   -0.372        -0.372 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.193 " "Worst-case removal slack is -0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -0.193 clock  " "   -0.193        -0.193 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -9.156 clock  " "   -3.000        -9.156 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -20.000 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87  " "   -1.000       -20.000 655536_Counter:inst2\|74161:inst3\|f74161:sub\|87 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110  " "   -1.000        -4.000 655536_Counter:inst2\|74161:inst1\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110  " "   -1.000        -4.000 655536_Counter:inst2\|74161:inst2\|f74161:sub\|110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1735003828892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1735003828892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1735003829164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1735003829164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735003829199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 09:30:29 2024 " "Processing ended: Tue Dec 24 09:30:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735003829199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735003829199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735003829199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735003829199 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735003829865 ""}
