==41451== Cachegrind, a cache and branch-prediction profiler
==41451== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==41451== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==41451== Command: ./stitch .
==41451== 
--41451-- warning: L3 cache found, using its data for the LL simulation.
--41451-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--41451-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==41451== Cannot map memory to grow brk segment in thread #1 to 0x427f000
==41451== (see section Limitations in user manual)
==41451== 
==41451== Process terminating with default action of signal 15 (SIGTERM)
==41451==    at 0x10A568: ffConv2 (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41451==    by 0x10D7A0: extractFeatures (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41451==    by 0x108B9F: main (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41451== 
==41451== I   refs:      193,848,750
==41451== I1  misses:          1,397
==41451== LLi misses:          1,385
==41451== I1  miss rate:        0.00%
==41451== LLi miss rate:        0.00%
==41451== 
==41451== D   refs:       52,713,866  (38,059,529 rd   + 14,654,337 wr)
==41451== D1  misses:         37,025  (     9,966 rd   +     27,059 wr)
==41451== LLd misses:         25,591  (     2,242 rd   +     23,349 wr)
==41451== D1  miss rate:         0.1% (       0.0%     +        0.2%  )
==41451== LLd miss rate:         0.0% (       0.0%     +        0.2%  )
==41451== 
==41451== LL refs:            38,422  (    11,363 rd   +     27,059 wr)
==41451== LL misses:          26,976  (     3,627 rd   +     23,349 wr)
==41451== LL miss rate:          0.0% (       0.0%     +        0.2%  )
