{
  "module_name": "gpucc-sm6350.c",
  "hash_id": "b401500a4b349d2b66cf5ec6eb708411d59d73160e5329bbef1a89aed9011175",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gpucc-sm6350.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,gpucc-sm6350.h>\n\n#include \"common.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\n#define CX_GMU_CBCR_SLEEP_MASK\t\t0xF\n#define CX_GMU_CBCR_SLEEP_SHIFT\t\t4\n#define CX_GMU_CBCR_WAKE_MASK\t\t0xF\n#define CX_GMU_CBCR_WAKE_SHIFT\t\t8\n\nenum {\n\tDT_BI_TCXO,\n\tDT_GPLL0_OUT_MAIN,\n\tDT_GPLL0_OUT_MAIN_DIV,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL0_OUT_MAIN_DIV,\n\tP_GPU_CC_PLL0_OUT_MAIN,\n\tP_GPU_CC_PLL0_OUT_ODD,\n\tP_GPU_CC_PLL1_OUT_EVEN,\n\tP_GPU_CC_PLL1_OUT_MAIN,\n\tP_GPU_CC_PLL1_OUT_ODD,\n\tP_CRC_DIV,\n};\n\nstatic const struct pll_vco fabia_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\n \nstatic const struct alpha_pll_config gpu_cc_pll0_config = {\n\t.l = 0x1A,\n\t.alpha = 0x5AAA,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.test_ctl_hi_val = 0x00000002,\n\t.user_ctl_val = 0x00000001,\n\t.user_ctl_hi_val = 0x00004805,\n};\n\nstatic struct clk_alpha_pll gpu_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll0\",\n\t\t\t.parent_data =  &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor crc_div = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"crc_div\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpu_cc_pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config gpu_cc_pll1_config = {\n\t.l = 0x1A,\n\t.alpha = 0xC555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002067,\n\t.test_ctl_val = 0x40000000,\n\t.test_ctl_hi_val = 0x00000002,\n\t.user_ctl_val = 0x00000001,\n\t.user_ctl_hi_val = 0x00004805,\n};\n\nstatic struct clk_alpha_pll gpu_cc_pll1 = {\n\t.offset = 0x100,\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_pll1\",\n\t\t\t.parent_data =  &(const struct clk_parent_data){\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gpu_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPU_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_GPU_CC_PLL1_OUT_MAIN, 3 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_MAIN_DIV, 6 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO, .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpu_cc_pll0.clkr.hw },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .index = DT_GPLL0_OUT_MAIN, .fw_name = \"gcc_gpu_gpll0_clk_src\" },\n\t{ .index = DT_GPLL0_OUT_MAIN_DIV, .fw_name = \"gcc_gpu_gpll0_div_clk_src\" },\n};\n\nstatic const struct parent_map gpu_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CRC_DIV, 1 },\n\t{ P_GPU_CC_PLL0_OUT_ODD, 2 },\n\t{ P_GPU_CC_PLL1_OUT_EVEN, 3 },\n\t{ P_GPU_CC_PLL1_OUT_ODD, 4 },\n\t{ P_GPLL0_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gpu_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO, .fw_name = \"bi_tcxo\" },\n\t{ .hw = &crc_div.hw },\n\t{ .hw = &gpu_cc_pll0.clkr.hw },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .hw = &gpu_cc_pll1.clkr.hw },\n\t{ .index = DT_GPLL0_OUT_MAIN, .fw_name = \"gcc_gpu_gpll0_clk_src\" },\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_gmu_clk_src[] = {\n\tF(200000000, P_GPLL0_OUT_MAIN_DIV, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_gmu_clk_src = {\n\t.cmd_rcgr = 0x1120,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_0,\n\t.freq_tbl = ftbl_gpu_cc_gmu_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_gmu_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gpu_cc_gx_gfx3d_clk_src[] = {\n\tF(253000000, P_CRC_DIV, 1, 0, 0),\n\tF(355000000, P_CRC_DIV, 1, 0, 0),\n\tF(430000000, P_CRC_DIV, 1, 0, 0),\n\tF(565000000, P_CRC_DIV, 1, 0, 0),\n\tF(650000000, P_CRC_DIV, 1, 0, 0),\n\tF(800000000, P_CRC_DIV, 1, 0, 0),\n\tF(825000000, P_CRC_DIV, 1, 0, 0),\n\tF(850000000, P_CRC_DIV, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gpu_cc_gx_gfx3d_clk_src = {\n\t.cmd_rcgr = 0x101c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gpu_cc_parent_map_1,\n\t.freq_tbl = ftbl_gpu_cc_gx_gfx3d_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpu_cc_gx_gfx3d_clk_src\",\n\t\t.parent_data = gpu_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gpu_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gpu_cc_acd_ahb_clk = {\n\t.halt_reg = 0x1168,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1168,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_acd_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_acd_cxo_clk = {\n\t.halt_reg = 0x1164,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1164,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_acd_cxo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_ahb_clk = {\n\t.halt_reg = 0x1078,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_crc_ahb_clk = {\n\t.halt_reg = 0x107c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x107c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_crc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_gfx3d_clk = {\n\t.halt_reg = 0x10a4,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x10a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_gx_gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_gfx3d_slv_clk = {\n\t.halt_reg = 0x10a8,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x10a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_gfx3d_slv_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_gx_gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_gmu_clk = {\n\t.halt_reg = 0x1098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cx_snoc_dvm_clk = {\n\t.halt_reg = 0x108c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x108c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cx_snoc_dvm_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cxo_aon_clk = {\n\t.halt_reg = 0x1004,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cxo_aon_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_cxo_clk = {\n\t.halt_reg = 0x109c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x109c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_cxo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_cxo_clk = {\n\t.halt_reg = 0x1060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_cxo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_gfx3d_clk = {\n\t.halt_reg = 0x1054,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x1054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_gx_gfx3d_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_gmu_clk = {\n\t.halt_reg = 0x1064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_gmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gpu_cc_gmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gpu_cc_gx_vsense_clk = {\n\t.halt_reg = 0x1058,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x1058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpu_cc_gx_vsense_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gpu_cx_gdsc = {\n\t.gdscr = 0x106c,\n\t.gds_hw_ctrl = 0x1540,\n\t.pd = {\n\t\t.name = \"gpu_cx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc gpu_gx_gdsc = {\n\t.gdscr = 0x100c,\n\t.clamp_io_ctrl = 0x1508,\n\t.pd = {\n\t\t.name = \"gpu_gx_gdsc\",\n\t\t.power_on = gdsc_gx_do_nothing_enable,\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = CLAMP_IO | POLL_CFG_GDSCR,\n};\n\nstatic struct clk_hw *gpu_cc_sm6350_hws[] = {\n\t[GPU_CC_CRC_DIV] = &crc_div.hw,\n};\n\nstatic struct clk_regmap *gpu_cc_sm6350_clocks[] = {\n\t[GPU_CC_ACD_AHB_CLK] = &gpu_cc_acd_ahb_clk.clkr,\n\t[GPU_CC_ACD_CXO_CLK] = &gpu_cc_acd_cxo_clk.clkr,\n\t[GPU_CC_AHB_CLK] = &gpu_cc_ahb_clk.clkr,\n\t[GPU_CC_CRC_AHB_CLK] = &gpu_cc_crc_ahb_clk.clkr,\n\t[GPU_CC_CX_GFX3D_CLK] = &gpu_cc_cx_gfx3d_clk.clkr,\n\t[GPU_CC_CX_GFX3D_SLV_CLK] = &gpu_cc_cx_gfx3d_slv_clk.clkr,\n\t[GPU_CC_CX_GMU_CLK] = &gpu_cc_cx_gmu_clk.clkr,\n\t[GPU_CC_CX_SNOC_DVM_CLK] = &gpu_cc_cx_snoc_dvm_clk.clkr,\n\t[GPU_CC_CXO_AON_CLK] = &gpu_cc_cxo_aon_clk.clkr,\n\t[GPU_CC_CXO_CLK] = &gpu_cc_cxo_clk.clkr,\n\t[GPU_CC_GMU_CLK_SRC] = &gpu_cc_gmu_clk_src.clkr,\n\t[GPU_CC_GX_CXO_CLK] = &gpu_cc_gx_cxo_clk.clkr,\n\t[GPU_CC_GX_GFX3D_CLK] = &gpu_cc_gx_gfx3d_clk.clkr,\n\t[GPU_CC_GX_GFX3D_CLK_SRC] = &gpu_cc_gx_gfx3d_clk_src.clkr,\n\t[GPU_CC_GX_GMU_CLK] = &gpu_cc_gx_gmu_clk.clkr,\n\t[GPU_CC_GX_VSENSE_CLK] = &gpu_cc_gx_vsense_clk.clkr,\n\t[GPU_CC_PLL0] = &gpu_cc_pll0.clkr,\n\t[GPU_CC_PLL1] = &gpu_cc_pll1.clkr,\n};\n\nstatic struct gdsc *gpu_cc_sm6350_gdscs[] = {\n\t[GPU_CX_GDSC] = &gpu_cx_gdsc,\n\t[GPU_GX_GDSC] = &gpu_gx_gdsc,\n};\n\nstatic const struct regmap_config gpu_cc_sm6350_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x8008,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gpu_cc_sm6350_desc = {\n\t.config = &gpu_cc_sm6350_regmap_config,\n\t.clk_hws = gpu_cc_sm6350_hws,\n\t.num_clk_hws = ARRAY_SIZE(gpu_cc_sm6350_hws),\n\t.clks = gpu_cc_sm6350_clocks,\n\t.num_clks = ARRAY_SIZE(gpu_cc_sm6350_clocks),\n\t.gdscs = gpu_cc_sm6350_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gpu_cc_sm6350_gdscs),\n};\n\nstatic const struct of_device_id gpu_cc_sm6350_match_table[] = {\n\t{ .compatible = \"qcom,sm6350-gpucc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gpu_cc_sm6350_match_table);\n\nstatic int gpu_cc_sm6350_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tunsigned int value, mask;\n\n\tregmap = qcom_cc_map(pdev, &gpu_cc_sm6350_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_fabia_pll_configure(&gpu_cc_pll0, regmap, &gpu_cc_pll0_config);\n\tclk_fabia_pll_configure(&gpu_cc_pll1, regmap, &gpu_cc_pll1_config);\n\n\t \n\tmask = CX_GMU_CBCR_WAKE_MASK << CX_GMU_CBCR_WAKE_SHIFT;\n\tmask |= CX_GMU_CBCR_SLEEP_MASK << CX_GMU_CBCR_SLEEP_SHIFT;\n\tvalue = 0xF << CX_GMU_CBCR_WAKE_SHIFT | 0xF << CX_GMU_CBCR_SLEEP_SHIFT;\n\tregmap_update_bits(regmap, 0x1098, mask, value);\n\n\treturn qcom_cc_really_probe(pdev, &gpu_cc_sm6350_desc, regmap);\n}\n\nstatic struct platform_driver gpu_cc_sm6350_driver = {\n\t.probe = gpu_cc_sm6350_probe,\n\t.driver = {\n\t\t.name = \"sm6350-gpucc\",\n\t\t.of_match_table = gpu_cc_sm6350_match_table,\n\t},\n};\n\nstatic int __init gpu_cc_sm6350_init(void)\n{\n\treturn platform_driver_register(&gpu_cc_sm6350_driver);\n}\ncore_initcall(gpu_cc_sm6350_init);\n\nstatic void __exit gpu_cc_sm6350_exit(void)\n{\n\tplatform_driver_unregister(&gpu_cc_sm6350_driver);\n}\nmodule_exit(gpu_cc_sm6350_exit);\n\nMODULE_DESCRIPTION(\"QTI GPU_CC LAGOON Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}