// Seed: 486165557
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_0,
    id_10,
    id_11,
    id_12
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(1) $display;
  wire id_14;
  always #1 $display;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output wand  id_3,
    input  wire  id_4,
    input  tri1  id_5,
    output tri1  id_6
);
  wire id_8;
  assign id_3 = 1;
  reg id_9;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  ); id_10(
      .id_0(1), .id_1(id_8), .id_2(id_9), .id_3(1 != 1), .id_4(1)
  );
  wire id_11;
  always @(1 or posedge id_0) begin
    id_9 <= id_0;
  end
endmodule
