

================================================================
== Vitis HLS Report for 'gesummv'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20136|    20136|  0.201 ms|  0.201 ms|  20137|  20137|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2368|     2368|        37|          -|          -|    64|        no|
        |- lp3     |    17216|    17216|       269|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 26 
23 --> 24 
24 --> 25 
25 --> 22 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/gesummv.c:6]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 30 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 31 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add6815_loc = alloca i64 1"   --->   Operation 32 'alloca' 'add6815_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [src/gesummv.c:4]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/gesummv.c:7]   --->   Operation 50 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/gesummv.c:7]   --->   Operation 51 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buff_B = alloca i64 1" [src/gesummv.c:8]   --->   Operation 52 'alloca' 'buff_B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buff_B_1 = alloca i64 1" [src/gesummv.c:8]   --->   Operation 53 'alloca' 'buff_B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buff_x = alloca i64 1" [src/gesummv.c:9]   --->   Operation 54 'alloca' 'buff_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buff_x_1 = alloca i64 1" [src/gesummv.c:9]   --->   Operation 55 'alloca' 'buff_x_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buff_y_out = alloca i64 1" [src/gesummv.c:10]   --->   Operation 56 'alloca' 'buff_y_out' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_y_out_1 = alloca i64 1" [src/gesummv.c:10]   --->   Operation 57 'alloca' 'buff_y_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp1 = alloca i64 1" [src/gesummv.c:11]   --->   Operation 58 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp1_1 = alloca i64 1" [src/gesummv.c:11]   --->   Operation 59 'alloca' 'tmp1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp2 = alloca i64 1" [src/gesummv.c:12]   --->   Operation 60 'alloca' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp2_1 = alloca i64 1" [src/gesummv.c:12]   --->   Operation 61 'alloca' 'tmp2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/gesummv.c:6]   --->   Operation 62 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln14 = br void %lprd_2" [src/gesummv.c:14]   --->   Operation 63 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [src/gesummv.c:14]   --->   Operation 64 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i7 %i_3" [src/gesummv.c:14]   --->   Operation 65 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.77ns)   --->   "%icmp_ln14 = icmp_eq  i7 %i_3, i7 64" [src/gesummv.c:14]   --->   Operation 66 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln14 = add i7 %i_3, i7 1" [src/gesummv.c:14]   --->   Operation 67 'add' 'add_ln14' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %lprd_2.split, void %lp1" [src/gesummv.c:14]   --->   Operation 68 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %i_3" [src/gesummv.c:14]   --->   Operation 69 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i7 %i_3" [src/gesummv.c:14]   --->   Operation 70 'trunc' 'trunc_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_3, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 71 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln14" [src/gesummv.c:15]   --->   Operation 72 'getelementptr' 'x_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/gesummv.c:15]   --->   Operation 73 'load' 'x_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [src/gesummv.c:6]   --->   Operation 74 'alloca' 'i_2' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 0"   --->   Operation 75 'getelementptr' 'buff_x_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 0"   --->   Operation 76 'getelementptr' 'buff_x_1_addr' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr"   --->   Operation 77 'load' 'buff_x_load' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 78 [2/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr"   --->   Operation 78 'load' 'buff_x_1_load' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 1"   --->   Operation 79 'getelementptr' 'buff_x_addr_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%buff_x_1_addr_1 = getelementptr i32 %buff_x_1, i64 0, i64 1"   --->   Operation 80 'getelementptr' 'buff_x_1_addr_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr_1"   --->   Operation 81 'load' 'buff_x_load_1' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 82 [2/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr_1"   --->   Operation 82 'load' 'buff_x_1_load_1' <Predicate = (icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i_2" [src/gesummv.c:6]   --->   Operation 83 'store' 'store_ln6' <Predicate = (icmp_ln14)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/gesummv.c:6]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/gesummv.c:14]   --->   Operation 85 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6" [src/gesummv.c:6]   --->   Operation 86 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (1.23ns)   --->   "%x_load = load i6 %x_addr" [src/gesummv.c:15]   --->   Operation 87 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %x_load" [src/gesummv.c:15]   --->   Operation 88 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%buff_x_addr_32 = getelementptr i32 %buff_x, i64 0, i64 %zext_ln6" [src/gesummv.c:15]   --->   Operation 89 'getelementptr' 'buff_x_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%buff_x_1_addr_32 = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln6" [src/gesummv.c:15]   --->   Operation 90 'getelementptr' 'buff_x_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln6" [src/gesummv.c:16]   --->   Operation 91 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln6" [src/gesummv.c:16]   --->   Operation 92 'getelementptr' 'tmp1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln6" [src/gesummv.c:17]   --->   Operation 93 'getelementptr' 'tmp2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln6" [src/gesummv.c:17]   --->   Operation 94 'getelementptr' 'tmp2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln6" [src/gesummv.c:18]   --->   Operation 95 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln6" [src/gesummv.c:18]   --->   Operation 96 'getelementptr' 'buff_y_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %trunc_ln14_1, void %arrayidx8.case.0, void %arrayidx8.case.1" [src/gesummv.c:15]   --->   Operation 97 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i5 %buff_x_addr_32" [src/gesummv.c:15]   --->   Operation 98 'store' 'store_ln15' <Predicate = (!trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 0, i5 %tmp1_addr" [src/gesummv.c:16]   --->   Operation 99 'store' 'store_ln16' <Predicate = (!trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 0, i5 %tmp2_addr" [src/gesummv.c:17]   --->   Operation 100 'store' 'store_ln17' <Predicate = (!trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 0, i5 %buff_y_out_addr" [src/gesummv.c:18]   --->   Operation 101 'store' 'store_ln18' <Predicate = (!trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx8.exit" [src/gesummv.c:18]   --->   Operation 102 'br' 'br_ln18' <Predicate = (!trunc_ln14_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i5 %buff_x_1_addr_32" [src/gesummv.c:15]   --->   Operation 103 'store' 'store_ln15' <Predicate = (trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 0, i5 %tmp1_1_addr" [src/gesummv.c:16]   --->   Operation 104 'store' 'store_ln16' <Predicate = (trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 0, i5 %tmp2_1_addr" [src/gesummv.c:17]   --->   Operation 105 'store' 'store_ln17' <Predicate = (trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln18 = store i32 0, i5 %buff_y_out_1_addr" [src/gesummv.c:18]   --->   Operation 106 'store' 'store_ln18' <Predicate = (trunc_ln14_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx8.exit" [src/gesummv.c:18]   --->   Operation 107 'br' 'br_ln18' <Predicate = (trunc_ln14_1)> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (1.23ns)   --->   "%call_ln14 = call void @gesummv_Pipeline_lprd_2, i6 %trunc_ln14, i32 %A_0, i32 %A_1, i32 %B_0, i32 %B_1, i32 %buff_A, i32 %buff_A_1, i32 %buff_B, i32 %buff_B_1" [src/gesummv.c:14]   --->   Operation 108 'call' 'call_ln14' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln14, i7 %i" [src/gesummv.c:6]   --->   Operation 109 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln14 = call void @gesummv_Pipeline_lprd_2, i6 %trunc_ln14, i32 %A_0, i32 %A_1, i32 %B_0, i32 %B_1, i32 %buff_A, i32 %buff_A_1, i32 %buff_B, i32 %buff_B_1" [src/gesummv.c:14]   --->   Operation 110 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln14 = br void %lprd_2" [src/gesummv.c:14]   --->   Operation 111 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.23>
ST_5 : Operation 112 [1/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr"   --->   Operation 112 'load' 'buff_x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 113 [1/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr"   --->   Operation 113 'load' 'buff_x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 114 [1/2] (1.23ns)   --->   "%buff_x_load_1 = load i5 %buff_x_addr_1"   --->   Operation 114 'load' 'buff_x_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 115 [1/2] (1.23ns)   --->   "%buff_x_1_load_1 = load i5 %buff_x_1_addr_1"   --->   Operation 115 'load' 'buff_x_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%buff_x_addr_2 = getelementptr i32 %buff_x, i64 0, i64 2"   --->   Operation 116 'getelementptr' 'buff_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%buff_x_1_addr_2 = getelementptr i32 %buff_x_1, i64 0, i64 2"   --->   Operation 117 'getelementptr' 'buff_x_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (1.23ns)   --->   "%buff_x_load_2 = load i5 %buff_x_addr_2"   --->   Operation 118 'load' 'buff_x_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 119 [2/2] (1.23ns)   --->   "%buff_x_1_load_2 = load i5 %buff_x_1_addr_2"   --->   Operation 119 'load' 'buff_x_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%buff_x_addr_3 = getelementptr i32 %buff_x, i64 0, i64 3"   --->   Operation 120 'getelementptr' 'buff_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%buff_x_1_addr_3 = getelementptr i32 %buff_x_1, i64 0, i64 3"   --->   Operation 121 'getelementptr' 'buff_x_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (1.23ns)   --->   "%buff_x_load_3 = load i5 %buff_x_addr_3"   --->   Operation 122 'load' 'buff_x_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 123 [2/2] (1.23ns)   --->   "%buff_x_1_load_3 = load i5 %buff_x_1_addr_3"   --->   Operation 123 'load' 'buff_x_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 3> <Delay = 1.23>
ST_6 : Operation 124 [1/2] (1.23ns)   --->   "%buff_x_load_2 = load i5 %buff_x_addr_2"   --->   Operation 124 'load' 'buff_x_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 125 [1/2] (1.23ns)   --->   "%buff_x_1_load_2 = load i5 %buff_x_1_addr_2"   --->   Operation 125 'load' 'buff_x_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 126 [1/2] (1.23ns)   --->   "%buff_x_load_3 = load i5 %buff_x_addr_3"   --->   Operation 126 'load' 'buff_x_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 127 [1/2] (1.23ns)   --->   "%buff_x_1_load_3 = load i5 %buff_x_1_addr_3"   --->   Operation 127 'load' 'buff_x_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%buff_x_addr_4 = getelementptr i32 %buff_x, i64 0, i64 4"   --->   Operation 128 'getelementptr' 'buff_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%buff_x_1_addr_4 = getelementptr i32 %buff_x_1, i64 0, i64 4"   --->   Operation 129 'getelementptr' 'buff_x_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [2/2] (1.23ns)   --->   "%buff_x_load_4 = load i5 %buff_x_addr_4"   --->   Operation 130 'load' 'buff_x_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 131 [2/2] (1.23ns)   --->   "%buff_x_1_load_4 = load i5 %buff_x_1_addr_4"   --->   Operation 131 'load' 'buff_x_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%buff_x_addr_5 = getelementptr i32 %buff_x, i64 0, i64 5"   --->   Operation 132 'getelementptr' 'buff_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%buff_x_1_addr_5 = getelementptr i32 %buff_x_1, i64 0, i64 5"   --->   Operation 133 'getelementptr' 'buff_x_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (1.23ns)   --->   "%buff_x_load_5 = load i5 %buff_x_addr_5"   --->   Operation 134 'load' 'buff_x_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 135 [2/2] (1.23ns)   --->   "%buff_x_1_load_5 = load i5 %buff_x_1_addr_5"   --->   Operation 135 'load' 'buff_x_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 136 [1/2] (1.23ns)   --->   "%buff_x_load_4 = load i5 %buff_x_addr_4"   --->   Operation 136 'load' 'buff_x_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 137 [1/2] (1.23ns)   --->   "%buff_x_1_load_4 = load i5 %buff_x_1_addr_4"   --->   Operation 137 'load' 'buff_x_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 138 [1/2] (1.23ns)   --->   "%buff_x_load_5 = load i5 %buff_x_addr_5"   --->   Operation 138 'load' 'buff_x_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 139 [1/2] (1.23ns)   --->   "%buff_x_1_load_5 = load i5 %buff_x_1_addr_5"   --->   Operation 139 'load' 'buff_x_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%buff_x_addr_6 = getelementptr i32 %buff_x, i64 0, i64 6"   --->   Operation 140 'getelementptr' 'buff_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%buff_x_1_addr_6 = getelementptr i32 %buff_x_1, i64 0, i64 6"   --->   Operation 141 'getelementptr' 'buff_x_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [2/2] (1.23ns)   --->   "%buff_x_load_6 = load i5 %buff_x_addr_6"   --->   Operation 142 'load' 'buff_x_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 143 [2/2] (1.23ns)   --->   "%buff_x_1_load_6 = load i5 %buff_x_1_addr_6"   --->   Operation 143 'load' 'buff_x_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%buff_x_addr_7 = getelementptr i32 %buff_x, i64 0, i64 7"   --->   Operation 144 'getelementptr' 'buff_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%buff_x_1_addr_7 = getelementptr i32 %buff_x_1, i64 0, i64 7"   --->   Operation 145 'getelementptr' 'buff_x_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [2/2] (1.23ns)   --->   "%buff_x_load_7 = load i5 %buff_x_addr_7"   --->   Operation 146 'load' 'buff_x_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 147 [2/2] (1.23ns)   --->   "%buff_x_1_load_7 = load i5 %buff_x_1_addr_7"   --->   Operation 147 'load' 'buff_x_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 148 [1/2] (1.23ns)   --->   "%buff_x_load_6 = load i5 %buff_x_addr_6"   --->   Operation 148 'load' 'buff_x_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 149 [1/2] (1.23ns)   --->   "%buff_x_1_load_6 = load i5 %buff_x_1_addr_6"   --->   Operation 149 'load' 'buff_x_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 150 [1/2] (1.23ns)   --->   "%buff_x_load_7 = load i5 %buff_x_addr_7"   --->   Operation 150 'load' 'buff_x_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 151 [1/2] (1.23ns)   --->   "%buff_x_1_load_7 = load i5 %buff_x_1_addr_7"   --->   Operation 151 'load' 'buff_x_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%buff_x_addr_8 = getelementptr i32 %buff_x, i64 0, i64 8"   --->   Operation 152 'getelementptr' 'buff_x_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%buff_x_1_addr_8 = getelementptr i32 %buff_x_1, i64 0, i64 8"   --->   Operation 153 'getelementptr' 'buff_x_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [2/2] (1.23ns)   --->   "%buff_x_load_8 = load i5 %buff_x_addr_8"   --->   Operation 154 'load' 'buff_x_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 155 [2/2] (1.23ns)   --->   "%buff_x_1_load_8 = load i5 %buff_x_1_addr_8"   --->   Operation 155 'load' 'buff_x_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%buff_x_addr_9 = getelementptr i32 %buff_x, i64 0, i64 9"   --->   Operation 156 'getelementptr' 'buff_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%buff_x_1_addr_9 = getelementptr i32 %buff_x_1, i64 0, i64 9"   --->   Operation 157 'getelementptr' 'buff_x_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [2/2] (1.23ns)   --->   "%buff_x_load_9 = load i5 %buff_x_addr_9"   --->   Operation 158 'load' 'buff_x_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 159 [2/2] (1.23ns)   --->   "%buff_x_1_load_9 = load i5 %buff_x_1_addr_9"   --->   Operation 159 'load' 'buff_x_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 9 <SV = 6> <Delay = 1.23>
ST_9 : Operation 160 [1/2] (1.23ns)   --->   "%buff_x_load_8 = load i5 %buff_x_addr_8"   --->   Operation 160 'load' 'buff_x_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 161 [1/2] (1.23ns)   --->   "%buff_x_1_load_8 = load i5 %buff_x_1_addr_8"   --->   Operation 161 'load' 'buff_x_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 162 [1/2] (1.23ns)   --->   "%buff_x_load_9 = load i5 %buff_x_addr_9"   --->   Operation 162 'load' 'buff_x_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 163 [1/2] (1.23ns)   --->   "%buff_x_1_load_9 = load i5 %buff_x_1_addr_9"   --->   Operation 163 'load' 'buff_x_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%buff_x_addr_10 = getelementptr i32 %buff_x, i64 0, i64 10"   --->   Operation 164 'getelementptr' 'buff_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%buff_x_1_addr_10 = getelementptr i32 %buff_x_1, i64 0, i64 10"   --->   Operation 165 'getelementptr' 'buff_x_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [2/2] (1.23ns)   --->   "%buff_x_load_10 = load i5 %buff_x_addr_10"   --->   Operation 166 'load' 'buff_x_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 167 [2/2] (1.23ns)   --->   "%buff_x_1_load_10 = load i5 %buff_x_1_addr_10"   --->   Operation 167 'load' 'buff_x_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%buff_x_addr_11 = getelementptr i32 %buff_x, i64 0, i64 11"   --->   Operation 168 'getelementptr' 'buff_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%buff_x_1_addr_11 = getelementptr i32 %buff_x_1, i64 0, i64 11"   --->   Operation 169 'getelementptr' 'buff_x_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [2/2] (1.23ns)   --->   "%buff_x_load_11 = load i5 %buff_x_addr_11"   --->   Operation 170 'load' 'buff_x_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 171 [2/2] (1.23ns)   --->   "%buff_x_1_load_11 = load i5 %buff_x_1_addr_11"   --->   Operation 171 'load' 'buff_x_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 10 <SV = 7> <Delay = 1.23>
ST_10 : Operation 172 [1/2] (1.23ns)   --->   "%buff_x_load_10 = load i5 %buff_x_addr_10"   --->   Operation 172 'load' 'buff_x_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 173 [1/2] (1.23ns)   --->   "%buff_x_1_load_10 = load i5 %buff_x_1_addr_10"   --->   Operation 173 'load' 'buff_x_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 174 [1/2] (1.23ns)   --->   "%buff_x_load_11 = load i5 %buff_x_addr_11"   --->   Operation 174 'load' 'buff_x_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 175 [1/2] (1.23ns)   --->   "%buff_x_1_load_11 = load i5 %buff_x_1_addr_11"   --->   Operation 175 'load' 'buff_x_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%buff_x_addr_12 = getelementptr i32 %buff_x, i64 0, i64 12"   --->   Operation 176 'getelementptr' 'buff_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%buff_x_1_addr_12 = getelementptr i32 %buff_x_1, i64 0, i64 12"   --->   Operation 177 'getelementptr' 'buff_x_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (1.23ns)   --->   "%buff_x_load_12 = load i5 %buff_x_addr_12"   --->   Operation 178 'load' 'buff_x_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 179 [2/2] (1.23ns)   --->   "%buff_x_1_load_12 = load i5 %buff_x_1_addr_12"   --->   Operation 179 'load' 'buff_x_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%buff_x_addr_13 = getelementptr i32 %buff_x, i64 0, i64 13"   --->   Operation 180 'getelementptr' 'buff_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%buff_x_1_addr_13 = getelementptr i32 %buff_x_1, i64 0, i64 13"   --->   Operation 181 'getelementptr' 'buff_x_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (1.23ns)   --->   "%buff_x_load_13 = load i5 %buff_x_addr_13"   --->   Operation 182 'load' 'buff_x_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 183 [2/2] (1.23ns)   --->   "%buff_x_1_load_13 = load i5 %buff_x_1_addr_13"   --->   Operation 183 'load' 'buff_x_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 8> <Delay = 1.23>
ST_11 : Operation 184 [1/2] (1.23ns)   --->   "%buff_x_load_12 = load i5 %buff_x_addr_12"   --->   Operation 184 'load' 'buff_x_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 185 [1/2] (1.23ns)   --->   "%buff_x_1_load_12 = load i5 %buff_x_1_addr_12"   --->   Operation 185 'load' 'buff_x_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 186 [1/2] (1.23ns)   --->   "%buff_x_load_13 = load i5 %buff_x_addr_13"   --->   Operation 186 'load' 'buff_x_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 187 [1/2] (1.23ns)   --->   "%buff_x_1_load_13 = load i5 %buff_x_1_addr_13"   --->   Operation 187 'load' 'buff_x_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%buff_x_addr_14 = getelementptr i32 %buff_x, i64 0, i64 14"   --->   Operation 188 'getelementptr' 'buff_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%buff_x_1_addr_14 = getelementptr i32 %buff_x_1, i64 0, i64 14"   --->   Operation 189 'getelementptr' 'buff_x_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (1.23ns)   --->   "%buff_x_load_14 = load i5 %buff_x_addr_14"   --->   Operation 190 'load' 'buff_x_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 191 [2/2] (1.23ns)   --->   "%buff_x_1_load_14 = load i5 %buff_x_1_addr_14"   --->   Operation 191 'load' 'buff_x_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%buff_x_addr_15 = getelementptr i32 %buff_x, i64 0, i64 15"   --->   Operation 192 'getelementptr' 'buff_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%buff_x_1_addr_15 = getelementptr i32 %buff_x_1, i64 0, i64 15"   --->   Operation 193 'getelementptr' 'buff_x_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [2/2] (1.23ns)   --->   "%buff_x_load_15 = load i5 %buff_x_addr_15"   --->   Operation 194 'load' 'buff_x_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_11 : Operation 195 [2/2] (1.23ns)   --->   "%buff_x_1_load_15 = load i5 %buff_x_1_addr_15"   --->   Operation 195 'load' 'buff_x_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 9> <Delay = 1.23>
ST_12 : Operation 196 [1/2] (1.23ns)   --->   "%buff_x_load_14 = load i5 %buff_x_addr_14"   --->   Operation 196 'load' 'buff_x_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 197 [1/2] (1.23ns)   --->   "%buff_x_1_load_14 = load i5 %buff_x_1_addr_14"   --->   Operation 197 'load' 'buff_x_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 198 [1/2] (1.23ns)   --->   "%buff_x_load_15 = load i5 %buff_x_addr_15"   --->   Operation 198 'load' 'buff_x_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 199 [1/2] (1.23ns)   --->   "%buff_x_1_load_15 = load i5 %buff_x_1_addr_15"   --->   Operation 199 'load' 'buff_x_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%buff_x_addr_16 = getelementptr i32 %buff_x, i64 0, i64 16"   --->   Operation 200 'getelementptr' 'buff_x_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%buff_x_1_addr_16 = getelementptr i32 %buff_x_1, i64 0, i64 16"   --->   Operation 201 'getelementptr' 'buff_x_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [2/2] (1.23ns)   --->   "%buff_x_load_16 = load i5 %buff_x_addr_16"   --->   Operation 202 'load' 'buff_x_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 203 [2/2] (1.23ns)   --->   "%buff_x_1_load_16 = load i5 %buff_x_1_addr_16"   --->   Operation 203 'load' 'buff_x_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%buff_x_addr_17 = getelementptr i32 %buff_x, i64 0, i64 17"   --->   Operation 204 'getelementptr' 'buff_x_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%buff_x_1_addr_17 = getelementptr i32 %buff_x_1, i64 0, i64 17"   --->   Operation 205 'getelementptr' 'buff_x_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [2/2] (1.23ns)   --->   "%buff_x_load_17 = load i5 %buff_x_addr_17"   --->   Operation 206 'load' 'buff_x_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 207 [2/2] (1.23ns)   --->   "%buff_x_1_load_17 = load i5 %buff_x_1_addr_17"   --->   Operation 207 'load' 'buff_x_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 10> <Delay = 1.23>
ST_13 : Operation 208 [1/2] (1.23ns)   --->   "%buff_x_load_16 = load i5 %buff_x_addr_16"   --->   Operation 208 'load' 'buff_x_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 209 [1/2] (1.23ns)   --->   "%buff_x_1_load_16 = load i5 %buff_x_1_addr_16"   --->   Operation 209 'load' 'buff_x_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 210 [1/2] (1.23ns)   --->   "%buff_x_load_17 = load i5 %buff_x_addr_17"   --->   Operation 210 'load' 'buff_x_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 211 [1/2] (1.23ns)   --->   "%buff_x_1_load_17 = load i5 %buff_x_1_addr_17"   --->   Operation 211 'load' 'buff_x_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%buff_x_addr_18 = getelementptr i32 %buff_x, i64 0, i64 18"   --->   Operation 212 'getelementptr' 'buff_x_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%buff_x_1_addr_18 = getelementptr i32 %buff_x_1, i64 0, i64 18"   --->   Operation 213 'getelementptr' 'buff_x_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [2/2] (1.23ns)   --->   "%buff_x_load_18 = load i5 %buff_x_addr_18"   --->   Operation 214 'load' 'buff_x_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 215 [2/2] (1.23ns)   --->   "%buff_x_1_load_18 = load i5 %buff_x_1_addr_18"   --->   Operation 215 'load' 'buff_x_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%buff_x_addr_19 = getelementptr i32 %buff_x, i64 0, i64 19"   --->   Operation 216 'getelementptr' 'buff_x_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%buff_x_1_addr_19 = getelementptr i32 %buff_x_1, i64 0, i64 19"   --->   Operation 217 'getelementptr' 'buff_x_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [2/2] (1.23ns)   --->   "%buff_x_load_19 = load i5 %buff_x_addr_19"   --->   Operation 218 'load' 'buff_x_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 219 [2/2] (1.23ns)   --->   "%buff_x_1_load_19 = load i5 %buff_x_1_addr_19"   --->   Operation 219 'load' 'buff_x_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 11> <Delay = 1.23>
ST_14 : Operation 220 [1/2] (1.23ns)   --->   "%buff_x_load_18 = load i5 %buff_x_addr_18"   --->   Operation 220 'load' 'buff_x_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 221 [1/2] (1.23ns)   --->   "%buff_x_1_load_18 = load i5 %buff_x_1_addr_18"   --->   Operation 221 'load' 'buff_x_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 222 [1/2] (1.23ns)   --->   "%buff_x_load_19 = load i5 %buff_x_addr_19"   --->   Operation 222 'load' 'buff_x_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 223 [1/2] (1.23ns)   --->   "%buff_x_1_load_19 = load i5 %buff_x_1_addr_19"   --->   Operation 223 'load' 'buff_x_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%buff_x_addr_20 = getelementptr i32 %buff_x, i64 0, i64 20"   --->   Operation 224 'getelementptr' 'buff_x_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%buff_x_1_addr_20 = getelementptr i32 %buff_x_1, i64 0, i64 20"   --->   Operation 225 'getelementptr' 'buff_x_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [2/2] (1.23ns)   --->   "%buff_x_load_20 = load i5 %buff_x_addr_20"   --->   Operation 226 'load' 'buff_x_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 227 [2/2] (1.23ns)   --->   "%buff_x_1_load_20 = load i5 %buff_x_1_addr_20"   --->   Operation 227 'load' 'buff_x_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%buff_x_addr_21 = getelementptr i32 %buff_x, i64 0, i64 21"   --->   Operation 228 'getelementptr' 'buff_x_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%buff_x_1_addr_21 = getelementptr i32 %buff_x_1, i64 0, i64 21"   --->   Operation 229 'getelementptr' 'buff_x_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [2/2] (1.23ns)   --->   "%buff_x_load_21 = load i5 %buff_x_addr_21"   --->   Operation 230 'load' 'buff_x_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 231 [2/2] (1.23ns)   --->   "%buff_x_1_load_21 = load i5 %buff_x_1_addr_21"   --->   Operation 231 'load' 'buff_x_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 12> <Delay = 1.23>
ST_15 : Operation 232 [1/2] (1.23ns)   --->   "%buff_x_load_20 = load i5 %buff_x_addr_20"   --->   Operation 232 'load' 'buff_x_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 233 [1/2] (1.23ns)   --->   "%buff_x_1_load_20 = load i5 %buff_x_1_addr_20"   --->   Operation 233 'load' 'buff_x_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 234 [1/2] (1.23ns)   --->   "%buff_x_load_21 = load i5 %buff_x_addr_21"   --->   Operation 234 'load' 'buff_x_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 235 [1/2] (1.23ns)   --->   "%buff_x_1_load_21 = load i5 %buff_x_1_addr_21"   --->   Operation 235 'load' 'buff_x_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%buff_x_addr_22 = getelementptr i32 %buff_x, i64 0, i64 22"   --->   Operation 236 'getelementptr' 'buff_x_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%buff_x_1_addr_22 = getelementptr i32 %buff_x_1, i64 0, i64 22"   --->   Operation 237 'getelementptr' 'buff_x_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [2/2] (1.23ns)   --->   "%buff_x_load_22 = load i5 %buff_x_addr_22"   --->   Operation 238 'load' 'buff_x_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 239 [2/2] (1.23ns)   --->   "%buff_x_1_load_22 = load i5 %buff_x_1_addr_22"   --->   Operation 239 'load' 'buff_x_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%buff_x_addr_23 = getelementptr i32 %buff_x, i64 0, i64 23"   --->   Operation 240 'getelementptr' 'buff_x_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%buff_x_1_addr_23 = getelementptr i32 %buff_x_1, i64 0, i64 23"   --->   Operation 241 'getelementptr' 'buff_x_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [2/2] (1.23ns)   --->   "%buff_x_load_23 = load i5 %buff_x_addr_23"   --->   Operation 242 'load' 'buff_x_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_15 : Operation 243 [2/2] (1.23ns)   --->   "%buff_x_1_load_23 = load i5 %buff_x_1_addr_23"   --->   Operation 243 'load' 'buff_x_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 13> <Delay = 1.23>
ST_16 : Operation 244 [1/2] (1.23ns)   --->   "%buff_x_load_22 = load i5 %buff_x_addr_22"   --->   Operation 244 'load' 'buff_x_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 245 [1/2] (1.23ns)   --->   "%buff_x_1_load_22 = load i5 %buff_x_1_addr_22"   --->   Operation 245 'load' 'buff_x_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 246 [1/2] (1.23ns)   --->   "%buff_x_load_23 = load i5 %buff_x_addr_23"   --->   Operation 246 'load' 'buff_x_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 247 [1/2] (1.23ns)   --->   "%buff_x_1_load_23 = load i5 %buff_x_1_addr_23"   --->   Operation 247 'load' 'buff_x_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%buff_x_addr_24 = getelementptr i32 %buff_x, i64 0, i64 24"   --->   Operation 248 'getelementptr' 'buff_x_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%buff_x_1_addr_24 = getelementptr i32 %buff_x_1, i64 0, i64 24"   --->   Operation 249 'getelementptr' 'buff_x_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [2/2] (1.23ns)   --->   "%buff_x_load_24 = load i5 %buff_x_addr_24"   --->   Operation 250 'load' 'buff_x_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 251 [2/2] (1.23ns)   --->   "%buff_x_1_load_24 = load i5 %buff_x_1_addr_24"   --->   Operation 251 'load' 'buff_x_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%buff_x_addr_25 = getelementptr i32 %buff_x, i64 0, i64 25"   --->   Operation 252 'getelementptr' 'buff_x_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%buff_x_1_addr_25 = getelementptr i32 %buff_x_1, i64 0, i64 25"   --->   Operation 253 'getelementptr' 'buff_x_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [2/2] (1.23ns)   --->   "%buff_x_load_25 = load i5 %buff_x_addr_25"   --->   Operation 254 'load' 'buff_x_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_16 : Operation 255 [2/2] (1.23ns)   --->   "%buff_x_1_load_25 = load i5 %buff_x_1_addr_25"   --->   Operation 255 'load' 'buff_x_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 14> <Delay = 1.23>
ST_17 : Operation 256 [1/2] (1.23ns)   --->   "%buff_x_load_24 = load i5 %buff_x_addr_24"   --->   Operation 256 'load' 'buff_x_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 257 [1/2] (1.23ns)   --->   "%buff_x_1_load_24 = load i5 %buff_x_1_addr_24"   --->   Operation 257 'load' 'buff_x_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 258 [1/2] (1.23ns)   --->   "%buff_x_load_25 = load i5 %buff_x_addr_25"   --->   Operation 258 'load' 'buff_x_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 259 [1/2] (1.23ns)   --->   "%buff_x_1_load_25 = load i5 %buff_x_1_addr_25"   --->   Operation 259 'load' 'buff_x_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%buff_x_addr_26 = getelementptr i32 %buff_x, i64 0, i64 26"   --->   Operation 260 'getelementptr' 'buff_x_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%buff_x_1_addr_26 = getelementptr i32 %buff_x_1, i64 0, i64 26"   --->   Operation 261 'getelementptr' 'buff_x_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [2/2] (1.23ns)   --->   "%buff_x_load_26 = load i5 %buff_x_addr_26"   --->   Operation 262 'load' 'buff_x_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 263 [2/2] (1.23ns)   --->   "%buff_x_1_load_26 = load i5 %buff_x_1_addr_26"   --->   Operation 263 'load' 'buff_x_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%buff_x_addr_27 = getelementptr i32 %buff_x, i64 0, i64 27"   --->   Operation 264 'getelementptr' 'buff_x_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%buff_x_1_addr_27 = getelementptr i32 %buff_x_1, i64 0, i64 27"   --->   Operation 265 'getelementptr' 'buff_x_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [2/2] (1.23ns)   --->   "%buff_x_load_27 = load i5 %buff_x_addr_27"   --->   Operation 266 'load' 'buff_x_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 267 [2/2] (1.23ns)   --->   "%buff_x_1_load_27 = load i5 %buff_x_1_addr_27"   --->   Operation 267 'load' 'buff_x_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 15> <Delay = 1.23>
ST_18 : Operation 268 [1/2] (1.23ns)   --->   "%buff_x_load_26 = load i5 %buff_x_addr_26"   --->   Operation 268 'load' 'buff_x_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 269 [1/2] (1.23ns)   --->   "%buff_x_1_load_26 = load i5 %buff_x_1_addr_26"   --->   Operation 269 'load' 'buff_x_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 270 [1/2] (1.23ns)   --->   "%buff_x_load_27 = load i5 %buff_x_addr_27"   --->   Operation 270 'load' 'buff_x_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 271 [1/2] (1.23ns)   --->   "%buff_x_1_load_27 = load i5 %buff_x_1_addr_27"   --->   Operation 271 'load' 'buff_x_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%buff_x_addr_28 = getelementptr i32 %buff_x, i64 0, i64 28"   --->   Operation 272 'getelementptr' 'buff_x_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%buff_x_1_addr_28 = getelementptr i32 %buff_x_1, i64 0, i64 28"   --->   Operation 273 'getelementptr' 'buff_x_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 274 [2/2] (1.23ns)   --->   "%buff_x_load_28 = load i5 %buff_x_addr_28"   --->   Operation 274 'load' 'buff_x_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 275 [2/2] (1.23ns)   --->   "%buff_x_1_load_28 = load i5 %buff_x_1_addr_28"   --->   Operation 275 'load' 'buff_x_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%buff_x_addr_29 = getelementptr i32 %buff_x, i64 0, i64 29"   --->   Operation 276 'getelementptr' 'buff_x_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (0.00ns)   --->   "%buff_x_1_addr_29 = getelementptr i32 %buff_x_1, i64 0, i64 29"   --->   Operation 277 'getelementptr' 'buff_x_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 278 [2/2] (1.23ns)   --->   "%buff_x_load_29 = load i5 %buff_x_addr_29"   --->   Operation 278 'load' 'buff_x_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 279 [2/2] (1.23ns)   --->   "%buff_x_1_load_29 = load i5 %buff_x_1_addr_29"   --->   Operation 279 'load' 'buff_x_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 16> <Delay = 1.23>
ST_19 : Operation 280 [1/2] (1.23ns)   --->   "%buff_x_load_28 = load i5 %buff_x_addr_28"   --->   Operation 280 'load' 'buff_x_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 281 [1/2] (1.23ns)   --->   "%buff_x_1_load_28 = load i5 %buff_x_1_addr_28"   --->   Operation 281 'load' 'buff_x_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 282 [1/2] (1.23ns)   --->   "%buff_x_load_29 = load i5 %buff_x_addr_29"   --->   Operation 282 'load' 'buff_x_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 283 [1/2] (1.23ns)   --->   "%buff_x_1_load_29 = load i5 %buff_x_1_addr_29"   --->   Operation 283 'load' 'buff_x_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "%buff_x_addr_30 = getelementptr i32 %buff_x, i64 0, i64 30"   --->   Operation 284 'getelementptr' 'buff_x_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%buff_x_1_addr_30 = getelementptr i32 %buff_x_1, i64 0, i64 30"   --->   Operation 285 'getelementptr' 'buff_x_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [2/2] (1.23ns)   --->   "%buff_x_load_30 = load i5 %buff_x_addr_30"   --->   Operation 286 'load' 'buff_x_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 287 [2/2] (1.23ns)   --->   "%buff_x_1_load_30 = load i5 %buff_x_1_addr_30"   --->   Operation 287 'load' 'buff_x_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%buff_x_addr_31 = getelementptr i32 %buff_x, i64 0, i64 31"   --->   Operation 288 'getelementptr' 'buff_x_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%buff_x_1_addr_31 = getelementptr i32 %buff_x_1, i64 0, i64 31"   --->   Operation 289 'getelementptr' 'buff_x_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [2/2] (1.23ns)   --->   "%buff_x_load_31 = load i5 %buff_x_addr_31"   --->   Operation 290 'load' 'buff_x_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 291 [2/2] (1.23ns)   --->   "%buff_x_1_load_31 = load i5 %buff_x_1_addr_31"   --->   Operation 291 'load' 'buff_x_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 17> <Delay = 1.23>
ST_20 : Operation 292 [1/2] (1.23ns)   --->   "%buff_x_load_30 = load i5 %buff_x_addr_30"   --->   Operation 292 'load' 'buff_x_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 293 [1/2] (1.23ns)   --->   "%buff_x_1_load_30 = load i5 %buff_x_1_addr_30"   --->   Operation 293 'load' 'buff_x_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 294 [1/2] (1.23ns)   --->   "%buff_x_load_31 = load i5 %buff_x_addr_31"   --->   Operation 294 'load' 'buff_x_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 295 [1/2] (1.23ns)   --->   "%buff_x_1_load_31 = load i5 %buff_x_1_addr_31"   --->   Operation 295 'load' 'buff_x_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 296 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp1, i32 %buff_A, i32 %buff_A_1, i32 %tmp1_1, i32 %tmp1, i32 %alpha_read, i32 %buff_x_load, i32 %buff_x_1_load, i32 %buff_x_load_1, i32 %buff_x_1_load_1, i32 %buff_x_load_2, i32 %buff_x_1_load_2, i32 %buff_x_load_3, i32 %buff_x_1_load_3, i32 %buff_x_load_4, i32 %buff_x_1_load_4, i32 %buff_x_load_5, i32 %buff_x_1_load_5, i32 %buff_x_load_6, i32 %buff_x_1_load_6, i32 %buff_x_load_7, i32 %buff_x_1_load_7, i32 %buff_x_load_8, i32 %buff_x_1_load_8, i32 %buff_x_load_9, i32 %buff_x_1_load_9, i32 %buff_x_load_10, i32 %buff_x_1_load_10, i32 %buff_x_load_11, i32 %buff_x_1_load_11, i32 %buff_x_load_12, i32 %buff_x_1_load_12, i32 %buff_x_load_13, i32 %buff_x_1_load_13, i32 %buff_x_load_14, i32 %buff_x_1_load_14, i32 %buff_x_load_15, i32 %buff_x_1_load_15, i32 %buff_x_load_16, i32 %buff_x_1_load_16, i32 %buff_x_load_17, i32 %buff_x_1_load_17, i32 %buff_x_load_18, i32 %buff_x_1_load_18, i32 %buff_x_load_19, i32 %buff_x_1_load_19, i32 %buff_x_load_20, i32 %buff_x_1_load_20, i32 %buff_x_load_21, i32 %buff_x_1_load_21, i32 %buff_x_load_22, i32 %buff_x_1_load_22, i32 %buff_x_load_23, i32 %buff_x_1_load_23, i32 %buff_x_load_24, i32 %buff_x_1_load_24, i32 %buff_x_load_25, i32 %buff_x_1_load_25, i32 %buff_x_load_26, i32 %buff_x_1_load_26, i32 %buff_x_load_27, i32 %buff_x_1_load_27, i32 %buff_x_load_28, i32 %buff_x_1_load_28, i32 %buff_x_load_29, i32 %buff_x_1_load_29, i32 %buff_x_load_30, i32 %buff_x_1_load_30, i32 %buff_x_load_31, i32 %buff_x_1_load_31"   --->   Operation 296 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 0.00>
ST_21 : Operation 297 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp1, i32 %buff_A, i32 %buff_A_1, i32 %tmp1_1, i32 %tmp1, i32 %alpha_read, i32 %buff_x_load, i32 %buff_x_1_load, i32 %buff_x_load_1, i32 %buff_x_1_load_1, i32 %buff_x_load_2, i32 %buff_x_1_load_2, i32 %buff_x_load_3, i32 %buff_x_1_load_3, i32 %buff_x_load_4, i32 %buff_x_1_load_4, i32 %buff_x_load_5, i32 %buff_x_1_load_5, i32 %buff_x_load_6, i32 %buff_x_1_load_6, i32 %buff_x_load_7, i32 %buff_x_1_load_7, i32 %buff_x_load_8, i32 %buff_x_1_load_8, i32 %buff_x_load_9, i32 %buff_x_1_load_9, i32 %buff_x_load_10, i32 %buff_x_1_load_10, i32 %buff_x_load_11, i32 %buff_x_1_load_11, i32 %buff_x_load_12, i32 %buff_x_1_load_12, i32 %buff_x_load_13, i32 %buff_x_1_load_13, i32 %buff_x_load_14, i32 %buff_x_1_load_14, i32 %buff_x_load_15, i32 %buff_x_1_load_15, i32 %buff_x_load_16, i32 %buff_x_1_load_16, i32 %buff_x_load_17, i32 %buff_x_1_load_17, i32 %buff_x_load_18, i32 %buff_x_1_load_18, i32 %buff_x_load_19, i32 %buff_x_1_load_19, i32 %buff_x_load_20, i32 %buff_x_1_load_20, i32 %buff_x_load_21, i32 %buff_x_1_load_21, i32 %buff_x_load_22, i32 %buff_x_1_load_22, i32 %buff_x_load_23, i32 %buff_x_1_load_23, i32 %buff_x_load_24, i32 %buff_x_1_load_24, i32 %buff_x_load_25, i32 %buff_x_1_load_25, i32 %buff_x_load_26, i32 %buff_x_1_load_26, i32 %buff_x_load_27, i32 %buff_x_1_load_27, i32 %buff_x_load_28, i32 %buff_x_1_load_28, i32 %buff_x_load_29, i32 %buff_x_1_load_29, i32 %buff_x_load_30, i32 %buff_x_1_load_30, i32 %buff_x_load_31, i32 %buff_x_1_load_31"   --->   Operation 297 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln31 = br void %lp4" [src/gesummv.c:31]   --->   Operation 298 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 1.23>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%i_4 = load i7 %i_2" [src/gesummv.c:31]   --->   Operation 299 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %i_4" [src/gesummv.c:31]   --->   Operation 300 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (0.77ns)   --->   "%icmp_ln31 = icmp_eq  i7 %i_4, i7 64" [src/gesummv.c:31]   --->   Operation 301 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 302 [1/1] (0.77ns)   --->   "%add_ln31 = add i7 %i_4, i7 1" [src/gesummv.c:31]   --->   Operation 302 'add' 'add_ln31' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %lp4.split, void %for.inc85.preheader" [src/gesummv.c:31]   --->   Operation 303 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = trunc i7 %i_4" [src/gesummv.c:31]   --->   Operation 304 'trunc' 'trunc_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%lshr_ln6_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_4, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 305 'partselect' 'lshr_ln6_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i5 %lshr_ln6_2" [src/gesummv.c:6]   --->   Operation 306 'zext' 'zext_ln6_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%tmp2_addr_1 = getelementptr i32 %tmp2, i64 0, i64 %zext_ln6_1" [src/gesummv.c:6]   --->   Operation 307 'getelementptr' 'tmp2_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%tmp2_1_addr_1 = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln6_1" [src/gesummv.c:6]   --->   Operation 308 'getelementptr' 'tmp2_1_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 309 [2/2] (1.23ns)   --->   "%mux_case_08 = load i5 %tmp2_addr_1" [src/gesummv.c:33]   --->   Operation 309 'load' 'mux_case_08' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 310 [2/2] (1.23ns)   --->   "%tmp2_1_load = load i5 %tmp2_1_addr_1" [src/gesummv.c:33]   --->   Operation 310 'load' 'tmp2_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 311 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp5, i32 %buff_y_out_1, i32 %buff_y_out, i32 %tmp1, i32 %tmp1_1, i32 %tmp2, i32 %tmp2_1"   --->   Operation 311 'call' 'call_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 2.92>
ST_23 : Operation 312 [1/2] (1.23ns)   --->   "%mux_case_08 = load i5 %tmp2_addr_1" [src/gesummv.c:33]   --->   Operation 312 'load' 'mux_case_08' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 313 [1/2] (1.23ns)   --->   "%tmp2_1_load = load i5 %tmp2_1_addr_1" [src/gesummv.c:33]   --->   Operation 313 'load' 'tmp2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 314 [1/1] (0.44ns)   --->   "%select_ln33 = select i1 %trunc_ln31_1, i32 %tmp2_1_load, i32 %mux_case_08" [src/gesummv.c:33]   --->   Operation 314 'select' 'select_ln33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 315 [2/2] (1.23ns)   --->   "%call_ln33 = call void @gesummv_Pipeline_lp4, i32 %select_ln33, i6 %trunc_ln31, i32 %buff_B, i32 %buff_B_1, i32 %beta_read, i32 %buff_x, i32 %buff_x_1, i32 %add6815_loc" [src/gesummv.c:33]   --->   Operation 315 'call' 'call_ln33' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 21> <Delay = 0.00>
ST_24 : Operation 316 [1/2] (0.00ns)   --->   "%call_ln33 = call void @gesummv_Pipeline_lp4, i32 %select_ln33, i6 %trunc_ln31, i32 %buff_B, i32 %buff_B_1, i32 %beta_read, i32 %buff_x, i32 %buff_x_1, i32 %add6815_loc" [src/gesummv.c:33]   --->   Operation 316 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 1.23>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/gesummv.c:6]   --->   Operation 317 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/gesummv.c:31]   --->   Operation 318 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%add6815_loc_load = load i32 %add6815_loc"   --->   Operation 319 'load' 'add6815_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %trunc_ln31_1, void %arrayidx67.case.0, void %arrayidx67.case.1" [src/gesummv.c:33]   --->   Operation 320 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (1.23ns)   --->   "%store_ln33 = store i32 %add6815_loc_load, i5 %tmp2_addr_1" [src/gesummv.c:33]   --->   Operation 321 'store' 'store_ln33' <Predicate = (!trunc_ln31_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx67.exit" [src/gesummv.c:33]   --->   Operation 322 'br' 'br_ln33' <Predicate = (!trunc_ln31_1)> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (1.23ns)   --->   "%store_ln33 = store i32 %add6815_loc_load, i5 %tmp2_1_addr_1" [src/gesummv.c:33]   --->   Operation 323 'store' 'store_ln33' <Predicate = (trunc_ln31_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx67.exit" [src/gesummv.c:33]   --->   Operation 324 'br' 'br_ln33' <Predicate = (trunc_ln31_1)> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln31, i7 %i_2" [src/gesummv.c:6]   --->   Operation 325 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln31 = br void %lp4" [src/gesummv.c:31]   --->   Operation 326 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 26 <SV = 20> <Delay = 0.00>
ST_26 : Operation 327 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lp5, i32 %buff_y_out_1, i32 %buff_y_out, i32 %tmp1, i32 %tmp1_1, i32 %tmp2, i32 %tmp2_1"   --->   Operation 327 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 21> <Delay = 0.00>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 328 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 329 [2/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lpwr, i32 %buff_y_out, i32 %y_out, i32 %buff_y_out_1"   --->   Operation 329 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 22> <Delay = 0.00>
ST_28 : Operation 330 [1/2] (0.00ns)   --->   "%call_ln0 = call void @gesummv_Pipeline_lpwr, i32 %buff_y_out, i32 %y_out, i32 %buff_y_out_1"   --->   Operation 330 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [src/gesummv.c:44]   --->   Operation 331 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', src/gesummv.c:6) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln6', src/gesummv.c:6) of constant 0 on local variable 'i', src/gesummv.c:6 [42]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('buff_x_addr') [87]  (0.000 ns)
	'load' operation 32 bit ('buff_x_load') on array 'buff_x', src/gesummv.c:9 [89]  (1.237 ns)

 <State 3>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x_load', src/gesummv.c:15) on array 'x' [58]  (1.237 ns)
	'store' operation 0 bit ('store_ln15', src/gesummv.c:15) of variable 'bitcast_ln15', src/gesummv.c:15 on array 'buff_x', src/gesummv.c:9 [76]  (1.237 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load') on array 'buff_x', src/gesummv.c:9 [89]  (1.237 ns)

 <State 6>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_2') on array 'buff_x', src/gesummv.c:9 [97]  (1.237 ns)

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_4') on array 'buff_x', src/gesummv.c:9 [105]  (1.237 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_6') on array 'buff_x', src/gesummv.c:9 [113]  (1.237 ns)

 <State 9>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_8') on array 'buff_x', src/gesummv.c:9 [121]  (1.237 ns)

 <State 10>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_10') on array 'buff_x', src/gesummv.c:9 [129]  (1.237 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_12') on array 'buff_x', src/gesummv.c:9 [137]  (1.237 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_14') on array 'buff_x', src/gesummv.c:9 [145]  (1.237 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_16') on array 'buff_x', src/gesummv.c:9 [153]  (1.237 ns)

 <State 14>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_18') on array 'buff_x', src/gesummv.c:9 [161]  (1.237 ns)

 <State 15>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_20') on array 'buff_x', src/gesummv.c:9 [169]  (1.237 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_22') on array 'buff_x', src/gesummv.c:9 [177]  (1.237 ns)

 <State 17>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_24') on array 'buff_x', src/gesummv.c:9 [185]  (1.237 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_26') on array 'buff_x', src/gesummv.c:9 [193]  (1.237 ns)

 <State 19>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_28') on array 'buff_x', src/gesummv.c:9 [201]  (1.237 ns)

 <State 20>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('buff_x_load_30') on array 'buff_x', src/gesummv.c:9 [209]  (1.237 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 1.237ns
The critical path consists of the following:
	'load' operation 7 bit ('i', src/gesummv.c:31) on local variable 'i', src/gesummv.c:6 [219]  (0.000 ns)
	'getelementptr' operation 5 bit ('tmp2_addr_1', src/gesummv.c:6) [230]  (0.000 ns)
	'load' operation 32 bit ('mux_case_08', src/gesummv.c:33) on array 'tmp2', src/gesummv.c:12 [232]  (1.237 ns)

 <State 23>: 2.923ns
The critical path consists of the following:
	'load' operation 32 bit ('mux_case_08', src/gesummv.c:33) on array 'tmp2', src/gesummv.c:12 [232]  (1.237 ns)
	'select' operation 32 bit ('select_ln33', src/gesummv.c:33) [234]  (0.449 ns)
	'call' operation 0 bit ('call_ln33', src/gesummv.c:33) to 'gesummv_Pipeline_lp4' [235]  (1.237 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 1.237ns
The critical path consists of the following:
	'load' operation 32 bit ('add6815_loc_load') on local variable 'add6815_loc' [236]  (0.000 ns)
	'store' operation 0 bit ('store_ln33', src/gesummv.c:33) of variable 'add6815_loc_load' on array 'tmp2', src/gesummv.c:12 [239]  (1.237 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
