model,Multi Group Metrics
MTL,MEM_Parallel_Reads;Slots_Utilization;Big_Code;DSB_Misses;IC_Misses;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Core_Bound_Likely;Other_Light_Ops;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
SPR-HBM,MEM_Parallel_Reads;Lock_Latency;Slots_Utilization;IpFLOP;Power;FLOPc;GFLOPs;PMM_Bound;Big_Code;DSB_Misses;IC_Misses;Contested_Accesses;Data_Sharing;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Core_Bound_Likely;Other_Light_Ops;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
SPR,MEM_Parallel_Reads;Lock_Latency;Slots_Utilization;IpFLOP;Power;FLOPc;GFLOPs;PMM_Bound;Big_Code;DSB_Misses;IC_Misses;Contested_Accesses;Data_Sharing;DRAM_Bound;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Core_Bound_Likely;Other_Light_Ops;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
ADL,MEM_Read_Latency;MEM_Parallel_Reads;Lock_Latency;Slots_Utilization;Big_Code;DSB_Misses;IC_Misses;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Compute_Bound_Est;Core_Bound_Likely;Other_Light_Ops;Instruction_Fetch_BW;Irregular_Overhead;Branch_Misprediction_Cost;Other_Bottlenecks
TGL,MEM_Read_Latency;MEM_Parallel_Reads;Lock_Latency;Slots_Utilization;L2_Bound;Big_Code;DSB_Misses;IC_Misses;Contested_Accesses;Data_Sharing;DRAM_Bound;Memory_Operations;Other_Light_Ops;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Base_Non_Br;Instruction_Fetch_BW;Branch_Misprediction_Cost;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
RKL,MEM_Read_Latency;MEM_Parallel_Reads;Lock_Latency;Slots_Utilization;L2_Bound;DRAM_BW_Use;Big_Code;DSB_Misses;IC_Misses;DRAM_Bound;Memory_Operations;Other_Light_Ops;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Base_Non_Br;Instruction_Fetch_BW;Branch_Misprediction_Cost;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
ICX,MEM_Parallel_Reads;Lock_Latency;Slots_Utilization;Power;L2_Bound;Big_Code;DSB_Misses;IC_Misses;Contested_Accesses;Data_Sharing;PMM_Bound;Memory_Operations;DRAM_Bound;Other_Light_Ops;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Base_Non_Br;Instruction_Fetch_BW;Branch_Misprediction_Cost;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
ICL,Lock_Latency;Slots_Utilization;L2_Bound;DRAM_BW_Use;Big_Code;DSB_Misses;IC_Misses;DRAM_Bound;Memory_Operations;Other_Light_Ops;Mispredictions;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Base_Non_Br;Instruction_Fetch_BW;Branch_Misprediction_Cost;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
CPX,MEM_Parallel_Reads;Lock_Latency;CORE_CLKS;IpFLOP;Jump;Power;MITE;Decoder0_Alone;DSB;L2_Bound;SQ_Full;Split_Stores;DTLB_Store;Store_STLB_Miss;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;FLOPc;FP_Arith_Utilization;Page_Walks_Utilization;GFLOPs;Power_License0_Utilization;Power_License1_Utilization;Power_License2_Utilization;IO_Read_BW;IO_Write_BW;Frontend_Bound;Fetch_Latency;Bad_Speculation;Store_STLB_Hit;Retiring;Heavy_Operations;Microcode_Sequencer;Assists;FP_Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Contested_Accesses;Data_Sharing;PMM_Bound;False_Sharing;Light_Operations;X87_Use;Few_Uops_Instructions;CISC;Big_Code;Branching_Overhead;IC_Misses;Other_Mispredicts;Machine_Clears;DRAM_Bound;FP_Arith;Memory_Operations;Fused_Instructions;Non_Fused_Branches;Nop_Instructions;DSB_Misses;Other_Nukes;Memory_Bound;Other_Light_Ops;Mispredictions;Base_Non_Br;Core_Bound;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Branch_Misprediction_Cost;Ports_Utilized_0;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
CLX,MEM_Parallel_Reads;Lock_Latency;CORE_CLKS;IpFLOP;Jump;Power;MITE;Decoder0_Alone;DSB;L2_Bound;SQ_Full;Split_Stores;DTLB_Store;Store_STLB_Miss;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;FLOPc;FP_Arith_Utilization;Page_Walks_Utilization;GFLOPs;Power_License0_Utilization;Power_License1_Utilization;Power_License2_Utilization;IO_Read_BW;IO_Write_BW;Frontend_Bound;Fetch_Latency;Bad_Speculation;Store_STLB_Hit;Retiring;Heavy_Operations;Microcode_Sequencer;Assists;FP_Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Contested_Accesses;Data_Sharing;PMM_Bound;False_Sharing;Light_Operations;X87_Use;Few_Uops_Instructions;CISC;Big_Code;Branching_Overhead;IC_Misses;Other_Mispredicts;Machine_Clears;DRAM_Bound;FP_Arith;Memory_Operations;Fused_Instructions;Non_Fused_Branches;Nop_Instructions;DSB_Misses;Other_Nukes;Memory_Bound;Other_Light_Ops;Mispredictions;Base_Non_Br;Core_Bound;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Branch_Misprediction_Cost;Ports_Utilized_0;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
KBLR,MEM_Parallel_Reads;Lock_Latency;CORE_CLKS;Jump;MITE;Decoder0_Alone;DSB;LSD;L2_Bound;SQ_Full;Split_Stores;DTLB_Store;Store_STLB_Miss;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;FLOPc;FP_Arith_Utilization;Page_Walks_Utilization;MEM_Read_Latency;Frontend_Bound;Fetch_Latency;Bad_Speculation;Store_STLB_Hit;Retiring;Heavy_Operations;Microcode_Sequencer;Assists;FP_Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;DRAM_Bound;Light_Operations;X87_Use;Few_Uops_Instructions;CISC;Big_Code;Branching_Overhead;IC_Misses;Other_Mispredicts;Machine_Clears;FP_Arith;Memory_Operations;Fused_Instructions;Non_Fused_Branches;Nop_Instructions;DSB_Misses;Other_Nukes;Memory_Bound;Other_Light_Ops;Mispredictions;Base_Non_Br;Core_Bound;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Branch_Misprediction_Cost;Ports_Utilized_0;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
SKX,MEM_Parallel_Reads;Lock_Latency;CORE_CLKS;IpFLOP;Jump;Power;MITE;Decoder0_Alone;DSB;L2_Bound;SQ_Full;Split_Stores;DTLB_Store;Store_STLB_Miss;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;FLOPc;FP_Arith_Utilization;Page_Walks_Utilization;GFLOPs;Power_License0_Utilization;Power_License1_Utilization;Power_License2_Utilization;IO_Read_BW;IO_Write_BW;Frontend_Bound;Fetch_Latency;Bad_Speculation;Store_STLB_Hit;Retiring;Heavy_Operations;Microcode_Sequencer;Assists;FP_Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Contested_Accesses;Data_Sharing;DRAM_Bound;False_Sharing;Light_Operations;X87_Use;Few_Uops_Instructions;CISC;Big_Code;Branching_Overhead;IC_Misses;Other_Mispredicts;Machine_Clears;FP_Arith;Memory_Operations;Fused_Instructions;Non_Fused_Branches;Nop_Instructions;DSB_Misses;Other_Nukes;Memory_Bound;Other_Light_Ops;Mispredictions;Base_Non_Br;Core_Bound;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Branch_Misprediction_Cost;Ports_Utilized_0;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
SKL,MEM_Parallel_Reads;Lock_Latency;CORE_CLKS;Jump;MITE;Decoder0_Alone;DSB;L2_Bound;SQ_Full;Split_Stores;DTLB_Store;Store_STLB_Miss;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;FLOPc;FP_Arith_Utilization;Page_Walks_Utilization;MEM_Read_Latency;Frontend_Bound;Fetch_Latency;Bad_Speculation;Store_STLB_Hit;Retiring;Heavy_Operations;Microcode_Sequencer;Assists;FP_Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;DRAM_Bound;Light_Operations;X87_Use;Few_Uops_Instructions;CISC;Big_Code;Branching_Overhead;IC_Misses;Other_Mispredicts;Machine_Clears;FP_Arith;Memory_Operations;Fused_Instructions;Non_Fused_Branches;Nop_Instructions;DSB_Misses;Other_Nukes;Memory_Bound;Other_Light_Ops;Mispredictions;Base_Non_Br;Core_Bound;Instruction_Fetch_BW;Cache_Memory_Bandwidth;Cache_Memory_Latency;Memory_Data_TLBs;Memory_Synchronization;Branch_Misprediction_Cost;Ports_Utilized_0;Ports_Utilization;Compute_Bound_Est;Core_Bound_Likely;Irregular_Overhead;Other_Bottlenecks
BDX,MLP;MEM_Parallel_Reads;CORE_CLKS;Power;MITE;DSB;SQ_Full;Split_Stores;Divider;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;FLOPc;FP_Arith_Utilization;Page_Walks_Utilization;Frontend_Bound;Fetch_Latency;Bad_Speculation;Contested_Accesses;Data_Sharing;L3_Hit_Latency;Local_MEM;Remote_MEM;Remote_Cache;Retiring;Microcode_Sequencer;Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Heavy_Operations;CISC;Machine_Clears;Light_Operations;Ports_Utilization;Ports_Utilized_0;Memory_Bound;Core_Bound
BDW,MLP;CORE_CLKS;MITE;DSB;SQ_Full;Split_Stores;Divider;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;FLOPc;FP_Arith_Utilization;Page_Walks_Utilization;Frontend_Bound;Fetch_Latency;Bad_Speculation;Contested_Accesses;Data_Sharing;L3_Hit_Latency;Retiring;Microcode_Sequencer;Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Heavy_Operations;CISC;Machine_Clears;Light_Operations;Ports_Utilization;Ports_Utilized_0;Memory_Bound;Core_Bound
HSX,MLP;MEM_Parallel_Reads;CORE_CLKS;Power;MITE;DSB;SQ_Full;Split_Stores;Divider;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;Page_Walks_Utilization;Frontend_Bound;Fetch_Latency;Bad_Speculation;Contested_Accesses;Data_Sharing;L3_Hit_Latency;Local_MEM;Remote_MEM;Remote_Cache;Retiring;Microcode_Sequencer;Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Heavy_Operations;CISC;Machine_Clears;Light_Operations;Ports_Utilization;Ports_Utilized_0;Memory_Bound;Core_Bound
HSW,MLP;CORE_CLKS;MITE;DSB;SQ_Full;Split_Stores;Divider;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Port_6;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;Port_7;SLOTS;CoreIPC;Page_Walks_Utilization;Frontend_Bound;Fetch_Latency;Bad_Speculation;Contested_Accesses;Data_Sharing;L3_Hit_Latency;Retiring;Microcode_Sequencer;Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Heavy_Operations;CISC;Machine_Clears;Light_Operations;Ports_Utilization;Ports_Utilized_0;Memory_Bound;Core_Bound
IVT,MLP;FP_Vector;CORE_CLKS;Power;MITE;DSB;SQ_Full;Split_Stores;Divider;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;FP_Arith;SLOTS;CoreIPC;FLOPc;IpArith;Page_Walks_Utilization;GFLOPs;Frontend_Bound;Fetch_Latency;Bad_Speculation;Contested_Accesses;Data_Sharing;L3_Hit_Latency;Local_MEM;Remote_MEM;Remote_Cache;Retiring;Microcode_Sequencer;Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Heavy_Operations;CISC;Machine_Clears;Light_Operations;Ports_Utilization;Ports_Utilized_0;Memory_Bound;Core_Bound
IVB,MLP;FP_Vector;CORE_CLKS;MITE;DSB;SQ_Full;Split_Stores;Divider;Ports_Utilized_1;Ports_Utilized_2;Ports_Utilized_3m;ALU_Op_Utilization;Port_0;Port_1;Port_5;Load_Op_Utilization;Port_2;Port_3;Store_Op_Utilization;Port_4;FP_Arith;SLOTS;CoreIPC;FLOPc;IpArith;Page_Walks_Utilization;GFLOPs;Frontend_Bound;Fetch_Latency;Bad_Speculation;Contested_Accesses;Data_Sharing;L3_Hit_Latency;Retiring;Microcode_Sequencer;Assists;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Heavy_Operations;CISC;Machine_Clears;Light_Operations;Ports_Utilization;Ports_Utilized_0;Memory_Bound;Core_Bound
JKT,FP_Vector;FP_Arith;FLOPc;GFLOPs;Branch_Mispredicts;Backend_Bound;Machine_Clears;Ports_Utilization;Memory_Bound;Core_Bound
SNB,FP_Vector;CORE_CLKS;Divider;FP_Arith;SLOTS;CoreIPC;FLOPc;GFLOPs;Frontend_Bound;Fetch_Latency;Bad_Speculation;Retiring;Microcode_Sequencer;Fetch_Bandwidth;Branch_Mispredicts;Backend_Bound;Heavy_Operations;Machine_Clears;Light_Operations;Ports_Utilization;Memory_Bound;Core_Bound
