{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765143892193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765143892194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 03:14:52 2025 " "Processing started: Mon Dec  8 03:14:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765143892194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143892194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off combined_top -c combined_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off combined_top -c combined_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143892194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765143892461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765143892461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/baudrate_mav.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/baudrate_mav.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate_mav " "Found entity 1: baudrate_mav" {  } { { "RTL/RTL_Mavishan/baudrate_mav.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "RTL/RTL_Linuka/uart/uart.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/uart/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/uart/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/uart/buadrate.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/uart/buadrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "RTL/RTL_Linuka/uart/buadrate.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/buadrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "target_port.sv(70) " "Verilog HDL information at target_port.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target_port.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765143899122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 target_port " "Found entity 1: target_port" {  } { { "RTL/RTL_Linuka/target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/target.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 target " "Found entity 1: target" {  } { { "RTL/RTL_Linuka/target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/system_top_with_bus_bridge_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_b " "Found entity 1: system_top_with_bus_bridge_b" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_b.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/system_top_with_bus_bridge_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge_a " "Found entity 1: system_top_with_bus_bridge_a" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/system_top_with_bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top_with_bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top_with_bus_bridge " "Found entity 1: system_top_with_bus_bridge" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "RTL/RTL_Linuka/system_top.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899132 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "split_target_port.sv(81) " "Verilog HDL information at split_target_port.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target_port.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765143899134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/split_target_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/split_target_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_target_port " "Found entity 1: split_target_port" {  } { { "RTL/RTL_Linuka/split_target_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/split_target.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/split_target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 split_target " "Found entity 1: split_target" {  } { { "RTL/RTL_Linuka/split_target.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/split_target.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899135 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "initiator.sv(70) " "Verilog HDL information at initiator.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765143899136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/initiator.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/initiator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 initiator " "Found entity 1: initiator" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899137 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init_port.sv(120) " "Verilog HDL information at init_port.sv(120): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/init_port.sv" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765143899138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/init_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/init_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 init_port " "Found entity 1: init_port" {  } { { "RTL/RTL_Linuka/init_port.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/init_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_target_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_target_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_target_uart_wrapper " "Found entity 1: bus_bridge_target_uart_wrapper" {  } { { "RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899140 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_bridge_target_if.sv(88) " "Verilog HDL information at bus_bridge_target_if.sv(88): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_if.sv" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765143899141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_target_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_target_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_target_if " "Found entity 1: bus_bridge_target_if" {  } { { "RTL/RTL_Linuka/bus_bridge_target_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file rtl/rtl_linuka/bus_bridge_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_bridge_pkg (SystemVerilog) " "Found design unit 1: bus_bridge_pkg (SystemVerilog)" {  } { { "RTL/RTL_Linuka/bus_bridge_pkg.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_initiator_uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_initiator_uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_initiator_uart_wrapper " "Found entity 1: bus_bridge_initiator_uart_wrapper" {  } { { "RTL/RTL_Linuka/bus_bridge_initiator_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_initiator_uart_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge_initiator_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge_initiator_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_initiator_if " "Found entity 1: bus_bridge_initiator_if" {  } { { "RTL/RTL_Linuka/bus_bridge_initiator_if.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_initiator_if.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge " "Found entity 1: bus_bridge" {  } { { "RTL/RTL_Linuka/bus_bridge.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/bus.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/bus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "grant_split GRANT_SPLIT arbiter.sv(9) " "Verilog HDL Declaration information at arbiter.sv(9): object \"grant_split\" differs only in case from object \"GRANT_SPLIT\" in the same scope" {  } { { "RTL/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "RTL/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addr_decoder.sv(62) " "Verilog HDL information at addr_decoder.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/RTL_Linuka/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/addr_decoder.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765143899151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_linuka/addr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_linuka/addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "RTL/RTL_Linuka/addr_decoder.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_tx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_tx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_other " "Found entity 1: uart_tx_other" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "RTL/RTL_Mavishan/uart_tx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_rx_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_rx_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_other " "Found entity 1: uart_rx_other" {  } { { "RTL/RTL_Mavishan/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "RTL/RTL_Mavishan/uart_rx.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_other.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_other.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_other " "Found entity 1: uart_other" {  } { { "RTL/RTL_Mavishan/uart_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/uart_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/uart_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mav " "Found entity 1: uart_mav" {  } { { "RTL/RTL_Mavishan/uart_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_mav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/top_with_bb_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/top_with_bb_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_with_bb_v1 " "Found entity 1: top_with_bb_v1" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_with_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_with_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_with_bram " "Found entity 1: slave_with_bram" {  } { { "RTL/RTL_Mavishan/slave_with_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(27) " "Verilog HDL Declaration information at slave_port.v(27): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(28) " "Verilog HDL Declaration information at slave_port.v(28): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(26) " "Verilog HDL Declaration information at slave_port.v(26): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(19) " "Verilog HDL Declaration information at slave_port.v(19): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(7) " "Verilog HDL Declaration information at slave_port.v(7): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "RTL/RTL_Mavishan/slave_memory_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_bram_2k.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_bram_2k.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram_2k " "Found entity 1: slave_bram_2k" {  } { { "RTL/RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/slave_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/slave_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_bram " "Found entity 1: slave_bram" {  } { { "RTL/RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "RTL/RTL_Mavishan/mux3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "RTL/RTL_Mavishan/mux2.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(37) " "Verilog HDL Declaration information at master_port.v(37): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(36) " "Verilog HDL Declaration information at master_port.v(36): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1765143899169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/master_bram_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/master_bram_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_bram " "Found entity 1: master_bram" {  } { { "RTL/RTL_Mavishan/master_bram_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_bram_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "RTL/RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/demo_top_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/demo_top_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo_top_bb " "Found entity 1: demo_top_bb" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "RTL/RTL_Mavishan/dec3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/dec3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/bus_bridge_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_bridge_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_slave " "Found entity 1: bus_bridge_slave" {  } { { "RTL/RTL_Mavishan/bus_bridge_slave.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/bus_bridge_master.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/bus_bridge_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_bridge_master " "Found entity 1: bus_bridge_master" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/arbiter_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/arbiter_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_mav " "Found entity 1: arbiter_mav" {  } { { "RTL/RTL_Mavishan/arbiter_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/arbiter_mav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/addr_decoder_mav.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/addr_decoder_mav.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder_mav " "Found entity 1: addr_decoder_mav" {  } { { "RTL/RTL_Mavishan/addr_decoder_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_mavishan/addr_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtl_mavishan/addr_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_convert " "Found entity 1: addr_convert" {  } { { "RTL/RTL_Mavishan/addr_convert.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_convert.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/combined_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/combined_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combined_top_tb " "Found entity 1: combined_top_tb" {  } { { "RTL/combined_top_tb.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/combined_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/combined_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combined_top " "Found entity 1: combined_top" {  } { { "RTL/combined_top.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899182 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(16) " "Verilog HDL Parameter Declaration warning at transmitter.v(16): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765143899183 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(17) " "Verilog HDL Parameter Declaration warning at transmitter.v(17): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765143899183 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(18) " "Verilog HDL Parameter Declaration warning at transmitter.v(18): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765143899183 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "transmitter transmitter.v(19) " "Verilog HDL Parameter Declaration warning at transmitter.v(19): Parameter Declaration in module \"transmitter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/transmitter.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/transmitter.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765143899183 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(16) " "Verilog HDL Parameter Declaration warning at receiver.v(16): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765143899183 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(17) " "Verilog HDL Parameter Declaration warning at receiver.v(17): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765143899183 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(18) " "Verilog HDL Parameter Declaration warning at receiver.v(18): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765143899183 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "receiver receiver.v(19) " "Verilog HDL Parameter Declaration warning at receiver.v(19): Parameter Declaration in module \"receiver\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/RTL_Linuka/uart/receiver.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/receiver.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1765143899183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combined_top " "Elaborating entity \"combined_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765143899223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_top_with_bus_bridge_a system_top_with_bus_bridge_a:u_system_a " "Elaborating entity \"system_top_with_bus_bridge_a\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\"" {  } { { "RTL/combined_top.sv" "u_system_a" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiator system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_1 " "Elaborating entity \"initiator\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_1\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_initiator_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899238 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.data_a 0 initiator.sv(35) " "Net \"write_mem.data_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765143899240 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.waddr_a 0 initiator.sv(35) " "Net \"write_mem.waddr_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765143899240 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.we_a 0 initiator.sv(35) " "Net \"write_mem.we_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765143899240 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "initiator system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_2 " "Elaborating entity \"initiator\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_2\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_initiator_2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899254 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.data_a 0 initiator.sv(35) " "Net \"write_mem.data_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765143899261 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.waddr_a 0 initiator.sv(35) " "Net \"write_mem.waddr_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765143899261 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_mem.we_a 0 initiator.sv(35) " "Net \"write_mem.we_a\" at initiator.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765143899261 "|combined_top|system_top_with_bus_bridge_a:u_system_a|initiator:u_initiator_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target system_top_with_bus_bridge_a:u_system_a\|target:u_target_1 " "Elaborating entity \"target\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|target:u_target_1\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_target_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_target_uart_wrapper system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target " "Elaborating entity \"bus_bridge_target_uart_wrapper\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "u_bridge_target" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899298 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_bridge_target_uart_wrapper.sv(140) " "Verilog HDL Case Statement information at bus_bridge_target_uart_wrapper.sv(140): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899300 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_target_if system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|bus_bridge_target_if:u_target_if " "Elaborating entity \"bus_bridge_target_if\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|bus_bridge_target_if:u_target_if\"" {  } { { "RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "u_target_if" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart " "Elaborating entity \"uart\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\"" {  } { { "RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" "u_target_uart" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus_bridge_target_uart_wrapper.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|baudrate:uart_baud\"" {  } { { "RTL/RTL_Linuka/uart/uart.v" "uart_baud" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\"" {  } { { "RTL/RTL_Linuka/uart/uart.v" "uart_Tx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|receiver:uart_Rx\"" {  } { { "RTL/RTL_Linuka/uart/uart.v" "uart_Rx" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/uart/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus system_top_with_bus_bridge_a:u_system_a\|bus:bus_a " "Elaborating entity \"bus\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\"" {  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "bus_a" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899412 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(483) " "Verilog HDL Case Statement information at bus.sv(483): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 483 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899418 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(505) " "Verilog HDL Case Statement information at bus.sv(505): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 505 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899418 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(514) " "Verilog HDL Case Statement information at bus.sv(514): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 514 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899418 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(593) " "Verilog HDL Case Statement information at bus.sv(593): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 593 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899419 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(607) " "Verilog HDL Case Statement information at bus.sv(607): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 607 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899419 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(638) " "Verilog HDL Case Statement information at bus.sv(638): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 638 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899420 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus.sv(653) " "Verilog HDL Case Statement information at bus.sv(653): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/bus.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 653 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899420 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init_port system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|init_port:u_init_port_1 " "Elaborating entity \"init_port\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|init_port:u_init_port_1\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_init_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "target_port system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|target_port:u_target_port_1 " "Elaborating entity \"target_port\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|target_port:u_target_port_1\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_target_port_1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_target_port system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|split_target_port:u_split_target_port " "Elaborating entity \"split_target_port\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|split_target_port:u_split_target_port\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_split_target_port" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|arbiter:u_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|arbiter:u_arbiter\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899507 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement warning at arbiter.sv(63): incomplete case statement has no default case item" {  } { { "RTL/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765143899508 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.sv(63) " "Verilog HDL Case Statement information at arbiter.sv(63): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Linuka/arbiter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/arbiter.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143899508 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus:bus_a|arbiter:u_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"system_top_with_bus_bridge_a:u_system_a\|bus:bus_a\|addr_decoder:u_addr_decoder\"" {  } { { "RTL/RTL_Linuka/bus.sv" "u_addr_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/bus.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo_top_bb demo_top_bb:u_demo_bb " "Elaborating entity \"demo_top_bb\" for hierarchy \"demo_top_bb:u_demo_bb\"" {  } { { "RTL/combined_top.sv" "u_demo_bb" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(146) " "Verilog HDL assignment warning at demo_top_bb.v(146): truncated value with size 32 to match size of target (2)" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899528 "|combined_top|demo_top_bb:u_demo_bb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 demo_top_bb.v(151) " "Verilog HDL assignment warning at demo_top_bb.v(151): truncated value with size 32 to match size of target (2)" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899528 "|combined_top|demo_top_bb:u_demo_bb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_with_bb_v1 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus " "Elaborating entity \"top_with_bb_v1\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\"" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|master_port:master1 " "Elaborating entity \"master_port\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|master_port:master1\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "master1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(99) " "Verilog HDL assignment warning at master_port.v(99): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899551 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(105) " "Verilog HDL assignment warning at master_port.v(105): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899551 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(120) " "Verilog HDL assignment warning at master_port.v(120): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899552 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(134) " "Verilog HDL assignment warning at master_port.v(134): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899552 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(146) " "Verilog HDL assignment warning at master_port.v(146): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/master_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_port.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899552 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|master_port:master1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_master demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master " "Elaborating entity \"bus_bridge_master\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "bb_master" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bus_bridge_master.v(160) " "Verilog HDL assignment warning at bus_bridge_master.v(160): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899569 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 bus_bridge_master.v(182) " "Verilog HDL assignment warning at bus_bridge_master.v(182): truncated value with size 17 to match size of target (16)" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899570 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue " "Elaborating entity \"fifo\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\"" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "fifo_queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(31) " "Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3)" {  } { { "RTL/RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899588 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo.v(35) " "Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3)" {  } { { "RTL/RTL_Mavishan/fifo.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899588 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|fifo:fifo_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module " "Elaborating entity \"uart_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\"" {  } { { "RTL/RTL_Mavishan/bus_bridge_master.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_master.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_tx_other:transmitter " "Elaborating entity \"uart_tx_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_tx_other:transmitter\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899614 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 uart_tx_other.v(21) " "Verilog HDL or VHDL warning at uart_tx_other.v(21): object \"flag1\" assigned a value but never read" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765143899616 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag2 uart_tx_other.v(22) " "Verilog HDL or VHDL warning at uart_tx_other.v(22): object \"flag2\" assigned a value but never read" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765143899616 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_rx_other:receiver " "Elaborating entity \"uart_rx_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|uart_rx_other:receiver\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_mav demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|baudrate_mav:bd " "Elaborating entity \"baudrate_mav\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|uart_other:uart_module\|baudrate_mav:bd\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "bd" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudrate_mav.sv(23) " "Verilog HDL assignment warning at baudrate_mav.sv(23): truncated value with size 32 to match size of target (9)" {  } { { "RTL/RTL_Mavishan/baudrate_mav.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899643 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 baudrate_mav.sv(28) " "Verilog HDL assignment warning at baudrate_mav.sv(28): truncated value with size 32 to match size of target (13)" {  } { { "RTL/RTL_Mavishan/baudrate_mav.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/baudrate_mav.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899644 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_master:bb_master|uart_other:uart_module|baudrate_mav:bd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1 " "Elaborating entity \"slave_with_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "slave1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_port:sp\"" {  } { { "RTL/RTL_Mavishan/slave_with_bram.v" "sp" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(81) " "Verilog HDL assignment warning at slave_port.v(81): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899662 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(97) " "Verilog HDL assignment warning at slave_port.v(97): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899663 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(130) " "Verilog HDL assignment warning at slave_port.v(130): truncated value with size 32 to match size of target (4)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899663 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(154) " "Verilog HDL assignment warning at slave_port.v(154): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899664 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(168) " "Verilog HDL assignment warning at slave_port.v(168): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899664 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 slave_port.v(187) " "Verilog HDL assignment warning at slave_port.v(187): truncated value with size 32 to match size of target (2)" {  } { { "RTL/RTL_Mavishan/slave_port.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_port.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143899664 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|slave_with_bram:slave1|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\"" {  } { { "RTL/RTL_Mavishan/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram_2k demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory " "Elaborating entity \"slave_bram_2k\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\"" {  } { { "RTL/RTL_Mavishan/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL/RTL_Mavishan/slave_bram_2k.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL/RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143899774 ""}  } { { "RTL/RTL_Mavishan/slave_bram_2k.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram_2k.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765143899774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5uh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5uh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5uh1 " "Found entity 1: altsyncram_5uh1" {  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5uh1 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated " "Elaborating entity \"altsyncram_5uh1\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pe82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pe82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pe82 " "Found entity 1: altsyncram_pe82" {  } { { "db/altsyncram_pe82.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_pe82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143899869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143899869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pe82 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|altsyncram_pe82:altsyncram1 " "Elaborating entity \"altsyncram_pe82\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|altsyncram_pe82:altsyncram1\"" {  } { { "db/altsyncram_5uh1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143899869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5uh1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143900565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143900585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143900586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143900586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143900586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395785728 " "Parameter \"NODE_NAME\" = \"1395785728\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143900586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143900586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143900586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143900586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143900586 ""}  } { { "db/altsyncram_5uh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5uh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765143900586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143900761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave1\|slave_memory_bram:sm\|slave_bram_2k:memory\|altsyncram:altsyncram_component\|altsyncram_5uh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_with_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2 " "Elaborating entity \"slave_with_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "slave2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\"" {  } { { "RTL/RTL_Mavishan/slave_with_bram.v" "sm" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_with_bram.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_bram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory " "Elaborating entity \"slave_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\"" {  } { { "RTL/RTL_Mavishan/slave_memory_bram.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_memory_bram.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL/RTL_Mavishan/slave_bram.v" "altsyncram_component" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\"" {  } { { "RTL/RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901404 ""}  } { { "RTL/RTL_Mavishan/slave_bram.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/slave_bram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765143901404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auh1 " "Found entity 1: altsyncram_auh1" {  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143901477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143901477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_auh1 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated " "Elaborating entity \"altsyncram_auh1\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5f82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5f82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5f82 " "Found entity 1: altsyncram_5f82" {  } { { "db/altsyncram_5f82.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_5f82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143901568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143901568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5f82 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|altsyncram_5f82:altsyncram1 " "Elaborating entity \"altsyncram_5f82\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|altsyncram_5f82:altsyncram1\"" {  } { { "db/altsyncram_auh1.tdf" "altsyncram1" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_auh1.tdf" "mgl_prim2" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|slave_with_bram:slave2\|slave_memory_bram:sm\|slave_bram:memory\|altsyncram:altsyncram_component\|altsyncram_auh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1395720192 " "Parameter \"NODE_NAME\" = \"1395720192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765143901623 ""}  } { { "db/altsyncram_auh1.tdf" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/altsyncram_auh1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765143901623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_bridge_slave demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave " "Elaborating entity \"bus_bridge_slave\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "bb_slave" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module " "Elaborating entity \"uart_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\"" {  } { { "RTL/RTL_Mavishan/bus_bridge_slave.v" "uart_module" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_bridge_slave.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\|uart_tx_other:transmitter " "Elaborating entity \"uart_tx_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\|uart_tx_other:transmitter\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "transmitter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901669 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 uart_tx_other.v(21) " "Verilog HDL or VHDL warning at uart_tx_other.v(21): object \"flag1\" assigned a value but never read" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765143901670 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag2 uart_tx_other.v(22) " "Verilog HDL or VHDL warning at uart_tx_other.v(22): object \"flag2\" assigned a value but never read" {  } { { "RTL/RTL_Mavishan/uart_tx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_tx_other.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765143901670 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_tx_other:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_other demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\|uart_rx_other:receiver " "Elaborating entity \"uart_rx_other\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_slave:bb_slave\|uart_other:uart_module\|uart_rx_other:receiver\"" {  } { { "RTL/RTL_Mavishan/uart_other.v" "receiver" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_other.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx_other.v(27) " "Verilog HDL assignment warning at uart_rx_other.v(27): truncated value with size 32 to match size of target (8)" {  } { { "RTL/RTL_Mavishan/uart_rx_other.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/uart_rx_other.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143901687 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_bridge_slave:bb_slave|uart_other:uart_module|uart_rx_other:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus " "Elaborating entity \"bus_m2_s3\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\"" {  } { { "RTL/RTL_Mavishan/top_with_bb_v1.v" "bus" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/top_with_bb_v1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_mav demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|arbiter_mav:bus_arbiter " "Elaborating entity \"arbiter_mav\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|arbiter_mav:bus_arbiter\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "bus_arbiter" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901724 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter_mav.v(77) " "Verilog HDL Case Statement information at arbiter_mav.v(77): all case item expressions in this case statement are onehot" {  } { { "RTL/RTL_Mavishan/arbiter_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/arbiter_mav.v" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765143901727 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|arbiter_mav:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder_mav demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder " "Elaborating entity \"addr_decoder_mav\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder_mav.v(104) " "Verilog HDL assignment warning at addr_decoder_mav.v(104): truncated value with size 32 to match size of target (4)" {  } { { "RTL/RTL_Mavishan/addr_decoder_mav.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765143901743 "|combined_top|demo_top_bb:u_demo_bb|top_with_bb_v1:bus|bus_m2_s3:bus|addr_decoder_mav:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|addr_decoder_mav:decoder\|dec3:mvalid_decoder\"" {  } { { "RTL/RTL_Mavishan/addr_decoder_mav.v" "mvalid_decoder" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/addr_decoder_mav.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:wdata_mux\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "wdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux2:mctrl_mux\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "mctrl_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_m2_s3:bus\|mux3:rdata_mux\"" {  } { { "RTL/RTL_Mavishan/bus_m2_s3.v" "rdata_mux" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/bus_m2_s3.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_bram demo_top_bb:u_demo_bb\|master_bram:memory " "Elaborating entity \"master_bram\" for hierarchy \"demo_top_bb:u_demo_bb\|master_bram:memory\"" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143901796 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q master_bram_bb.v(46) " "Output port \"q\" at master_bram_bb.v(46) has no driver" {  } { { "RTL/RTL_Mavishan/master_bram_bb.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/master_bram_bb.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1765143901796 "|combined_top|demo_top_bb:u_demo_bb|master_bram:memory"}
{ "Warning" "WSGN_EMPTY_SHELL" "master_bram " "Entity \"master_bram\" contains only dangling pins" {  } { { "RTL/RTL_Mavishan/demo_top_bb.v" "memory" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/demo_top_bb.v" 68 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1765143901797 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765143902278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.08.03:15:07 Progress: Loading sld334fe0d2/alt_sld_fab_wrapper_hw.tcl " "2025.12.08.03:15:07 Progress: Loading sld334fe0d2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143907253 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143913757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143913888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143926816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143926978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143927141 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143927334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143927339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143927340 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1765143928052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld334fe0d2/alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143928385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143928385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143928533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143928533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143928539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143928539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143928621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143928621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143928796 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143928796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143928796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/db/ip/sld334fe0d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765143928915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143928915 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\|queue " "RAM logic \"demo_top_bb:u_demo_bb\|top_with_bb_v1:bus\|bus_bridge_master:bb_master\|fifo:fifo_queue\|queue\" is uninferred due to inappropriate RAM size" {  } { { "RTL/RTL_Mavishan/fifo.v" "queue" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Mavishan/fifo.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765143931366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_2\|write_mem " "RAM logic \"system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_2\|write_mem\" is uninferred due to inappropriate RAM size" {  } { { "RTL/RTL_Linuka/initiator.sv" "write_mem" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765143931366 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_1\|write_mem " "RAM logic \"system_top_with_bus_bridge_a:u_system_a\|initiator:u_initiator_1\|write_mem\" is uninferred due to inappropriate RAM size" {  } { { "RTL/RTL_Linuka/initiator.sv" "write_mem" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1765143931366 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765143931366 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765143933371 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RTL/RTL_Linuka/initiator.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/initiator.sv" 87 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1765143933469 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1765143933469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143934717 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "103 " "103 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765143936028 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/output_files/combined_top.map.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/output_files/combined_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143936254 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765143936995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765143936995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2152 " "Implemented 2152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765143937161 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765143937161 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2117 " "Implemented 2117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765143937161 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765143937161 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765143937161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765143937180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 03:15:37 2025 " "Processing ended: Mon Dec  8 03:15:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765143937180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765143937180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765143937180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765143937180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765143938312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765143938313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 03:15:38 2025 " "Processing started: Mon Dec  8 03:15:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765143938313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765143938313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off combined_top -c combined_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off combined_top -c combined_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765143938313 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765143938387 ""}
{ "Info" "0" "" "Project  = combined_top" {  } {  } 0 0 "Project  = combined_top" 0 0 "Fitter" 0 0 1765143938387 ""}
{ "Info" "0" "" "Revision = combined_top" {  } {  } 0 0 "Revision = combined_top" 0 0 "Fitter" 0 0 1765143938387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765143938470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765143938471 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "combined_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"combined_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765143938483 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765143938532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765143938532 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765143938670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765143938675 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765143938782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765143938782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765143938782 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765143938782 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 0 { 0 ""} 0 4628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765143938788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 0 { 0 ""} 0 4630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765143938788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 0 { 0 ""} 0 4632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765143938788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 0 { 0 ""} 0 4634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765143938788 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 0 { 0 ""} 0 4636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765143938788 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765143938788 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765143938789 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765143938864 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 14 " "No exact pin location assignment(s) for 1 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1765143939153 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765143939402 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765143939402 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765143939402 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1765143939402 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "combined_top.sdc " "Synopsys Design Constraints File file not found: 'combined_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1765143939409 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo_top_bb:u_demo_bb\|state.DONE clk " "Register demo_top_bb:u_demo_bb\|state.DONE is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765143939414 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765143939414 "|combined_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en " "Node: system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\|flag1 system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en " "Register system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\|flag1 is being clocked by system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765143939414 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765143939414 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765143939423 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765143939423 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1765143939423 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765143939423 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765143939423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765143939423 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765143939423 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765143939423 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765143939578 ""}  } { { "RTL/combined_top.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/combined_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 0 { 0 ""} 0 4616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765143939578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765143939578 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 0 { 0 ""} 0 4090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765143939578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_top_with_bus_bridge_a:u_system_a\|reset_sync_ff2  " "Automatically promoted node system_top_with_bus_bridge_a:u_system_a\|reset_sync_ff2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765143939578 ""}  } { { "RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" "" { Text "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/RTL/RTL_Linuka/system_top_with_bus_bridge_a.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765143939578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765143939909 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765143939913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765143939913 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765143939918 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765143939924 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765143939929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765143939929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765143939932 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765143939989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1765143939992 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765143939992 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1765143939995 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1765143939995 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1765143939995 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765143939995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 14 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765143939995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765143939995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765143939995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765143939995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765143939995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765143939995 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1765143939995 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1765143939995 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1765143939995 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765143940095 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765143940109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765143940776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765143941083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765143941111 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765143942395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765143942395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765143942724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765143943779 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765143943779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765143943913 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1765143943913 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765143943913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765143943915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765143944034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765143944059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765143944320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765143944321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765143944774 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765143945353 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/output_files/combined_top.fit.smsg " "Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/output_files/combined_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765143945743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6379 " "Peak virtual memory: 6379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765143946398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 03:15:46 2025 " "Processing ended: Mon Dec  8 03:15:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765143946398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765143946398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765143946398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765143946398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765143947355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765143947355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 03:15:47 2025 " "Processing started: Mon Dec  8 03:15:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765143947355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765143947355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off combined_top -c combined_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off combined_top -c combined_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765143947355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1765143947597 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1765143948735 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765143948761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765143948922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 03:15:48 2025 " "Processing ended: Mon Dec  8 03:15:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765143948922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765143948922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765143948922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765143948922 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765143949589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765143949992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765143949992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 03:15:49 2025 " "Processing started: Mon Dec  8 03:15:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765143949992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765143949992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta combined_top -c combined_top " "Command: quartus_sta combined_top -c combined_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765143949992 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765143950126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765143950365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765143950365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143950416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143950416 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765143950648 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765143950648 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765143950648 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1765143950648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "combined_top.sdc " "Synopsys Design Constraints File file not found: 'combined_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1765143950659 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo_top_bb:u_demo_bb\|state.DONE clk " "Register demo_top_bb:u_demo_bb\|state.DONE is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765143950665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765143950665 "|combined_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en " "Node: system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\|flag1 system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en " "Register system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\|flag1 is being clocked by system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765143950665 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765143950665 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765143950669 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765143950669 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1765143950669 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765143950669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765143950676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.364 " "Worst-case setup slack is 44.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.364               0.000 altera_reserved_tck  " "   44.364               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143950694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143950699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.756 " "Worst-case recovery slack is 96.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.756               0.000 altera_reserved_tck  " "   96.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143950702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.227 " "Worst-case removal slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 altera_reserved_tck  " "    1.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143950705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.582 " "Worst-case minimum pulse width slack is 49.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.582               0.000 altera_reserved_tck  " "   49.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143950708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143950708 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143950763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143950763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143950763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143950763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.788 ns " "Worst Case Available Settling Time: 344.788 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143950763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143950763 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765143950763 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765143950766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765143950785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765143951098 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo_top_bb:u_demo_bb\|state.DONE clk " "Register demo_top_bb:u_demo_bb\|state.DONE is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765143951226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765143951226 "|combined_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en " "Node: system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\|flag1 system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en " "Register system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\|flag1 is being clocked by system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765143951226 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765143951226 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765143951229 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765143951229 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1765143951229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.976 " "Worst-case setup slack is 44.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.976               0.000 altera_reserved_tck  " "   44.976               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.082 " "Worst-case recovery slack is 97.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.082               0.000 altera_reserved_tck  " "   97.082               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.105 " "Worst-case removal slack is 1.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105               0.000 altera_reserved_tck  " "    1.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.548 " "Worst-case minimum pulse width slack is 49.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.548               0.000 altera_reserved_tck  " "   49.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951257 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.395 ns " "Worst Case Available Settling Time: 345.395 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951307 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951307 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765143951307 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765143951316 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register demo_top_bb:u_demo_bb\|state.DONE clk " "Register demo_top_bb:u_demo_bb\|state.DONE is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765143951446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765143951446 "|combined_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en " "Node: system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\|flag1 system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en " "Register system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart:u_target_uart\|transmitter:uart_Tx\|flag1 is being clocked by system_top_with_bus_bridge_a:u_system_a\|bus_bridge_target_uart_wrapper:u_bridge_target\|uart_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765143951446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765143951446 "|combined_top|system_top_with_bus_bridge_a:u_system_a|bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765143951448 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1765143951448 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1765143951448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.955 " "Worst-case setup slack is 46.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.955               0.000 altera_reserved_tck  " "   46.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.052 " "Worst-case recovery slack is 98.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.052               0.000 altera_reserved_tck  " "   98.052               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 altera_reserved_tck  " "    0.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765143951471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765143951471 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.345 ns " "Worst Case Available Settling Time: 347.345 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951511 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765143951511 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765143951511 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765143951801 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765143951802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765143951903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 03:15:51 2025 " "Processing ended: Mon Dec  8 03:15:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765143951903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765143951903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765143951903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765143951903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1765143952958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765143952959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 03:15:52 2025 " "Processing started: Mon Dec  8 03:15:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765143952959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1765143952959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off combined_top -c combined_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off combined_top -c combined_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1765143952959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1765143953339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "combined_top.vo C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/simulation/questa/ simulation " "Generated file combined_top.vo in folder \"C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_together_single_fpga/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1765143953830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765143954429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 03:15:54 2025 " "Processing ended: Mon Dec  8 03:15:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765143954429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765143954429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765143954429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1765143954429 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus Prime Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1765143955216 ""}
