Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  4 16:32:31 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARITHMETIC_LOGIC_UNIT_wrapper_timing_summary_routed.rpt -pb ARITHMETIC_LOGIC_UNIT_wrapper_timing_summary_routed.pb -rpx ARITHMETIC_LOGIC_UNIT_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ARITHMETIC_LOGIC_UNIT_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_SW[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: i_SW[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: i_SW[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.140        0.000                      0                   25        0.252        0.000                      0                   25        3.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        20.140        0.000                      0                   25        0.252        0.000                      0                   25        3.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       20.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.140ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.843%)  route 2.130ns (75.157%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           1.124     6.972    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.096 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           1.005     8.101    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.225 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[4]_i_1/O
                         net (fo=1, routed)           0.000     8.225    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[4]
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
                         clock pessimism              0.432    28.369    
                         clock uncertainty           -0.035    28.334    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.031    28.365    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]
  -------------------------------------------------------------------
                         required time                         28.365    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 20.140    

Slack (MET) :             20.148ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.704ns (24.903%)  route 2.123ns (75.096%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           1.124     6.972    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.096 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           0.999     8.094    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.218 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[6]_i_1/O
                         net (fo=1, routed)           0.000     8.218    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[6]
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/C
                         clock pessimism              0.432    28.369    
                         clock uncertainty           -0.035    28.334    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.032    28.366    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]
  -------------------------------------------------------------------
                         required time                         28.366    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 20.148    

Slack (MET) :             20.155ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.733ns (25.605%)  route 2.130ns (74.395%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           1.124     6.972    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.096 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           1.005     8.101    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.153     8.254 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[5]_i_1/O
                         net (fo=1, routed)           0.000     8.254    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[5]
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
                         clock pessimism              0.432    28.369    
                         clock uncertainty           -0.035    28.334    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.075    28.409    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]
  -------------------------------------------------------------------
                         required time                         28.409    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 20.155    

Slack (MET) :             20.184ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.704ns (25.236%)  route 2.086ns (74.764%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 f  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           1.124     6.972    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.096 f  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           0.961     8.057    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.181 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[2]_i_1/O
                         net (fo=1, routed)           0.000     8.181    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[2]
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
                         clock pessimism              0.432    28.369    
                         clock uncertainty           -0.035    28.334    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.031    28.365    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]
  -------------------------------------------------------------------
                         required time                         28.365    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 20.184    

Slack (MET) :             20.200ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.732ns (25.979%)  route 2.086ns (74.021%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           1.124     6.972    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.124     7.096 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           0.961     8.057    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X40Y46         LUT4 (Prop_lut4_I2_O)        0.152     8.209 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[3]_i_1/O
                         net (fo=1, routed)           0.000     8.209    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[3]
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
                         clock pessimism              0.432    28.369    
                         clock uncertainty           -0.035    28.334    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.075    28.409    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]
  -------------------------------------------------------------------
                         required time                         28.409    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                 20.200    

Slack (MET) :             20.296ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.704ns (26.308%)  route 1.972ns (73.692%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/Q
                         net (fo=9, routed)           0.984     6.831    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.955 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[2]_INST_0/O
                         net (fo=7, routed)           0.988     7.943    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[2]
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.067 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[0]_i_1/O
                         net (fo=1, routed)           0.000     8.067    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[0]
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/C
                         clock pessimism              0.432    28.369    
                         clock uncertainty           -0.035    28.334    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.029    28.363    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]
  -------------------------------------------------------------------
                         required time                         28.363    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 20.296    

Slack (MET) :             20.314ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.732ns (27.071%)  route 1.972ns (72.929%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/Q
                         net (fo=9, routed)           0.984     6.831    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X40Y42         LUT4 (Prop_lut4_I2_O)        0.124     6.955 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/o_Out[2]_INST_0/O
                         net (fo=7, routed)           0.988     7.943    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_Num[2]
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.152     8.095 r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[1]_i_1/O
                         net (fo=1, routed)           0.000     8.095    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes[1]
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
                         clock pessimism              0.432    28.369    
                         clock uncertainty           -0.035    28.334    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)        0.075    28.409    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]
  -------------------------------------------------------------------
                         required time                         28.409    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 20.314    

Slack (MET) :             20.716ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.756     5.390    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.327    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[1]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.001 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.677 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.677    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1_n_6
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                         clock pessimism              0.429    28.366    
                         clock uncertainty           -0.035    28.331    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.062    28.393    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[17]
  -------------------------------------------------------------------
                         required time                         28.393    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                 20.716    

Slack (MET) :             20.827ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.756     5.390    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.327    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[1]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.001 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.343    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.566 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.566    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1_n_7
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y46         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                         clock pessimism              0.429    28.366    
                         clock uncertainty           -0.035    28.331    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)        0.062    28.393    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[16]
  -------------------------------------------------------------------
                         required time                         28.393    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 20.827    

Slack (MET) :             20.830ns  (required time - arrival time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 27.937 - 23.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.756     5.390    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.846 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.327    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[1]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.001 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.001    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.563 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.563    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_6
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579    27.937    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[13]/C
                         clock pessimism              0.429    28.366    
                         clock uncertainty           -0.035    28.331    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.062    28.393    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[13]
  -------------------------------------------------------------------
                         required time                         28.393    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                 20.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[11]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_4
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.577    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/Q
                         net (fo=1, routed)           0.108     1.721    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[15]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_4
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     1.577    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.471    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.108     1.720    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_4
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.862     1.987    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.105     1.576    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y43         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[7]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_4
    SLICE_X41Y43         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y43         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.577    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/Q
                         net (fo=1, routed)           0.105     1.718    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[12]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_7
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     1.577    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y43         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[4]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_7
    SLICE_X41Y43         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y43         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.577    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/Q
                         net (fo=1, routed)           0.105     1.718    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[8]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_7
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.577    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.471    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/Q
                         net (fo=1, routed)           0.109     1.721    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[2]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_5
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.862     1.987    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[2]/C
                         clock pessimism             -0.516     1.471    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.105     1.576    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/Q
                         net (fo=1, routed)           0.109     1.722    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[10]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_5
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y44         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.577    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/Q
                         net (fo=1, routed)           0.109     1.722    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[14]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_5
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/i_CLK
    SLICE_X41Y45         FDRE                                         r  ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     1.577    ARITHMETIC_LOGIC_UNIT_i/ssd_mux_0/inst/r_SUBCLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X36Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X36Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X36Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X37Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X36Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X36Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X36Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X39Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_0/inst/o_Out_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X37Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X37Y42    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y43    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y43    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y43    ARITHMETIC_LOGIC_UNIT_i/PIPO_1/inst/o_Out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y46    ARITHMETIC_LOGIC_UNIT_i/ssd_dec_0/inst/r_Cathodes_reg[6]/C



