INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/~reg2.sv" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'WRITE' [/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/~reg2.sv:1]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'READ' [/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/~reg2.sv:2]
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/testbench.sv" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'WRITE' [/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/testbench.sv:3]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'READ' [/home/sparkle/Documents/Computer Architecture/arch-project/arch-project.srcs/sources_1/imports/cse450-project/testbench.sv:4]
INFO: [VRFC 10-311] analyzing module tb
