

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl8/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:8 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5c2fe3a3630c5126663d5238361e2114  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES "
Parsing file _cuobjdump_complete_output_8RD5oY
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x410832, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33754_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33756_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33749_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33753_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33755_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33750_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34110_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34112_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34107_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34109_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34111_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34113_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34108_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34465_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34467_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34466_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34468_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34461_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34462_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34912_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34914_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34916_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34913_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34915_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34910_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34911_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_b34yBV"
Running: cat _ptx_b34yBV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_emmm3V
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_emmm3V --output-file  /dev/null 2> _ptx_b34yBVinfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_b34yBV _ptx2_emmm3V _ptx_b34yBVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x410773, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4106b4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x4105f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fc0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fe0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6483e0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6487e0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648be0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648fe0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649000; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649400; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649800; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649c00; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x64a000; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a400, array = 0x1903f30
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a480, array = 0x1903ff0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a500, array = 0x19040b0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a580, array = 0x1904170
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x4105f5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(19,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 101920 (ipc=203.8) sim_rate=16986 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:49:10 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 122880 (ipc=122.9) sim_rate=9452 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:49:17 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 140864 (ipc=93.9) sim_rate=10061 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:49:18 2016
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 160864 (ipc=53.6) sim_rate=10724 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:49:19 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(33,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 227520 (ipc=45.5) sim_rate=14220 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:49:20 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(18,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 351104 (ipc=58.5) sim_rate=20653 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:49:21 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(85,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(27,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 669696 (ipc=95.7) sim_rate=37205 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:49:22 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(22,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(21,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 901344 (ipc=112.7) sim_rate=47439 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:49:23 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(15,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(19,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(14,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1270784 (ipc=141.2) sim_rate=63539 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:49:24 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(21,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(24,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1556608 (ipc=155.7) sim_rate=74124 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:49:25 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(24,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(60,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1902528 (ipc=173.0) sim_rate=86478 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:49:26 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(18,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2267168 (ipc=188.9) sim_rate=98572 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:49:27 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(28,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2560256 (ipc=196.9) sim_rate=106677 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:49:28 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(11,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(16,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 2917888 (ipc=208.4) sim_rate=116715 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:49:29 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(13,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(6,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3354560 (ipc=216.4) sim_rate=129021 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:49:30 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(18,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3554624 (ipc=222.2) sim_rate=131652 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:49:31 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(15,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 3872576 (ipc=227.8) sim_rate=138306 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:49:32 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(23,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(60,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17244,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17245,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17264,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17265,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17295,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17296,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17305,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17306,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17308,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17309,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17407,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17408,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(35,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17459,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17460,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17470,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17471,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17485,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17486,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17497,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17498,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4114656 (ipc=235.1) sim_rate=141884 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:49:33 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17530,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17531,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17545,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17546,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17547,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17548,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17561,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17562,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17567,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17568,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17580,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17581,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17591,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17592,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17610,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17632,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17633,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17656,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17657,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(37,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17764,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17765,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17770,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17771,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17773,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17774,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17800,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17801,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17809,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17810,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17814,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17815,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17817,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17818,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17826,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17827,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17828,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17829,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17844,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17845,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(53,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 4378080 (ipc=243.2) sim_rate=145936 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:49:34 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(47,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(52,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(44,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4671232 (ipc=252.5) sim_rate=150684 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:49:35 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(40,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(37,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(37,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(44,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(48,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(47,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 5215680 (ipc=267.5) sim_rate=162990 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:49:36 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(39,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(49,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 5460096 (ipc=273.0) sim_rate=165457 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:49:37 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(109,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(57,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(49,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(33,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(32,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 5950720 (ipc=283.4) sim_rate=175021 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:49:38 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(39,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(55,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 6187296 (ipc=287.8) sim_rate=176779 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:49:39 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(54,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(32,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(41,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(43,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(35,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 6682016 (ipc=297.0) sim_rate=185611 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:49:40 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(58,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(31,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(30,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 6932384 (ipc=301.4) sim_rate=187361 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:49:41 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(111,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(47,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 7176096 (ipc=305.4) sim_rate=188844 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:49:42 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(30,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(31,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23879,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23880,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23898,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23899,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(78,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23976,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23977,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23980,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23981,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23993,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23994,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (24040,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(24041,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24056,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(24057,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24061,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(24062,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24088,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24089,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24150,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24151,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24155,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(24156,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24163,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(24164,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24191,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24192,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24192,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24193,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (24197,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(24198,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24201,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(24202,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(133,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24257,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24258,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24291,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24292,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24296,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(24297,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24402,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24403,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24403,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24404,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24413,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24413,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24414,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24414,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24431,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(24432,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24437,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24438,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24448,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24449,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24476,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(24477,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24482,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(24483,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 7647712 (ipc=312.2) sim_rate=191192 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:49:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24516,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(24517,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24519,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24520,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(85,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(85,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(61,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(89,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(75,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(71,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 8232800 (ipc=322.9) sim_rate=200800 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:49:45 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(67,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(78,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 8481920 (ipc=326.2) sim_rate=201950 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:49:46 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(84,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(67,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(73,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 8726176 (ipc=329.3) sim_rate=202934 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:49:47 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(67,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(86,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(85,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(62,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(69,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9216160 (ipc=335.1) sim_rate=209458 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:49:48 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(79,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(75,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 9463712 (ipc=338.0) sim_rate=210304 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:49:49 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(66,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(77,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(76,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(68,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(78,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 9953536 (ipc=343.2) sim_rate=216381 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:49:50 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(77,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(84,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(75,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10201408 (ipc=345.8) sim_rate=217051 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:49:51 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(63,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(74,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(72,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(82,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(78,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 10704800 (ipc=351.0) sim_rate=223016 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:49:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (30594,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(30595,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (30659,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(30660,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(133,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (30793,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(30794,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (30877,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(30878,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(153,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (30924,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(30925,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (30939,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(30940,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30968,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(30969,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 10940352 (ipc=352.9) sim_rate=223272 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:49:53 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (31003,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(31004,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (31008,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(31009,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (31045,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(31046,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (31109,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (31109,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(31110,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(31110,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(64,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (31136,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(31137,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31147,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(31148,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31171,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31172,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (31185,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(31186,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (31211,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(31212,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (31255,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(31256,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (31282,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(31283,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(109,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (31289,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(31290,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31332,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(31333,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31355,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31356,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (31444,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(31445,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (31445,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(31446,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31476,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(31477,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31485,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31486,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(119,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 11199264 (ipc=355.5) sim_rate=223985 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:49:54 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (31556,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(31557,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (31557,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(31558,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (31595,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(31596,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (31638,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(31639,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(119,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(104,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11492608 (ipc=359.1) sim_rate=225345 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:49:55 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(112,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(102,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(104,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(99,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(102,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 11986976 (ipc=363.2) sim_rate=230518 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:49:56 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(119,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(106,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(108,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 12229184 (ipc=365.1) sim_rate=230739 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:49:57 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(117,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(107,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(95,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(95,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(110,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 12727584 (ipc=368.9) sim_rate=235696 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:49:58 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(110,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(95,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 12980384 (ipc=370.9) sim_rate=236006 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:49:59 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(96,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(124,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(114,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(101,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(96,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 13474016 (ipc=374.3) sim_rate=240607 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:50:00 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(115,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(111,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(116,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 13721600 (ipc=375.9) sim_rate=240729 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:50:01 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(110,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(95,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(95,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(100,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37339,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(37340,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37422,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37423,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(97,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 14223744 (ipc=379.3) sim_rate=245236 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:50:02 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(97,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37716,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37717,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37746,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37747,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37779,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37780,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37792,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37793,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37812,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37813,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37822,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37823,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37840,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37841,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37853,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37854,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(153,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37908,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37909,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37947,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37948,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 14463008 (ipc=380.6) sim_rate=245135 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:50:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38008,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38009,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38046,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38047,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(119,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38095,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38096,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38126,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38127,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38129,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38130,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38168,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38169,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38205,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38206,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(131,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38280,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38281,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38282,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38283,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38351,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38352,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38357,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38358,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38382,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38383,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38422,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38423,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38443,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38444,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(120,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 14713216 (ipc=382.2) sim_rate=241200 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:50:05 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38523,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38524,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38607,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38608,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38669,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38670,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(133,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38740,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38741,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(130,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(206,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(129,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(125,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 15220576 (ipc=385.3) sim_rate=245493 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:50:06 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(127,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(132,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 15457248 (ipc=386.4) sim_rate=245353 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:50:07 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(144,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(134,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(154,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 15699296 (ipc=387.6) sim_rate=245301 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:50:08 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(148,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(145,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 15944288 (ipc=388.9) sim_rate=245296 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:50:09 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(131,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(135,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(141,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(143,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 16435392 (ipc=391.3) sim_rate=249021 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:50:10 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(133,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(121,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 16682400 (ipc=392.5) sim_rate=248991 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:50:11 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(128,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(128,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(143,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 16930464 (ipc=393.7) sim_rate=248977 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:50:12 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(132,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(141,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(130,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(126,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(145,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 17434624 (ipc=396.2) sim_rate=252675 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:50:13 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(148,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(149,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 17671136 (ipc=397.1) sim_rate=252444 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:50:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44546,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44547,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(128,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (44619,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(44620,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(151,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44913,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(44914,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44990,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44991,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 17891904 (ipc=397.6) sim_rate=251998 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:50:15 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(125,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (45010,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(45011,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45037,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45038,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (45043,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(45044,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45050,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(45051,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45064,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(45065,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (45097,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(45098,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (45144,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(45145,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (45154,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45154,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(45155,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45156,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45166,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45167,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45192,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(45193,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(166,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45216,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(45217,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45255,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(45256,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45294,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(45295,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45390,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45391,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(164,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (45436,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(45437,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45453,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(45454,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 18142208 (ipc=398.7) sim_rate=251975 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:50:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (45511,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(45512,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (45538,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(45539,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45585,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45586,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45594,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45595,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45596,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45597,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(151,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45644,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(45645,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45694,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(45695,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45773,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45774,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(150,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (45844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(45845,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(164,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 18399200 (ipc=400.0) sim_rate=252043 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:50:17 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(164,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(151,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 18650496 (ipc=401.1) sim_rate=252033 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:50:18 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(155,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(152,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(157,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(154,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(162,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 19126336 (ipc=402.7) sim_rate=255017 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:50:19 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(165,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(172,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 19367520 (ipc=403.5) sim_rate=254835 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:50:20 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(164,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(166,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(175,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(170,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(151,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 19870944 (ipc=405.5) sim_rate=258064 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:50:21 2016
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(161,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(154,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(167,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 20128096 (ipc=406.6) sim_rate=258052 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:50:22 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(168,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(170,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(164,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(174,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(167,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 20618016 (ipc=408.3) sim_rate=260987 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:50:23 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(158,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(156,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 20863616 (ipc=409.1) sim_rate=260795 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:50:24 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(157,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(169,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(167,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(169,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51787,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51788,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (51855,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(51856,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(156,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (51938,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(51939,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 21348672 (ipc=410.6) sim_rate=263563 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:50:25 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (52000,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(52001,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(183,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (52208,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(52209,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (52214,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(52215,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (52316,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(52317,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (52332,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(52333,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(181,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (52359,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(52360,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (52371,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(52372,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (52407,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (52407,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(52408,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(52408,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (52430,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(52431,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (52445,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(52446,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52469,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(52470,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (52485,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(52486,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 21575904 (ipc=411.0) sim_rate=263120 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:50:26 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (52505,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (52505,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(52506,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(190,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (52549,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52571,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (52640,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (52685,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (52687,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52691,0), 4 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(188,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (52758,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (52759,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (52841,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (52854,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (52854,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52890,0), 4 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(188,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 21830656 (ipc=411.9) sim_rate=263019 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:50:27 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(190,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(204,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(197,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 22096224 (ipc=413.0) sim_rate=263050 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:50:28 2016
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(198,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(200,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(196,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(181,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 22589760 (ipc=414.5) sim_rate=265761 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:50:29 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(188,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(187,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(192,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 22830304 (ipc=415.1) sim_rate=265468 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:50:30 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(196,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(195,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(196,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(209,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(192,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 23324800 (ipc=416.5) sim_rate=268101 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:50:31 2016
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(201,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(193,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 23571936 (ipc=417.2) sim_rate=267862 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:50:32 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(190,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(201,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(203,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(205,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(182,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 24060992 (ipc=418.5) sim_rate=270348 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:50:33 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(202,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(183,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(206,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 24308224 (ipc=419.1) sim_rate=270091 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:50:34 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(181,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(202,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58564,0), 5 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(195,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58627,0), 4 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(191,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(210,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 24801536 (ipc=420.4) sim_rate=272544 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:50:35 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (59008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59038,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (59050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (59112,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (59114,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59136,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (59140,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (59196,0), 4 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(232,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (59353,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (59400,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (59428,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (59444,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59463,0), 4 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(228,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 24995904 (ipc=420.1) sim_rate=271694 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:50:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59500,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59501,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (59541,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (59542,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (59566,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (59591,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (59612,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (59632,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (59662,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (59674,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59703,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (59734,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59761,0), 3 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(231,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (59798,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (59801,0), 2 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(232,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(220,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(233,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 25457184 (ipc=420.8) sim_rate=273733 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:50:37 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(237,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(213,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(222,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(218,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(223,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 25940832 (ipc=421.8) sim_rate=275966 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:50:38 2016
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(230,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(219,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 26180768 (ipc=422.3) sim_rate=275587 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:50:39 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(235,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(239,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(218,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(230,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(214,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 26670048 (ipc=423.3) sim_rate=277813 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:50:40 2016
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(234,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(226,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(230,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 26914464 (ipc=423.8) sim_rate=277468 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:50:41 2016
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(216,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(239,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(236,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(224,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(236,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 27396160 (ipc=424.7) sim_rate=279552 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:50:42 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(231,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(228,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(213,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(231,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 27885856 (ipc=425.7) sim_rate=281675 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:50:43 2016
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(232,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65732,0), 3 CTAs running
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(220,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (65808,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (65816,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (65856,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (65882,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (65930,0), 2 CTAs running
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(227,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 28101888 (ipc=425.8) sim_rate=281018 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:50:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (66208,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (66215,0), 3 CTAs running
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(232,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (66261,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66293,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (66295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (66321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (66511,0), 3 CTAs running
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(240,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (66545,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (66585,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (66613,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (66615,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (66650,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (66677,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (66708,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66740,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (66768,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (66775,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (66808,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (66836,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (66864,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(248,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (66889,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (66908,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66949,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 28427840 (ipc=424.3) sim_rate=281463 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:50:45 2016
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(251,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(241,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(248,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(244,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 28842688 (ipc=421.1) sim_rate=282771 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:50:46 2016
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(256,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(254,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(251,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(241,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 29260032 (ipc=418.0) sim_rate=284077 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:50:47 2016
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(251,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(250,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(253,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(244,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 29671072 (ipc=415.0) sim_rate=285298 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:50:48 2016
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(252,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(250,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(252,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (72634,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(250,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (72861,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (72925,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (72930,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (72988,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (72993,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (73041,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (73085,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (73150,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (73218,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (73222,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (73274,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (73333,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (73350,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (73398,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 30062496 (ipc=409.0) sim_rate=286309 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:50:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (73838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (73894,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 10.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 73895
gpu_sim_insn = 30066944
gpu_ipc =     406.8874
gpu_tot_sim_cycle = 73895
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     406.8874
gpu_tot_issued_cta = 257
gpu_stall_dramfull = 2524
gpu_stall_icnt2sh    = 3265
gpu_total_sim_rate=286351

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 470824
	L1I_total_cache_misses = 52522
	L1I_total_cache_miss_rate = 0.1116
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 13
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 1512
	L1C_total_cache_miss_rate = 0.0525
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 70778
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1512
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 70778
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 418302
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 52522
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 152663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 79002
gpgpu_stall_shd_mem[c_mem][bk_conf] = 79002
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:263532	W0_Idle:599651	W0_Scoreboard:329033	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 27728 {8:3466,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 471376 {136:3466,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 310 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 284 
max_icnt2mem_latency = 112 
max_icnt2sh_latency = 73894 
mrq_lat_table:2653 	504 	235 	399 	647 	557 	727 	473 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	1 	1 	0 	981 	3949 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6299 	1371 	886 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2311 	668 	94 	3 	0 	0 	0 	0 	0 	0 	0 	720 	960 	376 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	93 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     11603     10607     23882     24000     36427     36131     43718     43762     52547     52483     45366     49267     31468     31527     38988     44806 
dram[1]:      8811     11363     23944     24004     36376     36134     43719     43757     52529     52472     44757     48633     31475     31537     38991     45291 
dram[2]:      9624     12112     23950     24015     36378     36159     43722     43788     52416     52448     42885     51569     31493     31682     39016     44863 
dram[3]:      8856     12879     23957     23863     36382     36468     43716     43696     52415     52795     42888     51328     31566     31685     39022     44869 
dram[4]:      6875     13660     23969     23869     36412     36475     43766     43700     52650     52766     47590     49550     31491     31700     43657     44893 
dram[5]:      9853     14422     23987     23875     36126     36477     43763     43695     52567     52756     49828     48662     31510     31703     44231     44899 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        399       373       170       159       169       170       210       211       208       202       212       208       272       271       270       266
dram[1]:        457       363       182       168       168       172       194       216       192       205       219       214       267       270       266       270
dram[2]:        515       368       184       169       174       181       197       202       199       208       223       220       265       266       265       266
dram[3]:        495       357       176       166       177       179       202       210       204       210       217       210       274       268       272       267
dram[4]:        541       374       176       161       179       174       200       208       201       207       214       213       268       268       266       265
dram[5]:        435       363       158       161       170       176       200       224       205       217       209       218       270       269       267       270
maximum mf latency per bank:
dram[0]:        833       775       551       521       389       452       568       588       542       630       409       298       378       330       338       339
dram[1]:        763       780       631       545       424       438       398       586       450       635       451       341       293       296       306       295
dram[2]:        769       777       632       542       419       446       405       489       471       582       464       447       301       304       304       293
dram[3]:        790       831       570       427       440       396       400       577       593       578       387       379       334       309       349       290
dram[4]:        728       837       568       411       454       373       553       559       558       559       297       382       303       297       297       294
dram[5]:        771       832       534       425       466       399       500       610       605       615       301       446       351       310       319       307

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8007fc00, atomic=0 1 entries : 0x7f6338b6d340 :  mf: uid=603320, sid10:w46, part=0, addr=0x8007fc00, load , size=128, unknown  status = IN_PARTITION_DRAM (73889), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97541 n_nop=95413 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.04269
n_activity=11720 dram_eff=0.3553
bk0: 78a 96011i bk1: 72a 95915i bk2: 64a 96190i bk3: 64a 96257i bk4: 84a 96244i bk5: 84a 96268i bk6: 128a 96065i bk7: 128a 95905i bk8: 128a 96098i bk9: 128a 96107i bk10: 92a 96867i bk11: 88a 97063i bk12: 64a 97216i bk13: 64a 97262i bk14: 64a 97262i bk15: 64a 97250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.435335
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97541 n_nop=95417 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04257
n_activity=11466 dram_eff=0.3621
bk0: 80a 95973i bk1: 72a 95868i bk2: 64a 96165i bk3: 64a 96208i bk4: 84a 96417i bk5: 84a 96292i bk6: 128a 96004i bk7: 128a 95964i bk8: 128a 96124i bk9: 128a 96191i bk10: 88a 96927i bk11: 88a 96943i bk12: 64a 97306i bk13: 64a 97223i bk14: 64a 97259i bk15: 64a 97168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.440338
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97541 n_nop=95423 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.04261
n_activity=11409 dram_eff=0.3643
bk0: 78a 96092i bk1: 72a 95881i bk2: 64a 96116i bk3: 64a 96219i bk4: 84a 96420i bk5: 88a 96243i bk6: 128a 96038i bk7: 128a 96022i bk8: 128a 96133i bk9: 128a 96100i bk10: 88a 96956i bk11: 88a 96860i bk12: 64a 97298i bk13: 64a 97308i bk14: 64a 97311i bk15: 64a 97262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.432813
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97541 n_nop=95425 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04257
n_activity=11320 dram_eff=0.3668
bk0: 76a 95957i bk1: 72a 95940i bk2: 64a 96222i bk3: 64a 96152i bk4: 84a 96331i bk5: 88a 96042i bk6: 128a 95985i bk7: 128a 95933i bk8: 128a 96135i bk9: 128a 96051i bk10: 88a 96913i bk11: 88a 96921i bk12: 64a 97234i bk13: 64a 97217i bk14: 64a 97195i bk15: 64a 97220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.476712
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x8007fa80, atomic=0 1 entries : 0x7f6338b6d8e0 :  mf: uid=603322, sid10:w43, part=4, addr=0x8007fa80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (73894), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97541 n_nop=95423 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.04257
n_activity=11633 dram_eff=0.3569
bk0: 76a 95972i bk1: 72a 95957i bk2: 64a 96298i bk3: 64a 96339i bk4: 84a 96278i bk5: 88a 96113i bk6: 128a 96016i bk7: 128a 96000i bk8: 128a 96189i bk9: 128a 96044i bk10: 88a 96964i bk11: 88a 96877i bk12: 64a 97251i bk13: 64a 97201i bk14: 64a 97242i bk15: 64a 97245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.455296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8007fb80, atomic=0 1 entries : 0x7f633da0bf80 :  mf: uid=603323, sid10:w45, part=5, addr=0x8007fb80, load , size=128, unknown  status = IN_PARTITION_DRAM (73891), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97541 n_nop=95423 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.04261
n_activity=11582 dram_eff=0.3588
bk0: 74a 95882i bk1: 72a 95917i bk2: 64a 96193i bk3: 64a 96308i bk4: 84a 96279i bk5: 88a 96165i bk6: 128a 96004i bk7: 128a 95887i bk8: 128a 96237i bk9: 128a 96054i bk10: 88a 97011i bk11: 88a 96933i bk12: 64a 97231i bk13: 64a 97223i bk14: 64a 97218i bk15: 64a 97237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.451256

========= L2 cache stats =========
L2_cache_bank[0]: Access = 744, Miss = 351, Miss_rate = 0.472, Pending_hits = 17, Reservation_fails = 532
L2_cache_bank[1]: Access = 662, Miss = 346, Miss_rate = 0.523, Pending_hits = 10, Reservation_fails = 295
L2_cache_bank[2]: Access = 858, Miss = 350, Miss_rate = 0.408, Pending_hits = 21, Reservation_fails = 476
L2_cache_bank[3]: Access = 662, Miss = 346, Miss_rate = 0.523, Pending_hits = 8, Reservation_fails = 202
L2_cache_bank[4]: Access = 852, Miss = 349, Miss_rate = 0.410, Pending_hits = 21, Reservation_fails = 497
L2_cache_bank[5]: Access = 664, Miss = 348, Miss_rate = 0.524, Pending_hits = 10, Reservation_fails = 195
L2_cache_bank[6]: Access = 722, Miss = 348, Miss_rate = 0.482, Pending_hits = 16, Reservation_fails = 305
L2_cache_bank[7]: Access = 664, Miss = 348, Miss_rate = 0.524, Pending_hits = 10, Reservation_fails = 204
L2_cache_bank[8]: Access = 750, Miss = 348, Miss_rate = 0.464, Pending_hits = 20, Reservation_fails = 535
L2_cache_bank[9]: Access = 664, Miss = 348, Miss_rate = 0.524, Pending_hits = 12, Reservation_fails = 314
L2_cache_bank[10]: Access = 692, Miss = 347, Miss_rate = 0.501, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[11]: Access = 664, Miss = 348, Miss_rate = 0.524, Pending_hits = 10, Reservation_fails = 267
L2_total_cache_accesses = 8598
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.4858
L2_total_cache_pending_hits = 170
L2_total_cache_reservation_fails = 4128
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 878
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1116
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 225
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 86
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2787
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=32786
icnt_total_pkts_simt_to_mem=16822
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4164
	minimum = 6
	maximum = 81
Network latency average = 9.3898
	minimum = 6
	maximum = 72
Slowest packet = 1030
Flit latency average = 7.80457
	minimum = 6
	maximum = 68
Slowest flit = 2964
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00861884
	minimum = 0.0072806 (at node 2)
	maximum = 0.0116111 (at node 11)
Accepted packet rate average = 0.00861884
	minimum = 0.0072806 (at node 2)
	maximum = 0.0116111 (at node 11)
Injected flit rate average = 0.0248641
	minimum = 0.0142094 (at node 2)
	maximum = 0.0460112 (at node 11)
Accepted flit rate average= 0.0248641
	minimum = 0.0182692 (at node 10)
	maximum = 0.0308817 (at node a)
Injected packet length average = 2.88486
Accepted packet length average = 2.88486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4164 (1 samples)
	minimum = 6 (1 samples)
	maximum = 81 (1 samples)
Network latency average = 9.3898 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Flit latency average = 7.80457 (1 samples)
	minimum = 6 (1 samples)
	maximum = 68 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00861884 (1 samples)
	minimum = 0.0072806 (1 samples)
	maximum = 0.0116111 (1 samples)
Accepted packet rate average = 0.00861884 (1 samples)
	minimum = 0.0072806 (1 samples)
	maximum = 0.0116111 (1 samples)
Injected flit rate average = 0.0248641 (1 samples)
	minimum = 0.0142094 (1 samples)
	maximum = 0.0460112 (1 samples)
Accepted flit rate average = 0.0248641 (1 samples)
	minimum = 0.0182692 (1 samples)
	maximum = 0.0308817 (1 samples)
Injected packet size average = 2.88486 (1 samples)
Accepted packet size average = 2.88486 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 45 sec (105 sec)
gpgpu_simulation_rate = 286351 (inst/sec)
gpgpu_simulation_rate = 703 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 99162.921875 (ms)
Total processing time: 99190.085938 (ms)


###############################################################

