TimeQuest Timing Analyzer report for vga_module_ani
Sun Oct 07 14:49:54 2012
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; vga_module_ani                                                   ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE15F17C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 158.18 MHz ; 158.18 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 18.678 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.454 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.856  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.198 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 18.678 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 6.214      ;
; 18.708 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 6.184      ;
; 18.824 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 6.068      ;
; 18.841 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 6.051      ;
; 18.854 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 6.038      ;
; 18.871 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 6.021      ;
; 18.925 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.967      ;
; 18.955 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.937      ;
; 18.970 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.922      ;
; 18.976 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.916      ;
; 18.987 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.905      ;
; 19.000 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.892      ;
; 19.006 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.886      ;
; 19.017 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.875      ;
; 19.046 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.846      ;
; 19.064 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.828      ;
; 19.068 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.824      ;
; 19.071 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.821      ;
; 19.076 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.816      ;
; 19.094 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.798      ;
; 19.098 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.794      ;
; 19.101 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.791      ;
; 19.116 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.776      ;
; 19.122 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.770      ;
; 19.133 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.759      ;
; 19.146 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.746      ;
; 19.152 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.740      ;
; 19.163 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.729      ;
; 19.192 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.700      ;
; 19.210 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.682      ;
; 19.214 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.678      ;
; 19.217 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.675      ;
; 19.222 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.670      ;
; 19.240 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.652      ;
; 19.244 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.648      ;
; 19.247 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.645      ;
; 19.262 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.630      ;
; 19.268 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.624      ;
; 19.279 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.613      ;
; 19.292 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.600      ;
; 19.298 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.594      ;
; 19.309 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.583      ;
; 19.338 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.554      ;
; 19.356 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.536      ;
; 19.360 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.532      ;
; 19.363 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.529      ;
; 19.368 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.524      ;
; 19.386 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.506      ;
; 19.390 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.502      ;
; 19.393 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.499      ;
; 19.410 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 5.484      ;
; 19.414 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.478      ;
; 19.417 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.475      ;
; 19.421 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.471      ;
; 19.425 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.467      ;
; 19.440 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 5.454      ;
; 19.444 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.448      ;
; 19.447 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.445      ;
; 19.451 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.441      ;
; 19.455 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.437      ;
; 19.465 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.427      ;
; 19.484 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.408      ;
; 19.495 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.397      ;
; 19.502 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.390      ;
; 19.506 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.386      ;
; 19.509 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.383      ;
; 19.514 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.378      ;
; 19.532 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.360      ;
; 19.536 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.356      ;
; 19.539 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.353      ;
; 19.556 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 5.338      ;
; 19.560 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.332      ;
; 19.563 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.329      ;
; 19.567 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.325      ;
; 19.586 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 5.308      ;
; 19.590 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.302      ;
; 19.593 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.299      ;
; 19.597 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.295      ;
; 19.611 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.281      ;
; 19.630 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.262      ;
; 19.641 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.251      ;
; 19.648 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.244      ;
; 19.652 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.240      ;
; 19.660 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.232      ;
; 19.678 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.214      ;
; 19.682 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.210      ;
; 19.702 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 5.192      ;
; 19.709 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.183      ;
; 19.713 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.179      ;
; 19.732 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 5.162      ;
; 19.739 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.153      ;
; 19.743 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.149      ;
; 19.750 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.091     ; 5.160      ;
; 19.757 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.135      ;
; 19.787 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.105      ;
; 19.848 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 5.046      ;
; 19.855 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.037      ;
; 19.859 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.033      ;
; 19.878 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.107     ; 5.016      ;
; 19.885 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.109     ; 5.007      ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.454 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.492 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.783      ;
; 0.493 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.785      ;
; 0.501 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.511 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.803      ;
; 0.515 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.806      ;
; 0.528 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.640 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.386      ;
; 0.644 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.390      ;
; 0.690 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.982      ;
; 0.713 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.438      ;
; 0.741 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.747 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.042      ;
; 0.762 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.766 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.513      ;
; 0.769 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.773 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.067      ;
; 0.780 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.780 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.785 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.077      ;
; 0.787 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.789 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.792 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.084      ;
; 0.796 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.088      ;
; 0.805 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.097      ;
; 0.954 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.246      ;
; 0.956 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.248      ;
; 0.970 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.260      ;
; 1.013 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.305      ;
; 1.101 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.394      ;
; 1.109 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.109 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.111 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.403      ;
; 1.117 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.409      ;
; 1.120 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.121 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.412      ;
; 1.127 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.141 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.433      ;
; 1.142 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.143 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.144 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.145 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.437      ;
; 1.150 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.442      ;
; 1.150 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.442      ;
; 1.157 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.449      ;
; 1.159 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.451      ;
; 1.219 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.226 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.517      ;
; 1.227 ; sync_module:U2|Count_H[10]           ; sync_module:U2|isReady                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.519      ;
; 1.227 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.518      ;
; 1.232 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.523      ;
; 1.233 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.524      ;
; 1.234 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.525      ;
; 1.240 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.535      ;
; 1.241 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.532      ;
; 1.242 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.533      ;
; 1.243 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.534      ;
; 1.248 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.540      ;
; 1.251 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.932  ; 9.932        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.067 ; 10.067       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.142 ; 10.142       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.142 ; 10.142       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                             ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                            ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                            ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[0]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[1]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[2]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[3]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[4]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[5]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[6]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[7]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[8]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[9]                                                                                  ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0000                                                                                          ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0001                                                                                          ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0010                                                                                          ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0011                                                                                          ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0100                                                                                          ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0101                                                                                          ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0110                                                                                          ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[4]                                                                                        ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[5]                                                                                        ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[6]                                                                                        ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.247 ; 12.482       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.248 ; 12.483       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.263 ; 12.498       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.265 ; 12.500       ; 0.235          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.388 ; 12.576       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.388 ; 12.576       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.388 ; 12.576       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.388 ; 12.576       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.388 ; 12.576       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.388 ; 12.576       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.389 ; 12.577       ; 0.188          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 9.645  ; 9.151  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 9.091  ; 8.697  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 8.092  ; 7.622  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 11.629 ; 10.915 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 10.173 ; 10.252 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.511 ; 5.151 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 4.978 ; 4.716 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 4.984 ; 4.708 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 7.505 ; 6.924 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 5.867 ; 5.522 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 171.23 MHz ; 171.23 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 19.160 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.404 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.854  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.198 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 19.160 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.747      ;
; 19.199 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.708      ;
; 19.266 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.641      ;
; 19.286 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.621      ;
; 19.305 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.602      ;
; 19.325 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.582      ;
; 19.383 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.524      ;
; 19.392 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.515      ;
; 19.394 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.513      ;
; 19.412 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.495      ;
; 19.422 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.485      ;
; 19.431 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.476      ;
; 19.433 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.474      ;
; 19.451 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.456      ;
; 19.484 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.423      ;
; 19.509 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.398      ;
; 19.515 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.392      ;
; 19.517 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.390      ;
; 19.518 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.389      ;
; 19.520 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.387      ;
; 19.523 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.384      ;
; 19.538 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.369      ;
; 19.548 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.359      ;
; 19.554 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.353      ;
; 19.556 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.351      ;
; 19.557 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.350      ;
; 19.559 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.348      ;
; 19.577 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.330      ;
; 19.610 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.297      ;
; 19.635 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.272      ;
; 19.641 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.266      ;
; 19.643 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.264      ;
; 19.644 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.263      ;
; 19.646 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.261      ;
; 19.649 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.258      ;
; 19.664 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.243      ;
; 19.674 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.233      ;
; 19.680 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.227      ;
; 19.682 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.225      ;
; 19.683 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.224      ;
; 19.685 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.222      ;
; 19.703 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.204      ;
; 19.736 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.171      ;
; 19.752 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.157      ;
; 19.761 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.146      ;
; 19.767 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.140      ;
; 19.769 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.138      ;
; 19.770 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.137      ;
; 19.772 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.135      ;
; 19.775 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.132      ;
; 19.791 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.118      ;
; 19.800 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.107      ;
; 19.801 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.107      ;
; 19.806 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.101      ;
; 19.808 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.099      ;
; 19.809 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.098      ;
; 19.811 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.096      ;
; 19.822 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.085      ;
; 19.840 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.068      ;
; 19.854 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.054      ;
; 19.861 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.046      ;
; 19.862 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.045      ;
; 19.878 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 5.031      ;
; 19.887 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.020      ;
; 19.893 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.014      ;
; 19.893 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 5.015      ;
; 19.895 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.012      ;
; 19.898 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.009      ;
; 19.901 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 5.006      ;
; 19.917 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.992      ;
; 19.926 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.981      ;
; 19.927 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.981      ;
; 19.932 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.975      ;
; 19.934 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.973      ;
; 19.937 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.970      ;
; 19.948 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.959      ;
; 19.966 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.942      ;
; 19.980 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.928      ;
; 19.987 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.920      ;
; 19.988 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.919      ;
; 20.004 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.905      ;
; 20.019 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.888      ;
; 20.019 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.889      ;
; 20.021 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.886      ;
; 20.027 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.880      ;
; 20.043 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.866      ;
; 20.053 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.855      ;
; 20.058 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.849      ;
; 20.060 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.847      ;
; 20.074 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.833      ;
; 20.092 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.816      ;
; 20.106 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.802      ;
; 20.113 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.794      ;
; 20.130 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.779      ;
; 20.145 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.763      ;
; 20.169 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.740      ;
; 20.179 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.729      ;
; 20.184 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.737      ;
; 20.200 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.095     ; 4.707      ;
; 20.218 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.690      ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.404 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.456 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.721      ;
; 0.458 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.723      ;
; 0.469 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.734      ;
; 0.476 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.741      ;
; 0.481 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.746      ;
; 0.495 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.760      ;
; 0.594 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.255      ;
; 0.598 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.259      ;
; 0.626 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.891      ;
; 0.662 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.307      ;
; 0.689 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.954      ;
; 0.696 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.961      ;
; 0.697 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.962      ;
; 0.697 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.962      ;
; 0.697 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.962      ;
; 0.701 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.966      ;
; 0.701 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.966      ;
; 0.706 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.712 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.374      ;
; 0.718 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.984      ;
; 0.718 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.983      ;
; 0.719 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.985      ;
; 0.722 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.722 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.725 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.991      ;
; 0.725 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.991      ;
; 0.731 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.735 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.000      ;
; 0.739 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.005      ;
; 0.740 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.750 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.015      ;
; 0.858 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.123      ;
; 0.877 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.883 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.149      ;
; 0.940 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.205      ;
; 1.014 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.279      ;
; 1.016 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.281      ;
; 1.018 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.283      ;
; 1.020 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.285      ;
; 1.020 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.285      ;
; 1.021 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.286      ;
; 1.021 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.286      ;
; 1.028 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.294      ;
; 1.033 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.035 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.301      ;
; 1.037 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.303      ;
; 1.041 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.307      ;
; 1.041 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.307      ;
; 1.042 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.308      ;
; 1.044 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.044 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.309      ;
; 1.046 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.049 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.315      ;
; 1.050 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.050 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.316      ;
; 1.052 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.318      ;
; 1.053 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.056 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.322      ;
; 1.056 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.322      ;
; 1.059 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.326      ;
; 1.059 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.325      ;
; 1.065 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.332      ;
; 1.100 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.369      ;
; 1.106 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.371      ;
; 1.111 ; sync_module:U2|Count_H[10]           ; sync_module:U2|isReady                                                                                                ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.377      ;
; 1.111 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.376      ;
; 1.115 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.380      ;
; 1.116 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.381      ;
; 1.117 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.382      ;
; 1.118 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.383      ;
; 1.121 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.387      ;
; 1.123 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.388      ;
; 1.131 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.396      ;
; 1.136 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.401      ;
; 1.139 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.405      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.936  ; 9.936        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.063 ; 10.063       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.145 ; 10.145       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.145 ; 10.145       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                             ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                            ;
; 12.198 ; 12.414       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                            ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[0]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[1]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[2]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[3]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[4]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[5]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[6]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[7]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[8]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[9]                                                                                  ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0000                                                                                          ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0001                                                                                          ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0010                                                                                          ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0011                                                                                          ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0100                                                                                          ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0101                                                                                          ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0110                                                                                          ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[4]                                                                                        ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[5]                                                                                        ;
; 12.200 ; 12.416       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[6]                                                                                        ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.201 ; 12.417       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.202 ; 12.418       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.202 ; 12.418       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.202 ; 12.418       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.203 ; 12.419       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.242 ; 12.472       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.249 ; 12.479       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.284 ; 12.514       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.393 ; 12.577       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.394 ; 12.578       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.395 ; 12.579       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+--------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 9.101  ; 8.418 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 8.551  ; 8.021 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 7.655  ; 6.948 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 10.755 ; 9.844 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 9.586  ; 9.640 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.248 ; 4.716 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 4.720 ; 4.334 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 4.729 ; 4.318 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 6.912 ; 6.149 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 5.603 ; 5.052 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 22.263 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.418  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.247 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 22.263 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.672      ;
; 22.327 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.608      ;
; 22.331 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.604      ;
; 22.343 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.592      ;
; 22.373 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.562      ;
; 22.395 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.540      ;
; 22.399 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.536      ;
; 22.400 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.535      ;
; 22.407 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.528      ;
; 22.411 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.524      ;
; 22.422 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.513      ;
; 22.437 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.498      ;
; 22.441 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.494      ;
; 22.458 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.477      ;
; 22.459 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.476      ;
; 22.463 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.472      ;
; 22.464 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.471      ;
; 22.467 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.468      ;
; 22.468 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.467      ;
; 22.475 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.460      ;
; 22.479 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.456      ;
; 22.486 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.449      ;
; 22.490 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.445      ;
; 22.505 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.430      ;
; 22.505 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.430      ;
; 22.507 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.428      ;
; 22.509 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.426      ;
; 22.522 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.414      ;
; 22.526 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.409      ;
; 22.527 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.408      ;
; 22.531 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.404      ;
; 22.532 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.403      ;
; 22.535 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.400      ;
; 22.536 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.399      ;
; 22.543 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.392      ;
; 22.547 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.388      ;
; 22.552 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.385      ;
; 22.554 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.381      ;
; 22.558 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.377      ;
; 22.573 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.362      ;
; 22.573 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.362      ;
; 22.575 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.360      ;
; 22.577 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.358      ;
; 22.586 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.350      ;
; 22.590 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.346      ;
; 22.594 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.341      ;
; 22.595 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.340      ;
; 22.599 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.336      ;
; 22.600 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.335      ;
; 22.604 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.331      ;
; 22.611 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.324      ;
; 22.614 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.321      ;
; 22.615 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.320      ;
; 22.616 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.321      ;
; 22.620 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.317      ;
; 22.622 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.313      ;
; 22.626 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.309      ;
; 22.634 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10]           ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.302      ;
; 22.641 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.294      ;
; 22.641 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.294      ;
; 22.643 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.292      ;
; 22.645 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.290      ;
; 22.654 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.282      ;
; 22.658 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.278      ;
; 22.662 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.273      ;
; 22.663 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.272      ;
; 22.663 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.272      ;
; 22.668 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.267      ;
; 22.672 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.263      ;
; 22.679 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.256      ;
; 22.682 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.253      ;
; 22.684 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.253      ;
; 22.688 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.249      ;
; 22.690 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.245      ;
; 22.694 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.241      ;
; 22.698 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.238      ;
; 22.702 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.234      ;
; 22.709 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.226      ;
; 22.709 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.226      ;
; 22.711 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.224      ;
; 22.722 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.214      ;
; 22.726 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.210      ;
; 22.730 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.205      ;
; 22.731 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.204      ;
; 22.731 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.204      ;
; 22.736 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.199      ;
; 22.750 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.185      ;
; 22.752 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.185      ;
; 22.756 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.050     ; 2.181      ;
; 22.758 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.177      ;
; 22.766 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.170      ;
; 22.770 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.166      ;
; 22.771 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[0]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.164      ;
; 22.777 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.158      ;
; 22.779 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[1]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.156      ;
; 22.790 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.146      ;
; 22.794 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[2]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.051     ; 2.142      ;
; 22.799 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[5]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.136      ;
; 22.803 ; sync_module:U2|Count_V[1]  ; vga_control_module:U4|Count_Frame[9] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.144      ;
; 22.818 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[4]            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.052     ; 2.117      ;
+--------+----------------------------+--------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.187 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0010         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0011                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|i.0100                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; vga_control_module:U4|i.0011         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|i.0110                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; vga_control_module:U4|i.0000         ; vga_control_module:U4|i.0001                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.242 ; vga_control_module:U4|m[3]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.575      ;
; 0.244 ; vga_control_module:U4|m[2]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.577      ;
; 0.267 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|i.0101                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.278 ; vga_control_module:U4|m[1]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.598      ;
; 0.293 ; vga_control_module:U4|i.0001         ; vga_control_module:U4|i.0010                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.299 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[0]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vga_control_module:U4|m[0]           ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.638      ;
; 0.306 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sync_module:U2|Count_H[9]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; sync_module:U2|Count_V[10]           ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.316 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[4]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[0]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.319 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.323 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; vga_control_module:U4|i.0101         ; vga_control_module:U4|rAddr[6]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.446      ;
; 0.372 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.491      ;
; 0.374 ; sync_module:U2|Count_V[3]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.387 ; sync_module:U2|Count_H[1]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.505      ;
; 0.399 ; vga_control_module:U4|i.0100         ; vga_control_module:U4|rAddr[5]                                                                                        ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.519      ;
; 0.448 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[1]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; vga_control_module:U4|Count_Frame[8] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; vga_control_module:U4|Count_Frame[0] ; vga_control_module:U4|Count_Frame[2]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sync_module:U2|Count_V[5]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; sync_module:U2|Count_V[9]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; vga_control_module:U4|Count_Frame[4] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; vga_control_module:U4|Count_Frame[6] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sync_module:U2|Count_V[7]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.467 ; vga_control_module:U4|Count_Frame[2] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; sync_module:U2|Count_H[4]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sync_module:U2|Count_H[1]            ; sync_module:U2|Count_H[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sync_module:U2|Count_H[6]            ; sync_module:U2|Count_H[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[1]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[5]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.471 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[7]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; sync_module:U2|Count_V[0]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; sync_module:U2|Count_V[2]            ; sync_module:U2|Count_V[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.474 ; sync_module:U2|Count_V[4]            ; sync_module:U2|Count_V[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.474 ; sync_module:U2|Count_V[6]            ; sync_module:U2|Count_V[8]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.477 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[3]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; sync_module:U2|Count_V[8]            ; sync_module:U2|Count_V[10]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.480 ; sync_module:U2|Count_H[2]            ; sync_module:U2|Count_H[4]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; sync_module:U2|Count_H[8]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.499 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[1]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.617      ;
; 0.504 ; sync_module:U2|Count_H[0]            ; vga_control_module:U4|n[0]                                                                                            ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.622      ;
; 0.506 ; vga_control_module:U4|i.0110         ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.629      ;
; 0.511 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[5]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[7]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[3]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.514 ; vga_control_module:U4|Count_Frame[3] ; vga_control_module:U4|Count_Frame[6]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; vga_control_module:U4|Count_Frame[5] ; vga_control_module:U4|Count_Frame[8]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; vga_control_module:U4|Count_Frame[1] ; vga_control_module:U4|Count_Frame[4]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; vga_control_module:U4|Count_Frame[9] ; vga_control_module:U4|i.0000                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; sync_module:U2|Count_H[7]            ; sync_module:U2|Count_H[9]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; vga_control_module:U4|Count_Frame[7] ; vga_control_module:U4|Count_Frame[9]                                                                                  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; sync_module:U2|Count_H[3]            ; sync_module:U2|Count_H[6]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sync_module:U2|Count_V[1]            ; sync_module:U2|Count_V[2]                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.418  ; 9.418        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.460  ; 9.460        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.539 ; 10.539       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.580 ; 10.580       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.580 ; 10.580       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 12.247 ; 12.477       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.248 ; 12.478       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                             ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[0]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[1]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[2]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[3]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[4]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[5]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[6]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[7]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[8]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|Count_Frame[9]                                                                                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0000                                                                                          ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0001                                                                                          ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0010                                                                                          ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0011                                                                                          ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0100                                                                                          ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0101                                                                                          ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|i.0110                                                                                          ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[0]                                                                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[2]                                                                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[3]                                                                                            ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[4]                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[5]                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|rAddr[6]                                                                                        ;
; 12.286 ; 12.502       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[0]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[10]                         ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[11]                         ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[12]                         ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[13]                         ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[14]                         ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[15]                         ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[1]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[2]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[3]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[4]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[5]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[6]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[7]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[8]                          ;
; 12.287 ; 12.517       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|q_a[9]                          ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                             ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.287 ; 12.503       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.289 ; 12.519       ; 0.230          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenman_rom_module:U3|altsyncram:altsyncram_component|altsyncram_aab1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                             ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                            ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                             ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                                ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|m[1]                                                                                            ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[0]                                                                                            ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[1]                                                                                            ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[2]                                                                                            ;
; 12.310 ; 12.494       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U4|n[3]                                                                                            ;
; 12.311 ; 12.495       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                             ;
; 12.311 ; 12.495       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                             ;
; 12.311 ; 12.495       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                             ;
; 12.311 ; 12.495       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                             ;
; 12.311 ; 12.495       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                             ;
; 12.311 ; 12.495       ; 0.184          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 4.209 ; 4.196 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 4.005 ; 3.974 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 3.453 ; 3.466 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 5.654 ; 5.441 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 4.697 ; 4.515 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.359 ; 2.384 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.164 ; 2.170 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.173 ; 2.172 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 3.808 ; 3.633 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.561 ; 2.606 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 18.678 ; 0.187 ; N/A      ; N/A     ; 9.418               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.418               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 18.678 ; 0.187 ; N/A      ; N/A     ; 12.198              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 9.645  ; 9.151  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 9.091  ; 8.697  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 8.092  ; 7.622  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 11.629 ; 10.915 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 10.173 ; 10.252 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.359 ; 2.384 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.164 ; 2.170 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.173 ; 2.172 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 3.808 ; 3.633 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.561 ; 2.606 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RSTn                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; HSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; Red_Sig       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; Green_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0316 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0316 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; Green_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; HSYNC_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; Red_Sig       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; Green_Sig     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.093 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.093 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1264     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1264     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 85    ; 85   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Oct 07 14:49:53 2012
Info: Command: quartus_sta vga_module_ani -c vga_module_ani
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'vga_module_ani.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info: create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 18.678
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    18.678         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.454
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.454         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.856
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.856         0.000 CLK 
    Info:    12.198         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 19.160
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    19.160         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.404
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.404         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.854
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.854         0.000 CLK 
    Info:    12.198         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 22.263
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    22.263         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.187
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.187         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.418
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.418         0.000 CLK 
    Info:    12.247         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 373 megabytes
    Info: Processing ended: Sun Oct 07 14:49:54 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


