# Resume
A simple introduction for myself
---
Xuanlong QIN(秦宣龙)

                                          Phone:    (+86)13728621870, CHINA
                                            Email:  <xuanlong@pku.edu.cn>
                                          Blog: https://xuanlongq.github.io/

# Education
### Peking University [(PKU)](http://www.pku.edu.cn/)                                                                                            
*Sept. 2015 - present.*
* School of Electronic & Computer Engineering
- M.Sc. in Computer Science, Candidate
- GPA: 87.13/100            Rank:Null

### National Tsing Hua University [(NTHU)](http://www.nthu.edu.tw/)                                                                               
*April. 2017 - Nov. 2017*
* Computer Science and Information Engineering
- Exchange Student

### China University of Mining and Technology [(CUMT)](http://www.cumt.edu.cn/)                                                                     
*Sept. 2011 - July. 2014*
* School of Information and Electrical  Engineering
- B.E. in Electronic Science & Technology
- GPA: 81/100            Rank:7/150

English Level: CET-6    

# Internships
### The People’s Bank of Huaihai, Jiangsu                                                                         
*July. 2012 - Sept. 2013*
* Volunteer.                                                                                                        　
- The activity of integrity.
- Use statistical software for data classification and collection.
 
### Fengmei Group Co.Ltd., Jiangsu                                                                                
*July. 2013 - Sept. 2014* 
* Production practice.  
- Encapsulation of electron component. 
- Equipment configuration under the mine operation.

### BYD. Ltd., Wuxi，Jiangsu                                                                                      
*Sept. 2014 - Oct. 2015*
* Practice.
- Understand the production process of BYD.
- Test electronic components with basic circuit of knowledge, using PCB to process electronic wires.
- Design and produce amplifier with basic components, the both of which belong to the OSI model in the physical layer.

# Publication
* 1.High Speed Data Transport Technology for Datacenter Networks, NCCA2016, Xuanlong Qin, Dagang Li (Agree to receive/CCF conference).
* 2.High Speed Data Transport Technology for Datacenter Networks, Computer Engineering & Software, Xuanlong Qin, Dagang Li (Accepted/Periodical). 
 - Computer Engineering & Software: Factor of influence: 1.388. 
 - Rank (in computer science & automation field): 5

# Projet Experience

### Congestion Control for Large-Scale RDMA Deployment in Data Center and SDN                                     
*Sept. 2015 - Mar. 2016*
* Team Leader
- C, (Java)
- Research for several methods of congestion control in Ethernet
- Configure common topo and multi-controller in SDN deployment
- Achieve basic congestion avoid  

### Virtual Machine of Live Migration
*July.2016 - present.*
* Team Leader  
- C, Tcl
- Propose two kinds of algorithm to improve the TCP transmission performance in Datacenter networks.
- Finish the live migration model in NS2 network simulation and write an adaptive speed FTP generate file binding with TCP which uses CBR binding with UDP before.                                                                                                         
                                                                  

# Awards & Recognitions
* The first scholarship, Peking University                                                                                  
* Individual scholarships, China University of Mining and Technology                                                               
* The third scholarships,  China University of Mining and Technology                                                              
* The Second Prize of Physics Olympic                                                                                             

# Computer Skills
* Proficient:C/C++,  Matlab, Verilog,  FPGA , Assembly Language
* Intermediate:Python

# Additional Comments
## Laboratory Information
### Studied and worked in the lab named CIRE(Center for Internet Research&Engineering)                                         
*Sep. 2015 - June. 2018*
* Supervised by Dr.Li
### Studied and worked in the lab named HSNL(High-Speed Networks Labs)                                               
*April. 2017 - Oct. 2017*
* Supervised by Dr.Huang

---
It loos like you are really interested in me,The following is my contact:
[11,1011,011,0,1010,0000,01,1,00,000,1101,1001,0100,0,0100,0,11,0,10,1,110,00,1,0000,001,1000]

