D:/EE552/final_project/EE552_NoC_tree/output_control_module/merge.sv {2 {vlog -work work -vopt -sv -stats=none D:/EE552/final_project/EE552_NoC_tree/output_control_module/merge.sv
Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
** Warning: D:/EE552/final_project/EE552_NoC_tree/output_control_module/merge.sv(4): (vlog-13233) Design unit "merge_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package merge_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module merge

Top level modules:
	merge

} {} {}} D:/EE552/final_project/EE552_NoC_tree/output_control_module/arbiter_merge.sv {2 {vlog -work work -vopt -sv -stats=none D:/EE552/final_project/EE552_NoC_tree/output_control_module/arbiter_merge.sv
Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
** Warning: D:/EE552/final_project/EE552_NoC_tree/output_control_module/arbiter_merge.sv(4): (vlog-13233) Design unit "arbiter_merge_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package arbiter_merge_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module arbiter_merge

Top level modules:
	arbiter_merge

} {} {}} D:/EE552/final_project/EE552_NoC_tree/output_control_module/data_generator.sv {2 {vlog -work work -vopt -sv -stats=none D:/EE552/final_project/EE552_NoC_tree/output_control_module/data_generator.sv
Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
** Warning: D:/EE552/final_project/EE552_NoC_tree/output_control_module/data_generator.sv(44): (vlog-13233) Design unit "data_generator_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package data_generator_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module data_generator

Top level modules:
	data_generator

} {} {}} D:/EE552/final_project/EE552_NoC_tree/output_control_module/arbiter.sv {2 {vlog -work work -vopt -sv -stats=none D:/EE552/final_project/EE552_NoC_tree/output_control_module/arbiter.sv
Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
** Warning: D:/EE552/final_project/EE552_NoC_tree/output_control_module/arbiter.sv(56): (vlog-13233) Design unit "arbiter_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package arbiter_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module arbiter

Top level modules:
	arbiter

} {} {}} D:/EE552/final_project/EE552_NoC_tree/output_control_module/output_ctrl.sv {2 {vlog -work work -vopt -sv -stats=none D:/EE552/final_project/EE552_NoC_tree/output_control_module/output_ctrl.sv
Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
** Warning: D:/EE552/final_project/EE552_NoC_tree/output_control_module/output_ctrl.sv(3): (vlog-13233) Design unit "output_ctrl_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package output_ctrl_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module output_ctrl

Top level modules:
	output_ctrl

} {} {}} D:/EE552/final_project/EE552_NoC_tree/output_control_module/copy.sv {2 {vlog -work work -vopt -sv -stats=none D:/EE552/final_project/EE552_NoC_tree/output_control_module/copy.sv
Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
** Warning: D:/EE552/final_project/EE552_NoC_tree/output_control_module/copy.sv(4): (vlog-13233) Design unit "copy_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package copy_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module copy

Top level modules:
	copy

} {} {}} D:/EE552/final_project/EE552_NoC_tree/output_control_module/SystemVerilogCSP.sv {2 {vlog -work work -vopt -sv -stats=none D:/EE552/final_project/EE552_NoC_tree/output_control_module/SystemVerilogCSP.sv
Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
-- Compiling package SystemVerilogCSP
** Warning: D:/EE552/final_project/EE552_NoC_tree/output_control_module/SystemVerilogCSP.sv(22): (vlog-13233) Design unit "SystemVerilogCSP_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package SystemVerilogCSP_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling interface Channel

Top level modules:
	--none--

} {} {}} D:/EE552/final_project/EE552_NoC_tree/output_control_module/data_bucket.sv {2 {vlog -work work -vopt -sv -stats=none D:/EE552/final_project/EE552_NoC_tree/output_control_module/data_bucket.sv
Model Technology ModelSim SE-64 vlog 10.6e Compiler 2018.06 Jun 23 2018
** Warning: D:/EE552/final_project/EE552_NoC_tree/output_control_module/data_bucket.sv(2): (vlog-13233) Design unit "data_bucket_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
-- Compiling package data_bucket_sv_unit
-- Importing package SystemVerilogCSP
-- Compiling module data_bucket

Top level modules:
	data_bucket

} {} {}}
