

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sat Nov  8 09:00:49 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.851 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2099227|  2099227|  20.992 ms|  20.992 ms|  2099228|  2099228|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                                        |                                              |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |                        Instance                        |                    Module                    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_23_1_fu_54                  |dft_Pipeline_VITIS_LOOP_23_1                  |     1026|     1026|  10.260 us|  10.260 us|     1025|     1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dft_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_31_3_fu_62  |dft_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_31_3  |  2097169|  2097169|  20.972 ms|  20.972 ms|  2097154|  2097154|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_dft_Pipeline_VITIS_LOOP_41_4_fu_78                  |dft_Pipeline_VITIS_LOOP_41_4                  |     1026|     1026|  10.260 us|  10.260 us|     1025|     1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   18|    2587|   2460|    -|
|Memory           |        6|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    214|    -|
|Register         |        -|    -|     106|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   18|    2693|   2680|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    8|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                                            |CTRL_s_axi                                    |        0|   0|    36|    40|    0|
    |grp_dft_Pipeline_VITIS_LOOP_23_1_fu_54                  |dft_Pipeline_VITIS_LOOP_23_1                  |        0|   0|    13|    51|    0|
    |grp_dft_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_31_3_fu_62  |dft_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_31_3  |        4|  18|  2524|  2285|    0|
    |grp_dft_Pipeline_VITIS_LOOP_41_4_fu_78                  |dft_Pipeline_VITIS_LOOP_41_4                  |        0|   0|    14|    84|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                              |        4|  18|  2587|  2460|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_r_U  |acc_r_RAM_1P_BRAM_1R1W  |        3|  0|   0|    0|  1024|   45|     1|        46080|
    |acc_i_U  |acc_r_RAM_1P_BRAM_1R1W  |        3|  0|   0|    0|  1024|   45|     1|        46080|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                        |        6|  0|   0|    0|  2048|   90|     2|        92160|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dft_Pipeline_VITIS_LOOP_41_4_fu_78_out_i_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_dft_Pipeline_VITIS_LOOP_41_4_fu_78_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7                                      |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0|   6|           3|           3|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |acc_i_address0            |  20|          4|   10|         40|
    |acc_i_ce0                 |  20|          4|    1|          4|
    |acc_i_d0                  |  14|          3|   45|        135|
    |acc_i_we0                 |  14|          3|    1|          3|
    |acc_r_address0            |  20|          4|   10|         40|
    |acc_r_ce0                 |  20|          4|    1|          4|
    |acc_r_d0                  |  14|          3|   45|        135|
    |acc_r_we0                 |  14|          3|    1|          3|
    |ap_NS_fsm                 |  42|          8|    1|          8|
    |in_i_TREADY_int_regslice  |   9|          2|    1|          2|
    |in_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_i_TDATA_int_regslice  |   9|          2|   48|         96|
    |out_r_TDATA_int_regslice  |   9|          2|   48|         96|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 214|         44|  213|        568|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |   7|   0|    7|          0|
    |grp_dft_Pipeline_VITIS_LOOP_23_1_fu_54_ap_start_reg                  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_27_2_VITIS_LOOP_31_3_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_41_4_fu_78_ap_start_reg                  |   1|   0|    1|          0|
    |out_i_TDATA_reg                                                      |  48|   0|   48|          0|
    |out_r_TDATA_reg                                                      |  48|   0|   48|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 106|   0|  106|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_AWADDR   |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|   return void|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_ARADDR   |   in|    4|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|   return void|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|   return void|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|           dft|  return value|
|in_r_TDATA          |   in|   48|        axis|          in_r|       pointer|
|in_r_TVALID         |   in|    1|        axis|          in_r|       pointer|
|in_r_TREADY         |  out|    1|        axis|          in_r|       pointer|
|in_i_TDATA          |   in|   48|        axis|          in_i|       pointer|
|in_i_TVALID         |   in|    1|        axis|          in_i|       pointer|
|in_i_TREADY         |  out|    1|        axis|          in_i|       pointer|
|out_r_TDATA         |  out|   48|        axis|         out_r|       pointer|
|out_r_TVALID        |  out|    1|        axis|         out_r|       pointer|
|out_r_TREADY        |   in|    1|        axis|         out_r|       pointer|
|out_i_TDATA         |  out|   48|        axis|         out_i|       pointer|
|out_i_TVALID        |  out|    1|        axis|         out_i|       pointer|
|out_i_TREADY        |   in|    1|        axis|         out_i|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

