# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Template_Parte_D_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Facu/Documents/FPGA_Lab1/Parte D/Template/Template_Parte_D.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Template_Parte_D
# -- Compiling architecture rtl of Template_Parte_D
# 
# vcom -93 -work work {C:/Users/Facu/Documents/FPGA_Lab1/Parte D/Template/tb_Template_Parte_D.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Template_Parte_D
# -- Compiling architecture behavior of tb_Template_Parte_D
# ** Warning: [4] C:/Users/Facu/Documents/FPGA_Lab1/Parte D/Template/tb_Template_Parte_D.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  tb_Template_Parte_D
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_Template_Parte_D 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_template_parte_d(behavior)
# Loading work.template_parte_d(rtl)
# ** Failure: (vsim-3817) Port "clk" of entity "template_parte_d" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_template_parte_d/uut File: C:/Users/Facu/Documents/FPGA_Lab1/Parte D/Template/Template_Parte_D.vhd Line: 14
# ** Error: (vsim-3732) C:/Users/Facu/Documents/FPGA_Lab1/Parte D/Template/tb_Template_Parte_D.vhd(34): No default binding for component instance 'uut'.
# 
#    The following component port is not on the entity:
#           clock
# 
#         Region: /tb_template_parte_d/uut
# Fatal error in file C:/Users/Facu/Documents/FPGA_Lab1/Parte D/Template/Template_Parte_D.vhd
#  while elaborating region: /tb_template_parte_d/uut
# Fatal error in file C:/Users/Facu/Documents/FPGA_Lab1/Parte D/Template/tb_Template_Parte_D.vhd
#  while elaborating region: /tb_template_parte_d
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Template_Parte_D_run_msim_rtl_vhdl.do PAUSED at line 12
