
************************************************
              _  _           ___ __ ___ _   ___
  (\____/)   | || |___  __ _|_  )  \_  ) | |_  )
  / @__@ \   | __ / _ \/ _` |/ / () / /| |_ / /
 (  (oo)  )  |_||_\___/\__, /___\__/___|_(_)___|
     ~~                |___/
     
                ---------------            
Copyright 2018-2021 The University of Birmingham
************************************************
 Version: v4.16.14

/home/hazen/work/vga_terminal
[0m HOG:Info select_command_from_line()   Recognised Vivado project [0m
[0m HOG:Info main()  Using executable: /opt/Xilinx/Vivado/2020.2/bin/vivado [0m

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/hazen/work/vga_terminal/Hog/Tcl/launchers/launch_workflow.tcl -notrace
INFO: [Hog:Msg-0] Will launch implementation and write bitstream...
INFO: [Hog:Msg-0] Number of jobs set to 4.
INFO: [Hog:Msg-0] Found project file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.xpr for terminal_cmod.
INFO: [Hog:Msg-0] Opening existing project file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.xpr...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Hog:Msg-0] Skipping syntax check for project terminal_cmod
INFO: [Hog:Msg-0] Resetting run before launching synthesis...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
[Sun Dec 26 18:02:42 2021] Launched synth_1...
Run output will be captured here: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/runme.log
[Sun Dec 26 18:02:42 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_terminal_cmod.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_terminal_cmod.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_terminal_cmod.tcl -notrace
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/pre-synthesis.tcl
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 1F3954D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Creating /home/hazen/work/vga_terminal/bin/terminal_cmod-v0.0.1-24-g1f3954d-dirty...
INFO: [Hog:Msg-0] Opening project terminal_cmod...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Hog:Msg-0] Checking terminal_cmod list files...
INFO: [Hog:Msg-0] List Files matches project. Nothing to do.
INFO: [Hog:Msg-0] /home/hazen/work/vga_terminal/Top_new//terminal_cmod/hog.conf matches project. Nothing to do
INFO: [Hog:Msg-0] List files and hog.conf match project. All ok!
INFO: [Hog:Msg-0] All done.
INFO: [Hog:Msg-0] Evaluating non committed changes...
WARNING: [Hog:Msg-0] Found non committed changes:...
diff --git a/picoblaze/psm/long_help.psm b/picoblaze/psm/long_help.psm
index 7d1ff17..a416f03 100644
--- a/picoblaze/psm/long_help.psm
+++ b/picoblaze/psm/long_help.psm
@@ -20,8 +20,6 @@ long_help_msg:
 	LOAD&RETURN s5, help4$
 	LOAD&RETURN s5, help5$
 	LOAD&RETURN s5, help6$
-	LOAD&RETURN s5, help7$
-	LOAD&RETURN s5, help8$
 	LOAD&RETURN s5, help9$
 	LOAD&RETURN s5, helpA$
 	LOAD&RETURN s5, helpB$
diff --git a/picoblaze/psm/monitor.psm b/picoblaze/psm/monitor.psm
index 0f885fb..d3a707a 100644
--- a/picoblaze/psm/monitor.psm
+++ b/picoblaze/psm/monitor.psm
@@ -23,29 +23,8 @@
 ;;;                               (2 bytes, 16X rate divider for 100MHz)
 ;;;                               (so 0286 for 9600, 0036 for 115200 etc)
 
-;;; I/O port addresses
+;;; I/O port addresses -- see INCLUDE at bottom
 	
-;;; UART ports (not used here but included for completeness)
-
-;;; input ports
-        CONSTANT UART_status_port, 00             ; Read status	(n/a this file)
-        CONSTANT UART_RX6_input_port, 01	  ; rx data (n/a this file)
-	CONSTANT clock_freq_in_mhz, 02		  ; system clock frequency in MHz
-	CONSTANT get_peek_data_low, 03 ; program data low bits
-	CONSTANT get_peek_data_mid, 04 ; program data middle bits
-	CONSTANT get_peek_data_high, 05 ; ; program data upper bits
-
-
-;;; output ports
-	CONSTANT UART_TX6_output_port, 80
-        CONSTANT set_baud_rate_lsb, 01 ; baud rate divisor, low byte
-	CONSTANT set_baud_rate_msb, 02 ; baud rate divisor, high byte
-	CONSTANT set_peek_addr_lsb, 03	; program RAM address low bits
-	CONSTANT set_peek_addr_msb, 04  ; program RAM address high bits
-	CONSTANT set_poke_data_low, 05  ; program RAM write data latch lsb
-	CONSTANT set_poke_data_mid, 06  ; program RAM write data latch lsb
-	CONSTANT set_poke_data_high, 07  ; program RAM write data latch msb (triggers write)
-
 ;;; scratchpad (256 bytes)
 ;;; 
 	CONSTANT input_pointer, 00 ; buffer count
@@ -637,6 +616,8 @@ help_msg:
 STRING welcome$, "Monitor V2.2"	
 STRING error$, "Error"	
 
+;	INCLUDE "port_addr_single.psm"
+	INCLUDE "port_addr_multi.psm"
         INCLUDE "uart_interface_routines.psm"
 	INCLUDE "uart_utility.psm"
 	INCLUDE "memory_utility.psm"
diff --git a/picoblaze/psm/my_ROM.vhd b/picoblaze/psm/my_ROM.vhd
index c4ff6f9..1965700 100644
--- a/picoblaze/psm/my_ROM.vhd
+++ b/picoblaze/psm/my_ROM.vhd
@@ -59,9 +59,9 @@ architecture syn of monitor is
     X"00000",
     X"00000",
     X"010A2",
-    X"2D001",
+    X"2D014",
     X"01000",
-    X"2D002",
+    X"2D018",
     X"01A00",
     X"01C00",
     X"20246",
@@ -219,8 +219,8 @@ architecture syn of monitor is
     X"22029",
     X"0B634",
     X"0B735",
-    X"2D702",
-    X"2D601",
+    X"2D718",
+    X"2D614",
     X"22029",
     X"20177",
     X"22029",
@@ -416,7 +416,7 @@ architecture syn of monitor is
     X"21556",
     X"21532",
     X"2152E",
-    X"21531",
+    X"21532",
     X"2150D",
     X"2150A",
     X"21500",
@@ -481,7 +481,7 @@ architecture syn of monitor is
     X"2B031",
     X"2B001",
     X"25000",
-    X"09000",
+    X"09014",
     X"0D004",
     X"361C7",
     X"2D580",
@@ -490,13 +490,13 @@ architecture syn of monitor is
     X"35000",
     X"221CC",
     X"011A7",
-    X"09000",
+    X"09014",
     X"0D008",
     X"361D6",
     X"19101",
     X"31000",
     X"221D0",
-    X"09501",
+    X"09518",
     X"25000",
     X"19530",
     X"3A1E6",
@@ -914,89 +914,6 @@ architecture syn of monitor is
     X"21573",
     X"21573",
     X"21524",
-    X"21577",
-    X"21520",
-    X"21528",
-    X"21561",
-    X"21564",
-    X"21564",
-    X"21572",
-    X"21529",
-    X"21520",
-    X"21528",
-    X"21564",
-    X"21561",
-    X"21574",
-    X"21561",
-    X"21529",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"2152D",
-    X"21520",
-    X"21577",
-    X"21572",
-    X"21569",
-    X"21574",
-    X"21565",
-    X"21520",
-    X"21574",
-    X"2156F",
-    X"21520",
-    X"21565",
-    X"2152D",
-    X"21562",
-    X"21575",
-    X"21573",
-    X"21524",
-    X"21572",
-    X"21520",
-    X"21528",
-    X"21561",
-    X"21564",
-    X"21564",
-    X"21572",
-    X"21529",
-    X"21520",
-    X"2155B",
-    X"21528",
-    X"21563",
-    X"2156F",
-    X"21575",
-    X"2156E",
-    X"21574",
-    X"21529",
-    X"2155D",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"2152D",
-    X"21520",
-    X"21572",
-    X"21565",
-    X"21561",
-    X"21564",
-    X"21520",
-    X"21566",
-    X"21572",
-    X"2156F",
-    X"2156D",
-    X"21520",
-    X"21565",
-    X"2152D",
-    X"21562",
-    X"21575",
-    X"21573",
-    X"21524",
     X"21562",
     X"21520",
     X"21520",
@@ -1044,20 +961,20 @@ architecture syn of monitor is
     X"21565",
     X"21572",
     X"21524",
-    X"21563",
-    X"21520",
-    X"21528",
-    X"21564",
-    X"21561",
     X"21574",
-    X"21561",
-    X"21529",
     X"21520",
-    X"21528",
-    X"2156C",
-    X"21565",
-    X"2156E",
-    X"21529",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
     X"21520",
     X"21520",
     X"21520",
@@ -1070,26 +987,24 @@ architecture syn of monitor is
     X"21520",
     X"2152D",
     X"21520",
-    X"21577",
+    X"21573",
+    X"21574",
+    X"21561",
     X"21572",
-    X"21569",
     X"21574",
-    X"21565",
     X"21520",
-    X"21543",
-    X"21549",
-    X"21554",
-    X"21549",
-    X"21552",
-    X"2154F",
-    X"21543",
-    X"21520",
-    X"21573",
+    X"21574",
     X"21565",
     X"21572",
+    X"2156D",
     X"21569",
+    X"2156E",
     X"21561",
     X"2156C",
+    X"21520",
+    X"21565",
+    X"2156D",
+    X"21575",
     X"21524",
     X"21576",
     X"21520",
@@ -1306,6 +1221,91 @@ architecture syn of monitor is
     X"00000",
     X"00000",
     X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
     X"22508",
     X"22000",
     X"22001",
diff --git a/picoblaze/psm/uart_interface_routines.psm b/picoblaze/psm/uart_interface_routines.psm
index 803d511..79d5c92 100644
--- a/picoblaze/psm/uart_interface_routines.psm
+++ b/picoblaze/psm/uart_interface_routines.psm
@@ -1,95 +1,11 @@
-                   ;
-                   ;------------------------------------------------------------------------------------------
-                   ; Copyright Â© 2011-2012, Xilinx, Inc.
-                   ; This file contains confidential and proprietary information of Xilinx, Inc. and is
-                   ; protected under U.S. and international copyright and other intellectual property laws.
-                   ;------------------------------------------------------------------------------------------
-                   ;
-                   ; Disclaimer:
-                   ; This disclaimer is not a license and does not grant any rights to the materials
-                   ; distributed herewith. Except as otherwise provided in a valid license issued to
-                   ; you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE
-                   ; MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY
-                   ; DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
-                   ; INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT,
-                   ; OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable
-                   ; (whether in contract or tort, including negligence, or under any other theory
-                   ; of liability) for any loss or damage of any kind or nature related to, arising
-                   ; under or in connection with these materials, including for any direct, or any
-                   ; indirect, special, incidental, or consequential loss or damage (including loss
-                   ; of data, profits, goodwill, or any type of loss or damage suffered as a result
-                   ; of any action brought by a third party) even if such damage or loss was
-                   ; reasonably foreseeable or Xilinx had been advised of the possibility of the same.
-                   ;
-                   ; CRITICAL APPLICATIONS
-                   ; Xilinx products are not designed or intended to be fail-safe, or for use in any
-                   ; application requiring fail-safe performance, such as life-support or safety
-                   ; devices or systems, Class III medical devices, nuclear facilities, applications
-                   ; related to the deployment of airbags, or any other applications that could lead
-                   ; to death, personal injury, or severe property or environmental damage
-                   ; (individually and collectively, "Critical Applications"). Customer assumes the
-                   ; sole risk and liability of any use of Xilinx products in Critical Applications,
-                   ; subject only to applicable laws and regulations governing limitations on product
-                   ; liability.
-                   ;
-                   ; THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
-                   ;
-                   ;------------------------------------------------------------------------------------------
-                   ;
-                   ;             _  ______ ____  ____  __  __  __
-                   ;            | |/ / ___|  _ \/ ___||  \/  |/ /_
-                   ;            | ' / |   | |_) \___ \| |\/| | '_ \
-                   ;            | . \ |___|  __/ ___) | |  | | (_) )
-                   ;            |_|\_\____|_|   |____/|_|  |_|\___/
-                   ;
-                   ;
-                   ;                PicoBlaze Reference Design.
-                   ;
-                   ;
-                   ; Ken Chapman - Xilinx Ltd
-                   ;
-                   ; 23rd April 2012 - Initial Release
-                   ; 24th July 2012 - Corrections to comments only
-                   ;
-                   ; This file contains routines used to interface with the UART6 macros provided with KCPSM6
-                   ; and was first supplied with a reference design called 'uart6_605' included in the
-                   ; PicoBlaze package. The routines enable characters to be transmitted to and received
-                   ; from the UART macros as well as perform a reset of the FIFO the buffers.
-                   ;
-                   ;     NOTE - This is not a standalone PSM file. The 'uart_control.psm' file supplied with
-                   ;            the reference design stated above includes this file and calls the routines
-                   ;            contained in this file.
-                   ;
-                   ;                INCLUDE "uart_interface_routines.psm"
-                   ;
-                   ;     Hint - The INCLUDE directive was introduced in KCPSM6 Assembler v2.00.
-                   ;
-                   ;
-                   ; Whilst the reference design stated above was presented for the UART macros connected to
-                   ; the USB/UART interface on the Xilinx ML605 Evaluation Kit this file can be ported to
-                   ; any design for any board simply by setting the appropriate values in the CONSTANT
-                   ; directives described below.
-                   ;
-                   ;
-                   ;------------------------------------------------------------------------------------------
-                   ; Hardware Constants
-                   ;------------------------------------------------------------------------------------------
-                   ;
-                   ; The CONSTANT directives below define the input and output ports assigned to the UART
-                   ; macros that implement a 115,200 baud rate communication with the USB/UART on the board.
-                   ; Additional constants identify the allocation of signals to bits within a port.
-                   ;
-
-; N.B.  port addresses below commented out because they are included
-; in the top level file for consistency
 
                    ;
                    ;
                    ; UART Status
                    ; -----------
                    ;
-;                  CONSTANT UART_status_port, 00             ; Read status
-                   CONSTANT UART_Tx_data_present, 00000001'b ; Tx   data_present - bit0
+;
+;                   CONSTANT UART_Tx_data_present, 00000001'b ; Tx   data_present - bit0
                    CONSTANT UART_Tx_half_full, 00000010'b    ;         half_full - bit1
                    CONSTANT UART_Tx_full, 00000100'b         ;              full - bit2
                    CONSTANT UART_Rx_data_present, 00001000'b ; Rx   data_present - bit3
@@ -109,7 +25,7 @@
                    ; Reset UART buffers (Constant Optimised Port)
                    ; --------------------------------------------
                    ;
-        	   CONSTANT reset_UART_port, 01
+;        	   CONSTANT reset_UART_port, 01
                    CONSTANT UART_tx_reset, 00000001'b        ; uart_tx6 reset - bit0
                    CONSTANT UART_rx_reset, 00000010'b        ; uart_rx6 reset - bit1
                    CONSTANT UART_reset, 00000011'b           ; reset Tx and Rx
diff --git a/picoblaze/src/pico_control_multi_uart.vhd b/picoblaze/src/pico_control_multi_uart.vhd
index e0f6731..9fdbccf 100644
--- a/picoblaze/src/pico_control_multi_uart.vhd
+++ b/picoblaze/src/pico_control_multi_uart.vhd
@@ -105,9 +105,12 @@ architecture arch of pico_control_multi_uart is
       set_baud_rate : in  std_logic_vector(15 downto 0);
       data_in       : in  std_logic_vector(7 downto 0);
       data_out      : out std_logic_vector(7 downto 0);
+      serial_out    : out std_logic;
+      serial_in     : in  std_logic;
       rd, wr        : in  std_logic;
       status_out    : out std_logic_vector(7 downto 0));
   end component uart_bus;
+
 --
 --
 -------------------------------------------------------------------------------------------
@@ -238,6 +241,8 @@ begin
         set_baud_rate => baud_rate_hi(i) & baud_rate_lo(i),
         data_in       => out_port,
         data_out      => uart_data_out(i),
+        serial_in     => RX(i),
+        serial_out    => TX(i),
         rd            => uart_rd(i),
         wr            => uart_wr(i),
         status_out    => uart_status(i));
@@ -299,7 +304,7 @@ begin
         when "1" & X"5" => in_port <= uart_status(1);
         when "1" & X"6" => in_port <= uart_status(2);
         when "1" & X"7" => in_port <= uart_status(3);
-                           
+
         -- data at 18..1b
         when "1" & X"8" => in_port <= uart_data_out(0);
                            uart_rd(0) <= '1';
@@ -338,10 +343,6 @@ begin
         -- Write to UART at port addresses 01 hex
         -- See below this clocked process for the combinatorial decode required.
 
-        -- Write to 'set_baud_rate' at port addresses 01, 02 hex     
-        -- This value is set by KCPSM6 to define the BAUD rate of the UART. 
-        -- See the 'UART baud rate' section for details.
-
         case port_id(4 downto 0) is
 
           -- addresses 0-2 currently unused
@@ -401,21 +402,23 @@ begin
   end process output_ports;
 
 
+  
+
   -- See *** above for definition of 'pipe_port
 
   -- generate UART data write strobes at address 0x80, 0x81...
   -- certainly there is a better way to do this...
   uart_wr(0) <= '1' when (write_strobe = '1') and (pipe_port(7) = '1')
-                and (pipe_port(1) = '0') and (pipe_port(0) = '0');
+                and (pipe_port(1) = '0') and (pipe_port(0) = '0') else '0';
 
   uart_wr(1) <= '1' when (write_strobe = '1') and (pipe_port(7) = '1')
-                and (pipe_port(1) = '0') and (pipe_port(0) = '1');
+                and (pipe_port(1) = '0') and (pipe_port(0) = '1') else '0';
 
   uart_wr(2) <= '1' when (write_strobe = '1') and (pipe_port(7) = '1')
-                and (pipe_port(1) = '1') and (pipe_port(0) = '0');
+                and (pipe_port(1) = '1') and (pipe_port(0) = '0') else '0';
 
   uart_wr(3) <= '1' when (write_strobe = '1') and (pipe_port(7) = '1')
-                and (pipe_port(1) = '1') and (pipe_port(0) = '1');
+                and (pipe_port(1) = '1') and (pipe_port(0) = '1') else '0';
 
   --
   -----------------------------------------------------------------------------------------
diff --git a/picoblaze/src/uart_bus.vhd b/picoblaze/src/uart_bus.vhd
index b18e7fe..0ef562c 100644
--- a/picoblaze/src/uart_bus.vhd
+++ b/picoblaze/src/uart_bus.vhd
@@ -1,6 +1,9 @@
 --
 -- uart_bus.vhd - bidirectional UART package with baud rate generator
 --
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
 
 entity uart_bus is
 
@@ -10,6 +13,8 @@ entity uart_bus is
     set_baud_rate : in  std_logic_vector(15 downto 0);
     data_in       : in  std_logic_vector(7 downto 0);
     data_out      : out std_logic_vector(7 downto 0);
+    serial_out    : out std_logic;
+    serial_in     : in  std_logic;
     rd, wr        : in  std_logic;
     status_out    : out std_logic_vector(7 downto 0));
 
@@ -86,10 +91,10 @@ begin  -- architecture arch
       en_16_x_baud        => en_16_x_baud,
       serial_out          => serial_out,
       buffer_write        => wr,
-      buffer_data_present => buffer_data_present,
-      buffer_half_full    => buffer_half_full,
-      buffer_full         => buffer_full,
-      buffer_reset        => buffer_reset,
+      buffer_data_present => uart_tx_data_present,
+      buffer_half_full    => uart_tx_half_full,
+      buffer_full         => uart_tx_full,
+      buffer_reset        => reset,
       clk                 => clk);
 
   uart_rx6_1 : entity work.uart_rx6
@@ -98,10 +103,10 @@ begin  -- architecture arch
       en_16_x_baud        => en_16_x_baud,
       data_out            => data_out,
       buffer_read         => rd,
-      buffer_data_present => buffer_data_present,
-      buffer_half_full    => buffer_half_full,
-      buffer_full         => buffer_full,
-      buffer_reset        => buffer_reset,
+      buffer_data_present => uart_rx_data_present,
+      buffer_half_full    => uart_rx_half_full,
+      buffer_full         => uart_rx_full,
+      buffer_reset        => reset,
       clk                 => clk);
 
   --
diff --git a/terminal/src/top_terminal_cmod.vhd b/terminal/src/top_terminal_cmod.vhd
index 836c3d3..ada36ca 100644
--- a/terminal/src/top_terminal_cmod.vhd
+++ b/terminal/src/top_terminal_cmod.vhd
@@ -63,7 +63,7 @@ architecture arch of top_terminal_cmod is
 
   component clk_wiz_1 is
     port (
-      clk_in   : in  std_logic;
+      clk_in  : in  std_logic;
       clk2500 : out std_logic
       );
   end component clk_wiz_1;
@@ -127,6 +127,9 @@ architecture arch of top_terminal_cmod is
 
   signal s_counter : unsigned(23 downto 0);
 
+  signal s_serial_in  : std_logic_vector(1 downto 0);
+  signal s_serial_out : std_logic_vector(1 downto 0);
+
 begin  -- architecture arch
 
   reset <= '0';                         -- we don't need no steenkin reset!
@@ -156,7 +159,7 @@ begin  -- architecture arch
 
   clk_wiz_1_1 : clk_wiz_1
     port map (
-      clk_in   => clk,
+      clk_in  => clk,
       clk2500 => pclk);
 
 --  clk_vga_1 : clk_vga
@@ -171,8 +174,8 @@ begin  -- architecture arch
     port map (
       clk      => pclk,
       reset    => reset,
-      RX       => RsRx & uart_txd,
-      TX       => RsTx & uart_rxd,
+      RX       => s_serial_in,
+      TX       => s_serial_out,
       control  => s_control,
       control2 => s_control2,
       status   => s_status,
@@ -220,6 +223,11 @@ begin  -- architecture arch
       addr => FONT_A,
       dout => FONT_D);
 
+  s_serial_in <= RsRx & uart_txd;
+
+  RsTx <= s_serial_out(1);
+  uart_rxd <= s_serial_out(0);
+
   s_vga_addr <= std_logic_vector(to_unsigned(TEXT_A_ROW, 6))
                 & std_logic_vector(to_unsigned(TEXT_A_COL, 7));
 
diff --git a/terminal/xdc/Cmod-A7-Master.xdc b/terminal/xdc/Cmod-A7-Master.xdc
index ac94dbc..d5e04e5 100644
--- a/terminal/xdc/Cmod-A7-Master.xdc
+++ b/terminal/xdc/Cmod-A7-Master.xdc
@@ -19,8 +19,8 @@ set_property -dict { PACKAGE_PIN L17   IOSTANDARD LVCMOS33 } [get_ports { clk }]
 # create_clock -add -name sys_clk_pin -period 84.0 -waveform {0 42.0} [get_ports {clk}];
 
 # Connect to input port when clock capable pin is selected for input
-create_clock -period 83.333 [get_ports clk_in]
-set_input_jitter [get_clocks -of_objects [get_ports clk_in]] 0.83333
+create_clock -period 83.333 [get_ports clk]
+set_input_jitter [get_clocks -of_objects [get_ports clk]] 0.83333
 
 ## # try to get it to ignore the clock domain crossing
 ## set_false_path -from [get_clocks clk2500] -to [get_clocks clk3728]
CRITICAL WARNING: [Hog:Msg-0] Repository is not clean, will use current SHA (1f3954d) and create a dirty bitfile...
INFO: [Hog:Msg-0] Git describe for 00000000 is: v0.0.1-24-g1f3954d-dirty
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 6
INFO: [Hog:Msg-0] Opening version file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/versions.txt...
 ------------------------- PRE SYNTHESIS -------------------------
 26/12/2021 at 18:02:52
 Firmware date and time: '26122021', '00123143'
 Global SHA: 1f3954d, VER: 0.0.0
 Constraints SHA: A862F14, VER: 0.0.2
 Top SHA: 2586DEB, VER: 0.0.2
 Hog SHA: 71A66A1, VER: 4.16.14
 --- Libraries ---
 terminal_cmod SHA: 1F3954D, VER: 0.0.2
 --- External Libraries ---
 -----------------------------------------------------------------
INFO: [Hog:CheckYmlRef-0] .gitlab-ci.yml not found in /home/hazen/work/vga_terminal. Skipping this step
INFO: [Hog:Msg-0] All done.
Command: synth_design -top top_terminal_cmod -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 919486
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2371.062 ; gain = 0.000 ; free physical = 833 ; free virtual = 48301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_terminal_cmod' [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:32]
WARNING: [Synth 8-3819] Generic 'GLOBAL_DATE' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_TIME' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'GLOBAL_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TOP_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TOP_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'HOG_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'HOG_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CON_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'CON_SHA' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TERMINAL_CMOD_VER' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'TERMINAL_CMOD_SHA' not present in instantiated entity will be ignored
INFO: [Synth 8-3491] module 'clk_wiz_1' declared at '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-919374-eric-x20/realtime/clk_wiz_1_stub.vhdl:5' bound to instance 'clk_wiz_1_1' of component 'clk_wiz_1' [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:160]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-919374-eric-x20/realtime/clk_wiz_1_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'pico_control_multi_uart' [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:64]
	Parameter UARTS bound to: 2 - type: integer 
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:87' bound to instance 'processor' of component 'kcpsm6' [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:202]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b011111111111 
	Parameter scratch_pad_memory_size bound to: 256 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:711]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:722]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:744]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:764]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:861]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:920]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:931]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:954]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:966]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:977]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1011]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1051]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1093]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1108]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1192]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1371]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (1#1) [/home/hazen/work/vga_terminal/picoblaze/src/kcpsm6.vhd:111]
WARNING: [Synth 8-5640] Port 'msize' is missing in component declaration [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:90]
INFO: [Synth 8-3491] module 'monitor' declared at '/home/hazen/work/vga_terminal/picoblaze/psm/my_ROM.vhd:10' bound to instance 'program_rom' of component 'monitor' [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:225]
INFO: [Synth 8-638] synthesizing module 'monitor' [/home/hazen/work/vga_terminal/picoblaze/psm/my_ROM.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'monitor' (2#1) [/home/hazen/work/vga_terminal/picoblaze/psm/my_ROM.vhd:25]
INFO: [Synth 8-638] synthesizing module 'uart_bus' [/home/hazen/work/vga_terminal/picoblaze/src/uart_bus.vhd:24]
INFO: [Synth 8-638] synthesizing module 'uart_tx6' [/home/hazen/work/vga_terminal/picoblaze/src/uart_tx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1100111110101010110011000000111100001111111111111111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000010101010000000000000000000010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010011001100001000000000000000011001100110011001100110011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000100001110000000000000000000011110000111100001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000011101000100000000000000000011111111000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0111111110000000111111110000000001111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart_tx6' (3#1) [/home/hazen/work/vga_terminal/picoblaze/src/uart_tx6.vhd:100]
INFO: [Synth 8-638] synthesizing module 'uart_rx6' [/home/hazen/work/vga_terminal/picoblaze/src/uart_rx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100110011110000000000000000000010101010110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100101011111111110010101111111100000000000000001100000011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010111100101111101011111010111100000000000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010001000100010000000001111000000000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110011001100000000000000000001011010101010100000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010000000000000000000000010001000100010001000100010001000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart_rx6' (4#1) [/home/hazen/work/vga_terminal/picoblaze/src/uart_rx6.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'uart_bus' (5#1) [/home/hazen/work/vga_terminal/picoblaze/src/uart_bus.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'pico_control_multi_uart' (6#1) [/home/hazen/work/vga_terminal/picoblaze/src/pico_control_multi_uart.vhd:64]
INFO: [Synth 8-638] synthesizing module 'vga80x40' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:54]
	Parameter M bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_HCTR' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:220]
INFO: [Synth 8-638] synthesizing module 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_VCTR' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:223]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized1' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized1' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_CHRX' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:234]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized3' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized3' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_CHRY' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:235]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized5' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized5' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_SCRX' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:236]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized7' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized7' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'ctrm' declared at '/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:28' bound to instance 'U_SCRY' of component 'ctrm' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:237]
INFO: [Synth 8-638] synthesizing module 'ctrm__parameterized9' [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter M bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ctrm__parameterized9' (7#1) [/home/hazen/work/vga_terminal/terminal/src/ctrm.vhd:42]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'losr' declared at '/home/hazen/work/vga_terminal/terminal/src/losr.vhd:31' bound to instance 'U_LOSR' of component 'losr' [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:271]
INFO: [Synth 8-638] synthesizing module 'losr' [/home/hazen/work/vga_terminal/terminal/src/losr.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'losr' (8#1) [/home/hazen/work/vga_terminal/terminal/src/losr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'vga80x40' (9#1) [/home/hazen/work/vga_terminal/terminal/src/vga80x40_col1fixed.vhd:54]
INFO: [Synth 8-3491] module 'mem_text_bram' declared at '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-919374-eric-x20/realtime/mem_text_bram_stub.vhdl:5' bound to instance 'mem_text_bram_1' of component 'mem_text_bram' [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:202]
INFO: [Synth 8-638] synthesizing module 'mem_text_bram' [/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/.Xil/Vivado-919374-eric-x20/realtime/mem_text_bram_stub.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'mem_font' [/home/hazen/work/vga_terminal/terminal/src/mem_font.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mem_font' (10#1) [/home/hazen/work/vga_terminal/terminal/src/mem_font.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_terminal_cmod' (11#1) [/home/hazen/work/vga_terminal/terminal/src/top_terminal_cmod.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2371.062 ; gain = 0.000 ; free physical = 1425 ; free virtual = 48893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.062 ; gain = 0.000 ; free physical = 1488 ; free virtual = 48955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2371.062 ; gain = 0.000 ; free physical = 1488 ; free virtual = 48955
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2371.062 ; gain = 0.000 ; free physical = 1481 ; free virtual = 48948
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram/mem_text_bram_in_context.xdc] for cell 'mem_text_bram_1'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram/mem_text_bram_in_context.xdc] for cell 'mem_text_bram_1'
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1_1'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1_1'
Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:22]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_terminal_cmod_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_terminal_cmod_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.926 ; gain = 0.000 ; free physical = 1400 ; free virtual = 48865
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 264 instances were transformed.
  FD => FDRE: 124 instances
  FDR => FDRE: 38 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.926 ; gain = 0.000 ; free physical = 1400 ; free virtual = 48865
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1464 ; free virtual = 48932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1464 ; free virtual = 48932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mem_text_bram_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_1_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1464 ; free virtual = 48932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1441 ; free virtual = 48913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              36K Bit	(2048 X 18 bit)          RAMs := 1     
+---Muxes : 
	  24 Input   32 Bit        Muxes := 2     
	  24 Input   18 Bit        Muxes := 1     
	  24 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	  23 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  23 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1411 ; free virtual = 48884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|mem_font          | p_0_out    | 4096x8        | LUT            | 
|top_terminal_cmod | p_0_out    | 4096x8        | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------+-----------------------------------------------+-----------+----------------------+------------------+
|Module Name       | RTL Object                                    | Inference | Size (Depth x Width) | Primitives       | 
+------------------+-----------------------------------------------+-----------+----------------------+------------------+
|top_terminal_cmod | pico_control_multi_uart_1/program_rom/RAM_reg | Implied   | 2 K x 18             | RAM128X1D x 288	 | 
+------------------+-----------------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1287 ; free virtual = 48764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1279 ; free virtual = 48756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------+-----------------------------------------------+-----------+----------------------+------------------+
|Module Name       | RTL Object                                    | Inference | Size (Depth x Width) | Primitives       | 
+------------------+-----------------------------------------------+-----------+----------------------+------------------+
|top_terminal_cmod | pico_control_multi_uart_1/program_rom/RAM_reg | Implied   | 2 K x 18             | RAM128X1D x 288	 | 
+------------------+-----------------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1281 ; free virtual = 48758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1269 ; free virtual = 48749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1269 ; free virtual = 48749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1270 ; free virtual = 48750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1270 ; free virtual = 48750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1270 ; free virtual = 48750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1268 ; free virtual = 48748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |mem_text_bram |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |clk_wiz_1_bbox     |     1|
|2     |mem_text_bram_bbox |     1|
|3     |CARRY4             |    30|
|4     |LUT1               |    10|
|5     |LUT2               |    29|
|6     |LUT3               |    19|
|7     |LUT4               |    18|
|8     |LUT5               |    50|
|9     |LUT6               |   751|
|11    |MUXCY              |    29|
|12    |MUXF7              |   217|
|13    |MUXF8              |    98|
|14    |RAM128X1D          |   288|
|15    |RAM256X1S          |     8|
|16    |RAM32M             |     4|
|17    |SRL16E             |    32|
|18    |XORCY              |    27|
|19    |FD                 |   121|
|20    |FDR                |    37|
|21    |FDRE               |   360|
|22    |FDS                |     2|
|23    |IBUF               |     2|
|24    |OBUF               |    18|
|25    |OBUFT              |     3|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1268 ; free virtual = 48748
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2402.926 ; gain = 0.000 ; free physical = 1306 ; free virtual = 48786
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2402.926 ; gain = 31.863 ; free physical = 1306 ; free virtual = 48786
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2402.926 ; gain = 0.000 ; free physical = 1409 ; free virtual = 48889
INFO: [Netlist 29-17] Analyzing 949 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.926 ; gain = 0.000 ; free physical = 1361 ; free virtual = 48840
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 558 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 121 instances
  FDR => FDRE: 37 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
184 Infos, 16 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2402.926 ; gain = 32.016 ; free physical = 1509 ; free virtual = 48988
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/synth_1/top_terminal_cmod.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_synth.rpt -pb top_terminal_cmod_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 26 18:03:25 2021...
[Sun Dec 26 18:03:29 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2367.035 ; gain = 0.000 ; free physical = 2295 ; free virtual = 49768
INFO: [Hog:Msg-0] Run: synth_1 progress: 100%, status : synth_design Complete!
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 1F3954D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to v0.0.1-24-g1f3954d-dirty
INFO: [Hog:Msg-0] Starting implementation flow...
INFO: [Hog:Msg-0] Resetting run before launching implementation...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
[Sun Dec 26 18:03:29 2021] Launched impl_1...
Run output will be captured here: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/runme.log
[Sun Dec 26 18:03:29 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_terminal_cmod.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_terminal_cmod.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_terminal_cmod.tcl -notrace
Command: link_design -top top_terminal_cmod -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_wiz_1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.dcp' for cell 'mem_text_bram_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.055 ; gain = 0.000 ; free physical = 1765 ; free virtual = 49229
INFO: [Netlist 29-17] Analyzing 746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_1/inst'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_1/inst'
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2598.773 ; gain = 187.844 ; free physical = 1271 ; free virtual = 48743
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_1/inst'
Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:22]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:23]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.742 ; gain = 0.000 ; free physical = 1272 ; free virtual = 48744
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 388 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2601.742 ; gain = 246.840 ; free physical = 1272 ; free virtual = 48744
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/pre-implementation.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 6
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2649.766 ; gain = 48.023 ; free physical = 1266 ; free virtual = 48738

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 156baeffb

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2656.570 ; gain = 6.805 ; free physical = 1266 ; free virtual = 48738

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 170f29ec5

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1106 ; free virtual = 48581
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 162997b6c

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1106 ; free virtual = 48581
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12e7fb636

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1106 ; free virtual = 48581
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12e7fb636

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12e7fb636

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 148101c23

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              12  |                                              1  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |               8  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581
Ending Logic Optimization Task | Checksum: f2ee87a2

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 11a6e4350

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1088 ; free virtual = 48563
Ending Power Optimization Task | Checksum: 11a6e4350

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3115.562 ; gain = 310.992 ; free physical = 1094 ; free virtual = 48569

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: ac090577

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 48572
Ending Final Cleanup Task | Checksum: ac090577

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 48572

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 48572
Ending Netlist Obfuscation Task | Checksum: ac090577

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 48572
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 513.820 ; free physical = 1102 ; free virtual = 48572
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1097 ; free virtual = 48569
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_opted.rpt -pb top_terminal_cmod_drc_opted.pb -rpx top_terminal_cmod_drc_opted.rpx
Command: report_drc -file top_terminal_cmod_drc_opted.rpt -pb top_terminal_cmod_drc_opted.pb -rpx top_terminal_cmod_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1030 ; free virtual = 48499
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 599e987a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1030 ; free virtual = 48499
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1030 ; free virtual = 48499

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 132544cec

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1062 ; free virtual = 48530

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1957637b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1060 ; free virtual = 48533

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1957637b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1060 ; free virtual = 48533
Phase 1 Placer Initialization | Checksum: 1957637b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1060 ; free virtual = 48533

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 185193444

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1058 ; free virtual = 48532

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1baa26815

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1061 ; free virtual = 48535

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 25 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1040 ; free virtual = 48513

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 19e259631

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1039 ; free virtual = 48513
Phase 2.3 Global Placement Core | Checksum: 1a8eb9efd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1039 ; free virtual = 48512
Phase 2 Global Placement | Checksum: 1a8eb9efd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1039 ; free virtual = 48512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eaa0074c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1045 ; free virtual = 48519

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dd37754a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1047 ; free virtual = 48516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207f786cc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1041 ; free virtual = 48513

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2978db656

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1041 ; free virtual = 48513

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24e40f247

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1037 ; free virtual = 48511

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a16aadf4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1038 ; free virtual = 48511

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 210f8fd6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1038 ; free virtual = 48511
Phase 3 Detail Placement | Checksum: 210f8fd6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1038 ; free virtual = 48511

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25a70c7bf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=29.438 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1edc08315

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ca7739fe

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Phase 4.1.1.1 BUFG Insertion | Checksum: 25a70c7bf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
INFO: [Place 30-746] Post Placement Timing Summary WNS=29.438. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Phase 4.1 Post Commit Optimization | Checksum: 184917755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 184917755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 184917755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Phase 4.3 Placer Reporting | Checksum: 184917755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 179c4d9d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Ending Placer Task | Checksum: 16d402f81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1052 ; free virtual = 48525
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48519
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_terminal_cmod_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1040 ; free virtual = 48514
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_placed.rpt -pb top_terminal_cmod_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_terminal_cmod_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1042 ; free virtual = 48516
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_placed_1.rpt -pb top_terminal_cmod_utilization_placed_1.pb
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: bf1ab1a7 ConstDB: 0 ShapeSum: ae257dda RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 157b4c44d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 911 ; free virtual = 48385
Post Restoration Checksum: NetGraph: a9ab521d NumContArr: ae097230 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 157b4c44d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 912 ; free virtual = 48386

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 157b4c44d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 888 ; free virtual = 48362

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 157b4c44d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 888 ; free virtual = 48362
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b11e36b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 870 ; free virtual = 48344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=29.612 | TNS=0.000  | WHS=-0.355 | THS=-234.168|

Phase 2 Router Initialization | Checksum: 1b71f41b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 872 ; free virtual = 48346

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1659
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1659
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b71f41b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 869 ; free virtual = 48344
Phase 3 Initial Routing | Checksum: c0d37188

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 860 ; free virtual = 48335

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.369 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c11d34a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 879 ; free virtual = 48350

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.369 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350
Phase 4 Rip-up And Reroute | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350
Phase 5 Delay and Skew Optimization | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 208ee7f11

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 874 ; free virtual = 48348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.369 | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 249ef909c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 873 ; free virtual = 48347
Phase 6 Post Hold Fix | Checksum: 249ef909c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 873 ; free virtual = 48347

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14869 %
  Global Horizontal Routing Utilization  = 1.23634 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a60d5b57

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 873 ; free virtual = 48347

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a60d5b57

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 872 ; free virtual = 48346

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c34795d8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 872 ; free virtual = 48346

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.369 | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c34795d8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 872 ; free virtual = 48346
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 897 ; free virtual = 48371

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 897 ; free virtual = 48371
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for terminal_cmod...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 1F3954D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.1-24-g1f3954d-dirty
INFO: [Hog:Msg-0] Evaluating last git SHA in which terminal_cmod was modified...
CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/hazen/work/vga_terminal not clean, git commit hash be set to 0.
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 6
INFO: [Hog:Msg-0] The git SHA value 0000000 will be set as bitstream USERID.
INFO: [Hog:Msg-0] All done.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 886 ; free virtual = 48367
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_routed.rpt -pb top_terminal_cmod_drc_routed.pb -rpx top_terminal_cmod_drc_routed.rpx
Command: report_drc -file top_terminal_cmod_drc_routed.rpt -pb top_terminal_cmod_drc_routed.pb -rpx top_terminal_cmod_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_terminal_cmod_methodology_drc_routed.rpt -pb top_terminal_cmod_methodology_drc_routed.pb -rpx top_terminal_cmod_methodology_drc_routed.rpx
Command: report_methodology -file top_terminal_cmod_methodology_drc_routed.rpt -pb top_terminal_cmod_methodology_drc_routed.pb -rpx top_terminal_cmod_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_terminal_cmod_power_routed.rpt -pb top_terminal_cmod_power_summary_routed.pb -rpx top_terminal_cmod_power_routed.rpx
Command: report_power -file top_terminal_cmod_power_routed.rpt -pb top_terminal_cmod_power_summary_routed.pb -rpx top_terminal_cmod_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_terminal_cmod_route_status.rpt -pb top_terminal_cmod_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_terminal_cmod_timing_summary_routed.rpt -pb top_terminal_cmod_timing_summary_routed.pb -rpx top_terminal_cmod_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_terminal_cmod_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_terminal_cmod_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_terminal_cmod_bus_skew_routed.rpt -pb top_terminal_cmod_bus_skew_routed.pb -rpx top_terminal_cmod_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_routed_1.rpt -pb top_terminal_cmod_drc_routed_1.pb -rpx top_terminal_cmod_drc_routed_1.rpx
Command: report_drc -file top_terminal_cmod_drc_routed_1.rpt -pb top_terminal_cmod_drc_routed_1.pb -rpx top_terminal_cmod_drc_routed_1.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_routed_1.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_power -file top_terminal_cmod_power_routed_1.rpt -pb top_terminal_cmod_power_summary_routed_1.pb -rpx top_terminal_cmod_power_routed_1.rpx
Command: report_power -file top_terminal_cmod_power_routed_1.rpt -pb top_terminal_cmod_power_summary_routed_1.pb -rpx top_terminal_cmod_power_routed_1.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_terminal_cmod_timing_summary_routed_1.rpt -pb top_terminal_cmod_timing_summary_routed_1.pb -rpx top_terminal_cmod_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 26 18:04:24 2021...
[Sun Dec 26 18:04:29 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.88 ; elapsed = 00:01:00 . Memory (MB): peak = 2367.035 ; gain = 0.000 ; free physical = 2278 ; free virtual = 49755
INFO: [Hog:Msg-0] Run: impl_1 progress: 100%, status : route_design Complete!
INFO: [Hog:Msg-0] Time requirements are met
*** Timing summary ***
WNS: 26.368887
TNS: 0.000000
WHS: 0.032284
THS: 0.000000
INFO: [Hog:Msg-0] Starting write bitstream flow...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xci' is already up-to-date
[Sun Dec 26 18:04:29 2021] Launched impl_1...
Run output will be captured here: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/runme.log
[Sun Dec 26 18:04:29 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_terminal_cmod.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_terminal_cmod.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_terminal_cmod.tcl -notrace
Command: link_design -top top_terminal_cmod -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_wiz_1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/hazen/work/vga_terminal/IP/mem_text_bram/mem_text_bram.dcp' for cell 'mem_text_bram_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.055 ; gain = 0.000 ; free physical = 1765 ; free virtual = 49229
INFO: [Netlist 29-17] Analyzing 746 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_1/inst'
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_1/inst'
Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2598.773 ; gain = 187.844 ; free physical = 1271 ; free virtual = 48743
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/IP/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_1/inst'
Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:22]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc:23]
Finished Parsing XDC File [/home/hazen/work/vga_terminal/terminal/xdc/Cmod-A7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.742 ; gain = 0.000 ; free physical = 1272 ; free virtual = 48744
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 388 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2601.742 ; gain = 246.840 ; free physical = 1272 ; free virtual = 48744
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/pre-implementation.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 6
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2649.766 ; gain = 48.023 ; free physical = 1266 ; free virtual = 48738

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 156baeffb

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2656.570 ; gain = 6.805 ; free physical = 1266 ; free virtual = 48738

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 170f29ec5

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1106 ; free virtual = 48581
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 162997b6c

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1106 ; free virtual = 48581
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12e7fb636

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1106 ; free virtual = 48581
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12e7fb636

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12e7fb636

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 148101c23

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              12  |                                              1  |
|  Constant propagation         |              11  |              12  |                                              0  |
|  Sweep                        |               8  |               4  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581
Ending Logic Optimization Task | Checksum: f2ee87a2

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2804.570 ; gain = 0.000 ; free physical = 1110 ; free virtual = 48581

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 11a6e4350

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1088 ; free virtual = 48563
Ending Power Optimization Task | Checksum: 11a6e4350

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3115.562 ; gain = 310.992 ; free physical = 1094 ; free virtual = 48569

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: ac090577

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 48572
Ending Final Cleanup Task | Checksum: ac090577

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 48572

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 48572
Ending Netlist Obfuscation Task | Checksum: ac090577

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1102 ; free virtual = 48572
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 513.820 ; free physical = 1102 ; free virtual = 48572
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1097 ; free virtual = 48569
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_opted.rpt -pb top_terminal_cmod_drc_opted.pb -rpx top_terminal_cmod_drc_opted.rpx
Command: report_drc -file top_terminal_cmod_drc_opted.rpt -pb top_terminal_cmod_drc_opted.pb -rpx top_terminal_cmod_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1030 ; free virtual = 48499
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 599e987a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1030 ; free virtual = 48499
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1030 ; free virtual = 48499

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 132544cec

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1062 ; free virtual = 48530

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1957637b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1060 ; free virtual = 48533

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1957637b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1060 ; free virtual = 48533
Phase 1 Placer Initialization | Checksum: 1957637b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1060 ; free virtual = 48533

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 185193444

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1058 ; free virtual = 48532

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1baa26815

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1061 ; free virtual = 48535

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 25 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1040 ; free virtual = 48513

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 19e259631

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1039 ; free virtual = 48513
Phase 2.3 Global Placement Core | Checksum: 1a8eb9efd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1039 ; free virtual = 48512
Phase 2 Global Placement | Checksum: 1a8eb9efd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1039 ; free virtual = 48512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eaa0074c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1045 ; free virtual = 48519

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dd37754a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1047 ; free virtual = 48516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207f786cc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1041 ; free virtual = 48513

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2978db656

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1041 ; free virtual = 48513

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24e40f247

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1037 ; free virtual = 48511

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a16aadf4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1038 ; free virtual = 48511

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 210f8fd6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1038 ; free virtual = 48511
Phase 3 Detail Placement | Checksum: 210f8fd6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1038 ; free virtual = 48511

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25a70c7bf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=29.438 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1edc08315

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ca7739fe

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Phase 4.1.1.1 BUFG Insertion | Checksum: 25a70c7bf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
INFO: [Place 30-746] Post Placement Timing Summary WNS=29.438. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Phase 4.1 Post Commit Optimization | Checksum: 184917755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 184917755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 184917755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Phase 4.3 Placer Reporting | Checksum: 184917755

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 179c4d9d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
Ending Placer Task | Checksum: 16d402f81

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48516
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1052 ; free virtual = 48525
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1043 ; free virtual = 48519
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_terminal_cmod_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1040 ; free virtual = 48514
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_placed.rpt -pb top_terminal_cmod_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_terminal_cmod_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 1042 ; free virtual = 48516
INFO: [runtcl-4] Executing : report_utilization -file top_terminal_cmod_utilization_placed_1.rpt -pb top_terminal_cmod_utilization_placed_1.pb
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: bf1ab1a7 ConstDB: 0 ShapeSum: ae257dda RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 157b4c44d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 911 ; free virtual = 48385
Post Restoration Checksum: NetGraph: a9ab521d NumContArr: ae097230 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 157b4c44d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 912 ; free virtual = 48386

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 157b4c44d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 888 ; free virtual = 48362

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 157b4c44d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 888 ; free virtual = 48362
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b11e36b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 870 ; free virtual = 48344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=29.612 | TNS=0.000  | WHS=-0.355 | THS=-234.168|

Phase 2 Router Initialization | Checksum: 1b71f41b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 872 ; free virtual = 48346

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1659
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1659
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b71f41b0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 869 ; free virtual = 48344
Phase 3 Initial Routing | Checksum: c0d37188

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 860 ; free virtual = 48335

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.369 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c11d34a0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 879 ; free virtual = 48350

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.369 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350
Phase 4 Rip-up And Reroute | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350
Phase 5 Delay and Skew Optimization | Checksum: 1beeeab58

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 880 ; free virtual = 48350

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 208ee7f11

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 874 ; free virtual = 48348
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.369 | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 249ef909c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 873 ; free virtual = 48347
Phase 6 Post Hold Fix | Checksum: 249ef909c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 873 ; free virtual = 48347

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14869 %
  Global Horizontal Routing Utilization  = 1.23634 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a60d5b57

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 873 ; free virtual = 48347

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a60d5b57

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 872 ; free virtual = 48346

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c34795d8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 872 ; free virtual = 48346

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.369 | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c34795d8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 872 ; free virtual = 48346
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 897 ; free virtual = 48371

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 897 ; free virtual = 48371
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for terminal_cmod...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 1F3954D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.1-24-g1f3954d-dirty
INFO: [Hog:Msg-0] Evaluating last git SHA in which terminal_cmod was modified...
CRITICAL WARNING: [Hog:Msg-0] Git working directory /home/hazen/work/vga_terminal not clean, git commit hash be set to 0.
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 6
INFO: [Hog:Msg-0] The git SHA value 0000000 will be set as bitstream USERID.
INFO: [Hog:Msg-0] All done.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3115.562 ; gain = 0.000 ; free physical = 886 ; free virtual = 48367
INFO: [Common 17-1381] The checkpoint '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_routed.rpt -pb top_terminal_cmod_drc_routed.pb -rpx top_terminal_cmod_drc_routed.rpx
Command: report_drc -file top_terminal_cmod_drc_routed.rpt -pb top_terminal_cmod_drc_routed.pb -rpx top_terminal_cmod_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_terminal_cmod_methodology_drc_routed.rpt -pb top_terminal_cmod_methodology_drc_routed.pb -rpx top_terminal_cmod_methodology_drc_routed.rpx
Command: report_methodology -file top_terminal_cmod_methodology_drc_routed.rpt -pb top_terminal_cmod_methodology_drc_routed.pb -rpx top_terminal_cmod_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_terminal_cmod_power_routed.rpt -pb top_terminal_cmod_power_summary_routed.pb -rpx top_terminal_cmod_power_routed.rpx
Command: report_power -file top_terminal_cmod_power_routed.rpt -pb top_terminal_cmod_power_summary_routed.pb -rpx top_terminal_cmod_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_terminal_cmod_route_status.rpt -pb top_terminal_cmod_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_terminal_cmod_timing_summary_routed.rpt -pb top_terminal_cmod_timing_summary_routed.pb -rpx top_terminal_cmod_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_terminal_cmod_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_terminal_cmod_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_terminal_cmod_bus_skew_routed.rpt -pb top_terminal_cmod_bus_skew_routed.pb -rpx top_terminal_cmod_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_drc -file top_terminal_cmod_drc_routed_1.rpt -pb top_terminal_cmod_drc_routed_1.pb -rpx top_terminal_cmod_drc_routed_1.rpx
Command: report_drc -file top_terminal_cmod_drc_routed_1.rpt -pb top_terminal_cmod_drc_routed_1.pb -rpx top_terminal_cmod_drc_routed_1.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod_drc_routed_1.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_power -file top_terminal_cmod_power_routed_1.rpt -pb top_terminal_cmod_power_summary_routed_1.pb -rpx top_terminal_cmod_power_routed_1.rpx
Command: report_power -file top_terminal_cmod_power_routed_1.rpt -pb top_terminal_cmod_power_summary_routed_1.pb -rpx top_terminal_cmod_power_routed_1.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_terminal_cmod_timing_summary_routed_1.rpt -pb top_terminal_cmod_timing_summary_routed_1.pb -rpx top_terminal_cmod_timing_summary_routed_1.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 26 18:04:24 2021...

*** Running vivado
    with args -log top_terminal_cmod.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_terminal_cmod.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_terminal_cmod.tcl -notrace
Command: open_checkpoint top_terminal_cmod_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2353.816 ; gain = 2.969 ; free physical = 1433 ; free virtual = 48885
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2353.992 ; gain = 0.000 ; free physical = 1906 ; free virtual = 49355
INFO: [Netlist 29-17] Analyzing 735 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2521.621 ; gain = 5.938 ; free physical = 1302 ; free virtual = 48761
Restored from archive | CPU: 0.240000 secs | Memory: 5.326576 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2521.621 ; gain = 5.938 ; free physical = 1302 ; free virtual = 48761
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.621 ; gain = 0.000 ; free physical = 1302 ; free virtual = 48761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 377 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 77 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 288 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2521.621 ; gain = 174.742 ; free physical = 1302 ; free virtual = 48760
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/pre-bitstream.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 6
INFO: [Hog:Msg-0] All done.
Command: write_bitstream -force top_terminal_cmod.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_terminal_cmod.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec 26 18:05:01 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2983.461 ; gain = 461.840 ; free physical = 1306 ; free virtual = 48759
source /home/hazen/work/vga_terminal/Hog/Tcl/integrated/post-bitstream.tcl
Post-Bitstream proj_dir /home/hazen/work/vga_terminal/Projects/terminal_cmod
INFO: [Hog:Msg-0] Evaluating Git sha for terminal_cmod...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 1F3954D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to: v0.0.1-24-g1f3954d-dirty
INFO: [Hog:Msg-0] Creating /home/hazen/work/vga_terminal/bin/terminal_cmod-v0.0.1-24-g1f3954d-dirty...
INFO: [Hog:Msg-0] Evaluating differences with last commit...
WARNING: [Hog:Msg-0] Found non committed changes:
diff --git a/picoblaze/psm/long_help.psm b/picoblaze/psm/long_help.psm
index 7d1ff17..a416f03 100644
--- a/picoblaze/psm/long_help.psm
+++ b/picoblaze/psm/long_help.psm
@@ -20,8 +20,6 @@ long_help_msg:
 	LOAD&RETURN s5, help4$
 	LOAD&RETURN s5, help5$
 	LOAD&RETURN s5, help6$
-	LOAD&RETURN s5, help7$
-	LOAD&RETURN s5, help8$
 	LOAD&RETURN s5, help9$
 	LOAD&RETURN s5, helpA$
 	LOAD&RETURN s5, helpB$
diff --git a/picoblaze/psm/monitor.psm b/picoblaze/psm/monitor.psm
index 0f885fb..d3a707a 100644
--- a/picoblaze/psm/monitor.psm
+++ b/picoblaze/psm/monitor.psm
@@ -23,29 +23,8 @@
 ;;;                               (2 bytes, 16X rate divider for 100MHz)
 ;;;                               (so 0286 for 9600, 0036 for 115200 etc)
 
-;;; I/O port addresses
+;;; I/O port addresses -- see INCLUDE at bottom
 	
-;;; UART ports (not used here but included for completeness)
-
-;;; input ports
-        CONSTANT UART_status_port, 00             ; Read status	(n/a this file)
-        CONSTANT UART_RX6_input_port, 01	  ; rx data (n/a this file)
-	CONSTANT clock_freq_in_mhz, 02		  ; system clock frequency in MHz
-	CONSTANT get_peek_data_low, 03 ; program data low bits
-	CONSTANT get_peek_data_mid, 04 ; program data middle bits
-	CONSTANT get_peek_data_high, 05 ; ; program data upper bits
-
-
-;;; output ports
-	CONSTANT UART_TX6_output_port, 80
-        CONSTANT set_baud_rate_lsb, 01 ; baud rate divisor, low byte
-	CONSTANT set_baud_rate_msb, 02 ; baud rate divisor, high byte
-	CONSTANT set_peek_addr_lsb, 03	; program RAM address low bits
-	CONSTANT set_peek_addr_msb, 04  ; program RAM address high bits
-	CONSTANT set_poke_data_low, 05  ; program RAM write data latch lsb
-	CONSTANT set_poke_data_mid, 06  ; program RAM write data latch lsb
-	CONSTANT set_poke_data_high, 07  ; program RAM write data latch msb (triggers write)
-
 ;;; scratchpad (256 bytes)
 ;;; 
 	CONSTANT input_pointer, 00 ; buffer count
@@ -637,6 +616,8 @@ help_msg:
 STRING welcome$, "Monitor V2.2"	
 STRING error$, "Error"	
 
+;	INCLUDE "port_addr_single.psm"
+	INCLUDE "port_addr_multi.psm"
         INCLUDE "uart_interface_routines.psm"
 	INCLUDE "uart_utility.psm"
 	INCLUDE "memory_utility.psm"
diff --git a/picoblaze/psm/my_ROM.vhd b/picoblaze/psm/my_ROM.vhd
index c4ff6f9..1965700 100644
--- a/picoblaze/psm/my_ROM.vhd
+++ b/picoblaze/psm/my_ROM.vhd
@@ -59,9 +59,9 @@ architecture syn of monitor is
     X"00000",
     X"00000",
     X"010A2",
-    X"2D001",
+    X"2D014",
     X"01000",
-    X"2D002",
+    X"2D018",
     X"01A00",
     X"01C00",
     X"20246",
@@ -219,8 +219,8 @@ architecture syn of monitor is
     X"22029",
     X"0B634",
     X"0B735",
-    X"2D702",
-    X"2D601",
+    X"2D718",
+    X"2D614",
     X"22029",
     X"20177",
     X"22029",
@@ -416,7 +416,7 @@ architecture syn of monitor is
     X"21556",
     X"21532",
     X"2152E",
-    X"21531",
+    X"21532",
     X"2150D",
     X"2150A",
     X"21500",
@@ -481,7 +481,7 @@ architecture syn of monitor is
     X"2B031",
     X"2B001",
     X"25000",
-    X"09000",
+    X"09014",
     X"0D004",
     X"361C7",
     X"2D580",
@@ -490,13 +490,13 @@ architecture syn of monitor is
     X"35000",
     X"221CC",
     X"011A7",
-    X"09000",
+    X"09014",
     X"0D008",
     X"361D6",
     X"19101",
     X"31000",
     X"221D0",
-    X"09501",
+    X"09518",
     X"25000",
     X"19530",
     X"3A1E6",
@@ -914,89 +914,6 @@ architecture syn of monitor is
     X"21573",
     X"21573",
     X"21524",
-    X"21577",
-    X"21520",
-    X"21528",
-    X"21561",
-    X"21564",
-    X"21564",
-    X"21572",
-    X"21529",
-    X"21520",
-    X"21528",
-    X"21564",
-    X"21561",
-    X"21574",
-    X"21561",
-    X"21529",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"2152D",
-    X"21520",
-    X"21577",
-    X"21572",
-    X"21569",
-    X"21574",
-    X"21565",
-    X"21520",
-    X"21574",
-    X"2156F",
-    X"21520",
-    X"21565",
-    X"2152D",
-    X"21562",
-    X"21575",
-    X"21573",
-    X"21524",
-    X"21572",
-    X"21520",
-    X"21528",
-    X"21561",
-    X"21564",
-    X"21564",
-    X"21572",
-    X"21529",
-    X"21520",
-    X"2155B",
-    X"21528",
-    X"21563",
-    X"2156F",
-    X"21575",
-    X"2156E",
-    X"21574",
-    X"21529",
-    X"2155D",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"21520",
-    X"2152D",
-    X"21520",
-    X"21572",
-    X"21565",
-    X"21561",
-    X"21564",
-    X"21520",
-    X"21566",
-    X"21572",
-    X"2156F",
-    X"2156D",
-    X"21520",
-    X"21565",
-    X"2152D",
-    X"21562",
-    X"21575",
-    X"21573",
-    X"21524",
     X"21562",
     X"21520",
     X"21520",
@@ -1044,20 +961,20 @@ architecture syn of monitor is
     X"21565",
     X"21572",
     X"21524",
-    X"21563",
-    X"21520",
-    X"21528",
-    X"21564",
-    X"21561",
     X"21574",
-    X"21561",
-    X"21529",
     X"21520",
-    X"21528",
-    X"2156C",
-    X"21565",
-    X"2156E",
-    X"21529",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
+    X"21520",
     X"21520",
     X"21520",
     X"21520",
@@ -1070,26 +987,24 @@ architecture syn of monitor is
     X"21520",
     X"2152D",
     X"21520",
-    X"21577",
+    X"21573",
+    X"21574",
+    X"21561",
     X"21572",
-    X"21569",
     X"21574",
-    X"21565",
     X"21520",
-    X"21543",
-    X"21549",
-    X"21554",
-    X"21549",
-    X"21552",
-    X"2154F",
-    X"21543",
-    X"21520",
-    X"21573",
+    X"21574",
     X"21565",
     X"21572",
+    X"2156D",
     X"21569",
+    X"2156E",
     X"21561",
     X"2156C",
+    X"21520",
+    X"21565",
+    X"2156D",
+    X"21575",
     X"21524",
     X"21576",
     X"21520",
@@ -1306,6 +1221,91 @@ architecture syn of monitor is
     X"00000",
     X"00000",
     X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
+    X"00000",
     X"22508",
     X"22000",
     X"22001",
diff --git a/picoblaze/psm/uart_interface_routines.psm b/picoblaze/psm/uart_interface_routines.psm
index 803d511..79d5c92 100644
--- a/picoblaze/psm/uart_interface_routines.psm
+++ b/picoblaze/psm/uart_interface_routines.psm
@@ -1,95 +1,11 @@
-                   ;
-                   ;------------------------------------------------------------------------------------------
-                   ; Copyright Â© 2011-2012, Xilinx, Inc.
-                   ; This file contains confidential and proprietary information of Xilinx, Inc. and is
-                   ; protected under U.S. and international copyright and other intellectual property laws.
-                   ;------------------------------------------------------------------------------------------
-                   ;
-                   ; Disclaimer:
-                   ; This disclaimer is not a license and does not grant any rights to the materials
-                   ; distributed herewith. Except as otherwise provided in a valid license issued to
-                   ; you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE
-                   ; MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY
-                   ; DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
-                   ; INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT,
-                   ; OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable
-                   ; (whether in contract or tort, including negligence, or under any other theory
-                   ; of liability) for any loss or damage of any kind or nature related to, arising
-                   ; under or in connection with these materials, including for any direct, or any
-                   ; indirect, special, incidental, or consequential loss or damage (including loss
-                   ; of data, profits, goodwill, or any type of loss or damage suffered as a result
-                   ; of any action brought by a third party) even if such damage or loss was
-                   ; reasonably foreseeable or Xilinx had been advised of the possibility of the same.
-                   ;
-                   ; CRITICAL APPLICATIONS
-                   ; Xilinx products are not designed or intended to be fail-safe, or for use in any
-                   ; application requiring fail-safe performance, such as life-support or safety
-                   ; devices or systems, Class III medical devices, nuclear facilities, applications
-                   ; related to the deployment of airbags, or any other applications that could lead
-                   ; to death, personal injury, or severe property or environmental damage
-                   ; (individually and collectively, "Critical Applications"). Customer assumes the
-                   ; sole risk and liability of any use of Xilinx products in Critical Applications,
-                   ; subject only to applicable laws and regulations governing limitations on product
-                   ; liability.
-                   ;
-                   ; THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
-                   ;
-                   ;------------------------------------------------------------------------------------------
-                   ;
-                   ;             _  ______ ____  ____  __  __  __
-                   ;            | |/ / ___|  _ \/ ___||  \/  |/ /_
-                   ;            | ' / |   | |_) \___ \| |\/| | '_ \
-                   ;            | . \ |___|  __/ ___) | |  | | (_) )
-                   ;            |_|\_\____|_|   |____/|_|  |_|\___/
-                   ;
-                   ;
-                   ;                PicoBlaze Reference Design.
-                   ;
-                   ;
-                   ; Ken Chapman - Xilinx Ltd
-                   ;
-                   ; 23rd April 2012 - Initial Release
-                   ; 24th July 2012 - Corrections to comments only
-                   ;
-                   ; This file contains routines used to interface with the UART6 macros provided with KCPSM6
-                   ; and was first supplied with a reference design called 'uart6_605' included in the
-                   ; PicoBlaze package. The routines enable characters to be transmitted to and received
-                   ; from the UART macros as well as perform a reset of the FIFO the buffers.
-                   ;
-                   ;     NOTE - This is not a standalone PSM file. The 'uart_control.psm' file supplied with
-                   ;            the reference design stated above includes this file and calls the routines
-                   ;            contained in this file.
-                   ;
-                   ;                INCLUDE "uart_interface_routines.psm"
-                   ;
-                   ;     Hint - The INCLUDE directive was introduced in KCPSM6 Assembler v2.00.
-                   ;
-                   ;
-                   ; Whilst the reference design stated above was presented for the UART macros connected to
-                   ; the USB/UART interface on the Xilinx ML605 Evaluation Kit this file can be ported to
-                   ; any design for any board simply by setting the appropriate values in the CONSTANT
-                   ; directives described below.
-                   ;
-                   ;
-                   ;------------------------------------------------------------------------------------------
-                   ; Hardware Constants
-                   ;------------------------------------------------------------------------------------------
-                   ;
-                   ; The CONSTANT directives below define the input and output ports assigned to the UART
-                   ; macros that implement a 115,200 baud rate communication with the USB/UART on the board.
-                   ; Additional constants identify the allocation of signals to bits within a port.
-                   ;
-
-; N.B.  port addresses below commented out because they are included
-; in the top level file for consistency
 
                    ;
                    ;
                    ; UART Status
                    ; -----------
                    ;
-;                  CONSTANT UART_status_port, 00             ; Read status
-                   CONSTANT UART_Tx_data_present, 00000001'b ; Tx   data_present - bit0
+;
+;                   CONSTANT UART_Tx_data_present, 00000001'b ; Tx   data_present - bit0
                    CONSTANT UART_Tx_half_full, 00000010'b    ;         half_full - bit1
                    CONSTANT UART_Tx_full, 00000100'b         ;              full - bit2
                    CONSTANT UART_Rx_data_present, 00001000'b ; Rx   data_present - bit3
@@ -109,7 +25,7 @@
                    ; Reset UART buffers (Constant Optimised Port)
                    ; --------------------------------------------
                    ;
-        	   CONSTANT reset_UART_port, 01
+;        	   CONSTANT reset_UART_port, 01
                    CONSTANT UART_tx_reset, 00000001'b        ; uart_tx6 reset - bit0
                    CONSTANT UART_rx_reset, 00000010'b        ; uart_rx6 reset - bit1
                    CONSTANT UART_reset, 00000011'b           ; reset Tx and Rx
diff --git a/picoblaze/src/pico_control_multi_uart.vhd b/picoblaze/src/pico_control_multi_uart.vhd
index e0f6731..9fdbccf 100644
--- a/picoblaze/src/pico_control_multi_uart.vhd
+++ b/picoblaze/src/pico_control_multi_uart.vhd
@@ -105,9 +105,12 @@ architecture arch of pico_control_multi_uart is
       set_baud_rate : in  std_logic_vector(15 downto 0);
       data_in       : in  std_logic_vector(7 downto 0);
       data_out      : out std_logic_vector(7 downto 0);
+      serial_out    : out std_logic;
+      serial_in     : in  std_logic;
       rd, wr        : in  std_logic;
       status_out    : out std_logic_vector(7 downto 0));
   end component uart_bus;
+
 --
 --
 -------------------------------------------------------------------------------------------
@@ -238,6 +241,8 @@ begin
         set_baud_rate => baud_rate_hi(i) & baud_rate_lo(i),
         data_in       => out_port,
         data_out      => uart_data_out(i),
+        serial_in     => RX(i),
+        serial_out    => TX(i),
         rd            => uart_rd(i),
         wr            => uart_wr(i),
         status_out    => uart_status(i));
@@ -299,7 +304,7 @@ begin
         when "1" & X"5" => in_port <= uart_status(1);
         when "1" & X"6" => in_port <= uart_status(2);
         when "1" & X"7" => in_port <= uart_status(3);
-                           
+
         -- data at 18..1b
         when "1" & X"8" => in_port <= uart_data_out(0);
                            uart_rd(0) <= '1';
@@ -338,10 +343,6 @@ begin
         -- Write to UART at port addresses 01 hex
         -- See below this clocked process for the combinatorial decode required.
 
-        -- Write to 'set_baud_rate' at port addresses 01, 02 hex     
-        -- This value is set by KCPSM6 to define the BAUD rate of the UART. 
-        -- See the 'UART baud rate' section for details.
-
         case port_id(4 downto 0) is
 
           -- addresses 0-2 currently unused
@@ -401,21 +402,23 @@ begin
   end process output_ports;
 
 
+  
+
   -- See *** above for definition of 'pipe_port
 
   -- generate UART data write strobes at address 0x80, 0x81...
   -- certainly there is a better way to do this...
   uart_wr(0) <= '1' when (write_strobe = '1') and (pipe_port(7) = '1')
-                and (pipe_port(1) = '0') and (pipe_port(0) = '0');
+                and (pipe_port(1) = '0') and (pipe_port(0) = '0') else '0';
 
   uart_wr(1) <= '1' when (write_strobe = '1') and (pipe_port(7) = '1')
-                and (pipe_port(1) = '0') and (pipe_port(0) = '1');
+                and (pipe_port(1) = '0') and (pipe_port(0) = '1') else '0';
 
   uart_wr(2) <= '1' when (write_strobe = '1') and (pipe_port(7) = '1')
-                and (pipe_port(1) = '1') and (pipe_port(0) = '0');
+                and (pipe_port(1) = '1') and (pipe_port(0) = '0') else '0';
 
   uart_wr(3) <= '1' when (write_strobe = '1') and (pipe_port(7) = '1')
-                and (pipe_port(1) = '1') and (pipe_port(0) = '1');
+                and (pipe_port(1) = '1') and (pipe_port(0) = '1') else '0';
 
   --
   -----------------------------------------------------------------------------------------
diff --git a/picoblaze/src/uart_bus.vhd b/picoblaze/src/uart_bus.vhd
index b18e7fe..0ef562c 100644
--- a/picoblaze/src/uart_bus.vhd
+++ b/picoblaze/src/uart_bus.vhd
@@ -1,6 +1,9 @@
 --
 -- uart_bus.vhd - bidirectional UART package with baud rate generator
 --
+library IEEE;
+use IEEE.std_logic_1164.all;
+use IEEE.numeric_std.all;
 
 entity uart_bus is
 
@@ -10,6 +13,8 @@ entity uart_bus is
     set_baud_rate : in  std_logic_vector(15 downto 0);
     data_in       : in  std_logic_vector(7 downto 0);
     data_out      : out std_logic_vector(7 downto 0);
+    serial_out    : out std_logic;
+    serial_in     : in  std_logic;
     rd, wr        : in  std_logic;
     status_out    : out std_logic_vector(7 downto 0));
 
@@ -86,10 +91,10 @@ begin  -- architecture arch
       en_16_x_baud        => en_16_x_baud,
       serial_out          => serial_out,
       buffer_write        => wr,
-      buffer_data_present => buffer_data_present,
-      buffer_half_full    => buffer_half_full,
-      buffer_full         => buffer_full,
-      buffer_reset        => buffer_reset,
+      buffer_data_present => uart_tx_data_present,
+      buffer_half_full    => uart_tx_half_full,
+      buffer_full         => uart_tx_full,
+      buffer_reset        => reset,
       clk                 => clk);
 
   uart_rx6_1 : entity work.uart_rx6
@@ -98,10 +103,10 @@ begin  -- architecture arch
       en_16_x_baud        => en_16_x_baud,
       data_out            => data_out,
       buffer_read         => rd,
-      buffer_data_present => buffer_data_present,
-      buffer_half_full    => buffer_half_full,
-      buffer_full         => buffer_full,
-      buffer_reset        => buffer_reset,
+      buffer_data_present => uart_rx_data_present,
+      buffer_half_full    => uart_rx_half_full,
+      buffer_full         => uart_rx_full,
+      buffer_reset        => reset,
       clk                 => clk);
 
   --
diff --git a/terminal/src/top_terminal_cmod.vhd b/terminal/src/top_terminal_cmod.vhd
index 836c3d3..ada36ca 100644
--- a/terminal/src/top_terminal_cmod.vhd
+++ b/terminal/src/top_terminal_cmod.vhd
@@ -63,7 +63,7 @@ architecture arch of top_terminal_cmod is
 
   component clk_wiz_1 is
     port (
-      clk_in   : in  std_logic;
+      clk_in  : in  std_logic;
       clk2500 : out std_logic
       );
   end component clk_wiz_1;
@@ -127,6 +127,9 @@ architecture arch of top_terminal_cmod is
 
   signal s_counter : unsigned(23 downto 0);
 
+  signal s_serial_in  : std_logic_vector(1 downto 0);
+  signal s_serial_out : std_logic_vector(1 downto 0);
+
 begin  -- architecture arch
 
   reset <= '0';                         -- we don't need no steenkin reset!
@@ -156,7 +159,7 @@ begin  -- architecture arch
 
   clk_wiz_1_1 : clk_wiz_1
     port map (
-      clk_in   => clk,
+      clk_in  => clk,
       clk2500 => pclk);
 
 --  clk_vga_1 : clk_vga
@@ -171,8 +174,8 @@ begin  -- architecture arch
     port map (
       clk      => pclk,
       reset    => reset,
-      RX       => RsRx & uart_txd,
-      TX       => RsTx & uart_rxd,
+      RX       => s_serial_in,
+      TX       => s_serial_out,
       control  => s_control,
       control2 => s_control2,
       status   => s_status,
@@ -220,6 +223,11 @@ begin  -- architecture arch
       addr => FONT_A,
       dout => FONT_D);
 
+  s_serial_in <= RsRx & uart_txd;
+
+  RsTx <= s_serial_out(1);
+  uart_rxd <= s_serial_out(0);
+
   s_vga_addr <= std_logic_vector(to_unsigned(TEXT_A_ROW, 6))
                 & std_logic_vector(to_unsigned(TEXT_A_COL, 7));
 
diff --git a/terminal/xdc/Cmod-A7-Master.xdc b/terminal/xdc/Cmod-A7-Master.xdc
index ac94dbc..d5e04e5 100644
--- a/terminal/xdc/Cmod-A7-Master.xdc
+++ b/terminal/xdc/Cmod-A7-Master.xdc
@@ -19,8 +19,8 @@ set_property -dict { PACKAGE_PIN L17   IOSTANDARD LVCMOS33 } [get_ports { clk }]
 # create_clock -add -name sys_clk_pin -period 84.0 -waveform {0 42.0} [get_ports {clk}];
 
 # Connect to input port when clock capable pin is selected for input
-create_clock -period 83.333 [get_ports clk_in]
-set_input_jitter [get_clocks -of_objects [get_ports clk_in]] 0.83333
+create_clock -period 83.333 [get_ports clk]
+set_input_jitter [get_clocks -of_objects [get_ports clk]] 0.83333
 
 ## # try to get it to ignore the clock domain crossing
 ## set_false_path -from [get_clocks clk2500] -to [get_clocks clk3728]
INFO: [Hog:Msg-0] Copying bit file /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod.bit into /home/hazen/work/vga_terminal/bin/terminal_cmod-v0.0.1-24-g1f3954d-dirty/terminal_cmod-v0.0.1-24-g1f3954d-dirty.bit...
INFO: [Hog:Msg-0] No bin file found: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod.bin, that is not a problem
INFO: [Hog:Msg-0] No ltx file found: /home/hazen/work/vga_terminal/Projects/terminal_cmod/terminal_cmod.runs/impl_1/top_terminal_cmod.ltx, that is not a problem
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 26 18:05:02 2021...
[Sun Dec 26 18:05:03 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2367.035 ; gain = 0.000 ; free physical = 2451 ; free virtual = 49904
INFO: [Hog:Msg-0] Run: impl_1 progress: 100%, status : write_bitstream Complete!
*** Timing summary (again) ***
WNS: 26.368887
TNS: 0.000000
WHS: 0.032284
THS: 0.000000
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/hazen/work/vga_terminal/Hog clean.
CRITICAL WARNING: [Hog:GetRepoVersions-0] Git working directory /home/hazen/work/vga_terminal/Top/terminal_cmod not clean, commit hash, and version will be set to 0.
INFO: [Hog:GetVerFromSHA-0] No tag contains 2586DEB, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains 1F3954D, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetVerFromSHA-0] No tag contains A862F14, will use most recent tag v0.0.1. As this is an official tag, patch will be incremented to 2.
INFO: [Hog:GetRepoVersions-0] This project does not use IPbus XMLs
INFO: [Hog:Msg-0] Git describe set to v0.0.1-24-g1f3954d-dirty
INFO: [Hog:Msg-0] All done.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 26 18:05:03 2021...
