# This is the template file for creating symbols with tragesym						
# every line starting with '#' is a comment line.						
# save it as text file with tab separated cells and start tragesym						
						
[options]						
# wordswap swaps labels if the pin is on the right side an looks like this:						
#   "PB1 (CLK)". That's useful for micro controller port labels						
# rotate_labels rotates the pintext of top and bottom pins						
#   this is useful for large symbols like FPGAs with more than 100 pins						
# sort_labels will sort the pins by it's labels						
#   useful for address ports, busses, ...						
wordswap	yes					
rotate_labels	yes					
sort_labels	no					
generate_pinseq	yes					
sym_width	4800					
pinwidthvertical	300					
pinwidthhorizontal	300					
						
[geda_attr]						
# name will be printed in the top of the symbol						
# if you have a device with slots, you'll have to use slot= and slotdef=						
# use comment= if there are special information you want to add						
version	20150204 1					
name	TMS320F27075PZP					
device	TMS320F27075PZP					
refdes	U?					
footprint	TQFP-100					
description	Piccolo Microcontroller					
documentation	http://www.ti.com/product/TMS320F27075/					
author	AutoTron					
numslots	0					
dist-license	GPL3					
use-license	unlimited					
#slot	1					
#slotdef	1:					
#slotdef	2:					
#slotdef	3:					
#slotdef	4:					
#comment						
#comment						
#comment						
						
[pins]						
# tabseparated list of pin descriptions						
#						
# pinnr is the physical number of the pin						
# seq is the pinseq= attribute, leave it blank if it doesn't matter						
# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)						
# style can be (line,dot,clk,dotclk,spacer,none). none if only want to add a net						
# posit. can be (l,r,t,b) or empty for nets.						
# net specifies the name of the net. Vcc or GND for example.						
# label represents the pinlabel.						
#	negation lines can be added with "\_" example: \_enable\_ 					
#	if you want to write a "\" use "\\" as escape sequence					
#						
#pin number	seq	type	style	posit.	net	label
65	65	pwr	line	l		VDDOSC
70	70	pwr	line	l		VDDOSC
			spacer	l		
48	48	in	line	l		\_TRST\_
46	46	in	line	l		TDI
47	47	out	line	l		TDO
49	49	in	line	l		TMS
50	50	in	line	l		TCK
			spacer	l		
			spacer	l		
66	66	out	line	l		X2
68	68	in	line	l		X1
			spacer	l		
			spacer	l		
			spacer	l		
			spacer	l		
67	67	pwr	line	l		VSSOSC
			spacer	l		
42	42	pas	line	l		FLT1
43	43	pas	line	l		FLT2
			spacer	l		
			spacer	l		
69	69	in	line	l		\_XRS\_
			spacer	l		
17	17	pwr	line	l		VSSA
34	34	pwr	line	l		VSSA
35	35	pwr	line	l		VSSA
			spacer	l		
101	101	pwr	line	l		VSS
18	18	pwr	line	r		VDDA
38	38	pwr	line	r		VDDA
			spacer	r		
16	16	pwr	line	r		VDD
39	39	pwr	line	r		VDD
45	45	pwr	line	r		VDD
63	63	pwr	line	r		VDD
71	71	pwr	line	r		VDD
78	78	pwr	line	r		VDD
84	84	pwr	line	r		VDD
89	89	pwr	line	r		VDD
95	95	pwr	line	r		VDD
			spacer	r		
2	2	pwr	line	r		VDDIO
10	10	pwr	line	r		VDDIO
15	15	pwr	line	r		VDDIO
40	40	pwr	line	r		VDDIO
44	44	pwr	line	r		VDDIO
55	55	pwr	line	r		VDDIO
62	62	pwr	line	r		VDDIO
72	72	pwr	line	r		VDDIO
79	79	pwr	line	r		VDDIO
83	83	pwr	line	r		VDDIO
90	90	pwr	line	r		VDDIO
94	94	pwr	line	r		VDDIO
			spacer	r		
64	64	in	line	r		VREGENZ
41	41	pwr	line	r		VDD3VFL
			spacer	r		
19	19	in	line	r		VREFHIA
37	37	in	line	r		VREFHIB
			spacer	r		
34		in	line	r		VREFLOB
