#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Nov 21 23:29:28 2022
# Process ID: 13024
# Current directory: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2944 E:\USTC\2nd year-1st sem\Digital circuit Experiment\Ex7\STEP3\STEP3.xpr
# Log file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/vivado.log
# Journal file: E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new
file mkdir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new}
close [ open {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v} w ]
add_files {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sources_1/new/TEST.v}}
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new
file mkdir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new}
close [ open {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/test¡®.v} w ]
add_files -fileset sim_1 {{E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.srcs/sim_1/new/test¡®.v}}
ERROR: [Vivado 12-106] *** Exception: org.leadpony.justify.api.JsonValidatingException: [35,129][/verilogProjectInfo/verilogSequences/0/verilogFiles/1/fileInfo/uri] The value must be a valid URI reference. (See E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/vivado_pid13024.debug)
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
ERROR: [Vivado 12-106] *** Exception: org.leadpony.justify.api.JsonValidatingException: [35,129][/verilogProjectInfo/verilogSequences/0/verilogFiles/1/fileInfo/uri] The value must be a valid URI reference. (See E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/vivado_pid13024.debug)
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.

    while executing
"rdi::set_property sim_mode behavioral sim_1"
    invoked from within
"set_property sim_mode "behavioral" $fs_obj"
    (procedure "xcs_set_simulation_flow" line 24)
    invoked from within
"xcs_set_simulation_flow $a_sim_vars(s_simset) $a_sim_vars(s_mode) $a_sim_vars(s_type) a_sim_vars(s_flow_dir_key) a_sim_vars(s_simulation_flow)"
    (procedure "usf_xsim_setup_simulation" line 37)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 19)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir {E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP3/STEP3.sim/sim_1/b..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 23:34:58 2022...
