Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot quick_page_tb_behav xil_defaultlib.quick_page_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(LINE_S=4,MEM_D=32,B...
Compiling module xil_defaultlib.switch_node(PIPELINE=0)
Compiling module xil_defaultlib.switch_ustage(PIPELINE=0,INPUTS=...
Compiling module xil_defaultlib.switch_ustage(PIPELINE=0,STAGE_N...
Compiling module xil_defaultlib.switch_ustage(PIPELINE=0,STAGE_N...
Compiling module xil_defaultlib.switch_up(INPUTS=8,NODES=4,DATA_...
Compiling module xil_defaultlib.switch_dstage(PIPELINE=0,INPUTS=...
Compiling module xil_defaultlib.switch_dstage(PIPELINE=0,STAGE_N...
Compiling module xil_defaultlib.switch_dstage(PIPELINE=0,STAGE_N...
Compiling module xil_defaultlib.switch_down(INPUTS=8,NODES=4,DAT...
Compiling module xil_defaultlib.pointer_translator(BLOCK_D=8,BLO...
Compiling module xil_defaultlib.scb_file(CHANS=1,BLOCK_D=8,BLOCK...
Compiling module xil_defaultlib.rscb_gen_node(STAGE=0,MAP_W=1,DA...
Compiling module xil_defaultlib.rscb_gen_stage(REG_STAGE=1,BITMA...
Compiling module xil_defaultlib.rscb_gen_node(STAGE=1,MAP_W=2,DA...
Compiling module xil_defaultlib.rscb_gen_stage(REG_STAGE=1,BITMA...
Compiling module xil_defaultlib.rscb_gen_node(STAGE=2,MAP_W=4,DA...
Compiling module xil_defaultlib.rscb_gen_stage(REG_STAGE=1,BITMA...
Compiling module xil_defaultlib.rscb_gen_tree(REG_STAGE=1,BITMAP...
Compiling module xil_defaultlib.pscb_gen_node
Compiling module xil_defaultlib.pscb_gen_stage(REG_STAGE=1,INPUT...
Compiling module xil_defaultlib.pscb_gen_stage(REG_STAGE=1,STAGE...
Compiling module xil_defaultlib.pscb_gen_stage(REG_STAGE=1,STAGE...
Compiling module xil_defaultlib.pscb_gen_tree(REG_STAGE=1,INPUTS...
Compiling module xil_defaultlib.compressor(BITMAP=8,NODES=4,STAG...
Compiling module xil_defaultlib.switch_node(PIPELINE=0,DATA_W=3)
Compiling module xil_defaultlib.switch_dstage(PIPELINE=0,INPUTS=...
Compiling module xil_defaultlib.switch_dstage(PIPELINE=0,STAGE_N...
Compiling module xil_defaultlib.switch_dstage(PIPELINE=0,STAGE_N...
Compiling module xil_defaultlib.switch_down(INPUTS=8,NODES=4,DAT...
Compiling module xil_defaultlib.switch_ustage(PIPELINE=0,INPUTS=...
Compiling module xil_defaultlib.switch_ustage(PIPELINE=0,STAGE_N...
Compiling module xil_defaultlib.switch_ustage(PIPELINE=0,STAGE_N...
Compiling module xil_defaultlib.switch_up(INPUTS=8,NODES=4,DATA_...
Compiling module xil_defaultlib.address_translator(LSUS=4,BLOCK_...
Compiling module xil_defaultlib.quick_page(LSUS=4,LINE_S=4,MEM_D...
Compiling module xil_defaultlib.quick_page_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot quick_page_tb_behav
