# VSD FPGA & IP Design Workshop
## Progress Log
* [Task 1: Environment Setup](Task%201)
