
---------- Begin Simulation Statistics ----------
final_tick                               18206790506145                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166301                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498824                       # Number of bytes of host memory used
host_op_rate                                   303628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6010.55                       # Real time elapsed on the host
host_tick_rate                               10061665                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999558723                       # Number of instructions simulated
sim_ops                                    1824969542                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060476                       # Number of seconds simulated
sim_ticks                                 60476134662                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         12                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          285                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1776310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3441345                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24527                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu0.num_fp_insts                           14                       # number of float instructions
system.cpu0.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1772143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24627                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3433820                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24627                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu1.num_fp_insts                           14                       # number of float instructions
system.cpu1.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1780202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3450061                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22163                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          414                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1789364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21932                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3467075                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21932                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu3.num_int_insts                          12                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4723983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9466388                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       885956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1848009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193080818                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110329630                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249844148                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456160132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.726893                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.726893                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309299284                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225676038                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 560357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619552                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34837816                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.702213                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107673596                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30537151                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       25562374                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77021460                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32702013                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    499962619                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77136445                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038252                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490748927                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        170687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      7411124                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724620                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      7636010                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10879                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       392917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536394869                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487352009                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600163                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321924243                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.683509                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489238162                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419782478                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182801954                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.375718                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.375718                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1570978      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222821409     45.22%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11429      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68808359     13.96%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242139      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714946      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841728      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652193      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18088952      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720746      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062081      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016276      0.21%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033517      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987240      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60545527     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22669659      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492787179                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272108548                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541746086                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266604448                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294628523                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4769453                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009679                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1328792     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94090      1.97%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        190148      3.99%     33.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26721      0.56%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89383      1.87%     36.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            2      0.00%     36.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141113      2.96%     39.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14577      0.31%     39.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        95891      2.01%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1006      0.02%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        399062      8.37%     49.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650576     13.64%     63.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1106284     23.20%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       631808     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223877106                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    629897816                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220747561                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249147244                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499835297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492787179                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127322                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43802487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250465                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36354501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    181049626                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.721835                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.018043                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     82358586     45.49%     45.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8720414      4.82%     50.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9887274      5.46%     55.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11288430      6.23%     62.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11551475      6.38%     68.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12359276      6.83%     75.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11932025      6.59%     81.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12784671      7.06%     88.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20167475     11.14%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    181049626                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.713437                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3506944                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3331626                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77021460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32702013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194562560                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               181609983                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193061137                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110313076                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249815363                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456113922                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.726977                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.726977                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309291659                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225663809                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 600330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619620                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34835023                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.702041                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107663529                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30528149                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       25384252                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77022777                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2122                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32696869                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    499942951                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77135380                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2040058                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490717639                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168838                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      7032836                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724630                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      7253326                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10861                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392789                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536429633                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487319769                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600156                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321941653                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.683331                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489206037                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419746248                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182793386                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.375560                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.375560                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1571126      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222806775     45.22%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11411      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68801176     13.96%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242536      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715468      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841249      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652237      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089351      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720703      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062532      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016371      0.21%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036651      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988589      1.62%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60541739     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22659783      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492757697                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272090274                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541708101                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266582797                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294617328                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4770995                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009682                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1329528     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94366      1.98%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        193699      4.06%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26839      0.56%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89692      1.88%     36.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            3      0.00%     36.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140080      2.94%     39.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14346      0.30%     39.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        93155      1.95%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1005      0.02%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399846      8.38%     49.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       649048     13.60%     63.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1105548     23.17%     86.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       633840     13.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223867292                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    629838894                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220736972                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249165208                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499815652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492757697                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43828990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250953                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114435                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36402364                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    181009653                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.722273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.018573                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82353641     45.50%     45.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8712112      4.81%     50.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9874050      5.45%     55.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11268135      6.23%     61.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11545958      6.38%     68.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12368368      6.83%     75.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11929295      6.59%     81.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12773114      7.06%     88.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20184980     11.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    181009653                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.713274                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3508941                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3376476                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77022777                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32696869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194548273                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               181609983                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193118116                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110362782                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249899162                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456256732                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.726733                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.726733                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309316693                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225711145                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 561595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619532                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34844492                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.702711                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107704102                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30554964                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       25322376                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77031311                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32719655                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500043307                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77149138                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2038660                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    490839319                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        169003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      7492595                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        724415                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      7714152                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10630                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       226502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393030                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536507272                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487441379                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600148                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        321983743                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.684001                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489327725                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       419885946                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182831936                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.376021                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.376021                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570938      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222857827     45.22%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11432      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68832286     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242078      1.88%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5715004      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841488      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652193      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088919      3.67%     71.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720824      1.16%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062206      5.49%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016296      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032556      3.46%     81.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986395      1.62%     83.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60559219     12.29%     95.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22688318      4.60%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     492877979                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272165854                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    541859180                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266657924                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294672535                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4771609                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009681                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1329279     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94219      1.97%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        192562      4.04%     33.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26679      0.56%     34.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89307      1.87%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            3      0.00%     36.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140022      2.93%     39.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14367      0.30%     39.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        94726      1.99%     41.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1006      0.02%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399380      8.37%     49.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650299     13.63%     63.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1107110     23.20%     86.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       632650     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223912796                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    629967413                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220783455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249167619                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         499915991                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        492877979                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43786432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250638                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36321283                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    181048388                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.722355                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.018340                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82354241     45.49%     45.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8718689      4.82%     50.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9873103      5.45%     55.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11287754      6.23%     61.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11558865      6.38%     68.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12371210      6.83%     75.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11921649      6.58%     81.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12774598      7.06%     88.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20188279     11.15%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    181048388                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.713937                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3513713                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3294468                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77031311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32719655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194604938                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               181609983                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193184588                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110426139                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456438660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.726440                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.726440                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309351765                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225792167                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 514304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619283                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34857392                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.703842                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107772616                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30590489                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       25124823                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77065020                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13993                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32760237                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500262836                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77182127                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041539                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491044638                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        170590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      7856341                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724168                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      8081798                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10706                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       225985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536672648                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487644057                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600145                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322081599                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.685117                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489530075                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       420115617                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182904982                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.376576                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.376576                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570327      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222940216     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11476      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68887865     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242190      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715385      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23841017      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652218      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089278      3.67%     71.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720652      1.16%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062648      5.49%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016410      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036065      3.45%     81.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988083      1.62%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60589467     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22722888      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     493086185                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272290307                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    542104258                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266773286                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294805663                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4772251                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009678                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1330834     27.89%     27.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94483      1.98%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        192123      4.03%     33.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26908      0.56%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89370      1.87%     36.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            2      0.00%     36.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       139944      2.93%     39.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        13733      0.29%     39.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        95804      2.01%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1014      0.02%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400200      8.39%     49.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       644969     13.51%     63.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1108315     23.22%     86.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       634552     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223997802                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    630187129                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220870771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249291780                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500135515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        493086185                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43824154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251095                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36384587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    181095679                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.722794                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.018383                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     82362550     45.48%     45.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8721831      4.82%     50.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9870526      5.45%     55.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11293525      6.24%     61.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11568764      6.39%     68.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12375078      6.83%     75.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11926133      6.59%     81.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12782693      7.06%     88.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20194579     11.15%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    181095679                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.715083                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3514754                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3316056                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77065020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32760237                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194700323                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               181609983                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12055                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93347380                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93347380                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94141632                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94141632                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3361924                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3361926                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3498371                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3498373                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 162202517014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 162202517014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 162202517014                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 162202517014                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96709304                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96709306                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97640003                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97640005                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034763                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034763                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035829                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035829                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 48246.931523                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48246.902821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 46365.155958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46365.129451                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6945                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2827956                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1556                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6949                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.463368                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   406.958699                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1633232                       # number of writebacks
system.cpu0.dcache.writebacks::total          1633232                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1712138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1712138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1712138                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1712138                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1649786                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1649786                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1744601                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1744601                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  61240567693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  61240567693                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  65324610895                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  65324610895                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017059                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017059                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017868                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017868                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 37120.309963                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37120.309963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 37443.868767                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37443.868767                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1633232                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67836289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67836289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2673252                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2673254                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 145062025101                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 145062025101                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70509541                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70509543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037913                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037913                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 54264.253838                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54264.213240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1706580                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1706580                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       966672                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       966672                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  44614271070                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44614271070                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 46152.439576                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46152.439576                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25511091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25511091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       688672                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       688672                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  17140491913                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17140491913                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26199763                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26199763                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026285                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026285                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 24889.195311                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24889.195311                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5558                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       683114                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       683114                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  16626296623                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16626296623                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 24338.978008                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24338.978008                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794252                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794252                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136447                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136447                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930699                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930699                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146607                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146607                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94815                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94815                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   4084043202                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   4084043202                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101875                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101875                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 43073.809018                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 43073.809018                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.860471                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95921876                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1633744                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.712917                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000991                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.859480                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999726                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782753784                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782753784                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36769751                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36769767                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           16                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36769751                       # number of overall hits
system.cpu0.icache.overall_hits::total       36769767                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34958                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34960                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34958                       # number of overall misses
system.cpu0.icache.overall_misses::total        34960                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    637011018                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    637011018                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    637011018                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    637011018                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36804709                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36804727                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36804709                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36804727                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 18222.181418                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18221.138959                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 18222.181418                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18221.138959                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30765                       # number of writebacks
system.cpu0.icache.writebacks::total            30765                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3683                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3683                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3683                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31275                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31275                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31275                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31275                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    562001769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    562001769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    562001769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    562001769                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17969.680863                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17969.680863                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17969.680863                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17969.680863                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30765                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           16                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36769751                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36769767                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34958                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34960                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    637011018                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    637011018                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36804709                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36804727                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 18222.181418                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18221.138959                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3683                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31275                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31275                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    562001769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    562001769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17969.680863                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17969.680863                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.609807                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36801044                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31277                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1176.616811                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.019851                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.589956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000039                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993340                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993379                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294469093                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294469093                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1092761                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2057435                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       813023                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112264                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112264                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        572261                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       572260                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1092761                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93319                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5125249                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5218568                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3970688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209086464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213057152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1206461                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77213504                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2983760                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008316                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090810                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2958948     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24812      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2983760                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2254203163                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31403417                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1669540974                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12945                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       466965                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         479910                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12945                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       466965                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        479910                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18330                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1166778                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1185112                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18330                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1166778                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1185112                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    488610565                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  61801391066                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  62290001631                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    488610565                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  61801391066                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  62290001631                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31275                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1633743                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1665022                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31275                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1633743                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1665022                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.586091                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714175                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.711770                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.586091                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714175                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.711770                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 26656.331969                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 52967.566295                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 52560.434483                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 26656.331969                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 52967.566295                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 52560.434483                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1206461                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1206461                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18330                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1166778                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1185108                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18330                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1166778                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1185108                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    482506675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  61412854325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  61895361000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    482506675                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  61412854325                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  61895361000                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.586091                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714175                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.711767                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.586091                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714175                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.711767                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 26323.331969                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 52634.566580                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 52227.612167                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 26323.331969                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52634.566580                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52227.612167                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1206461                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1104781                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1104781                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1104781                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1104781                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       558898                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       558898                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       558898                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       558898                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112244                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112244                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112264                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112264                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       360639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       360639                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18031.950000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18031.950000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69797                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69797                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       502464                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       502464                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  15454690171                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  15454690171                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       572261                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       572261                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878033                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878033                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 30757.805875                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 30757.805875                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       502464                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       502464                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  15287369992                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  15287369992                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878033                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878033                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 30424.806537                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 30424.806537                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12945                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397168                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410113                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18330                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       664314                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       682648                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    488610565                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  46346700895                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  46835311460                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31275                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1061482                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1092761                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.586091                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.625836                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.624700                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 26656.331969                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 69766.256462                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 68608.289279                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18330                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       664314                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       682644                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    482506675                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  46125484333                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  46607991008                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.586091                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.625836                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624697                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 26323.331969                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 69433.256462                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68275.691294                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2430.869296                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3440946                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1209197                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.845645                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    33.346405                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005865                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.005867                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   363.225467                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2034.285692                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008141                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.088678                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.496652                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.593474                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2736                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1624                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56265165                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56265165                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  60476124662                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30839.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30839.numOps                      0                       # Number of Ops committed
system.cpu0.thread30839.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93346719                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93346719                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94141188                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94141188                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3351004                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3351006                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3487174                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3487176                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 163912321162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 163912321162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 163912321162                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 163912321162                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96697723                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96697725                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97628362                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97628364                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034654                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034654                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035719                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035719                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 48914.391377                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48914.362183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 47004.342531                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47004.315573                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7167                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2921169                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1582                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6941                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.530341                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   420.857081                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1629849                       # number of writebacks
system.cpu1.dcache.writebacks::total          1629849                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1705389                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1705389                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1705389                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1705389                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1645615                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1645615                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1740433                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1740433                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  60505731595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60505731595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  64693004797                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  64693004797                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017018                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017018                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017827                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017827                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 36767.853717                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 36767.853717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 37170.637880                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37170.637880                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1629849                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67844446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67844446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2663664                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2663666                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 146498674680                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 146498674680                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70508110                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70508112                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037778                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037778                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 54998.931802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54998.890507                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1699805                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1699805                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       963859                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       963859                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  43602987366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43602987366                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013670                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 45237.931446                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45237.931446                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25502273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25502273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       687340                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       687340                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  17413646482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17413646482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26189613                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26189613                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 25334.836445                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25334.836445                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5584                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5584                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       681756                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       681756                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  16902744229                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16902744229                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026032                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026032                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 24792.952653                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24792.952653                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794469                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794469                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       136170                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       136170                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930639                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930639                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.146319                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.146319                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94818                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94818                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   4187273202                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   4187273202                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101885                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101885                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 44161.163513                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 44161.163513                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.860849                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95917124                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1630361                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.831832                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000990                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.859859                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999726                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999728                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782657273                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782657273                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           16                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36766181                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36766197                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           16                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36766181                       # number of overall hits
system.cpu1.icache.overall_hits::total       36766197                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34351                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34353                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34351                       # number of overall misses
system.cpu1.icache.overall_misses::total        34353                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    643152204                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    643152204                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    643152204                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    643152204                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36800532                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36800550                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36800532                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36800550                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.111111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.111111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 18722.954324                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18721.864291                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 18722.954324                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18721.864291                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30783                       # number of writebacks
system.cpu1.icache.writebacks::total            30783                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3058                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3058                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3058                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3058                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31293                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31293                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    577808280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    577808280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    577808280                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    577808280                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 18464.457866                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18464.457866                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 18464.457866                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18464.457866                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30783                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           16                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36766181                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36766197                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34351                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34353                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    643152204                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    643152204                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36800532                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36800550                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 18722.954324                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18721.864291                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3058                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3058                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    577808280                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    577808280                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 18464.457866                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18464.457866                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.612228                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36797492                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31295                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1175.826554                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.019857                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.592371                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000039                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993344                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993383                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294435695                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294435695                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1089968                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2051456                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       812529                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       111496                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       111496                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        571689                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       571688                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1089972                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93373                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5113568                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5206941                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3972992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    208653440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           212626432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1203353                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77014592                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2976526                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008421                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091380                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2951460     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25066      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2976526                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2249449608                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31422727                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1665903953                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13719                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       465974                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479693                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13719                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       465974                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479693                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17574                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1164390                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1181968                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17574                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1164390                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1181968                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    501127370                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  61180804276                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  61681931646                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    501127370                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  61180804276                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  61681931646                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31293                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1630364                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1661661                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31293                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1630364                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1661661                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561595                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714190                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.711317                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561595                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714190                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.711317                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 28515.270855                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 52543.223727                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 52185.788148                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 28515.270855                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 52543.223727                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 52185.788148                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1203353                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1203353                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17574                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1164390                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1181964                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17574                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1164390                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1181964                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    495275228                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  60793064071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  61288339299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    495275228                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  60793064071                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  61288339299                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561595                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714190                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.711315                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561595                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714190                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.711315                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 28182.270855                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 52210.225157                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 51852.966164                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 28182.270855                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 52210.225157                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 51852.966164                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1203353                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1102317                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1102317                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1102317                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1102317                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       557859                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       557859                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       557859                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       557859                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       111493                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       111493                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        55278                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        55278                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       111496                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       111496                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18426                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18426                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        54279                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        54279                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        18093                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18093                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69502                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69502                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       502187                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       502187                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  15735799781                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  15735799781                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       571689                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       571689                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878427                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878427                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 31334.542274                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 31334.542274                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       502187                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       502187                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  15568571843                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  15568571843                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878427                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878427                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 31001.542937                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 31001.542937                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13719                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396472                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410191                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17574                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       662203                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       679781                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    501127370                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  45445004495                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  45946131865                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31293                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1058675                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1089972                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561595                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.625502                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.623668                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 28515.270855                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 68626.998813                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 67589.608808                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17574                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       662203                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       679777                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    495275228                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  45224492228                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  45719767456                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561595                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.625502                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.623665                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 28182.270855                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 68294.000825                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67257.008484                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2406.138628                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3433328                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1205984                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.846910                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    33.028171                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005860                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.005866                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   348.454035                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2024.644696                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008064                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.085072                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.494298                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.587436                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1134                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          788                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56139584                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56139584                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  60476124662                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32310.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32310.numOps                      0                       # Number of Ops committed
system.cpu1.thread32310.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93377195                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93377195                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94171240                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94171240                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3365418                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3365420                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3502068                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3502070                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 161844763438                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 161844763438                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 161844763438                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 161844763438                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96742613                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96742615                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97673308                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97673310                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034787                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034787                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035855                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035855                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 48090.538363                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48090.509784                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 46214.055078                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46214.028685                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6706                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2790723                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1481                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7170                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.528022                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   389.222176                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1638025                       # number of writebacks
system.cpu2.dcache.writebacks::total          1638025                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1711662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1711662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1711662                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1711662                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1653756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1653756                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1748563                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1748563                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  61770331378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  61770331378                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  65845124839                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  65845124839                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017094                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017094                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017902                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017902                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 37351.538787                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37351.538787                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 37656.707158                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37656.707158                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1638025                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67848049                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67848049                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2676001                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2676003                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 144409147299                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 144409147299                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70524050                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70524052                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.037945                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037945                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 53964.534131                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53964.493799                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1706136                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1706136                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       969865                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       969865                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  44837256528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  44837256528                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013752                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 46230.409931                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46230.409931                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25529146                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25529146                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       689417                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       689417                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  17435616139                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  17435616139                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26218563                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26218563                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026295                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026295                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 25290.377433                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25290.377433                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5526                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5526                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       683891                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       683891                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16933074850                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16933074850                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026084                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026084                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 24759.903040                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24759.903040                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       794045                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       794045                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       136650                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       136650                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930695                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930695                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.146826                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.146826                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94807                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94807                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   4074793461                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   4074793461                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101867                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101867                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 42979.879766                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 42979.879766                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.861292                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           95954879                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1638537                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.561314                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000989                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.860303                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999727                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999729                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          360                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783025017                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783025017                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           16                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36774316                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36774332                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           16                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36774316                       # number of overall hits
system.cpu2.icache.overall_hits::total       36774332                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        35000                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35002                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        35000                       # number of overall misses
system.cpu2.icache.overall_misses::total        35002                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    640530828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    640530828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    640530828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    640530828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36809316                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36809334                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36809316                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36809334                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.111111                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000951                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.111111                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000951                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 18300.880800                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18299.835095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 18300.880800                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18299.835095                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30790                       # number of writebacks
system.cpu2.icache.writebacks::total            30790                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3700                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3700                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3700                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3700                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31300                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31300                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31300                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31300                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    565206228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    565206228                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    565206228                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    565206228                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 18057.706965                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18057.706965                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 18057.706965                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18057.706965                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30790                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           16                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36774316                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36774332                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        35000                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35002                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    640530828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    640530828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36809316                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36809334                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000951                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 18300.880800                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18299.835095                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3700                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3700                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31300                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31300                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    565206228                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    565206228                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 18057.706965                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18057.706965                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.610869                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36805634                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31302                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1175.823717                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.019836                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.591033                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000039                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993342                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993381                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294505974                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294505974                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1095966                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2061050                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       806410                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       111355                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       111355                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        573873                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       573873                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1095973                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93394                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5137816                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5231210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3973888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    209699968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           213673856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1198645                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               76713280                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2979859                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007535                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086474                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2957407     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22452      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2979859                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2260311059                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31462920                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1674010548                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12980                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477199                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490179                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12980                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477199                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490179                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18320                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1161343                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1179667                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18320                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1161343                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1179667                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    491267906                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  62282002307                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  62773270213                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    491267906                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  62282002307                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  62773270213                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31300                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1638542                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1669846                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31300                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1638542                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1669846                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585304                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.708766                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.706453                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585304                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.708766                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.706453                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 26815.933734                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 53629.291525                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 53212.703426                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 26815.933734                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 53629.291525                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 53212.703426                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1198645                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1198645                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18320                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1161343                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1179663                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18320                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1161343                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1179663                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    485167346                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  61895277419                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  62380444765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    485167346                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  61895277419                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  62380444765                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585304                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.708766                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.706450                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585304                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.708766                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.706450                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 26482.933734                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 53296.293532                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 52879.885836                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 26482.933734                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 53296.293532                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 52879.885836                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1198645                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1113916                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1113916                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1113916                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1113916                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       554601                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       554601                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       554601                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       554601                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       111353                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       111353                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36963                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       111355                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       111355                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 18481.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73716                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73716                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       500157                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       500157                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  15750330232                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  15750330232                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       573873                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       573873                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871546                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871546                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 31490.772361                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 31490.772361                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       500157                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       500157                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  15583777951                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  15583777951                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871546                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871546                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 31157.772361                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 31157.772361                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12980                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403483                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416463                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18320                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       661186                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       679510                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    491267906                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  46531672075                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  47022939981                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31300                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1064669                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1095973                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585304                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.621025                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620006                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 26815.933734                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 70376.069782                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 69201.247930                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18320                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       661186                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       679506                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    485167346                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  46311499468                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  46796666814                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585304                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.621025                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620003                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 26482.933734                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70043.073308                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68868.658723                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2477.560118                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3449711                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1201400                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.871409                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    29.936521                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005854                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.005859                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   364.840567                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2082.771317                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007309                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.089072                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.508489                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.604873                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2755                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          339                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1623                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.672607                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56397032                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56397032                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  60476124662                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30839.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30839.numOps                      0                       # Number of Ops committed
system.cpu2.thread30839.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93422222                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93422222                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94217171                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94217171                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3384331                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3384333                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3520056                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3520058                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 161362853476                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 161362853476                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 161362853476                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 161362853476                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96806553                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96806555                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97737227                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97737229                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034960                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034960                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.036016                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036016                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 47679.394680                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47679.366503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 45840.990449                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45840.964403                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6680                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      3491361                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1444                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7583                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.626039                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   460.419491                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1645875                       # number of writebacks
system.cpu3.dcache.writebacks::total          1645875                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1721472                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1721472                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1721472                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1721472                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1662859                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1662859                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1757682                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1757682                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  58728592474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  58728592474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  62679108670                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  62679108670                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 35317.842628                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35317.842628                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 35660.095893                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35660.095893                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1645875                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67863199                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67863199                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2690803                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2690805                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 143719071066                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 143719071066                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70554002                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70554004                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038138                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038138                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 53411.220021                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53411.180322                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1715807                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1715807                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       974996                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       974996                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  41625889110                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  41625889110                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 42693.394752                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42693.394752                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25559023                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25559023                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       693528                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       693528                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17643782410                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17643782410                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 25440.620148                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25440.620148                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5665                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5665                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       687863                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       687863                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  17102703364                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  17102703364                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 24863.531494                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24863.531494                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794949                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794949                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       135725                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       135725                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930674                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930674                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.145835                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.145835                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94823                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94823                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3950516196                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3950516196                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 41662.003902                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 41662.003902                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.861711                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96010051                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1646387                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.315603                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000989                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.860722                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999728                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999730                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783544219                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783544219                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36789894                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36789910                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36789894                       # number of overall hits
system.cpu3.icache.overall_hits::total       36789910                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34375                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34377                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34375                       # number of overall misses
system.cpu3.icache.overall_misses::total        34377                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    602483913                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    602483913                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    602483913                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    602483913                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36824269                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36824287                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36824269                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36824287                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000934                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000934                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 17526.804742                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17525.785060                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 17526.804742                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17525.785060                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30797                       # number of writebacks
system.cpu3.icache.writebacks::total            30797                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3068                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3068                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3068                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3068                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31307                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31307                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31307                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31307                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    535814316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    535814316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    535814316                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    535814316                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 17114.840643                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17114.840643                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 17114.840643                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17114.840643                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30797                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36789894                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36789910                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34375                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34377                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    602483913                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    602483913                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36824269                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36824287                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000934                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 17526.804742                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17525.785060                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3068                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3068                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31307                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31307                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    535814316                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    535814316                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 17114.840643                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17114.840643                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.617881                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36821219                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31309                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.058609                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.019835                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.598045                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000039                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993356                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993394                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294625605                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294625605                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1101127                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2075689                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805821                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       112658                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       112658                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        576569                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       576569                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1101127                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93415                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5163965                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5257380                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3974784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210704768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           214679552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1204838                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77109632                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2995207                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007461                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086052                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2972861     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22346      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2995207                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2271210479                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31472237                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1682303529                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13739                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477838                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491577                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13739                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477838                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491577                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17568                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1168547                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1186119                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17568                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1168547                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1186119                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    458956584                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  59103232922                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  59562189506                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    458956584                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  59103232922                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  59562189506                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31307                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1646385                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1677696                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31307                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1646385                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1677696                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561152                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.709765                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.706993                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561152                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.709765                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.706993                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 26124.577869                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 50578.396010                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 50216.031870                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 26124.577869                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 50578.396010                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 50216.031870                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1204838                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1204838                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17568                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1168547                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1186115                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17568                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1168547                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1186115                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    453106440                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  58714106771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  59167213211                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    453106440                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  58714106771                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  59167213211                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561152                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.709765                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.706990                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561152                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.709765                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.706990                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 25791.577869                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 50245.396010                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 49883.201217                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 25791.577869                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 50245.396010                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 49883.201217                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1204838                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1122845                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1122845                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1122845                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1122845                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553403                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553403                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553403                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553403                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       112656                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       112656                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       112658                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       112658                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73531                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73531                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       503038                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       503038                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  15911639095                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  15911639095                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       576569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       576569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872468                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872468                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 31631.087701                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 31631.087701                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       503038                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       503038                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  15744127441                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  15744127441                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872468                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872468                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 31298.087701                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 31298.087701                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13739                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404307                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       418046                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17568                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       665509                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       683081                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    458956584                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  43191593827                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  43650550411                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31307                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1069816                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1101127                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561152                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.622078                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.620347                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 26124.577869                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 64900.089746                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 63902.451409                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17568                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       665509                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       683077                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    453106440                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  42969979330                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  43423085770                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561152                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.622078                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620344                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 25791.577869                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 64567.089746                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63569.825613                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2453.154113                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3466602                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1207483                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.870932                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    26.908256                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005854                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.005857                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   350.741112                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2075.493034                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006569                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085630                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.506712                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598915                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1748                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56673275                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56673275                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  60476124662                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2725009                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4295106                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        918499                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            391813                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2007846                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2007844                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2725020                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3552358                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3542702                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3535823                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555160                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14186043                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151501184                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151086592                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    150793728                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    151618368                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                604999872                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            885148                       # Total snoops (count)
system.l3bus.snoopTraffic                    31573440                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5628353                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5628353    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5628353                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4727844622                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           790791198                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           788750381                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           787195998                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           791443577                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16889                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930110                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16128                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       929808                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16869                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       921023                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16114                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       923097                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3770038                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16889                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930110                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16128                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       929808                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16869                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       921023                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16114                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       923097                       # number of overall hits
system.l3cache.overall_hits::total            3770038                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       236668                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1446                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       234582                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1451                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       240320                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1454                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       245450                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            962828                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       236668                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1446                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       234582                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1451                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       240320                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1454                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       245450                       # number of overall misses
system.l3cache.overall_misses::total           962828                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    172259565                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  43655761328                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    198739055                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  43050910665                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    175263223                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  44290429484                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    156804705                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  41055143568                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 172755311593                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    172259565                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  43655761328                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    198739055                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  43050910665                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    175263223                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  44290429484                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    156804705                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  41055143568                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 172755311593                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18330                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1166778                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17574                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1164390                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18320                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1161343                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17568                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1168547                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4732866                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18330                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1166778                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17574                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1164390                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18320                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1161343                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17568                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1168547                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4732866                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.078614                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.202839                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082281                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.201463                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079203                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.206933                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.082764                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.210047                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.203434                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.078614                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.202839                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082281                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.201463                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079203                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.206933                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.082764                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.210047                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.203434                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 119541.682859                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 184459.924147                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 137440.563624                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 183521.799051                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 120787.886285                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 184297.725882                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 107843.676066                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 167264.793514                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 179424.893743                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 119541.682859                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 184459.924147                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 137440.563624                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 183521.799051                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 120787.886285                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 184297.725882                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 107843.676066                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 167264.793514                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 179424.893743                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         493335                       # number of writebacks
system.l3cache.writebacks::total               493335                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       236668                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1446                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       234582                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1451                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       240320                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1454                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       245450                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       962812                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       236668                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1446                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       234582                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1451                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       240320                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1454                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       245450                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       962812                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    162662505                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  42079559108                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    189108695                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  41488627845                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    165599563                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  42689944904                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    147121065                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  39420446568                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 166343070253                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    162662505                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  42079559108                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    189108695                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  41488627845                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    165599563                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  42689944904                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    147121065                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  39420446568                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 166343070253                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.078614                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.202839                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082281                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.201463                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079203                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.206933                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.082764                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.210047                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.203431                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.078614                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.202839                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082281                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.201463                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079203                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.206933                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.082764                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.210047                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.203431                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 112881.682859                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 177799.952288                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 130780.563624                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 176861.941006                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 114127.886285                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 177637.919874                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 101183.676066                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 160604.793514                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 172767.965348                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 112881.682859                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 177799.952288                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 130780.563624                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 176861.941006                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 114127.886285                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 177637.919874                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 101183.676066                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 160604.793514                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 172767.965348                       # average overall mshr miss latency
system.l3cache.replacements                    885148                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3801771                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3801771                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3801771                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3801771                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       918499                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       918499                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       918499                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       918499                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470101                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470168                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       466854                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       468238                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1875361                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        32363                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32019                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        33303                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        34800                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         132485                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6685631621                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   6966198996                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   7037282168                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   7167052746                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  27856165531                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       502464                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       502187                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       500157                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       503038                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2007846                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.064409                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.063759                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.066585                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.069180                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.065984                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 206582.567160                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 217564.539680                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 211310.757830                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 205949.791552                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 210259.014462                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        32363                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32019                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        33303                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        34800                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       132485                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6470100701                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   6752959116                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   6815484188                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   6935284746                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  26973828751                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.064409                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.063759                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.066585                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.069180                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.065984                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 199922.772951                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 210904.747681                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 204650.757830                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 199289.791552                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 203599.115002                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16889                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460009                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16128                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       459640                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16869                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       454169                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16114                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       454859                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1894677                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       204305                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1446                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       202563                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1451                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       207017                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1454                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       210650                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       830343                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    172259565                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  36970129707                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    198739055                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  36084711669                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    175263223                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  37253147316                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    156804705                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  33888090822                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 144899146062                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       664314                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17574                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       662203                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18320                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       661186                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17568                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       665509                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2725020                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.078614                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.307543                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082281                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.305893                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079203                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.313099                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.082764                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.316525                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.304711                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 119541.682859                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 180955.579682                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 137440.563624                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 178140.685461                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 120787.886285                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 179952.116570                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 107843.676066                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 160873.917978                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 174505.169625                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       204305                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1446                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       202563                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1451                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       207017                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1454                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       210650                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       830327                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    162662505                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  35609458407                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    189108695                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  34735668729                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    165599563                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  35874460716                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    147121065                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  32485161822                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 139369241502                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.078614                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.307543                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082281                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.305893                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079203                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.313099                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.082764                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.316525                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.304705                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 112881.682859                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 174295.579682                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 130780.563624                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 171480.816975                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 114127.886285                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 173292.341769                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 101183.676066                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 154213.917978                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 167848.620486                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58670.289946                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8490335                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4720143                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.798745                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146465966736                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58670.289946                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.895238                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.895238                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64930                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          489                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3405                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        31804                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        29232                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.990753                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            155970751                       # Number of tag accesses
system.l3cache.tags.data_accesses           155970751                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    493333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    236665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    234582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    240319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    245449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003567059720                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1727612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473190                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      962810                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     493333                       # Number of write requests accepted
system.mem_ctrls.readBursts                    962810                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   493333                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        37                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                962810                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               493333                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  142633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  119945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  114939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   98990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   81961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  11533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  20931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  22847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  27164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  29825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  32276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  34953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  37272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  37501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  14890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  11901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   9555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   7912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   6517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   5446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   4479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                   966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                   787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    54                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.515366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.531828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29595     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           12      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.658392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.555116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.249760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25078     84.69%     84.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              158      0.53%     85.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1736      5.86%     91.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              946      3.19%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              468      1.58%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              301      1.02%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              203      0.69%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              149      0.50%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              116      0.39%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               73      0.25%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               67      0.23%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               63      0.21%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               49      0.17%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               26      0.09%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               26      0.09%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               19      0.06%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               16      0.05%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               15      0.05%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               23      0.08%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               10      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               11      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               12      0.04%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                5      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                5      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                6      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::81                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                61619840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31573312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1018.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    522.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   60476051079                       # Total gap between requests
system.mem_ctrls.avgGap                      41531.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15146560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15013248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        92864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15380352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15708736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31568320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1524965.186935941456                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 250455160.281883835793                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1530256.530402061995                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 248250786.593898028135                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1535547.873868182534                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 254321015.818231493235                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1538722.679947854951                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 259750992.483164399862                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 521996324.276258051395                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       236667                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1446                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       234582                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1451                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       240319                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       245450                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       493333                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    108624712                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  33188220021                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    134854992                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  32677372224                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    111184196                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  33663503924                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     92595988                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  30201074464                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3386430704649                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     75381.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    140231.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     93260.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    139300.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     76625.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    140078.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     63683.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    123043.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6864391.20                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           583900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               9923                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    35971                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  72716                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           22                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            2                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15146688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15012928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        92864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15380032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15708800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      61620160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        92864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       371200                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31573312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31573312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       236667                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1446                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       234577                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1451                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       240313                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       245450                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         962815                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       493333                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        493333                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1524965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    250457277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1530257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    248245495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1535548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    254315724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1538723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    259752051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1018916972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1524965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1530257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1535548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1538723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6137958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    522078869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       522078869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    522078869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1524965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    250457277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1530257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    248245495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1535548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    254315724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1538723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    259752051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1540995841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               962806                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              493255                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        30758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        29690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        29577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        29769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        29834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        30609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        30416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        29849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        29985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        16057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        16265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        16103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        14919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        14784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        14850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        14800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        14900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        15596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        15478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15292                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113336027969                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3208069592                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       130177430521                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               117714.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          135206.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              697283                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             174838                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.42                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           35.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       583930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   159.584498                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.291015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   198.172961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       368375     63.09%     63.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       108773     18.63%     81.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        42574      7.29%     89.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        22559      3.86%     92.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11803      2.02%     94.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         9192      1.57%     96.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4168      0.71%     97.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5318      0.91%     98.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11168      1.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       583930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              61619584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31568320                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1018.907447                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              521.996324                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1821164042.879995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2421172783.343981                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4049837608.723215                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1853896944.479988                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21560632012.112396                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 34053981384.629711                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 13312997086.236677                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  79073681862.403946                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1307.518781                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19979759598                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5447050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  35049315064                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             830332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       493333                       # Transaction distribution
system.membus.trans_dist::CleanEvict           391813                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132484                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132483                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         830342                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2810787                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2810787                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2810787                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     93193472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     93193472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                93193472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            962826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  962826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              962826                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1272512966                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1754676230                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38181252                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30611764                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554886                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18151100                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18124132                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.851425                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968469                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2007368                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981223                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26145                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1556                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38875570                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554487                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    175844038                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.594118                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.384848                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     94203680     53.57%     53.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13878307      7.89%     61.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3423003      1.95%     63.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7178833      4.08%     67.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5743911      3.27%     70.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3962205      2.25%     73.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2807348      1.60%     74.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2905445      1.65%     76.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41741306     23.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    175844038                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249844148                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456160132                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95444481                       # Number of memory references committed
system.switch_cpus0.commit.loads             69285730                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33064841                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252922307                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282267025                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157009      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206183502     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10840      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65049214     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185423      3.33%     82.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521235      1.43%     83.84% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54100307     11.86%     95.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19637516      4.30%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456160132                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41741306                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8337210                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     99623943                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         59998888                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12364961                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724620                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17519937                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3960                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511614997                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        20185                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77831304                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30578354                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24075                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11391                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1230771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284758358                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38181252                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22073824                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            179063425                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1457018                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3549                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        23371                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36804709                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10389                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    181049626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.897446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.467403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        94962416     52.45%     52.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5303402      2.93%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4934213      2.73%     58.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8473944      4.68%     62.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4968317      2.74%     65.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6444629      3.56%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5154723      2.85%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5500683      3.04%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45307299     25.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    181049626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.210238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.567966                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36808551                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3913                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323298                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735730                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1659                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10879                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543262                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005228                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8419                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  60476134662                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724620                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13189650                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       44670672                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67090363                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     55374317                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506534247                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1576256                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12330011                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14494127                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      26056483                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535647247                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163348354                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434661548                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323014440                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486058218                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49589026                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55733211                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               627049282                       # The number of ROB reads
system.switch_cpus0.rob.writes              995280946                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249844148                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456160132                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38180575                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30610140                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       554870                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18148468                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18121491                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.851354                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968544                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2007836                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981476                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        26360                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1569                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38898682                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554575                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    175800832                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.594492                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.384816                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     94165598     53.56%     53.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13876612      7.89%     61.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3419113      1.94%     63.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7180917      4.08%     67.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5747647      3.27%     70.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3966530      2.26%     73.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2807399      1.60%     74.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907427      1.65%     76.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41729589     23.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    175800832                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249815363                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456113922                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95429449                       # Number of memory references committed
system.switch_cpus1.commit.loads             69280858                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33061328                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252897678                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282230573                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       156940      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206162048     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10833      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65039566     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185376      3.33%     82.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521231      1.43%     83.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54095482     11.86%     95.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19627360      4.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456113922                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41729589                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8311820                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     99606881                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60015341                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12350977                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724630                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17517384                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3901                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511601958                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        19772                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77830829                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30569352                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                23875                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11386                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1204679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284746431                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38180575                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22071511                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            179049378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1456944                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3616                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        23507                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36800532                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    181009653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.898082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.467568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        94925651     52.44%     52.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5303411      2.93%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4933681      2.73%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8470293      4.68%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4967115      2.74%     65.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6442405      3.56%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5157332      2.85%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5503367      3.04%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45306398     25.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    181009653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.210234                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.567901                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36804428                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3967                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323840                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7741915                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1578                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10861                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6548268                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005310                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8433                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  60476134662                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724630                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13159882                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       44368952                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67098188                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     55657997                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506519658                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1545410                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12460006                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14406239                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      26449025                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535627234                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163333851                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434658415                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323015207                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486006041                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49621147                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55676955                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               626994695                       # The number of ROB reads
system.switch_cpus1.rob.writes              995238061                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249815363                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456113922                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38186000                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30616614                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555031                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18157076                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18130321                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852647                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968417                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007533                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1980950                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26583                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1538                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38860711                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       554468                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    175844884                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.594655                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.384752                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     94177017     53.56%     53.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13880442      7.89%     61.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3429062      1.95%     63.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7183529      4.09%     67.49% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5750471      3.27%     70.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3968774      2.26%     73.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2806811      1.60%     74.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2909265      1.65%     76.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41739513     23.74%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    175844884                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249899162                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456256732                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95476059                       # Number of memory references committed
system.switch_cpus2.commit.loads             69298540                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33071275                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         252979092                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282338093                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157054      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206223089     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10856      0.00%     45.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65074588     14.26%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185547      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521278      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54112993     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19656241      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456256732                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41739513                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8345595                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     99600655                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60017399                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12360320                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        724415                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17526146                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3947                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511694472                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20485                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77842440                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30596169                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24331                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11398                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1230603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284796001                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38186000                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22079688                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            179062545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1456596                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         3383                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        23559                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36809316                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    181048388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.897841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.467445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        94947375     52.44%     52.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5306736      2.93%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4939154      2.73%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8469913      4.68%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4967040      2.74%     65.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6443214      3.56%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5161718      2.85%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5505870      3.04%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45307368     25.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    181048388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.210264                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.568174                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36812990                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3745                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320157                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7732759                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1613                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10630                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6542103                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004829                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8637                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  60476134662                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        724415                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13197528                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       44355754                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67104271                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     55666416                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506615214                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1587530                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12311861                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14463974                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      26381496                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535731738                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163513104                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434745837                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323026956                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486162262                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49569305                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55771982                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               627133662                       # The number of ROB reads
system.switch_cpus2.rob.writes              995442493                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249899162                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456256732                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38202473                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30632717                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555443                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18171902                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18144915                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.851491                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968505                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2007480                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981530                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25950                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1570                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38894507                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554189                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    175887749                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.595057                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.384785                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     94184165     53.55%     53.55% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13883235      7.89%     61.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3435662      1.95%     63.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7186827      4.09%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5755552      3.27%     70.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3971295      2.26%     73.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2806945      1.60%     74.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2909277      1.65%     76.26% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41754791     23.74%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    175887749                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456438660                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95535589                       # Number of memory references committed
system.switch_cpus3.commit.loads             69324057                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33082920                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253088999                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282469133                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206294733     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65125216     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185749      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521327      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54138308     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19690205      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456438660                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41754791                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8325869                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     99637973                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60041383                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12366282                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724168                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17539577                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3937                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511927551                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20298                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77873566                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30631693                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24743                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11410                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1207031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284937037                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38202473                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22094950                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            179140148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456086                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2677                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        17779                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36824269                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    181095679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.898535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.467557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        94952912     52.43%     52.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5304437      2.93%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4947315      2.73%     58.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8468628      4.68%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4976067      2.75%     65.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6440937      3.56%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5168999      2.85%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5506865      3.04%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45329519     25.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    181095679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.210354                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.568950                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36827228                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3029                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18206790506145                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5320989                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7740959                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1591                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10706                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6548701                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005195                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8980                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  60476134662                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724168                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13181958                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       43983236                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67130719                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     56075594                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506842766                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1570417                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12751753                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14461342                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      26796761                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535976750                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1164017133                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       435020147                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323069463                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486355501                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49621215                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55814745                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               627376973                       # The number of ROB reads
system.switch_cpus3.rob.writes              995878336                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456438660                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
