{
  "creator": "Yosys 0.38 (git sha1 543faed9c8c, x86_64-w64-mingw32-g++ 13.2.0 -march=nocona -msahf -mtune=generic -O2 -fstack-protector-strong -Os)",
  "modules": {
    "up_counter": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "generated_module.v:1.1-15.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        }
      },
      "cells": {
        "$add$generated_module.v:11$3": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "generated_module.v:11.16-11.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7 ],
            "B": [ "1" ],
            "Y": [ 8, 9, 10, 11 ]
          }
        },
        "$procdff$4": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "generated_module.v:7.1-13.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 8, 9, 10, 11 ],
            "Q": [ 4, 5, 6, 7 ]
          }
        }
      },
      "netnames": {
        "$0\\out[3:0]": {
          "hide_name": 1,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "generated_module.v:7.1-13.4"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "generated_module.v:2.11-2.14"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "generated_module.v:4.22-4.25"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "generated_module.v:3.11-3.14"
          }
        }
      }
    }
  }
}
