ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/usart.c"
  20              		.section	.text.MX_UART5_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_UART5_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_UART5_Init:
  28              	.LFB134:
   1:Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:Core/Src/usart.c **** /**
   3:Core/Src/usart.c ****   ******************************************************************************
   4:Core/Src/usart.c ****   * @file    usart.c
   5:Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/usart.c ****   *          of the USART instances.
   7:Core/Src/usart.c ****   ******************************************************************************
   8:Core/Src/usart.c ****   * @attention
   9:Core/Src/usart.c ****   *
  10:Core/Src/usart.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/usart.c ****   * All rights reserved.
  12:Core/Src/usart.c ****   *
  13:Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/usart.c ****   * in the root directory of this software component.
  15:Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/usart.c ****   *
  17:Core/Src/usart.c ****   ******************************************************************************
  18:Core/Src/usart.c ****   */
  19:Core/Src/usart.c **** /* USER CODE END Header */
  20:Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/usart.c **** #include "usart.h"
  22:Core/Src/usart.c **** 
  23:Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/usart.c **** 
  25:Core/Src/usart.c **** /* USER CODE END 0 */
  26:Core/Src/usart.c **** 
  27:Core/Src/usart.c **** UART_HandleTypeDef huart5;
  28:Core/Src/usart.c **** UART_HandleTypeDef huart1;
  29:Core/Src/usart.c **** UART_HandleTypeDef huart2;
  30:Core/Src/usart.c **** UART_HandleTypeDef huart3;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 2


  31:Core/Src/usart.c **** UART_HandleTypeDef huart6;
  32:Core/Src/usart.c **** DMA_HandleTypeDef hdma_uart5_rx;
  33:Core/Src/usart.c **** DMA_HandleTypeDef hdma_uart5_tx;
  34:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart1_rx;
  35:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart1_tx;
  36:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart2_rx;
  37:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart2_tx;
  38:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart3_rx;
  39:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart3_tx;
  40:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart6_rx;
  41:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart6_tx;
  42:Core/Src/usart.c **** 
  43:Core/Src/usart.c **** /* UART5 init function */
  44:Core/Src/usart.c **** void MX_UART5_Init(void)
  45:Core/Src/usart.c **** {
  29              		.loc 1 45 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  46:Core/Src/usart.c **** 
  47:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 0 */
  48:Core/Src/usart.c **** 
  49:Core/Src/usart.c ****   /* USER CODE END UART5_Init 0 */
  50:Core/Src/usart.c **** 
  51:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 1 */
  52:Core/Src/usart.c **** 
  53:Core/Src/usart.c ****   /* USER CODE END UART5_Init 1 */
  54:Core/Src/usart.c ****   huart5.Instance = UART5;
  38              		.loc 1 54 3 view .LVU1
  39              		.loc 1 54 19 is_stmt 0 view .LVU2
  40 0002 0A48     		ldr	r0, .L5
  41 0004 0A4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  55:Core/Src/usart.c ****   huart5.Init.BaudRate = 230400;
  43              		.loc 1 55 3 is_stmt 1 view .LVU3
  44              		.loc 1 55 24 is_stmt 0 view .LVU4
  45 0008 4FF46133 		mov	r3, #230400
  46 000c 4360     		str	r3, [r0, #4]
  56:Core/Src/usart.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
  47              		.loc 1 56 3 is_stmt 1 view .LVU5
  48              		.loc 1 56 26 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  57:Core/Src/usart.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
  51              		.loc 1 57 3 is_stmt 1 view .LVU7
  52              		.loc 1 57 24 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  58:Core/Src/usart.c ****   huart5.Init.Parity = UART_PARITY_NONE;
  54              		.loc 1 58 3 is_stmt 1 view .LVU9
  55              		.loc 1 58 22 is_stmt 0 view .LVU10
  56 0014 0361     		str	r3, [r0, #16]
  59:Core/Src/usart.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 3


  57              		.loc 1 59 3 is_stmt 1 view .LVU11
  58              		.loc 1 59 20 is_stmt 0 view .LVU12
  59 0016 0C22     		movs	r2, #12
  60 0018 4261     		str	r2, [r0, #20]
  60:Core/Src/usart.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  61              		.loc 1 60 3 is_stmt 1 view .LVU13
  62              		.loc 1 60 25 is_stmt 0 view .LVU14
  63 001a 8361     		str	r3, [r0, #24]
  61:Core/Src/usart.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
  64              		.loc 1 61 3 is_stmt 1 view .LVU15
  65              		.loc 1 61 28 is_stmt 0 view .LVU16
  66 001c C361     		str	r3, [r0, #28]
  62:Core/Src/usart.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
  67              		.loc 1 62 3 is_stmt 1 view .LVU17
  68              		.loc 1 62 7 is_stmt 0 view .LVU18
  69 001e FFF7FEFF 		bl	HAL_UART_Init
  70              	.LVL0:
  71              		.loc 1 62 6 view .LVU19
  72 0022 00B9     		cbnz	r0, .L4
  73              	.L1:
  63:Core/Src/usart.c ****   {
  64:Core/Src/usart.c ****     Error_Handler();
  65:Core/Src/usart.c ****   }
  66:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 2 */
  67:Core/Src/usart.c **** 
  68:Core/Src/usart.c ****   /* USER CODE END UART5_Init 2 */
  69:Core/Src/usart.c **** 
  70:Core/Src/usart.c **** }
  74              		.loc 1 70 1 view .LVU20
  75 0024 08BD     		pop	{r3, pc}
  76              	.L4:
  64:Core/Src/usart.c ****   }
  77              		.loc 1 64 5 is_stmt 1 view .LVU21
  78 0026 FFF7FEFF 		bl	Error_Handler
  79              	.LVL1:
  80              		.loc 1 70 1 is_stmt 0 view .LVU22
  81 002a FBE7     		b	.L1
  82              	.L6:
  83              		.align	2
  84              	.L5:
  85 002c 00000000 		.word	huart5
  86 0030 00500040 		.word	1073762304
  87              		.cfi_endproc
  88              	.LFE134:
  90              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
  91              		.align	1
  92              		.global	MX_USART1_UART_Init
  93              		.syntax unified
  94              		.thumb
  95              		.thumb_func
  97              	MX_USART1_UART_Init:
  98              	.LFB135:
  71:Core/Src/usart.c **** /* USART1 init function */
  72:Core/Src/usart.c **** 
  73:Core/Src/usart.c **** void MX_USART1_UART_Init(void)
  74:Core/Src/usart.c **** {
  99              		.loc 1 74 1 is_stmt 1 view -0
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 4


 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103 0000 08B5     		push	{r3, lr}
 104              	.LCFI1:
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 3, -8
 107              		.cfi_offset 14, -4
  75:Core/Src/usart.c **** 
  76:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 0 */
  77:Core/Src/usart.c **** 
  78:Core/Src/usart.c ****   /* USER CODE END USART1_Init 0 */
  79:Core/Src/usart.c **** 
  80:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 1 */
  81:Core/Src/usart.c **** 
  82:Core/Src/usart.c ****   /* USER CODE END USART1_Init 1 */
  83:Core/Src/usart.c ****   huart1.Instance = USART1;
 108              		.loc 1 83 3 view .LVU24
 109              		.loc 1 83 19 is_stmt 0 view .LVU25
 110 0002 0A48     		ldr	r0, .L11
 111 0004 0A4B     		ldr	r3, .L11+4
 112 0006 0360     		str	r3, [r0]
  84:Core/Src/usart.c ****   huart1.Init.BaudRate = 230400;
 113              		.loc 1 84 3 is_stmt 1 view .LVU26
 114              		.loc 1 84 24 is_stmt 0 view .LVU27
 115 0008 4FF46133 		mov	r3, #230400
 116 000c 4360     		str	r3, [r0, #4]
  85:Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 117              		.loc 1 85 3 is_stmt 1 view .LVU28
 118              		.loc 1 85 26 is_stmt 0 view .LVU29
 119 000e 0023     		movs	r3, #0
 120 0010 8360     		str	r3, [r0, #8]
  86:Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 121              		.loc 1 86 3 is_stmt 1 view .LVU30
 122              		.loc 1 86 24 is_stmt 0 view .LVU31
 123 0012 C360     		str	r3, [r0, #12]
  87:Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 124              		.loc 1 87 3 is_stmt 1 view .LVU32
 125              		.loc 1 87 22 is_stmt 0 view .LVU33
 126 0014 0361     		str	r3, [r0, #16]
  88:Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 127              		.loc 1 88 3 is_stmt 1 view .LVU34
 128              		.loc 1 88 20 is_stmt 0 view .LVU35
 129 0016 0C22     		movs	r2, #12
 130 0018 4261     		str	r2, [r0, #20]
  89:Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 131              		.loc 1 89 3 is_stmt 1 view .LVU36
 132              		.loc 1 89 25 is_stmt 0 view .LVU37
 133 001a 8361     		str	r3, [r0, #24]
  90:Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 134              		.loc 1 90 3 is_stmt 1 view .LVU38
 135              		.loc 1 90 28 is_stmt 0 view .LVU39
 136 001c C361     		str	r3, [r0, #28]
  91:Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 137              		.loc 1 91 3 is_stmt 1 view .LVU40
 138              		.loc 1 91 7 is_stmt 0 view .LVU41
 139 001e FFF7FEFF 		bl	HAL_UART_Init
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 5


 140              	.LVL2:
 141              		.loc 1 91 6 view .LVU42
 142 0022 00B9     		cbnz	r0, .L10
 143              	.L7:
  92:Core/Src/usart.c ****   {
  93:Core/Src/usart.c ****     Error_Handler();
  94:Core/Src/usart.c ****   }
  95:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 2 */
  96:Core/Src/usart.c **** 
  97:Core/Src/usart.c ****   /* USER CODE END USART1_Init 2 */
  98:Core/Src/usart.c **** 
  99:Core/Src/usart.c **** }
 144              		.loc 1 99 1 view .LVU43
 145 0024 08BD     		pop	{r3, pc}
 146              	.L10:
  93:Core/Src/usart.c ****   }
 147              		.loc 1 93 5 is_stmt 1 view .LVU44
 148 0026 FFF7FEFF 		bl	Error_Handler
 149              	.LVL3:
 150              		.loc 1 99 1 is_stmt 0 view .LVU45
 151 002a FBE7     		b	.L7
 152              	.L12:
 153              		.align	2
 154              	.L11:
 155 002c 00000000 		.word	huart1
 156 0030 00100140 		.word	1073811456
 157              		.cfi_endproc
 158              	.LFE135:
 160              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 161              		.align	1
 162              		.global	MX_USART2_UART_Init
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	MX_USART2_UART_Init:
 168              	.LFB136:
 100:Core/Src/usart.c **** /* USART2 init function */
 101:Core/Src/usart.c **** 
 102:Core/Src/usart.c **** void MX_USART2_UART_Init(void)
 103:Core/Src/usart.c **** {
 169              		.loc 1 103 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 08B5     		push	{r3, lr}
 174              	.LCFI2:
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 3, -8
 177              		.cfi_offset 14, -4
 104:Core/Src/usart.c **** 
 105:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 0 */
 106:Core/Src/usart.c **** 
 107:Core/Src/usart.c ****   /* USER CODE END USART2_Init 0 */
 108:Core/Src/usart.c **** 
 109:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 1 */
 110:Core/Src/usart.c **** 
 111:Core/Src/usart.c ****   /* USER CODE END USART2_Init 1 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 6


 112:Core/Src/usart.c ****   huart2.Instance = USART2;
 178              		.loc 1 112 3 view .LVU47
 179              		.loc 1 112 19 is_stmt 0 view .LVU48
 180 0002 0A48     		ldr	r0, .L17
 181 0004 0A4B     		ldr	r3, .L17+4
 182 0006 0360     		str	r3, [r0]
 113:Core/Src/usart.c ****   huart2.Init.BaudRate = 230400;
 183              		.loc 1 113 3 is_stmt 1 view .LVU49
 184              		.loc 1 113 24 is_stmt 0 view .LVU50
 185 0008 4FF46133 		mov	r3, #230400
 186 000c 4360     		str	r3, [r0, #4]
 114:Core/Src/usart.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 187              		.loc 1 114 3 is_stmt 1 view .LVU51
 188              		.loc 1 114 26 is_stmt 0 view .LVU52
 189 000e 0023     		movs	r3, #0
 190 0010 8360     		str	r3, [r0, #8]
 115:Core/Src/usart.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 191              		.loc 1 115 3 is_stmt 1 view .LVU53
 192              		.loc 1 115 24 is_stmt 0 view .LVU54
 193 0012 C360     		str	r3, [r0, #12]
 116:Core/Src/usart.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 194              		.loc 1 116 3 is_stmt 1 view .LVU55
 195              		.loc 1 116 22 is_stmt 0 view .LVU56
 196 0014 0361     		str	r3, [r0, #16]
 117:Core/Src/usart.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 197              		.loc 1 117 3 is_stmt 1 view .LVU57
 198              		.loc 1 117 20 is_stmt 0 view .LVU58
 199 0016 0C22     		movs	r2, #12
 200 0018 4261     		str	r2, [r0, #20]
 118:Core/Src/usart.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 201              		.loc 1 118 3 is_stmt 1 view .LVU59
 202              		.loc 1 118 25 is_stmt 0 view .LVU60
 203 001a 8361     		str	r3, [r0, #24]
 119:Core/Src/usart.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 204              		.loc 1 119 3 is_stmt 1 view .LVU61
 205              		.loc 1 119 28 is_stmt 0 view .LVU62
 206 001c C361     		str	r3, [r0, #28]
 120:Core/Src/usart.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 207              		.loc 1 120 3 is_stmt 1 view .LVU63
 208              		.loc 1 120 7 is_stmt 0 view .LVU64
 209 001e FFF7FEFF 		bl	HAL_UART_Init
 210              	.LVL4:
 211              		.loc 1 120 6 view .LVU65
 212 0022 00B9     		cbnz	r0, .L16
 213              	.L13:
 121:Core/Src/usart.c ****   {
 122:Core/Src/usart.c ****     Error_Handler();
 123:Core/Src/usart.c ****   }
 124:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 2 */
 125:Core/Src/usart.c **** 
 126:Core/Src/usart.c ****   /* USER CODE END USART2_Init 2 */
 127:Core/Src/usart.c **** 
 128:Core/Src/usart.c **** }
 214              		.loc 1 128 1 view .LVU66
 215 0024 08BD     		pop	{r3, pc}
 216              	.L16:
 122:Core/Src/usart.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 7


 217              		.loc 1 122 5 is_stmt 1 view .LVU67
 218 0026 FFF7FEFF 		bl	Error_Handler
 219              	.LVL5:
 220              		.loc 1 128 1 is_stmt 0 view .LVU68
 221 002a FBE7     		b	.L13
 222              	.L18:
 223              		.align	2
 224              	.L17:
 225 002c 00000000 		.word	huart2
 226 0030 00440040 		.word	1073759232
 227              		.cfi_endproc
 228              	.LFE136:
 230              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 231              		.align	1
 232              		.global	MX_USART3_UART_Init
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	MX_USART3_UART_Init:
 238              	.LFB137:
 129:Core/Src/usart.c **** /* USART3 init function */
 130:Core/Src/usart.c **** 
 131:Core/Src/usart.c **** void MX_USART3_UART_Init(void)
 132:Core/Src/usart.c **** {
 239              		.loc 1 132 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243 0000 08B5     		push	{r3, lr}
 244              	.LCFI3:
 245              		.cfi_def_cfa_offset 8
 246              		.cfi_offset 3, -8
 247              		.cfi_offset 14, -4
 133:Core/Src/usart.c **** 
 134:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 0 */
 135:Core/Src/usart.c **** 
 136:Core/Src/usart.c ****   /* USER CODE END USART3_Init 0 */
 137:Core/Src/usart.c **** 
 138:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 1 */
 139:Core/Src/usart.c **** 
 140:Core/Src/usart.c ****   /* USER CODE END USART3_Init 1 */
 141:Core/Src/usart.c ****   huart3.Instance = USART3;
 248              		.loc 1 141 3 view .LVU70
 249              		.loc 1 141 19 is_stmt 0 view .LVU71
 250 0002 0A48     		ldr	r0, .L23
 251 0004 0A4B     		ldr	r3, .L23+4
 252 0006 0360     		str	r3, [r0]
 142:Core/Src/usart.c ****   huart3.Init.BaudRate = 230400;
 253              		.loc 1 142 3 is_stmt 1 view .LVU72
 254              		.loc 1 142 24 is_stmt 0 view .LVU73
 255 0008 4FF46133 		mov	r3, #230400
 256 000c 4360     		str	r3, [r0, #4]
 143:Core/Src/usart.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 257              		.loc 1 143 3 is_stmt 1 view .LVU74
 258              		.loc 1 143 26 is_stmt 0 view .LVU75
 259 000e 0023     		movs	r3, #0
 260 0010 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 8


 144:Core/Src/usart.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 261              		.loc 1 144 3 is_stmt 1 view .LVU76
 262              		.loc 1 144 24 is_stmt 0 view .LVU77
 263 0012 C360     		str	r3, [r0, #12]
 145:Core/Src/usart.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 264              		.loc 1 145 3 is_stmt 1 view .LVU78
 265              		.loc 1 145 22 is_stmt 0 view .LVU79
 266 0014 0361     		str	r3, [r0, #16]
 146:Core/Src/usart.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 267              		.loc 1 146 3 is_stmt 1 view .LVU80
 268              		.loc 1 146 20 is_stmt 0 view .LVU81
 269 0016 0C22     		movs	r2, #12
 270 0018 4261     		str	r2, [r0, #20]
 147:Core/Src/usart.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 271              		.loc 1 147 3 is_stmt 1 view .LVU82
 272              		.loc 1 147 25 is_stmt 0 view .LVU83
 273 001a 8361     		str	r3, [r0, #24]
 148:Core/Src/usart.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 274              		.loc 1 148 3 is_stmt 1 view .LVU84
 275              		.loc 1 148 28 is_stmt 0 view .LVU85
 276 001c C361     		str	r3, [r0, #28]
 149:Core/Src/usart.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 277              		.loc 1 149 3 is_stmt 1 view .LVU86
 278              		.loc 1 149 7 is_stmt 0 view .LVU87
 279 001e FFF7FEFF 		bl	HAL_UART_Init
 280              	.LVL6:
 281              		.loc 1 149 6 view .LVU88
 282 0022 00B9     		cbnz	r0, .L22
 283              	.L19:
 150:Core/Src/usart.c ****   {
 151:Core/Src/usart.c ****     Error_Handler();
 152:Core/Src/usart.c ****   }
 153:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 2 */
 154:Core/Src/usart.c **** 
 155:Core/Src/usart.c ****   /* USER CODE END USART3_Init 2 */
 156:Core/Src/usart.c **** 
 157:Core/Src/usart.c **** }
 284              		.loc 1 157 1 view .LVU89
 285 0024 08BD     		pop	{r3, pc}
 286              	.L22:
 151:Core/Src/usart.c ****   }
 287              		.loc 1 151 5 is_stmt 1 view .LVU90
 288 0026 FFF7FEFF 		bl	Error_Handler
 289              	.LVL7:
 290              		.loc 1 157 1 is_stmt 0 view .LVU91
 291 002a FBE7     		b	.L19
 292              	.L24:
 293              		.align	2
 294              	.L23:
 295 002c 00000000 		.word	huart3
 296 0030 00480040 		.word	1073760256
 297              		.cfi_endproc
 298              	.LFE137:
 300              		.section	.text.MX_USART6_UART_Init,"ax",%progbits
 301              		.align	1
 302              		.global	MX_USART6_UART_Init
 303              		.syntax unified
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 9


 304              		.thumb
 305              		.thumb_func
 307              	MX_USART6_UART_Init:
 308              	.LFB138:
 158:Core/Src/usart.c **** /* USART6 init function */
 159:Core/Src/usart.c **** 
 160:Core/Src/usart.c **** void MX_USART6_UART_Init(void)
 161:Core/Src/usart.c **** {
 309              		.loc 1 161 1 is_stmt 1 view -0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 0
 312              		@ frame_needed = 0, uses_anonymous_args = 0
 313 0000 08B5     		push	{r3, lr}
 314              	.LCFI4:
 315              		.cfi_def_cfa_offset 8
 316              		.cfi_offset 3, -8
 317              		.cfi_offset 14, -4
 162:Core/Src/usart.c **** 
 163:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_Init 0 */
 164:Core/Src/usart.c **** 
 165:Core/Src/usart.c ****   /* USER CODE END USART6_Init 0 */
 166:Core/Src/usart.c **** 
 167:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_Init 1 */
 168:Core/Src/usart.c **** 
 169:Core/Src/usart.c ****   /* USER CODE END USART6_Init 1 */
 170:Core/Src/usart.c ****   huart6.Instance = USART6;
 318              		.loc 1 170 3 view .LVU93
 319              		.loc 1 170 19 is_stmt 0 view .LVU94
 320 0002 0A48     		ldr	r0, .L29
 321 0004 0A4B     		ldr	r3, .L29+4
 322 0006 0360     		str	r3, [r0]
 171:Core/Src/usart.c ****   huart6.Init.BaudRate = 230400;
 323              		.loc 1 171 3 is_stmt 1 view .LVU95
 324              		.loc 1 171 24 is_stmt 0 view .LVU96
 325 0008 4FF46133 		mov	r3, #230400
 326 000c 4360     		str	r3, [r0, #4]
 172:Core/Src/usart.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 327              		.loc 1 172 3 is_stmt 1 view .LVU97
 328              		.loc 1 172 26 is_stmt 0 view .LVU98
 329 000e 0023     		movs	r3, #0
 330 0010 8360     		str	r3, [r0, #8]
 173:Core/Src/usart.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 331              		.loc 1 173 3 is_stmt 1 view .LVU99
 332              		.loc 1 173 24 is_stmt 0 view .LVU100
 333 0012 C360     		str	r3, [r0, #12]
 174:Core/Src/usart.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 334              		.loc 1 174 3 is_stmt 1 view .LVU101
 335              		.loc 1 174 22 is_stmt 0 view .LVU102
 336 0014 0361     		str	r3, [r0, #16]
 175:Core/Src/usart.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 337              		.loc 1 175 3 is_stmt 1 view .LVU103
 338              		.loc 1 175 20 is_stmt 0 view .LVU104
 339 0016 0C22     		movs	r2, #12
 340 0018 4261     		str	r2, [r0, #20]
 176:Core/Src/usart.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 341              		.loc 1 176 3 is_stmt 1 view .LVU105
 342              		.loc 1 176 25 is_stmt 0 view .LVU106
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 10


 343 001a 8361     		str	r3, [r0, #24]
 177:Core/Src/usart.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 344              		.loc 1 177 3 is_stmt 1 view .LVU107
 345              		.loc 1 177 28 is_stmt 0 view .LVU108
 346 001c C361     		str	r3, [r0, #28]
 178:Core/Src/usart.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 347              		.loc 1 178 3 is_stmt 1 view .LVU109
 348              		.loc 1 178 7 is_stmt 0 view .LVU110
 349 001e FFF7FEFF 		bl	HAL_UART_Init
 350              	.LVL8:
 351              		.loc 1 178 6 view .LVU111
 352 0022 00B9     		cbnz	r0, .L28
 353              	.L25:
 179:Core/Src/usart.c ****   {
 180:Core/Src/usart.c ****     Error_Handler();
 181:Core/Src/usart.c ****   }
 182:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_Init 2 */
 183:Core/Src/usart.c **** 
 184:Core/Src/usart.c ****   /* USER CODE END USART6_Init 2 */
 185:Core/Src/usart.c **** 
 186:Core/Src/usart.c **** }
 354              		.loc 1 186 1 view .LVU112
 355 0024 08BD     		pop	{r3, pc}
 356              	.L28:
 180:Core/Src/usart.c ****   }
 357              		.loc 1 180 5 is_stmt 1 view .LVU113
 358 0026 FFF7FEFF 		bl	Error_Handler
 359              	.LVL9:
 360              		.loc 1 186 1 is_stmt 0 view .LVU114
 361 002a FBE7     		b	.L25
 362              	.L30:
 363              		.align	2
 364              	.L29:
 365 002c 00000000 		.word	huart6
 366 0030 00140140 		.word	1073812480
 367              		.cfi_endproc
 368              	.LFE138:
 370              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 371              		.align	1
 372              		.global	HAL_UART_MspInit
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	HAL_UART_MspInit:
 378              	.LVL10:
 379              	.LFB139:
 187:Core/Src/usart.c **** 
 188:Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
 189:Core/Src/usart.c **** {
 380              		.loc 1 189 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 64
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		.loc 1 189 1 is_stmt 0 view .LVU116
 385 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 386              	.LCFI5:
 387              		.cfi_def_cfa_offset 24
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 11


 388              		.cfi_offset 4, -24
 389              		.cfi_offset 5, -20
 390              		.cfi_offset 6, -16
 391              		.cfi_offset 7, -12
 392              		.cfi_offset 8, -8
 393              		.cfi_offset 14, -4
 394 0004 90B0     		sub	sp, sp, #64
 395              	.LCFI6:
 396              		.cfi_def_cfa_offset 88
 397 0006 0446     		mov	r4, r0
 190:Core/Src/usart.c **** 
 191:Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 398              		.loc 1 191 3 is_stmt 1 view .LVU117
 399              		.loc 1 191 20 is_stmt 0 view .LVU118
 400 0008 0023     		movs	r3, #0
 401 000a 0B93     		str	r3, [sp, #44]
 402 000c 0C93     		str	r3, [sp, #48]
 403 000e 0D93     		str	r3, [sp, #52]
 404 0010 0E93     		str	r3, [sp, #56]
 405 0012 0F93     		str	r3, [sp, #60]
 192:Core/Src/usart.c ****   if(uartHandle->Instance==UART5)
 406              		.loc 1 192 3 is_stmt 1 view .LVU119
 407              		.loc 1 192 16 is_stmt 0 view .LVU120
 408 0014 0368     		ldr	r3, [r0]
 409              		.loc 1 192 5 view .LVU121
 410 0016 7A4A     		ldr	r2, .L63
 411 0018 9342     		cmp	r3, r2
 412 001a 12D0     		beq	.L48
 193:Core/Src/usart.c ****   {
 194:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspInit 0 */
 195:Core/Src/usart.c **** 
 196:Core/Src/usart.c ****   /* USER CODE END UART5_MspInit 0 */
 197:Core/Src/usart.c ****     /* UART5 clock enable */
 198:Core/Src/usart.c ****     __HAL_RCC_UART5_CLK_ENABLE();
 199:Core/Src/usart.c **** 
 200:Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 201:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 202:Core/Src/usart.c ****     /**UART5 GPIO Configuration
 203:Core/Src/usart.c ****     PC12     ------> UART5_TX
 204:Core/Src/usart.c ****     PD2     ------> UART5_RX
 205:Core/Src/usart.c ****     */
 206:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 207:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 210:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 211:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 212:Core/Src/usart.c **** 
 213:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 214:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 217:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 218:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 219:Core/Src/usart.c **** 
 220:Core/Src/usart.c ****     /* UART5 DMA Init */
 221:Core/Src/usart.c ****     /* UART5_RX Init */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 12


 222:Core/Src/usart.c ****     hdma_uart5_rx.Instance = DMA1_Stream0;
 223:Core/Src/usart.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 224:Core/Src/usart.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 225:Core/Src/usart.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 226:Core/Src/usart.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 227:Core/Src/usart.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 228:Core/Src/usart.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 229:Core/Src/usart.c ****     hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 230:Core/Src/usart.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 231:Core/Src/usart.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 232:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 233:Core/Src/usart.c ****     {
 234:Core/Src/usart.c ****       Error_Handler();
 235:Core/Src/usart.c ****     }
 236:Core/Src/usart.c **** 
 237:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 238:Core/Src/usart.c **** 
 239:Core/Src/usart.c ****     /* UART5_TX Init */
 240:Core/Src/usart.c ****     hdma_uart5_tx.Instance = DMA1_Stream7;
 241:Core/Src/usart.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 242:Core/Src/usart.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 243:Core/Src/usart.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 244:Core/Src/usart.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 245:Core/Src/usart.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 246:Core/Src/usart.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 247:Core/Src/usart.c ****     hdma_uart5_tx.Init.Mode = DMA_CIRCULAR;
 248:Core/Src/usart.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 249:Core/Src/usart.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 250:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 251:Core/Src/usart.c ****     {
 252:Core/Src/usart.c ****       Error_Handler();
 253:Core/Src/usart.c ****     }
 254:Core/Src/usart.c **** 
 255:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart5_tx);
 256:Core/Src/usart.c **** 
 257:Core/Src/usart.c ****     /* UART5 interrupt Init */
 258:Core/Src/usart.c ****     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 259:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(UART5_IRQn);
 260:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 261:Core/Src/usart.c **** 
 262:Core/Src/usart.c ****   /* USER CODE END UART5_MspInit 1 */
 263:Core/Src/usart.c ****   }
 264:Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 413              		.loc 1 264 8 is_stmt 1 view .LVU122
 414              		.loc 1 264 10 is_stmt 0 view .LVU123
 415 001c 794A     		ldr	r2, .L63+4
 416 001e 9342     		cmp	r3, r2
 417 0020 00F08A80 		beq	.L49
 265:Core/Src/usart.c ****   {
 266:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 267:Core/Src/usart.c **** 
 268:Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 0 */
 269:Core/Src/usart.c ****     /* USART1 clock enable */
 270:Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 271:Core/Src/usart.c **** 
 272:Core/Src/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 273:Core/Src/usart.c ****     /**USART1 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 13


 274:Core/Src/usart.c ****     PA9     ------> USART1_TX
 275:Core/Src/usart.c ****     PA10     ------> USART1_RX
 276:Core/Src/usart.c ****     */
 277:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 278:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 281:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 282:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 283:Core/Src/usart.c **** 
 284:Core/Src/usart.c ****     /* USART1 DMA Init */
 285:Core/Src/usart.c ****     /* USART1_RX Init */
 286:Core/Src/usart.c ****     hdma_usart1_rx.Instance = DMA2_Stream2;
 287:Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 288:Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 289:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 290:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 291:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 292:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 293:Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 294:Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 295:Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 296:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 297:Core/Src/usart.c ****     {
 298:Core/Src/usart.c ****       Error_Handler();
 299:Core/Src/usart.c ****     }
 300:Core/Src/usart.c **** 
 301:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 302:Core/Src/usart.c **** 
 303:Core/Src/usart.c ****     /* USART1_TX Init */
 304:Core/Src/usart.c ****     hdma_usart1_tx.Instance = DMA2_Stream7;
 305:Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 306:Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 307:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 308:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 309:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 310:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 311:Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 312:Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 313:Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 314:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 315:Core/Src/usart.c ****     {
 316:Core/Src/usart.c ****       Error_Handler();
 317:Core/Src/usart.c ****     }
 318:Core/Src/usart.c **** 
 319:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 320:Core/Src/usart.c **** 
 321:Core/Src/usart.c ****     /* USART1 interrupt Init */
 322:Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 323:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 324:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 325:Core/Src/usart.c **** 
 326:Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 1 */
 327:Core/Src/usart.c ****   }
 328:Core/Src/usart.c ****   else if(uartHandle->Instance==USART2)
 418              		.loc 1 328 8 is_stmt 1 view .LVU124
 419              		.loc 1 328 10 is_stmt 0 view .LVU125
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 14


 420 0024 784A     		ldr	r2, .L63+8
 421 0026 9342     		cmp	r3, r2
 422 0028 00F00C81 		beq	.L50
 329:Core/Src/usart.c ****   {
 330:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 331:Core/Src/usart.c **** 
 332:Core/Src/usart.c ****   /* USER CODE END USART2_MspInit 0 */
 333:Core/Src/usart.c ****     /* USART2 clock enable */
 334:Core/Src/usart.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 335:Core/Src/usart.c **** 
 336:Core/Src/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 337:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 338:Core/Src/usart.c ****     PA2     ------> USART2_TX
 339:Core/Src/usart.c ****     PA3     ------> USART2_RX
 340:Core/Src/usart.c ****     */
 341:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 342:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 345:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 346:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 347:Core/Src/usart.c **** 
 348:Core/Src/usart.c ****     /* USART2 DMA Init */
 349:Core/Src/usart.c ****     /* USART2_RX Init */
 350:Core/Src/usart.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 351:Core/Src/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 352:Core/Src/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 353:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 354:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 355:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 356:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 357:Core/Src/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 358:Core/Src/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 359:Core/Src/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 360:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 361:Core/Src/usart.c ****     {
 362:Core/Src/usart.c ****       Error_Handler();
 363:Core/Src/usart.c ****     }
 364:Core/Src/usart.c **** 
 365:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 366:Core/Src/usart.c **** 
 367:Core/Src/usart.c ****     /* USART2_TX Init */
 368:Core/Src/usart.c ****     hdma_usart2_tx.Instance = DMA1_Stream6;
 369:Core/Src/usart.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 370:Core/Src/usart.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 371:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 372:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 373:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 374:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 375:Core/Src/usart.c ****     hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 376:Core/Src/usart.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 377:Core/Src/usart.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 378:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 379:Core/Src/usart.c ****     {
 380:Core/Src/usart.c ****       Error_Handler();
 381:Core/Src/usart.c ****     }
 382:Core/Src/usart.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 15


 383:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 384:Core/Src/usart.c **** 
 385:Core/Src/usart.c ****     /* USART2 interrupt Init */
 386:Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 387:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 388:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 389:Core/Src/usart.c **** 
 390:Core/Src/usart.c ****   /* USER CODE END USART2_MspInit 1 */
 391:Core/Src/usart.c ****   }
 392:Core/Src/usart.c ****   else if(uartHandle->Instance==USART3)
 423              		.loc 1 392 8 is_stmt 1 view .LVU126
 424              		.loc 1 392 10 is_stmt 0 view .LVU127
 425 002c 774A     		ldr	r2, .L63+12
 426 002e 9342     		cmp	r3, r2
 427 0030 00F06B81 		beq	.L51
 393:Core/Src/usart.c ****   {
 394:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 395:Core/Src/usart.c **** 
 396:Core/Src/usart.c ****   /* USER CODE END USART3_MspInit 0 */
 397:Core/Src/usart.c ****     /* USART3 clock enable */
 398:Core/Src/usart.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 399:Core/Src/usart.c **** 
 400:Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 401:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 402:Core/Src/usart.c ****     PC10     ------> USART3_TX
 403:Core/Src/usart.c ****     PC11     ------> USART3_RX
 404:Core/Src/usart.c ****     */
 405:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 406:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 407:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 409:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 410:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 411:Core/Src/usart.c **** 
 412:Core/Src/usart.c ****     /* USART3 DMA Init */
 413:Core/Src/usart.c ****     /* USART3_RX Init */
 414:Core/Src/usart.c ****     hdma_usart3_rx.Instance = DMA1_Stream1;
 415:Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 416:Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 417:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 418:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 419:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 420:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 421:Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 422:Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 423:Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 424:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 425:Core/Src/usart.c ****     {
 426:Core/Src/usart.c ****       Error_Handler();
 427:Core/Src/usart.c ****     }
 428:Core/Src/usart.c **** 
 429:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 430:Core/Src/usart.c **** 
 431:Core/Src/usart.c ****     /* USART3_TX Init */
 432:Core/Src/usart.c ****     hdma_usart3_tx.Instance = DMA1_Stream3;
 433:Core/Src/usart.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 434:Core/Src/usart.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 16


 435:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 436:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 437:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 438:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 439:Core/Src/usart.c ****     hdma_usart3_tx.Init.Mode = DMA_CIRCULAR;
 440:Core/Src/usart.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 441:Core/Src/usart.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 442:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 443:Core/Src/usart.c ****     {
 444:Core/Src/usart.c ****       Error_Handler();
 445:Core/Src/usart.c ****     }
 446:Core/Src/usart.c **** 
 447:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 448:Core/Src/usart.c **** 
 449:Core/Src/usart.c ****     /* USART3 interrupt Init */
 450:Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 451:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 452:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 453:Core/Src/usart.c **** 
 454:Core/Src/usart.c ****   /* USER CODE END USART3_MspInit 1 */
 455:Core/Src/usart.c ****   }
 456:Core/Src/usart.c ****   else if(uartHandle->Instance==USART6)
 428              		.loc 1 456 8 is_stmt 1 view .LVU128
 429              		.loc 1 456 10 is_stmt 0 view .LVU129
 430 0034 764A     		ldr	r2, .L63+16
 431 0036 9342     		cmp	r3, r2
 432 0038 00F0CB81 		beq	.L52
 433              	.LVL11:
 434              	.L31:
 457:Core/Src/usart.c ****   {
 458:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
 459:Core/Src/usart.c **** 
 460:Core/Src/usart.c ****   /* USER CODE END USART6_MspInit 0 */
 461:Core/Src/usart.c ****     /* USART6 clock enable */
 462:Core/Src/usart.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 463:Core/Src/usart.c **** 
 464:Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 465:Core/Src/usart.c ****     /**USART6 GPIO Configuration
 466:Core/Src/usart.c ****     PC6     ------> USART6_TX
 467:Core/Src/usart.c ****     PC7     ------> USART6_RX
 468:Core/Src/usart.c ****     */
 469:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 470:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 471:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 472:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 473:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 474:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 475:Core/Src/usart.c **** 
 476:Core/Src/usart.c ****     /* USART6 DMA Init */
 477:Core/Src/usart.c ****     /* USART6_RX Init */
 478:Core/Src/usart.c ****     hdma_usart6_rx.Instance = DMA2_Stream1;
 479:Core/Src/usart.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 480:Core/Src/usart.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 481:Core/Src/usart.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 482:Core/Src/usart.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 483:Core/Src/usart.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 484:Core/Src/usart.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 17


 485:Core/Src/usart.c ****     hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 486:Core/Src/usart.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 487:Core/Src/usart.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 488:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 489:Core/Src/usart.c ****     {
 490:Core/Src/usart.c ****       Error_Handler();
 491:Core/Src/usart.c ****     }
 492:Core/Src/usart.c **** 
 493:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 494:Core/Src/usart.c **** 
 495:Core/Src/usart.c ****     /* USART6_TX Init */
 496:Core/Src/usart.c ****     hdma_usart6_tx.Instance = DMA2_Stream6;
 497:Core/Src/usart.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 498:Core/Src/usart.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 499:Core/Src/usart.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 500:Core/Src/usart.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 501:Core/Src/usart.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 502:Core/Src/usart.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 503:Core/Src/usart.c ****     hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 504:Core/Src/usart.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 505:Core/Src/usart.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 506:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 507:Core/Src/usart.c ****     {
 508:Core/Src/usart.c ****       Error_Handler();
 509:Core/Src/usart.c ****     }
 510:Core/Src/usart.c **** 
 511:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 512:Core/Src/usart.c **** 
 513:Core/Src/usart.c ****     /* USART6 interrupt Init */
 514:Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 515:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 516:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 517:Core/Src/usart.c **** 
 518:Core/Src/usart.c ****   /* USER CODE END USART6_MspInit 1 */
 519:Core/Src/usart.c ****   }
 520:Core/Src/usart.c **** }
 435              		.loc 1 520 1 view .LVU130
 436 003c 10B0     		add	sp, sp, #64
 437              	.LCFI7:
 438              		.cfi_remember_state
 439              		.cfi_def_cfa_offset 24
 440              		@ sp needed
 441 003e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 442              	.LVL12:
 443              	.L48:
 444              	.LCFI8:
 445              		.cfi_restore_state
 198:Core/Src/usart.c **** 
 446              		.loc 1 198 5 is_stmt 1 view .LVU131
 447              	.LBB2:
 198:Core/Src/usart.c **** 
 448              		.loc 1 198 5 view .LVU132
 449 0042 0025     		movs	r5, #0
 450 0044 0095     		str	r5, [sp]
 198:Core/Src/usart.c **** 
 451              		.loc 1 198 5 view .LVU133
 452 0046 734B     		ldr	r3, .L63+20
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 18


 453 0048 1A6C     		ldr	r2, [r3, #64]
 454 004a 42F48012 		orr	r2, r2, #1048576
 455 004e 1A64     		str	r2, [r3, #64]
 198:Core/Src/usart.c **** 
 456              		.loc 1 198 5 view .LVU134
 457 0050 1A6C     		ldr	r2, [r3, #64]
 458 0052 02F48012 		and	r2, r2, #1048576
 459 0056 0092     		str	r2, [sp]
 198:Core/Src/usart.c **** 
 460              		.loc 1 198 5 view .LVU135
 461 0058 009A     		ldr	r2, [sp]
 462              	.LBE2:
 198:Core/Src/usart.c **** 
 463              		.loc 1 198 5 view .LVU136
 200:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 464              		.loc 1 200 5 view .LVU137
 465              	.LBB3:
 200:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 466              		.loc 1 200 5 view .LVU138
 467 005a 0195     		str	r5, [sp, #4]
 200:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 468              		.loc 1 200 5 view .LVU139
 469 005c 1A6B     		ldr	r2, [r3, #48]
 470 005e 42F00402 		orr	r2, r2, #4
 471 0062 1A63     		str	r2, [r3, #48]
 200:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 472              		.loc 1 200 5 view .LVU140
 473 0064 1A6B     		ldr	r2, [r3, #48]
 474 0066 02F00402 		and	r2, r2, #4
 475 006a 0192     		str	r2, [sp, #4]
 200:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 476              		.loc 1 200 5 view .LVU141
 477 006c 019A     		ldr	r2, [sp, #4]
 478              	.LBE3:
 200:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 479              		.loc 1 200 5 view .LVU142
 201:Core/Src/usart.c ****     /**UART5 GPIO Configuration
 480              		.loc 1 201 5 view .LVU143
 481              	.LBB4:
 201:Core/Src/usart.c ****     /**UART5 GPIO Configuration
 482              		.loc 1 201 5 view .LVU144
 483 006e 0295     		str	r5, [sp, #8]
 201:Core/Src/usart.c ****     /**UART5 GPIO Configuration
 484              		.loc 1 201 5 view .LVU145
 485 0070 1A6B     		ldr	r2, [r3, #48]
 486 0072 42F00802 		orr	r2, r2, #8
 487 0076 1A63     		str	r2, [r3, #48]
 201:Core/Src/usart.c ****     /**UART5 GPIO Configuration
 488              		.loc 1 201 5 view .LVU146
 489 0078 1B6B     		ldr	r3, [r3, #48]
 490 007a 03F00803 		and	r3, r3, #8
 491 007e 0293     		str	r3, [sp, #8]
 201:Core/Src/usart.c ****     /**UART5 GPIO Configuration
 492              		.loc 1 201 5 view .LVU147
 493 0080 029B     		ldr	r3, [sp, #8]
 494              	.LBE4:
 201:Core/Src/usart.c ****     /**UART5 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 19


 495              		.loc 1 201 5 view .LVU148
 206:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 496              		.loc 1 206 5 view .LVU149
 206:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 497              		.loc 1 206 25 is_stmt 0 view .LVU150
 498 0082 4FF48053 		mov	r3, #4096
 499 0086 0B93     		str	r3, [sp, #44]
 207:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 500              		.loc 1 207 5 is_stmt 1 view .LVU151
 207:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 501              		.loc 1 207 26 is_stmt 0 view .LVU152
 502 0088 4FF00208 		mov	r8, #2
 503 008c CDF83080 		str	r8, [sp, #48]
 208:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 504              		.loc 1 208 5 is_stmt 1 view .LVU153
 209:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 505              		.loc 1 209 5 view .LVU154
 209:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 506              		.loc 1 209 27 is_stmt 0 view .LVU155
 507 0090 0327     		movs	r7, #3
 508 0092 0E97     		str	r7, [sp, #56]
 210:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 509              		.loc 1 210 5 is_stmt 1 view .LVU156
 210:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 510              		.loc 1 210 31 is_stmt 0 view .LVU157
 511 0094 0826     		movs	r6, #8
 512 0096 0F96     		str	r6, [sp, #60]
 211:Core/Src/usart.c **** 
 513              		.loc 1 211 5 is_stmt 1 view .LVU158
 514 0098 0BA9     		add	r1, sp, #44
 515 009a 5F48     		ldr	r0, .L63+24
 516              	.LVL13:
 211:Core/Src/usart.c **** 
 517              		.loc 1 211 5 is_stmt 0 view .LVU159
 518 009c FFF7FEFF 		bl	HAL_GPIO_Init
 519              	.LVL14:
 213:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 520              		.loc 1 213 5 is_stmt 1 view .LVU160
 213:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 521              		.loc 1 213 25 is_stmt 0 view .LVU161
 522 00a0 0423     		movs	r3, #4
 523 00a2 0B93     		str	r3, [sp, #44]
 214:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 524              		.loc 1 214 5 is_stmt 1 view .LVU162
 214:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 525              		.loc 1 214 26 is_stmt 0 view .LVU163
 526 00a4 CDF83080 		str	r8, [sp, #48]
 215:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 527              		.loc 1 215 5 is_stmt 1 view .LVU164
 215:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 528              		.loc 1 215 26 is_stmt 0 view .LVU165
 529 00a8 0D95     		str	r5, [sp, #52]
 216:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 530              		.loc 1 216 5 is_stmt 1 view .LVU166
 216:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 531              		.loc 1 216 27 is_stmt 0 view .LVU167
 532 00aa 0E97     		str	r7, [sp, #56]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 20


 217:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 533              		.loc 1 217 5 is_stmt 1 view .LVU168
 217:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 534              		.loc 1 217 31 is_stmt 0 view .LVU169
 535 00ac 0F96     		str	r6, [sp, #60]
 218:Core/Src/usart.c **** 
 536              		.loc 1 218 5 is_stmt 1 view .LVU170
 537 00ae 0BA9     		add	r1, sp, #44
 538 00b0 5A48     		ldr	r0, .L63+28
 539 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 540              	.LVL15:
 222:Core/Src/usart.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 541              		.loc 1 222 5 view .LVU171
 222:Core/Src/usart.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 542              		.loc 1 222 28 is_stmt 0 view .LVU172
 543 00b6 5A48     		ldr	r0, .L63+32
 544 00b8 5A4B     		ldr	r3, .L63+36
 545 00ba 0360     		str	r3, [r0]
 223:Core/Src/usart.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 546              		.loc 1 223 5 is_stmt 1 view .LVU173
 223:Core/Src/usart.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 547              		.loc 1 223 32 is_stmt 0 view .LVU174
 548 00bc 4FF00063 		mov	r3, #134217728
 549 00c0 4360     		str	r3, [r0, #4]
 224:Core/Src/usart.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 550              		.loc 1 224 5 is_stmt 1 view .LVU175
 224:Core/Src/usart.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 551              		.loc 1 224 34 is_stmt 0 view .LVU176
 552 00c2 8560     		str	r5, [r0, #8]
 225:Core/Src/usart.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 553              		.loc 1 225 5 is_stmt 1 view .LVU177
 225:Core/Src/usart.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 554              		.loc 1 225 34 is_stmt 0 view .LVU178
 555 00c4 C560     		str	r5, [r0, #12]
 226:Core/Src/usart.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 556              		.loc 1 226 5 is_stmt 1 view .LVU179
 226:Core/Src/usart.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 557              		.loc 1 226 31 is_stmt 0 view .LVU180
 558 00c6 4FF48063 		mov	r3, #1024
 559 00ca 0361     		str	r3, [r0, #16]
 227:Core/Src/usart.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 560              		.loc 1 227 5 is_stmt 1 view .LVU181
 227:Core/Src/usart.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 561              		.loc 1 227 44 is_stmt 0 view .LVU182
 562 00cc 4561     		str	r5, [r0, #20]
 228:Core/Src/usart.c ****     hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 563              		.loc 1 228 5 is_stmt 1 view .LVU183
 228:Core/Src/usart.c ****     hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 564              		.loc 1 228 41 is_stmt 0 view .LVU184
 565 00ce 8561     		str	r5, [r0, #24]
 229:Core/Src/usart.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 566              		.loc 1 229 5 is_stmt 1 view .LVU185
 229:Core/Src/usart.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 567              		.loc 1 229 29 is_stmt 0 view .LVU186
 568 00d0 4FF48073 		mov	r3, #256
 569 00d4 C361     		str	r3, [r0, #28]
 230:Core/Src/usart.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 21


 570              		.loc 1 230 5 is_stmt 1 view .LVU187
 230:Core/Src/usart.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 571              		.loc 1 230 33 is_stmt 0 view .LVU188
 572 00d6 0562     		str	r5, [r0, #32]
 231:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 573              		.loc 1 231 5 is_stmt 1 view .LVU189
 231:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 574              		.loc 1 231 33 is_stmt 0 view .LVU190
 575 00d8 4562     		str	r5, [r0, #36]
 232:Core/Src/usart.c ****     {
 576              		.loc 1 232 5 is_stmt 1 view .LVU191
 232:Core/Src/usart.c ****     {
 577              		.loc 1 232 9 is_stmt 0 view .LVU192
 578 00da FFF7FEFF 		bl	HAL_DMA_Init
 579              	.LVL16:
 232:Core/Src/usart.c ****     {
 580              		.loc 1 232 8 view .LVU193
 581 00de 28BB     		cbnz	r0, .L53
 582              	.L33:
 237:Core/Src/usart.c **** 
 583              		.loc 1 237 5 is_stmt 1 view .LVU194
 237:Core/Src/usart.c **** 
 584              		.loc 1 237 5 view .LVU195
 585 00e0 4F4B     		ldr	r3, .L63+32
 586 00e2 E363     		str	r3, [r4, #60]
 237:Core/Src/usart.c **** 
 587              		.loc 1 237 5 view .LVU196
 588 00e4 9C63     		str	r4, [r3, #56]
 237:Core/Src/usart.c **** 
 589              		.loc 1 237 5 view .LVU197
 240:Core/Src/usart.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 590              		.loc 1 240 5 view .LVU198
 240:Core/Src/usart.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 591              		.loc 1 240 28 is_stmt 0 view .LVU199
 592 00e6 5048     		ldr	r0, .L63+40
 593 00e8 504B     		ldr	r3, .L63+44
 594 00ea 0360     		str	r3, [r0]
 241:Core/Src/usart.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 595              		.loc 1 241 5 is_stmt 1 view .LVU200
 241:Core/Src/usart.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 596              		.loc 1 241 32 is_stmt 0 view .LVU201
 597 00ec 4FF00063 		mov	r3, #134217728
 598 00f0 4360     		str	r3, [r0, #4]
 242:Core/Src/usart.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 599              		.loc 1 242 5 is_stmt 1 view .LVU202
 242:Core/Src/usart.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 600              		.loc 1 242 34 is_stmt 0 view .LVU203
 601 00f2 4023     		movs	r3, #64
 602 00f4 8360     		str	r3, [r0, #8]
 243:Core/Src/usart.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 603              		.loc 1 243 5 is_stmt 1 view .LVU204
 243:Core/Src/usart.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 604              		.loc 1 243 34 is_stmt 0 view .LVU205
 605 00f6 0023     		movs	r3, #0
 606 00f8 C360     		str	r3, [r0, #12]
 244:Core/Src/usart.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 607              		.loc 1 244 5 is_stmt 1 view .LVU206
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 22


 244:Core/Src/usart.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 608              		.loc 1 244 31 is_stmt 0 view .LVU207
 609 00fa 4FF48062 		mov	r2, #1024
 610 00fe 0261     		str	r2, [r0, #16]
 245:Core/Src/usart.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 611              		.loc 1 245 5 is_stmt 1 view .LVU208
 245:Core/Src/usart.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 612              		.loc 1 245 44 is_stmt 0 view .LVU209
 613 0100 4361     		str	r3, [r0, #20]
 246:Core/Src/usart.c ****     hdma_uart5_tx.Init.Mode = DMA_CIRCULAR;
 614              		.loc 1 246 5 is_stmt 1 view .LVU210
 246:Core/Src/usart.c ****     hdma_uart5_tx.Init.Mode = DMA_CIRCULAR;
 615              		.loc 1 246 41 is_stmt 0 view .LVU211
 616 0102 8361     		str	r3, [r0, #24]
 247:Core/Src/usart.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 617              		.loc 1 247 5 is_stmt 1 view .LVU212
 247:Core/Src/usart.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 618              		.loc 1 247 29 is_stmt 0 view .LVU213
 619 0104 4FF48072 		mov	r2, #256
 620 0108 C261     		str	r2, [r0, #28]
 248:Core/Src/usart.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 621              		.loc 1 248 5 is_stmt 1 view .LVU214
 248:Core/Src/usart.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 622              		.loc 1 248 33 is_stmt 0 view .LVU215
 623 010a 0362     		str	r3, [r0, #32]
 249:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 624              		.loc 1 249 5 is_stmt 1 view .LVU216
 249:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 625              		.loc 1 249 33 is_stmt 0 view .LVU217
 626 010c 4362     		str	r3, [r0, #36]
 250:Core/Src/usart.c ****     {
 627              		.loc 1 250 5 is_stmt 1 view .LVU218
 250:Core/Src/usart.c ****     {
 628              		.loc 1 250 9 is_stmt 0 view .LVU219
 629 010e FFF7FEFF 		bl	HAL_DMA_Init
 630              	.LVL17:
 250:Core/Src/usart.c ****     {
 631              		.loc 1 250 8 view .LVU220
 632 0112 70B9     		cbnz	r0, .L54
 633              	.L34:
 255:Core/Src/usart.c **** 
 634              		.loc 1 255 5 is_stmt 1 view .LVU221
 255:Core/Src/usart.c **** 
 635              		.loc 1 255 5 view .LVU222
 636 0114 444B     		ldr	r3, .L63+40
 637 0116 A363     		str	r3, [r4, #56]
 255:Core/Src/usart.c **** 
 638              		.loc 1 255 5 view .LVU223
 639 0118 9C63     		str	r4, [r3, #56]
 255:Core/Src/usart.c **** 
 640              		.loc 1 255 5 view .LVU224
 258:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(UART5_IRQn);
 641              		.loc 1 258 5 view .LVU225
 642 011a 0022     		movs	r2, #0
 643 011c 1146     		mov	r1, r2
 644 011e 3520     		movs	r0, #53
 645 0120 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 23


 646              	.LVL18:
 259:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 647              		.loc 1 259 5 view .LVU226
 648 0124 3520     		movs	r0, #53
 649 0126 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 650              	.LVL19:
 651 012a 87E7     		b	.L31
 652              	.L53:
 234:Core/Src/usart.c ****     }
 653              		.loc 1 234 7 view .LVU227
 654 012c FFF7FEFF 		bl	Error_Handler
 655              	.LVL20:
 656 0130 D6E7     		b	.L33
 657              	.L54:
 252:Core/Src/usart.c ****     }
 658              		.loc 1 252 7 view .LVU228
 659 0132 FFF7FEFF 		bl	Error_Handler
 660              	.LVL21:
 661 0136 EDE7     		b	.L34
 662              	.LVL22:
 663              	.L49:
 270:Core/Src/usart.c **** 
 664              		.loc 1 270 5 view .LVU229
 665              	.LBB5:
 270:Core/Src/usart.c **** 
 666              		.loc 1 270 5 view .LVU230
 667 0138 0025     		movs	r5, #0
 668 013a 0395     		str	r5, [sp, #12]
 270:Core/Src/usart.c **** 
 669              		.loc 1 270 5 view .LVU231
 670 013c 354B     		ldr	r3, .L63+20
 671 013e 5A6C     		ldr	r2, [r3, #68]
 672 0140 42F01002 		orr	r2, r2, #16
 673 0144 5A64     		str	r2, [r3, #68]
 270:Core/Src/usart.c **** 
 674              		.loc 1 270 5 view .LVU232
 675 0146 5A6C     		ldr	r2, [r3, #68]
 676 0148 02F01002 		and	r2, r2, #16
 677 014c 0392     		str	r2, [sp, #12]
 270:Core/Src/usart.c **** 
 678              		.loc 1 270 5 view .LVU233
 679 014e 039A     		ldr	r2, [sp, #12]
 680              	.LBE5:
 270:Core/Src/usart.c **** 
 681              		.loc 1 270 5 view .LVU234
 272:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 682              		.loc 1 272 5 view .LVU235
 683              	.LBB6:
 272:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 684              		.loc 1 272 5 view .LVU236
 685 0150 0495     		str	r5, [sp, #16]
 272:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 686              		.loc 1 272 5 view .LVU237
 687 0152 1A6B     		ldr	r2, [r3, #48]
 688 0154 42F00102 		orr	r2, r2, #1
 689 0158 1A63     		str	r2, [r3, #48]
 272:Core/Src/usart.c ****     /**USART1 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 24


 690              		.loc 1 272 5 view .LVU238
 691 015a 1B6B     		ldr	r3, [r3, #48]
 692 015c 03F00103 		and	r3, r3, #1
 693 0160 0493     		str	r3, [sp, #16]
 272:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 694              		.loc 1 272 5 view .LVU239
 695 0162 049B     		ldr	r3, [sp, #16]
 696              	.LBE6:
 272:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 697              		.loc 1 272 5 view .LVU240
 277:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 698              		.loc 1 277 5 view .LVU241
 277:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 699              		.loc 1 277 25 is_stmt 0 view .LVU242
 700 0164 4FF4C063 		mov	r3, #1536
 701 0168 0B93     		str	r3, [sp, #44]
 278:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 702              		.loc 1 278 5 is_stmt 1 view .LVU243
 278:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 703              		.loc 1 278 26 is_stmt 0 view .LVU244
 704 016a 0223     		movs	r3, #2
 705 016c 0C93     		str	r3, [sp, #48]
 279:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 706              		.loc 1 279 5 is_stmt 1 view .LVU245
 280:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 707              		.loc 1 280 5 view .LVU246
 280:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 708              		.loc 1 280 27 is_stmt 0 view .LVU247
 709 016e 0323     		movs	r3, #3
 710 0170 0E93     		str	r3, [sp, #56]
 281:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 711              		.loc 1 281 5 is_stmt 1 view .LVU248
 281:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 712              		.loc 1 281 31 is_stmt 0 view .LVU249
 713 0172 0723     		movs	r3, #7
 714 0174 0F93     		str	r3, [sp, #60]
 282:Core/Src/usart.c **** 
 715              		.loc 1 282 5 is_stmt 1 view .LVU250
 716 0176 0BA9     		add	r1, sp, #44
 717 0178 2D48     		ldr	r0, .L63+48
 718              	.LVL23:
 282:Core/Src/usart.c **** 
 719              		.loc 1 282 5 is_stmt 0 view .LVU251
 720 017a FFF7FEFF 		bl	HAL_GPIO_Init
 721              	.LVL24:
 286:Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 722              		.loc 1 286 5 is_stmt 1 view .LVU252
 286:Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 723              		.loc 1 286 29 is_stmt 0 view .LVU253
 724 017e 2D48     		ldr	r0, .L63+52
 725 0180 2D4B     		ldr	r3, .L63+56
 726 0182 0360     		str	r3, [r0]
 287:Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 727              		.loc 1 287 5 is_stmt 1 view .LVU254
 287:Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 728              		.loc 1 287 33 is_stmt 0 view .LVU255
 729 0184 4FF00063 		mov	r3, #134217728
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 25


 730 0188 4360     		str	r3, [r0, #4]
 288:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 731              		.loc 1 288 5 is_stmt 1 view .LVU256
 288:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 732              		.loc 1 288 35 is_stmt 0 view .LVU257
 733 018a 8560     		str	r5, [r0, #8]
 289:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 734              		.loc 1 289 5 is_stmt 1 view .LVU258
 289:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 735              		.loc 1 289 35 is_stmt 0 view .LVU259
 736 018c C560     		str	r5, [r0, #12]
 290:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 737              		.loc 1 290 5 is_stmt 1 view .LVU260
 290:Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 738              		.loc 1 290 32 is_stmt 0 view .LVU261
 739 018e 4FF48063 		mov	r3, #1024
 740 0192 0361     		str	r3, [r0, #16]
 291:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 741              		.loc 1 291 5 is_stmt 1 view .LVU262
 291:Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 742              		.loc 1 291 45 is_stmt 0 view .LVU263
 743 0194 4561     		str	r5, [r0, #20]
 292:Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 744              		.loc 1 292 5 is_stmt 1 view .LVU264
 292:Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 745              		.loc 1 292 42 is_stmt 0 view .LVU265
 746 0196 8561     		str	r5, [r0, #24]
 293:Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 747              		.loc 1 293 5 is_stmt 1 view .LVU266
 293:Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 748              		.loc 1 293 30 is_stmt 0 view .LVU267
 749 0198 4FF48073 		mov	r3, #256
 750 019c C361     		str	r3, [r0, #28]
 294:Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 751              		.loc 1 294 5 is_stmt 1 view .LVU268
 294:Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 752              		.loc 1 294 34 is_stmt 0 view .LVU269
 753 019e 0562     		str	r5, [r0, #32]
 295:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 754              		.loc 1 295 5 is_stmt 1 view .LVU270
 295:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 755              		.loc 1 295 34 is_stmt 0 view .LVU271
 756 01a0 4562     		str	r5, [r0, #36]
 296:Core/Src/usart.c ****     {
 757              		.loc 1 296 5 is_stmt 1 view .LVU272
 296:Core/Src/usart.c ****     {
 758              		.loc 1 296 9 is_stmt 0 view .LVU273
 759 01a2 FFF7FEFF 		bl	HAL_DMA_Init
 760              	.LVL25:
 296:Core/Src/usart.c ****     {
 761              		.loc 1 296 8 view .LVU274
 762 01a6 28BB     		cbnz	r0, .L55
 763              	.L37:
 301:Core/Src/usart.c **** 
 764              		.loc 1 301 5 is_stmt 1 view .LVU275
 301:Core/Src/usart.c **** 
 765              		.loc 1 301 5 view .LVU276
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 26


 766 01a8 224B     		ldr	r3, .L63+52
 767 01aa E363     		str	r3, [r4, #60]
 301:Core/Src/usart.c **** 
 768              		.loc 1 301 5 view .LVU277
 769 01ac 9C63     		str	r4, [r3, #56]
 301:Core/Src/usart.c **** 
 770              		.loc 1 301 5 view .LVU278
 304:Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 771              		.loc 1 304 5 view .LVU279
 304:Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 772              		.loc 1 304 29 is_stmt 0 view .LVU280
 773 01ae 2348     		ldr	r0, .L63+60
 774 01b0 234B     		ldr	r3, .L63+64
 775 01b2 0360     		str	r3, [r0]
 305:Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 776              		.loc 1 305 5 is_stmt 1 view .LVU281
 305:Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 777              		.loc 1 305 33 is_stmt 0 view .LVU282
 778 01b4 4FF00063 		mov	r3, #134217728
 779 01b8 4360     		str	r3, [r0, #4]
 306:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 780              		.loc 1 306 5 is_stmt 1 view .LVU283
 306:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 781              		.loc 1 306 35 is_stmt 0 view .LVU284
 782 01ba 4023     		movs	r3, #64
 783 01bc 8360     		str	r3, [r0, #8]
 307:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 784              		.loc 1 307 5 is_stmt 1 view .LVU285
 307:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 785              		.loc 1 307 35 is_stmt 0 view .LVU286
 786 01be 0023     		movs	r3, #0
 787 01c0 C360     		str	r3, [r0, #12]
 308:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 788              		.loc 1 308 5 is_stmt 1 view .LVU287
 308:Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 789              		.loc 1 308 32 is_stmt 0 view .LVU288
 790 01c2 4FF48062 		mov	r2, #1024
 791 01c6 0261     		str	r2, [r0, #16]
 309:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 792              		.loc 1 309 5 is_stmt 1 view .LVU289
 309:Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 793              		.loc 1 309 45 is_stmt 0 view .LVU290
 794 01c8 4361     		str	r3, [r0, #20]
 310:Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 795              		.loc 1 310 5 is_stmt 1 view .LVU291
 310:Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 796              		.loc 1 310 42 is_stmt 0 view .LVU292
 797 01ca 8361     		str	r3, [r0, #24]
 311:Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 798              		.loc 1 311 5 is_stmt 1 view .LVU293
 311:Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 799              		.loc 1 311 30 is_stmt 0 view .LVU294
 800 01cc 4FF48072 		mov	r2, #256
 801 01d0 C261     		str	r2, [r0, #28]
 312:Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802              		.loc 1 312 5 is_stmt 1 view .LVU295
 312:Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 27


 803              		.loc 1 312 34 is_stmt 0 view .LVU296
 804 01d2 0362     		str	r3, [r0, #32]
 313:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 805              		.loc 1 313 5 is_stmt 1 view .LVU297
 313:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 806              		.loc 1 313 34 is_stmt 0 view .LVU298
 807 01d4 4362     		str	r3, [r0, #36]
 314:Core/Src/usart.c ****     {
 808              		.loc 1 314 5 is_stmt 1 view .LVU299
 314:Core/Src/usart.c ****     {
 809              		.loc 1 314 9 is_stmt 0 view .LVU300
 810 01d6 FFF7FEFF 		bl	HAL_DMA_Init
 811              	.LVL26:
 314:Core/Src/usart.c ****     {
 812              		.loc 1 314 8 view .LVU301
 813 01da 70B9     		cbnz	r0, .L56
 814              	.L38:
 319:Core/Src/usart.c **** 
 815              		.loc 1 319 5 is_stmt 1 view .LVU302
 319:Core/Src/usart.c **** 
 816              		.loc 1 319 5 view .LVU303
 817 01dc 174B     		ldr	r3, .L63+60
 818 01de A363     		str	r3, [r4, #56]
 319:Core/Src/usart.c **** 
 819              		.loc 1 319 5 view .LVU304
 820 01e0 9C63     		str	r4, [r3, #56]
 319:Core/Src/usart.c **** 
 821              		.loc 1 319 5 view .LVU305
 322:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 822              		.loc 1 322 5 view .LVU306
 823 01e2 0022     		movs	r2, #0
 824 01e4 1146     		mov	r1, r2
 825 01e6 2520     		movs	r0, #37
 826 01e8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 827              	.LVL27:
 323:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 828              		.loc 1 323 5 view .LVU307
 829 01ec 2520     		movs	r0, #37
 830 01ee FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 831              	.LVL28:
 832 01f2 23E7     		b	.L31
 833              	.L55:
 298:Core/Src/usart.c ****     }
 834              		.loc 1 298 7 view .LVU308
 835 01f4 FFF7FEFF 		bl	Error_Handler
 836              	.LVL29:
 837 01f8 D6E7     		b	.L37
 838              	.L56:
 316:Core/Src/usart.c ****     }
 839              		.loc 1 316 7 view .LVU309
 840 01fa FFF7FEFF 		bl	Error_Handler
 841              	.LVL30:
 842 01fe EDE7     		b	.L38
 843              	.L64:
 844              		.align	2
 845              	.L63:
 846 0200 00500040 		.word	1073762304
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 28


 847 0204 00100140 		.word	1073811456
 848 0208 00440040 		.word	1073759232
 849 020c 00480040 		.word	1073760256
 850 0210 00140140 		.word	1073812480
 851 0214 00380240 		.word	1073887232
 852 0218 00080240 		.word	1073874944
 853 021c 000C0240 		.word	1073875968
 854 0220 00000000 		.word	hdma_uart5_rx
 855 0224 10600240 		.word	1073897488
 856 0228 00000000 		.word	hdma_uart5_tx
 857 022c B8600240 		.word	1073897656
 858 0230 00000240 		.word	1073872896
 859 0234 00000000 		.word	hdma_usart1_rx
 860 0238 40640240 		.word	1073898560
 861 023c 00000000 		.word	hdma_usart1_tx
 862 0240 B8640240 		.word	1073898680
 863              	.LVL31:
 864              	.L50:
 334:Core/Src/usart.c **** 
 865              		.loc 1 334 5 view .LVU310
 866              	.LBB7:
 334:Core/Src/usart.c **** 
 867              		.loc 1 334 5 view .LVU311
 868 0244 0025     		movs	r5, #0
 869 0246 0595     		str	r5, [sp, #20]
 334:Core/Src/usart.c **** 
 870              		.loc 1 334 5 view .LVU312
 871 0248 934B     		ldr	r3, .L65
 872 024a 1A6C     		ldr	r2, [r3, #64]
 873 024c 42F40032 		orr	r2, r2, #131072
 874 0250 1A64     		str	r2, [r3, #64]
 334:Core/Src/usart.c **** 
 875              		.loc 1 334 5 view .LVU313
 876 0252 1A6C     		ldr	r2, [r3, #64]
 877 0254 02F40032 		and	r2, r2, #131072
 878 0258 0592     		str	r2, [sp, #20]
 334:Core/Src/usart.c **** 
 879              		.loc 1 334 5 view .LVU314
 880 025a 059A     		ldr	r2, [sp, #20]
 881              	.LBE7:
 334:Core/Src/usart.c **** 
 882              		.loc 1 334 5 view .LVU315
 336:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 883              		.loc 1 336 5 view .LVU316
 884              	.LBB8:
 336:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 885              		.loc 1 336 5 view .LVU317
 886 025c 0695     		str	r5, [sp, #24]
 336:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 887              		.loc 1 336 5 view .LVU318
 888 025e 1A6B     		ldr	r2, [r3, #48]
 889 0260 42F00102 		orr	r2, r2, #1
 890 0264 1A63     		str	r2, [r3, #48]
 336:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 891              		.loc 1 336 5 view .LVU319
 892 0266 1B6B     		ldr	r3, [r3, #48]
 893 0268 03F00103 		and	r3, r3, #1
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 29


 894 026c 0693     		str	r3, [sp, #24]
 336:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 895              		.loc 1 336 5 view .LVU320
 896 026e 069B     		ldr	r3, [sp, #24]
 897              	.LBE8:
 336:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 898              		.loc 1 336 5 view .LVU321
 341:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 899              		.loc 1 341 5 view .LVU322
 341:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 900              		.loc 1 341 25 is_stmt 0 view .LVU323
 901 0270 0C23     		movs	r3, #12
 902 0272 0B93     		str	r3, [sp, #44]
 342:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 903              		.loc 1 342 5 is_stmt 1 view .LVU324
 342:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 904              		.loc 1 342 26 is_stmt 0 view .LVU325
 905 0274 0223     		movs	r3, #2
 906 0276 0C93     		str	r3, [sp, #48]
 343:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 907              		.loc 1 343 5 is_stmt 1 view .LVU326
 344:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 908              		.loc 1 344 5 view .LVU327
 344:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 909              		.loc 1 344 27 is_stmt 0 view .LVU328
 910 0278 0323     		movs	r3, #3
 911 027a 0E93     		str	r3, [sp, #56]
 345:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 912              		.loc 1 345 5 is_stmt 1 view .LVU329
 345:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 913              		.loc 1 345 31 is_stmt 0 view .LVU330
 914 027c 0723     		movs	r3, #7
 915 027e 0F93     		str	r3, [sp, #60]
 346:Core/Src/usart.c **** 
 916              		.loc 1 346 5 is_stmt 1 view .LVU331
 917 0280 0BA9     		add	r1, sp, #44
 918 0282 8648     		ldr	r0, .L65+4
 919              	.LVL32:
 346:Core/Src/usart.c **** 
 920              		.loc 1 346 5 is_stmt 0 view .LVU332
 921 0284 FFF7FEFF 		bl	HAL_GPIO_Init
 922              	.LVL33:
 350:Core/Src/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 923              		.loc 1 350 5 is_stmt 1 view .LVU333
 350:Core/Src/usart.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 924              		.loc 1 350 29 is_stmt 0 view .LVU334
 925 0288 8548     		ldr	r0, .L65+8
 926 028a 864B     		ldr	r3, .L65+12
 927 028c 0360     		str	r3, [r0]
 351:Core/Src/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 928              		.loc 1 351 5 is_stmt 1 view .LVU335
 351:Core/Src/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 929              		.loc 1 351 33 is_stmt 0 view .LVU336
 930 028e 4FF00063 		mov	r3, #134217728
 931 0292 4360     		str	r3, [r0, #4]
 352:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 932              		.loc 1 352 5 is_stmt 1 view .LVU337
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 30


 352:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 933              		.loc 1 352 35 is_stmt 0 view .LVU338
 934 0294 8560     		str	r5, [r0, #8]
 353:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 935              		.loc 1 353 5 is_stmt 1 view .LVU339
 353:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 936              		.loc 1 353 35 is_stmt 0 view .LVU340
 937 0296 C560     		str	r5, [r0, #12]
 354:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 938              		.loc 1 354 5 is_stmt 1 view .LVU341
 354:Core/Src/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 939              		.loc 1 354 32 is_stmt 0 view .LVU342
 940 0298 4FF48063 		mov	r3, #1024
 941 029c 0361     		str	r3, [r0, #16]
 355:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 942              		.loc 1 355 5 is_stmt 1 view .LVU343
 355:Core/Src/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 943              		.loc 1 355 45 is_stmt 0 view .LVU344
 944 029e 4561     		str	r5, [r0, #20]
 356:Core/Src/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 945              		.loc 1 356 5 is_stmt 1 view .LVU345
 356:Core/Src/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 946              		.loc 1 356 42 is_stmt 0 view .LVU346
 947 02a0 8561     		str	r5, [r0, #24]
 357:Core/Src/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 948              		.loc 1 357 5 is_stmt 1 view .LVU347
 357:Core/Src/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 949              		.loc 1 357 30 is_stmt 0 view .LVU348
 950 02a2 4FF48073 		mov	r3, #256
 951 02a6 C361     		str	r3, [r0, #28]
 358:Core/Src/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 952              		.loc 1 358 5 is_stmt 1 view .LVU349
 358:Core/Src/usart.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 953              		.loc 1 358 34 is_stmt 0 view .LVU350
 954 02a8 0562     		str	r5, [r0, #32]
 359:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 955              		.loc 1 359 5 is_stmt 1 view .LVU351
 359:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 956              		.loc 1 359 34 is_stmt 0 view .LVU352
 957 02aa 4562     		str	r5, [r0, #36]
 360:Core/Src/usart.c ****     {
 958              		.loc 1 360 5 is_stmt 1 view .LVU353
 360:Core/Src/usart.c ****     {
 959              		.loc 1 360 9 is_stmt 0 view .LVU354
 960 02ac FFF7FEFF 		bl	HAL_DMA_Init
 961              	.LVL34:
 360:Core/Src/usart.c ****     {
 962              		.loc 1 360 8 view .LVU355
 963 02b0 28BB     		cbnz	r0, .L57
 964              	.L40:
 365:Core/Src/usart.c **** 
 965              		.loc 1 365 5 is_stmt 1 view .LVU356
 365:Core/Src/usart.c **** 
 966              		.loc 1 365 5 view .LVU357
 967 02b2 7B4B     		ldr	r3, .L65+8
 968 02b4 E363     		str	r3, [r4, #60]
 365:Core/Src/usart.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 31


 969              		.loc 1 365 5 view .LVU358
 970 02b6 9C63     		str	r4, [r3, #56]
 365:Core/Src/usart.c **** 
 971              		.loc 1 365 5 view .LVU359
 368:Core/Src/usart.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 972              		.loc 1 368 5 view .LVU360
 368:Core/Src/usart.c ****     hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 973              		.loc 1 368 29 is_stmt 0 view .LVU361
 974 02b8 7B48     		ldr	r0, .L65+16
 975 02ba 7C4B     		ldr	r3, .L65+20
 976 02bc 0360     		str	r3, [r0]
 369:Core/Src/usart.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 977              		.loc 1 369 5 is_stmt 1 view .LVU362
 369:Core/Src/usart.c ****     hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 978              		.loc 1 369 33 is_stmt 0 view .LVU363
 979 02be 4FF00063 		mov	r3, #134217728
 980 02c2 4360     		str	r3, [r0, #4]
 370:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 981              		.loc 1 370 5 is_stmt 1 view .LVU364
 370:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 982              		.loc 1 370 35 is_stmt 0 view .LVU365
 983 02c4 4023     		movs	r3, #64
 984 02c6 8360     		str	r3, [r0, #8]
 371:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 985              		.loc 1 371 5 is_stmt 1 view .LVU366
 371:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 986              		.loc 1 371 35 is_stmt 0 view .LVU367
 987 02c8 0023     		movs	r3, #0
 988 02ca C360     		str	r3, [r0, #12]
 372:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 989              		.loc 1 372 5 is_stmt 1 view .LVU368
 372:Core/Src/usart.c ****     hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 990              		.loc 1 372 32 is_stmt 0 view .LVU369
 991 02cc 4FF48062 		mov	r2, #1024
 992 02d0 0261     		str	r2, [r0, #16]
 373:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 993              		.loc 1 373 5 is_stmt 1 view .LVU370
 373:Core/Src/usart.c ****     hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 994              		.loc 1 373 45 is_stmt 0 view .LVU371
 995 02d2 4361     		str	r3, [r0, #20]
 374:Core/Src/usart.c ****     hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 996              		.loc 1 374 5 is_stmt 1 view .LVU372
 374:Core/Src/usart.c ****     hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 997              		.loc 1 374 42 is_stmt 0 view .LVU373
 998 02d4 8361     		str	r3, [r0, #24]
 375:Core/Src/usart.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 999              		.loc 1 375 5 is_stmt 1 view .LVU374
 375:Core/Src/usart.c ****     hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 1000              		.loc 1 375 30 is_stmt 0 view .LVU375
 1001 02d6 4FF48072 		mov	r2, #256
 1002 02da C261     		str	r2, [r0, #28]
 376:Core/Src/usart.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1003              		.loc 1 376 5 is_stmt 1 view .LVU376
 376:Core/Src/usart.c ****     hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1004              		.loc 1 376 34 is_stmt 0 view .LVU377
 1005 02dc 0362     		str	r3, [r0, #32]
 377:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 32


 1006              		.loc 1 377 5 is_stmt 1 view .LVU378
 377:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 1007              		.loc 1 377 34 is_stmt 0 view .LVU379
 1008 02de 4362     		str	r3, [r0, #36]
 378:Core/Src/usart.c ****     {
 1009              		.loc 1 378 5 is_stmt 1 view .LVU380
 378:Core/Src/usart.c ****     {
 1010              		.loc 1 378 9 is_stmt 0 view .LVU381
 1011 02e0 FFF7FEFF 		bl	HAL_DMA_Init
 1012              	.LVL35:
 378:Core/Src/usart.c ****     {
 1013              		.loc 1 378 8 view .LVU382
 1014 02e4 70B9     		cbnz	r0, .L58
 1015              	.L41:
 383:Core/Src/usart.c **** 
 1016              		.loc 1 383 5 is_stmt 1 view .LVU383
 383:Core/Src/usart.c **** 
 1017              		.loc 1 383 5 view .LVU384
 1018 02e6 704B     		ldr	r3, .L65+16
 1019 02e8 A363     		str	r3, [r4, #56]
 383:Core/Src/usart.c **** 
 1020              		.loc 1 383 5 view .LVU385
 1021 02ea 9C63     		str	r4, [r3, #56]
 383:Core/Src/usart.c **** 
 1022              		.loc 1 383 5 view .LVU386
 386:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 1023              		.loc 1 386 5 view .LVU387
 1024 02ec 0022     		movs	r2, #0
 1025 02ee 1146     		mov	r1, r2
 1026 02f0 2620     		movs	r0, #38
 1027 02f2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1028              	.LVL36:
 387:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 1029              		.loc 1 387 5 view .LVU388
 1030 02f6 2620     		movs	r0, #38
 1031 02f8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1032              	.LVL37:
 1033 02fc 9EE6     		b	.L31
 1034              	.L57:
 362:Core/Src/usart.c ****     }
 1035              		.loc 1 362 7 view .LVU389
 1036 02fe FFF7FEFF 		bl	Error_Handler
 1037              	.LVL38:
 1038 0302 D6E7     		b	.L40
 1039              	.L58:
 380:Core/Src/usart.c ****     }
 1040              		.loc 1 380 7 view .LVU390
 1041 0304 FFF7FEFF 		bl	Error_Handler
 1042              	.LVL39:
 1043 0308 EDE7     		b	.L41
 1044              	.LVL40:
 1045              	.L51:
 398:Core/Src/usart.c **** 
 1046              		.loc 1 398 5 view .LVU391
 1047              	.LBB9:
 398:Core/Src/usart.c **** 
 1048              		.loc 1 398 5 view .LVU392
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 33


 1049 030a 0025     		movs	r5, #0
 1050 030c 0795     		str	r5, [sp, #28]
 398:Core/Src/usart.c **** 
 1051              		.loc 1 398 5 view .LVU393
 1052 030e 624B     		ldr	r3, .L65
 1053 0310 1A6C     		ldr	r2, [r3, #64]
 1054 0312 42F48022 		orr	r2, r2, #262144
 1055 0316 1A64     		str	r2, [r3, #64]
 398:Core/Src/usart.c **** 
 1056              		.loc 1 398 5 view .LVU394
 1057 0318 1A6C     		ldr	r2, [r3, #64]
 1058 031a 02F48022 		and	r2, r2, #262144
 1059 031e 0792     		str	r2, [sp, #28]
 398:Core/Src/usart.c **** 
 1060              		.loc 1 398 5 view .LVU395
 1061 0320 079A     		ldr	r2, [sp, #28]
 1062              	.LBE9:
 398:Core/Src/usart.c **** 
 1063              		.loc 1 398 5 view .LVU396
 400:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 1064              		.loc 1 400 5 view .LVU397
 1065              	.LBB10:
 400:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 1066              		.loc 1 400 5 view .LVU398
 1067 0322 0895     		str	r5, [sp, #32]
 400:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 1068              		.loc 1 400 5 view .LVU399
 1069 0324 1A6B     		ldr	r2, [r3, #48]
 1070 0326 42F00402 		orr	r2, r2, #4
 1071 032a 1A63     		str	r2, [r3, #48]
 400:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 1072              		.loc 1 400 5 view .LVU400
 1073 032c 1B6B     		ldr	r3, [r3, #48]
 1074 032e 03F00403 		and	r3, r3, #4
 1075 0332 0893     		str	r3, [sp, #32]
 400:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 1076              		.loc 1 400 5 view .LVU401
 1077 0334 089B     		ldr	r3, [sp, #32]
 1078              	.LBE10:
 400:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 1079              		.loc 1 400 5 view .LVU402
 405:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1080              		.loc 1 405 5 view .LVU403
 405:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1081              		.loc 1 405 25 is_stmt 0 view .LVU404
 1082 0336 4FF44063 		mov	r3, #3072
 1083 033a 0B93     		str	r3, [sp, #44]
 406:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1084              		.loc 1 406 5 is_stmt 1 view .LVU405
 406:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1085              		.loc 1 406 26 is_stmt 0 view .LVU406
 1086 033c 0223     		movs	r3, #2
 1087 033e 0C93     		str	r3, [sp, #48]
 407:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1088              		.loc 1 407 5 is_stmt 1 view .LVU407
 408:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1089              		.loc 1 408 5 view .LVU408
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 34


 408:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1090              		.loc 1 408 27 is_stmt 0 view .LVU409
 1091 0340 0323     		movs	r3, #3
 1092 0342 0E93     		str	r3, [sp, #56]
 409:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1093              		.loc 1 409 5 is_stmt 1 view .LVU410
 409:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1094              		.loc 1 409 31 is_stmt 0 view .LVU411
 1095 0344 0723     		movs	r3, #7
 1096 0346 0F93     		str	r3, [sp, #60]
 410:Core/Src/usart.c **** 
 1097              		.loc 1 410 5 is_stmt 1 view .LVU412
 1098 0348 0BA9     		add	r1, sp, #44
 1099 034a 5948     		ldr	r0, .L65+24
 1100              	.LVL41:
 410:Core/Src/usart.c **** 
 1101              		.loc 1 410 5 is_stmt 0 view .LVU413
 1102 034c FFF7FEFF 		bl	HAL_GPIO_Init
 1103              	.LVL42:
 414:Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 1104              		.loc 1 414 5 is_stmt 1 view .LVU414
 414:Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 1105              		.loc 1 414 29 is_stmt 0 view .LVU415
 1106 0350 5848     		ldr	r0, .L65+28
 1107 0352 594B     		ldr	r3, .L65+32
 1108 0354 0360     		str	r3, [r0]
 415:Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1109              		.loc 1 415 5 is_stmt 1 view .LVU416
 415:Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1110              		.loc 1 415 33 is_stmt 0 view .LVU417
 1111 0356 4FF00063 		mov	r3, #134217728
 1112 035a 4360     		str	r3, [r0, #4]
 416:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1113              		.loc 1 416 5 is_stmt 1 view .LVU418
 416:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1114              		.loc 1 416 35 is_stmt 0 view .LVU419
 1115 035c 8560     		str	r5, [r0, #8]
 417:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1116              		.loc 1 417 5 is_stmt 1 view .LVU420
 417:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1117              		.loc 1 417 35 is_stmt 0 view .LVU421
 1118 035e C560     		str	r5, [r0, #12]
 418:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1119              		.loc 1 418 5 is_stmt 1 view .LVU422
 418:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1120              		.loc 1 418 32 is_stmt 0 view .LVU423
 1121 0360 4FF48063 		mov	r3, #1024
 1122 0364 0361     		str	r3, [r0, #16]
 419:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1123              		.loc 1 419 5 is_stmt 1 view .LVU424
 419:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1124              		.loc 1 419 45 is_stmt 0 view .LVU425
 1125 0366 4561     		str	r5, [r0, #20]
 420:Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 1126              		.loc 1 420 5 is_stmt 1 view .LVU426
 420:Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 1127              		.loc 1 420 42 is_stmt 0 view .LVU427
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 35


 1128 0368 8561     		str	r5, [r0, #24]
 421:Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 1129              		.loc 1 421 5 is_stmt 1 view .LVU428
 421:Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 1130              		.loc 1 421 30 is_stmt 0 view .LVU429
 1131 036a 4FF48073 		mov	r3, #256
 1132 036e C361     		str	r3, [r0, #28]
 422:Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1133              		.loc 1 422 5 is_stmt 1 view .LVU430
 422:Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1134              		.loc 1 422 34 is_stmt 0 view .LVU431
 1135 0370 0562     		str	r5, [r0, #32]
 423:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1136              		.loc 1 423 5 is_stmt 1 view .LVU432
 423:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1137              		.loc 1 423 34 is_stmt 0 view .LVU433
 1138 0372 4562     		str	r5, [r0, #36]
 424:Core/Src/usart.c ****     {
 1139              		.loc 1 424 5 is_stmt 1 view .LVU434
 424:Core/Src/usart.c ****     {
 1140              		.loc 1 424 9 is_stmt 0 view .LVU435
 1141 0374 FFF7FEFF 		bl	HAL_DMA_Init
 1142              	.LVL43:
 424:Core/Src/usart.c ****     {
 1143              		.loc 1 424 8 view .LVU436
 1144 0378 28BB     		cbnz	r0, .L59
 1145              	.L43:
 429:Core/Src/usart.c **** 
 1146              		.loc 1 429 5 is_stmt 1 view .LVU437
 429:Core/Src/usart.c **** 
 1147              		.loc 1 429 5 view .LVU438
 1148 037a 4E4B     		ldr	r3, .L65+28
 1149 037c E363     		str	r3, [r4, #60]
 429:Core/Src/usart.c **** 
 1150              		.loc 1 429 5 view .LVU439
 1151 037e 9C63     		str	r4, [r3, #56]
 429:Core/Src/usart.c **** 
 1152              		.loc 1 429 5 view .LVU440
 432:Core/Src/usart.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 1153              		.loc 1 432 5 view .LVU441
 432:Core/Src/usart.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 1154              		.loc 1 432 29 is_stmt 0 view .LVU442
 1155 0380 4E48     		ldr	r0, .L65+36
 1156 0382 4F4B     		ldr	r3, .L65+40
 1157 0384 0360     		str	r3, [r0]
 433:Core/Src/usart.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1158              		.loc 1 433 5 is_stmt 1 view .LVU443
 433:Core/Src/usart.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1159              		.loc 1 433 33 is_stmt 0 view .LVU444
 1160 0386 4FF00063 		mov	r3, #134217728
 1161 038a 4360     		str	r3, [r0, #4]
 434:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1162              		.loc 1 434 5 is_stmt 1 view .LVU445
 434:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1163              		.loc 1 434 35 is_stmt 0 view .LVU446
 1164 038c 4023     		movs	r3, #64
 1165 038e 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 36


 435:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 1166              		.loc 1 435 5 is_stmt 1 view .LVU447
 435:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 1167              		.loc 1 435 35 is_stmt 0 view .LVU448
 1168 0390 0023     		movs	r3, #0
 1169 0392 C360     		str	r3, [r0, #12]
 436:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1170              		.loc 1 436 5 is_stmt 1 view .LVU449
 436:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1171              		.loc 1 436 32 is_stmt 0 view .LVU450
 1172 0394 4FF48062 		mov	r2, #1024
 1173 0398 0261     		str	r2, [r0, #16]
 437:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1174              		.loc 1 437 5 is_stmt 1 view .LVU451
 437:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1175              		.loc 1 437 45 is_stmt 0 view .LVU452
 1176 039a 4361     		str	r3, [r0, #20]
 438:Core/Src/usart.c ****     hdma_usart3_tx.Init.Mode = DMA_CIRCULAR;
 1177              		.loc 1 438 5 is_stmt 1 view .LVU453
 438:Core/Src/usart.c ****     hdma_usart3_tx.Init.Mode = DMA_CIRCULAR;
 1178              		.loc 1 438 42 is_stmt 0 view .LVU454
 1179 039c 8361     		str	r3, [r0, #24]
 439:Core/Src/usart.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 1180              		.loc 1 439 5 is_stmt 1 view .LVU455
 439:Core/Src/usart.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 1181              		.loc 1 439 30 is_stmt 0 view .LVU456
 1182 039e 4FF48072 		mov	r2, #256
 1183 03a2 C261     		str	r2, [r0, #28]
 440:Core/Src/usart.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1184              		.loc 1 440 5 is_stmt 1 view .LVU457
 440:Core/Src/usart.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1185              		.loc 1 440 34 is_stmt 0 view .LVU458
 1186 03a4 0362     		str	r3, [r0, #32]
 441:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 1187              		.loc 1 441 5 is_stmt 1 view .LVU459
 441:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 1188              		.loc 1 441 34 is_stmt 0 view .LVU460
 1189 03a6 4362     		str	r3, [r0, #36]
 442:Core/Src/usart.c ****     {
 1190              		.loc 1 442 5 is_stmt 1 view .LVU461
 442:Core/Src/usart.c ****     {
 1191              		.loc 1 442 9 is_stmt 0 view .LVU462
 1192 03a8 FFF7FEFF 		bl	HAL_DMA_Init
 1193              	.LVL44:
 442:Core/Src/usart.c ****     {
 1194              		.loc 1 442 8 view .LVU463
 1195 03ac 70B9     		cbnz	r0, .L60
 1196              	.L44:
 447:Core/Src/usart.c **** 
 1197              		.loc 1 447 5 is_stmt 1 view .LVU464
 447:Core/Src/usart.c **** 
 1198              		.loc 1 447 5 view .LVU465
 1199 03ae 434B     		ldr	r3, .L65+36
 1200 03b0 A363     		str	r3, [r4, #56]
 447:Core/Src/usart.c **** 
 1201              		.loc 1 447 5 view .LVU466
 1202 03b2 9C63     		str	r4, [r3, #56]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 37


 447:Core/Src/usart.c **** 
 1203              		.loc 1 447 5 view .LVU467
 450:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 1204              		.loc 1 450 5 view .LVU468
 1205 03b4 0022     		movs	r2, #0
 1206 03b6 1146     		mov	r1, r2
 1207 03b8 2720     		movs	r0, #39
 1208 03ba FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1209              	.LVL45:
 451:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 1210              		.loc 1 451 5 view .LVU469
 1211 03be 2720     		movs	r0, #39
 1212 03c0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1213              	.LVL46:
 1214 03c4 3AE6     		b	.L31
 1215              	.L59:
 426:Core/Src/usart.c ****     }
 1216              		.loc 1 426 7 view .LVU470
 1217 03c6 FFF7FEFF 		bl	Error_Handler
 1218              	.LVL47:
 1219 03ca D6E7     		b	.L43
 1220              	.L60:
 444:Core/Src/usart.c ****     }
 1221              		.loc 1 444 7 view .LVU471
 1222 03cc FFF7FEFF 		bl	Error_Handler
 1223              	.LVL48:
 1224 03d0 EDE7     		b	.L44
 1225              	.LVL49:
 1226              	.L52:
 462:Core/Src/usart.c **** 
 1227              		.loc 1 462 5 view .LVU472
 1228              	.LBB11:
 462:Core/Src/usart.c **** 
 1229              		.loc 1 462 5 view .LVU473
 1230 03d2 0025     		movs	r5, #0
 1231 03d4 0995     		str	r5, [sp, #36]
 462:Core/Src/usart.c **** 
 1232              		.loc 1 462 5 view .LVU474
 1233 03d6 304B     		ldr	r3, .L65
 1234 03d8 5A6C     		ldr	r2, [r3, #68]
 1235 03da 42F02002 		orr	r2, r2, #32
 1236 03de 5A64     		str	r2, [r3, #68]
 462:Core/Src/usart.c **** 
 1237              		.loc 1 462 5 view .LVU475
 1238 03e0 5A6C     		ldr	r2, [r3, #68]
 1239 03e2 02F02002 		and	r2, r2, #32
 1240 03e6 0992     		str	r2, [sp, #36]
 462:Core/Src/usart.c **** 
 1241              		.loc 1 462 5 view .LVU476
 1242 03e8 099A     		ldr	r2, [sp, #36]
 1243              	.LBE11:
 462:Core/Src/usart.c **** 
 1244              		.loc 1 462 5 view .LVU477
 464:Core/Src/usart.c ****     /**USART6 GPIO Configuration
 1245              		.loc 1 464 5 view .LVU478
 1246              	.LBB12:
 464:Core/Src/usart.c ****     /**USART6 GPIO Configuration
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 38


 1247              		.loc 1 464 5 view .LVU479
 1248 03ea 0A95     		str	r5, [sp, #40]
 464:Core/Src/usart.c ****     /**USART6 GPIO Configuration
 1249              		.loc 1 464 5 view .LVU480
 1250 03ec 1A6B     		ldr	r2, [r3, #48]
 1251 03ee 42F00402 		orr	r2, r2, #4
 1252 03f2 1A63     		str	r2, [r3, #48]
 464:Core/Src/usart.c ****     /**USART6 GPIO Configuration
 1253              		.loc 1 464 5 view .LVU481
 1254 03f4 1B6B     		ldr	r3, [r3, #48]
 1255 03f6 03F00403 		and	r3, r3, #4
 1256 03fa 0A93     		str	r3, [sp, #40]
 464:Core/Src/usart.c ****     /**USART6 GPIO Configuration
 1257              		.loc 1 464 5 view .LVU482
 1258 03fc 0A9B     		ldr	r3, [sp, #40]
 1259              	.LBE12:
 464:Core/Src/usart.c ****     /**USART6 GPIO Configuration
 1260              		.loc 1 464 5 view .LVU483
 469:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1261              		.loc 1 469 5 view .LVU484
 469:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1262              		.loc 1 469 25 is_stmt 0 view .LVU485
 1263 03fe C023     		movs	r3, #192
 1264 0400 0B93     		str	r3, [sp, #44]
 470:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1265              		.loc 1 470 5 is_stmt 1 view .LVU486
 470:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1266              		.loc 1 470 26 is_stmt 0 view .LVU487
 1267 0402 0223     		movs	r3, #2
 1268 0404 0C93     		str	r3, [sp, #48]
 471:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1269              		.loc 1 471 5 is_stmt 1 view .LVU488
 472:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1270              		.loc 1 472 5 view .LVU489
 472:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1271              		.loc 1 472 27 is_stmt 0 view .LVU490
 1272 0406 0323     		movs	r3, #3
 1273 0408 0E93     		str	r3, [sp, #56]
 473:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1274              		.loc 1 473 5 is_stmt 1 view .LVU491
 473:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1275              		.loc 1 473 31 is_stmt 0 view .LVU492
 1276 040a 0823     		movs	r3, #8
 1277 040c 0F93     		str	r3, [sp, #60]
 474:Core/Src/usart.c **** 
 1278              		.loc 1 474 5 is_stmt 1 view .LVU493
 1279 040e 0BA9     		add	r1, sp, #44
 1280 0410 2748     		ldr	r0, .L65+24
 1281              	.LVL50:
 474:Core/Src/usart.c **** 
 1282              		.loc 1 474 5 is_stmt 0 view .LVU494
 1283 0412 FFF7FEFF 		bl	HAL_GPIO_Init
 1284              	.LVL51:
 478:Core/Src/usart.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 1285              		.loc 1 478 5 is_stmt 1 view .LVU495
 478:Core/Src/usart.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 1286              		.loc 1 478 29 is_stmt 0 view .LVU496
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 39


 1287 0416 2B48     		ldr	r0, .L65+44
 1288 0418 2B4B     		ldr	r3, .L65+48
 1289 041a 0360     		str	r3, [r0]
 479:Core/Src/usart.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1290              		.loc 1 479 5 is_stmt 1 view .LVU497
 479:Core/Src/usart.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1291              		.loc 1 479 33 is_stmt 0 view .LVU498
 1292 041c 4FF02063 		mov	r3, #167772160
 1293 0420 4360     		str	r3, [r0, #4]
 480:Core/Src/usart.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1294              		.loc 1 480 5 is_stmt 1 view .LVU499
 480:Core/Src/usart.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1295              		.loc 1 480 35 is_stmt 0 view .LVU500
 1296 0422 8560     		str	r5, [r0, #8]
 481:Core/Src/usart.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 1297              		.loc 1 481 5 is_stmt 1 view .LVU501
 481:Core/Src/usart.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 1298              		.loc 1 481 35 is_stmt 0 view .LVU502
 1299 0424 C560     		str	r5, [r0, #12]
 482:Core/Src/usart.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1300              		.loc 1 482 5 is_stmt 1 view .LVU503
 482:Core/Src/usart.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1301              		.loc 1 482 32 is_stmt 0 view .LVU504
 1302 0426 4FF48063 		mov	r3, #1024
 1303 042a 0361     		str	r3, [r0, #16]
 483:Core/Src/usart.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1304              		.loc 1 483 5 is_stmt 1 view .LVU505
 483:Core/Src/usart.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1305              		.loc 1 483 45 is_stmt 0 view .LVU506
 1306 042c 4561     		str	r5, [r0, #20]
 484:Core/Src/usart.c ****     hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 1307              		.loc 1 484 5 is_stmt 1 view .LVU507
 484:Core/Src/usart.c ****     hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 1308              		.loc 1 484 42 is_stmt 0 view .LVU508
 1309 042e 8561     		str	r5, [r0, #24]
 485:Core/Src/usart.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 1310              		.loc 1 485 5 is_stmt 1 view .LVU509
 485:Core/Src/usart.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 1311              		.loc 1 485 30 is_stmt 0 view .LVU510
 1312 0430 4FF48073 		mov	r3, #256
 1313 0434 C361     		str	r3, [r0, #28]
 486:Core/Src/usart.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1314              		.loc 1 486 5 is_stmt 1 view .LVU511
 486:Core/Src/usart.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1315              		.loc 1 486 34 is_stmt 0 view .LVU512
 1316 0436 0562     		str	r5, [r0, #32]
 487:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 1317              		.loc 1 487 5 is_stmt 1 view .LVU513
 487:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 1318              		.loc 1 487 34 is_stmt 0 view .LVU514
 1319 0438 4562     		str	r5, [r0, #36]
 488:Core/Src/usart.c ****     {
 1320              		.loc 1 488 5 is_stmt 1 view .LVU515
 488:Core/Src/usart.c ****     {
 1321              		.loc 1 488 9 is_stmt 0 view .LVU516
 1322 043a FFF7FEFF 		bl	HAL_DMA_Init
 1323              	.LVL52:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 40


 488:Core/Src/usart.c ****     {
 1324              		.loc 1 488 8 view .LVU517
 1325 043e 28BB     		cbnz	r0, .L61
 1326              	.L45:
 493:Core/Src/usart.c **** 
 1327              		.loc 1 493 5 is_stmt 1 view .LVU518
 493:Core/Src/usart.c **** 
 1328              		.loc 1 493 5 view .LVU519
 1329 0440 204B     		ldr	r3, .L65+44
 1330 0442 E363     		str	r3, [r4, #60]
 493:Core/Src/usart.c **** 
 1331              		.loc 1 493 5 view .LVU520
 1332 0444 9C63     		str	r4, [r3, #56]
 493:Core/Src/usart.c **** 
 1333              		.loc 1 493 5 view .LVU521
 496:Core/Src/usart.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 1334              		.loc 1 496 5 view .LVU522
 496:Core/Src/usart.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 1335              		.loc 1 496 29 is_stmt 0 view .LVU523
 1336 0446 2148     		ldr	r0, .L65+52
 1337 0448 214B     		ldr	r3, .L65+56
 1338 044a 0360     		str	r3, [r0]
 497:Core/Src/usart.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1339              		.loc 1 497 5 is_stmt 1 view .LVU524
 497:Core/Src/usart.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1340              		.loc 1 497 33 is_stmt 0 view .LVU525
 1341 044c 4FF02063 		mov	r3, #167772160
 1342 0450 4360     		str	r3, [r0, #4]
 498:Core/Src/usart.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1343              		.loc 1 498 5 is_stmt 1 view .LVU526
 498:Core/Src/usart.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1344              		.loc 1 498 35 is_stmt 0 view .LVU527
 1345 0452 4023     		movs	r3, #64
 1346 0454 8360     		str	r3, [r0, #8]
 499:Core/Src/usart.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 1347              		.loc 1 499 5 is_stmt 1 view .LVU528
 499:Core/Src/usart.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 1348              		.loc 1 499 35 is_stmt 0 view .LVU529
 1349 0456 0023     		movs	r3, #0
 1350 0458 C360     		str	r3, [r0, #12]
 500:Core/Src/usart.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1351              		.loc 1 500 5 is_stmt 1 view .LVU530
 500:Core/Src/usart.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1352              		.loc 1 500 32 is_stmt 0 view .LVU531
 1353 045a 4FF48062 		mov	r2, #1024
 1354 045e 0261     		str	r2, [r0, #16]
 501:Core/Src/usart.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1355              		.loc 1 501 5 is_stmt 1 view .LVU532
 501:Core/Src/usart.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1356              		.loc 1 501 45 is_stmt 0 view .LVU533
 1357 0460 4361     		str	r3, [r0, #20]
 502:Core/Src/usart.c ****     hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 1358              		.loc 1 502 5 is_stmt 1 view .LVU534
 502:Core/Src/usart.c ****     hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 1359              		.loc 1 502 42 is_stmt 0 view .LVU535
 1360 0462 8361     		str	r3, [r0, #24]
 503:Core/Src/usart.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 41


 1361              		.loc 1 503 5 is_stmt 1 view .LVU536
 503:Core/Src/usart.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 1362              		.loc 1 503 30 is_stmt 0 view .LVU537
 1363 0464 4FF48072 		mov	r2, #256
 1364 0468 C261     		str	r2, [r0, #28]
 504:Core/Src/usart.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1365              		.loc 1 504 5 is_stmt 1 view .LVU538
 504:Core/Src/usart.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1366              		.loc 1 504 34 is_stmt 0 view .LVU539
 1367 046a 0362     		str	r3, [r0, #32]
 505:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 1368              		.loc 1 505 5 is_stmt 1 view .LVU540
 505:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 1369              		.loc 1 505 34 is_stmt 0 view .LVU541
 1370 046c 4362     		str	r3, [r0, #36]
 506:Core/Src/usart.c ****     {
 1371              		.loc 1 506 5 is_stmt 1 view .LVU542
 506:Core/Src/usart.c ****     {
 1372              		.loc 1 506 9 is_stmt 0 view .LVU543
 1373 046e FFF7FEFF 		bl	HAL_DMA_Init
 1374              	.LVL53:
 506:Core/Src/usart.c ****     {
 1375              		.loc 1 506 8 view .LVU544
 1376 0472 70B9     		cbnz	r0, .L62
 1377              	.L46:
 511:Core/Src/usart.c **** 
 1378              		.loc 1 511 5 is_stmt 1 view .LVU545
 511:Core/Src/usart.c **** 
 1379              		.loc 1 511 5 view .LVU546
 1380 0474 154B     		ldr	r3, .L65+52
 1381 0476 A363     		str	r3, [r4, #56]
 511:Core/Src/usart.c **** 
 1382              		.loc 1 511 5 view .LVU547
 1383 0478 9C63     		str	r4, [r3, #56]
 511:Core/Src/usart.c **** 
 1384              		.loc 1 511 5 view .LVU548
 514:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 1385              		.loc 1 514 5 view .LVU549
 1386 047a 0022     		movs	r2, #0
 1387 047c 1146     		mov	r1, r2
 1388 047e 4720     		movs	r0, #71
 1389 0480 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1390              	.LVL54:
 515:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 1391              		.loc 1 515 5 view .LVU550
 1392 0484 4720     		movs	r0, #71
 1393 0486 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1394              	.LVL55:
 1395              		.loc 1 520 1 is_stmt 0 view .LVU551
 1396 048a D7E5     		b	.L31
 1397              	.L61:
 490:Core/Src/usart.c ****     }
 1398              		.loc 1 490 7 is_stmt 1 view .LVU552
 1399 048c FFF7FEFF 		bl	Error_Handler
 1400              	.LVL56:
 1401 0490 D6E7     		b	.L45
 1402              	.L62:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 42


 508:Core/Src/usart.c ****     }
 1403              		.loc 1 508 7 view .LVU553
 1404 0492 FFF7FEFF 		bl	Error_Handler
 1405              	.LVL57:
 1406 0496 EDE7     		b	.L46
 1407              	.L66:
 1408              		.align	2
 1409              	.L65:
 1410 0498 00380240 		.word	1073887232
 1411 049c 00000240 		.word	1073872896
 1412 04a0 00000000 		.word	hdma_usart2_rx
 1413 04a4 88600240 		.word	1073897608
 1414 04a8 00000000 		.word	hdma_usart2_tx
 1415 04ac A0600240 		.word	1073897632
 1416 04b0 00080240 		.word	1073874944
 1417 04b4 00000000 		.word	hdma_usart3_rx
 1418 04b8 28600240 		.word	1073897512
 1419 04bc 00000000 		.word	hdma_usart3_tx
 1420 04c0 58600240 		.word	1073897560
 1421 04c4 00000000 		.word	hdma_usart6_rx
 1422 04c8 28640240 		.word	1073898536
 1423 04cc 00000000 		.word	hdma_usart6_tx
 1424 04d0 A0640240 		.word	1073898656
 1425              		.cfi_endproc
 1426              	.LFE139:
 1428              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1429              		.align	1
 1430              		.global	HAL_UART_MspDeInit
 1431              		.syntax unified
 1432              		.thumb
 1433              		.thumb_func
 1435              	HAL_UART_MspDeInit:
 1436              	.LVL58:
 1437              	.LFB140:
 521:Core/Src/usart.c **** 
 522:Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 523:Core/Src/usart.c **** {
 1438              		.loc 1 523 1 view -0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		.loc 1 523 1 is_stmt 0 view .LVU555
 1443 0000 10B5     		push	{r4, lr}
 1444              	.LCFI9:
 1445              		.cfi_def_cfa_offset 8
 1446              		.cfi_offset 4, -8
 1447              		.cfi_offset 14, -4
 1448 0002 0446     		mov	r4, r0
 524:Core/Src/usart.c **** 
 525:Core/Src/usart.c ****   if(uartHandle->Instance==UART5)
 1449              		.loc 1 525 3 is_stmt 1 view .LVU556
 1450              		.loc 1 525 16 is_stmt 0 view .LVU557
 1451 0004 0368     		ldr	r3, [r0]
 1452              		.loc 1 525 5 view .LVU558
 1453 0006 3D4A     		ldr	r2, .L79
 1454 0008 9342     		cmp	r3, r2
 1455 000a 0CD0     		beq	.L74
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 43


 526:Core/Src/usart.c ****   {
 527:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspDeInit 0 */
 528:Core/Src/usart.c **** 
 529:Core/Src/usart.c ****   /* USER CODE END UART5_MspDeInit 0 */
 530:Core/Src/usart.c ****     /* Peripheral clock disable */
 531:Core/Src/usart.c ****     __HAL_RCC_UART5_CLK_DISABLE();
 532:Core/Src/usart.c **** 
 533:Core/Src/usart.c ****     /**UART5 GPIO Configuration
 534:Core/Src/usart.c ****     PC12     ------> UART5_TX
 535:Core/Src/usart.c ****     PD2     ------> UART5_RX
 536:Core/Src/usart.c ****     */
 537:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 538:Core/Src/usart.c **** 
 539:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 540:Core/Src/usart.c **** 
 541:Core/Src/usart.c ****     /* UART5 DMA DeInit */
 542:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 543:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 544:Core/Src/usart.c **** 
 545:Core/Src/usart.c ****     /* UART5 interrupt Deinit */
 546:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(UART5_IRQn);
 547:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 548:Core/Src/usart.c **** 
 549:Core/Src/usart.c ****   /* USER CODE END UART5_MspDeInit 1 */
 550:Core/Src/usart.c ****   }
 551:Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 1456              		.loc 1 551 8 is_stmt 1 view .LVU559
 1457              		.loc 1 551 10 is_stmt 0 view .LVU560
 1458 000c 3C4A     		ldr	r2, .L79+4
 1459 000e 9342     		cmp	r3, r2
 1460 0010 22D0     		beq	.L75
 552:Core/Src/usart.c ****   {
 553:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 554:Core/Src/usart.c **** 
 555:Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 0 */
 556:Core/Src/usart.c ****     /* Peripheral clock disable */
 557:Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 558:Core/Src/usart.c **** 
 559:Core/Src/usart.c ****     /**USART1 GPIO Configuration
 560:Core/Src/usart.c ****     PA9     ------> USART1_TX
 561:Core/Src/usart.c ****     PA10     ------> USART1_RX
 562:Core/Src/usart.c ****     */
 563:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 564:Core/Src/usart.c **** 
 565:Core/Src/usart.c ****     /* USART1 DMA DeInit */
 566:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 567:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 568:Core/Src/usart.c **** 
 569:Core/Src/usart.c ****     /* USART1 interrupt Deinit */
 570:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 571:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 572:Core/Src/usart.c **** 
 573:Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 1 */
 574:Core/Src/usart.c ****   }
 575:Core/Src/usart.c ****   else if(uartHandle->Instance==USART2)
 1461              		.loc 1 575 8 is_stmt 1 view .LVU561
 1462              		.loc 1 575 10 is_stmt 0 view .LVU562
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 44


 1463 0012 3C4A     		ldr	r2, .L79+8
 1464 0014 9342     		cmp	r3, r2
 1465 0016 34D0     		beq	.L76
 576:Core/Src/usart.c ****   {
 577:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 578:Core/Src/usart.c **** 
 579:Core/Src/usart.c ****   /* USER CODE END USART2_MspDeInit 0 */
 580:Core/Src/usart.c ****     /* Peripheral clock disable */
 581:Core/Src/usart.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 582:Core/Src/usart.c **** 
 583:Core/Src/usart.c ****     /**USART2 GPIO Configuration
 584:Core/Src/usart.c ****     PA2     ------> USART2_TX
 585:Core/Src/usart.c ****     PA3     ------> USART2_RX
 586:Core/Src/usart.c ****     */
 587:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 588:Core/Src/usart.c **** 
 589:Core/Src/usart.c ****     /* USART2 DMA DeInit */
 590:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 591:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 592:Core/Src/usart.c **** 
 593:Core/Src/usart.c ****     /* USART2 interrupt Deinit */
 594:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 595:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 596:Core/Src/usart.c **** 
 597:Core/Src/usart.c ****   /* USER CODE END USART2_MspDeInit 1 */
 598:Core/Src/usart.c ****   }
 599:Core/Src/usart.c ****   else if(uartHandle->Instance==USART3)
 1466              		.loc 1 599 8 is_stmt 1 view .LVU563
 1467              		.loc 1 599 10 is_stmt 0 view .LVU564
 1468 0018 3B4A     		ldr	r2, .L79+12
 1469 001a 9342     		cmp	r3, r2
 1470 001c 45D0     		beq	.L77
 600:Core/Src/usart.c ****   {
 601:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 602:Core/Src/usart.c **** 
 603:Core/Src/usart.c ****   /* USER CODE END USART3_MspDeInit 0 */
 604:Core/Src/usart.c ****     /* Peripheral clock disable */
 605:Core/Src/usart.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 606:Core/Src/usart.c **** 
 607:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 608:Core/Src/usart.c ****     PC10     ------> USART3_TX
 609:Core/Src/usart.c ****     PC11     ------> USART3_RX
 610:Core/Src/usart.c ****     */
 611:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 612:Core/Src/usart.c **** 
 613:Core/Src/usart.c ****     /* USART3 DMA DeInit */
 614:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 615:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 616:Core/Src/usart.c **** 
 617:Core/Src/usart.c ****     /* USART3 interrupt Deinit */
 618:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 619:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 620:Core/Src/usart.c **** 
 621:Core/Src/usart.c ****   /* USER CODE END USART3_MspDeInit 1 */
 622:Core/Src/usart.c ****   }
 623:Core/Src/usart.c ****   else if(uartHandle->Instance==USART6)
 1471              		.loc 1 623 8 is_stmt 1 view .LVU565
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 45


 1472              		.loc 1 623 10 is_stmt 0 view .LVU566
 1473 001e 3B4A     		ldr	r2, .L79+16
 1474 0020 9342     		cmp	r3, r2
 1475 0022 57D0     		beq	.L78
 1476              	.LVL59:
 1477              	.L67:
 624:Core/Src/usart.c ****   {
 625:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 626:Core/Src/usart.c **** 
 627:Core/Src/usart.c ****   /* USER CODE END USART6_MspDeInit 0 */
 628:Core/Src/usart.c ****     /* Peripheral clock disable */
 629:Core/Src/usart.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 630:Core/Src/usart.c **** 
 631:Core/Src/usart.c ****     /**USART6 GPIO Configuration
 632:Core/Src/usart.c ****     PC6     ------> USART6_TX
 633:Core/Src/usart.c ****     PC7     ------> USART6_RX
 634:Core/Src/usart.c ****     */
 635:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 636:Core/Src/usart.c **** 
 637:Core/Src/usart.c ****     /* USART6 DMA DeInit */
 638:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 639:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 640:Core/Src/usart.c **** 
 641:Core/Src/usart.c ****     /* USART6 interrupt Deinit */
 642:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART6_IRQn);
 643:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 644:Core/Src/usart.c **** 
 645:Core/Src/usart.c ****   /* USER CODE END USART6_MspDeInit 1 */
 646:Core/Src/usart.c ****   }
 647:Core/Src/usart.c **** }
 1478              		.loc 1 647 1 view .LVU567
 1479 0024 10BD     		pop	{r4, pc}
 1480              	.LVL60:
 1481              	.L74:
 531:Core/Src/usart.c **** 
 1482              		.loc 1 531 5 is_stmt 1 view .LVU568
 1483 0026 02F5F432 		add	r2, r2, #124928
 1484 002a 136C     		ldr	r3, [r2, #64]
 1485 002c 23F48013 		bic	r3, r3, #1048576
 1486 0030 1364     		str	r3, [r2, #64]
 537:Core/Src/usart.c **** 
 1487              		.loc 1 537 5 view .LVU569
 1488 0032 4FF48051 		mov	r1, #4096
 1489 0036 3648     		ldr	r0, .L79+20
 1490              	.LVL61:
 537:Core/Src/usart.c **** 
 1491              		.loc 1 537 5 is_stmt 0 view .LVU570
 1492 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1493              	.LVL62:
 539:Core/Src/usart.c **** 
 1494              		.loc 1 539 5 is_stmt 1 view .LVU571
 1495 003c 0421     		movs	r1, #4
 1496 003e 3548     		ldr	r0, .L79+24
 1497 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1498              	.LVL63:
 542:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 1499              		.loc 1 542 5 view .LVU572
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 46


 1500 0044 E06B     		ldr	r0, [r4, #60]
 1501 0046 FFF7FEFF 		bl	HAL_DMA_DeInit
 1502              	.LVL64:
 543:Core/Src/usart.c **** 
 1503              		.loc 1 543 5 view .LVU573
 1504 004a A06B     		ldr	r0, [r4, #56]
 1505 004c FFF7FEFF 		bl	HAL_DMA_DeInit
 1506              	.LVL65:
 546:Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 1507              		.loc 1 546 5 view .LVU574
 1508 0050 3520     		movs	r0, #53
 1509 0052 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1510              	.LVL66:
 1511 0056 E5E7     		b	.L67
 1512              	.LVL67:
 1513              	.L75:
 557:Core/Src/usart.c **** 
 1514              		.loc 1 557 5 view .LVU575
 1515 0058 02F59432 		add	r2, r2, #75776
 1516 005c 536C     		ldr	r3, [r2, #68]
 1517 005e 23F01003 		bic	r3, r3, #16
 1518 0062 5364     		str	r3, [r2, #68]
 563:Core/Src/usart.c **** 
 1519              		.loc 1 563 5 view .LVU576
 1520 0064 4FF4C061 		mov	r1, #1536
 1521 0068 2B48     		ldr	r0, .L79+28
 1522              	.LVL68:
 563:Core/Src/usart.c **** 
 1523              		.loc 1 563 5 is_stmt 0 view .LVU577
 1524 006a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1525              	.LVL69:
 566:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 1526              		.loc 1 566 5 is_stmt 1 view .LVU578
 1527 006e E06B     		ldr	r0, [r4, #60]
 1528 0070 FFF7FEFF 		bl	HAL_DMA_DeInit
 1529              	.LVL70:
 567:Core/Src/usart.c **** 
 1530              		.loc 1 567 5 view .LVU579
 1531 0074 A06B     		ldr	r0, [r4, #56]
 1532 0076 FFF7FEFF 		bl	HAL_DMA_DeInit
 1533              	.LVL71:
 570:Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1534              		.loc 1 570 5 view .LVU580
 1535 007a 2520     		movs	r0, #37
 1536 007c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1537              	.LVL72:
 1538 0080 D0E7     		b	.L67
 1539              	.LVL73:
 1540              	.L76:
 581:Core/Src/usart.c **** 
 1541              		.loc 1 581 5 view .LVU581
 1542 0082 02F5FA32 		add	r2, r2, #128000
 1543 0086 136C     		ldr	r3, [r2, #64]
 1544 0088 23F40033 		bic	r3, r3, #131072
 1545 008c 1364     		str	r3, [r2, #64]
 587:Core/Src/usart.c **** 
 1546              		.loc 1 587 5 view .LVU582
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 47


 1547 008e 0C21     		movs	r1, #12
 1548 0090 2148     		ldr	r0, .L79+28
 1549              	.LVL74:
 587:Core/Src/usart.c **** 
 1550              		.loc 1 587 5 is_stmt 0 view .LVU583
 1551 0092 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1552              	.LVL75:
 590:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 1553              		.loc 1 590 5 is_stmt 1 view .LVU584
 1554 0096 E06B     		ldr	r0, [r4, #60]
 1555 0098 FFF7FEFF 		bl	HAL_DMA_DeInit
 1556              	.LVL76:
 591:Core/Src/usart.c **** 
 1557              		.loc 1 591 5 view .LVU585
 1558 009c A06B     		ldr	r0, [r4, #56]
 1559 009e FFF7FEFF 		bl	HAL_DMA_DeInit
 1560              	.LVL77:
 594:Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1561              		.loc 1 594 5 view .LVU586
 1562 00a2 2620     		movs	r0, #38
 1563 00a4 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1564              	.LVL78:
 1565 00a8 BCE7     		b	.L67
 1566              	.LVL79:
 1567              	.L77:
 605:Core/Src/usart.c **** 
 1568              		.loc 1 605 5 view .LVU587
 1569 00aa 02F5F832 		add	r2, r2, #126976
 1570 00ae 136C     		ldr	r3, [r2, #64]
 1571 00b0 23F48023 		bic	r3, r3, #262144
 1572 00b4 1364     		str	r3, [r2, #64]
 611:Core/Src/usart.c **** 
 1573              		.loc 1 611 5 view .LVU588
 1574 00b6 4FF44061 		mov	r1, #3072
 1575 00ba 1548     		ldr	r0, .L79+20
 1576              	.LVL80:
 611:Core/Src/usart.c **** 
 1577              		.loc 1 611 5 is_stmt 0 view .LVU589
 1578 00bc FFF7FEFF 		bl	HAL_GPIO_DeInit
 1579              	.LVL81:
 614:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 1580              		.loc 1 614 5 is_stmt 1 view .LVU590
 1581 00c0 E06B     		ldr	r0, [r4, #60]
 1582 00c2 FFF7FEFF 		bl	HAL_DMA_DeInit
 1583              	.LVL82:
 615:Core/Src/usart.c **** 
 1584              		.loc 1 615 5 view .LVU591
 1585 00c6 A06B     		ldr	r0, [r4, #56]
 1586 00c8 FFF7FEFF 		bl	HAL_DMA_DeInit
 1587              	.LVL83:
 618:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1588              		.loc 1 618 5 view .LVU592
 1589 00cc 2720     		movs	r0, #39
 1590 00ce FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1591              	.LVL84:
 1592 00d2 A7E7     		b	.L67
 1593              	.LVL85:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 48


 1594              	.L78:
 629:Core/Src/usart.c **** 
 1595              		.loc 1 629 5 view .LVU593
 1596 00d4 02F59232 		add	r2, r2, #74752
 1597 00d8 536C     		ldr	r3, [r2, #68]
 1598 00da 23F02003 		bic	r3, r3, #32
 1599 00de 5364     		str	r3, [r2, #68]
 635:Core/Src/usart.c **** 
 1600              		.loc 1 635 5 view .LVU594
 1601 00e0 C021     		movs	r1, #192
 1602 00e2 0B48     		ldr	r0, .L79+20
 1603              	.LVL86:
 635:Core/Src/usart.c **** 
 1604              		.loc 1 635 5 is_stmt 0 view .LVU595
 1605 00e4 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1606              	.LVL87:
 638:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 1607              		.loc 1 638 5 is_stmt 1 view .LVU596
 1608 00e8 E06B     		ldr	r0, [r4, #60]
 1609 00ea FFF7FEFF 		bl	HAL_DMA_DeInit
 1610              	.LVL88:
 639:Core/Src/usart.c **** 
 1611              		.loc 1 639 5 view .LVU597
 1612 00ee A06B     		ldr	r0, [r4, #56]
 1613 00f0 FFF7FEFF 		bl	HAL_DMA_DeInit
 1614              	.LVL89:
 642:Core/Src/usart.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 1615              		.loc 1 642 5 view .LVU598
 1616 00f4 4720     		movs	r0, #71
 1617 00f6 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1618              	.LVL90:
 1619              		.loc 1 647 1 is_stmt 0 view .LVU599
 1620 00fa 93E7     		b	.L67
 1621              	.L80:
 1622              		.align	2
 1623              	.L79:
 1624 00fc 00500040 		.word	1073762304
 1625 0100 00100140 		.word	1073811456
 1626 0104 00440040 		.word	1073759232
 1627 0108 00480040 		.word	1073760256
 1628 010c 00140140 		.word	1073812480
 1629 0110 00080240 		.word	1073874944
 1630 0114 000C0240 		.word	1073875968
 1631 0118 00000240 		.word	1073872896
 1632              		.cfi_endproc
 1633              	.LFE140:
 1635              		.global	hdma_usart6_tx
 1636              		.section	.bss.hdma_usart6_tx,"aw",%nobits
 1637              		.align	2
 1640              	hdma_usart6_tx:
 1641 0000 00000000 		.space	96
 1641      00000000 
 1641      00000000 
 1641      00000000 
 1641      00000000 
 1642              		.global	hdma_usart6_rx
 1643              		.section	.bss.hdma_usart6_rx,"aw",%nobits
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 49


 1644              		.align	2
 1647              	hdma_usart6_rx:
 1648 0000 00000000 		.space	96
 1648      00000000 
 1648      00000000 
 1648      00000000 
 1648      00000000 
 1649              		.global	hdma_usart3_tx
 1650              		.section	.bss.hdma_usart3_tx,"aw",%nobits
 1651              		.align	2
 1654              	hdma_usart3_tx:
 1655 0000 00000000 		.space	96
 1655      00000000 
 1655      00000000 
 1655      00000000 
 1655      00000000 
 1656              		.global	hdma_usart3_rx
 1657              		.section	.bss.hdma_usart3_rx,"aw",%nobits
 1658              		.align	2
 1661              	hdma_usart3_rx:
 1662 0000 00000000 		.space	96
 1662      00000000 
 1662      00000000 
 1662      00000000 
 1662      00000000 
 1663              		.global	hdma_usart2_tx
 1664              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 1665              		.align	2
 1668              	hdma_usart2_tx:
 1669 0000 00000000 		.space	96
 1669      00000000 
 1669      00000000 
 1669      00000000 
 1669      00000000 
 1670              		.global	hdma_usart2_rx
 1671              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1672              		.align	2
 1675              	hdma_usart2_rx:
 1676 0000 00000000 		.space	96
 1676      00000000 
 1676      00000000 
 1676      00000000 
 1676      00000000 
 1677              		.global	hdma_usart1_tx
 1678              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 1679              		.align	2
 1682              	hdma_usart1_tx:
 1683 0000 00000000 		.space	96
 1683      00000000 
 1683      00000000 
 1683      00000000 
 1683      00000000 
 1684              		.global	hdma_usart1_rx
 1685              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 1686              		.align	2
 1689              	hdma_usart1_rx:
 1690 0000 00000000 		.space	96
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 50


 1690      00000000 
 1690      00000000 
 1690      00000000 
 1690      00000000 
 1691              		.global	hdma_uart5_tx
 1692              		.section	.bss.hdma_uart5_tx,"aw",%nobits
 1693              		.align	2
 1696              	hdma_uart5_tx:
 1697 0000 00000000 		.space	96
 1697      00000000 
 1697      00000000 
 1697      00000000 
 1697      00000000 
 1698              		.global	hdma_uart5_rx
 1699              		.section	.bss.hdma_uart5_rx,"aw",%nobits
 1700              		.align	2
 1703              	hdma_uart5_rx:
 1704 0000 00000000 		.space	96
 1704      00000000 
 1704      00000000 
 1704      00000000 
 1704      00000000 
 1705              		.global	huart6
 1706              		.section	.bss.huart6,"aw",%nobits
 1707              		.align	2
 1710              	huart6:
 1711 0000 00000000 		.space	72
 1711      00000000 
 1711      00000000 
 1711      00000000 
 1711      00000000 
 1712              		.global	huart3
 1713              		.section	.bss.huart3,"aw",%nobits
 1714              		.align	2
 1717              	huart3:
 1718 0000 00000000 		.space	72
 1718      00000000 
 1718      00000000 
 1718      00000000 
 1718      00000000 
 1719              		.global	huart2
 1720              		.section	.bss.huart2,"aw",%nobits
 1721              		.align	2
 1724              	huart2:
 1725 0000 00000000 		.space	72
 1725      00000000 
 1725      00000000 
 1725      00000000 
 1725      00000000 
 1726              		.global	huart1
 1727              		.section	.bss.huart1,"aw",%nobits
 1728              		.align	2
 1731              	huart1:
 1732 0000 00000000 		.space	72
 1732      00000000 
 1732      00000000 
 1732      00000000 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 51


 1732      00000000 
 1733              		.global	huart5
 1734              		.section	.bss.huart5,"aw",%nobits
 1735              		.align	2
 1738              	huart5:
 1739 0000 00000000 		.space	72
 1739      00000000 
 1739      00000000 
 1739      00000000 
 1739      00000000 
 1740              		.text
 1741              	.Letext0:
 1742              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1743              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1744              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1745              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1746              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1747              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1748              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1749              		.file 9 "Core/Inc/usart.h"
 1750              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1751              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 usart.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:21     .text.MX_UART5_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:27     .text.MX_UART5_Init:00000000 MX_UART5_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:85     .text.MX_UART5_Init:0000002c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1738   .bss.huart5:00000000 huart5
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:91     .text.MX_USART1_UART_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:97     .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:155    .text.MX_USART1_UART_Init:0000002c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1731   .bss.huart1:00000000 huart1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:161    .text.MX_USART2_UART_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:167    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:225    .text.MX_USART2_UART_Init:0000002c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1724   .bss.huart2:00000000 huart2
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:231    .text.MX_USART3_UART_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:237    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:295    .text.MX_USART3_UART_Init:0000002c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1717   .bss.huart3:00000000 huart3
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:301    .text.MX_USART6_UART_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:307    .text.MX_USART6_UART_Init:00000000 MX_USART6_UART_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:365    .text.MX_USART6_UART_Init:0000002c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1710   .bss.huart6:00000000 huart6
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:371    .text.HAL_UART_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:377    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:846    .text.HAL_UART_MspInit:00000200 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1703   .bss.hdma_uart5_rx:00000000 hdma_uart5_rx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1696   .bss.hdma_uart5_tx:00000000 hdma_uart5_tx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1689   .bss.hdma_usart1_rx:00000000 hdma_usart1_rx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1682   .bss.hdma_usart1_tx:00000000 hdma_usart1_tx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:868    .text.HAL_UART_MspInit:00000244 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1410   .text.HAL_UART_MspInit:00000498 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1675   .bss.hdma_usart2_rx:00000000 hdma_usart2_rx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1668   .bss.hdma_usart2_tx:00000000 hdma_usart2_tx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1661   .bss.hdma_usart3_rx:00000000 hdma_usart3_rx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1654   .bss.hdma_usart3_tx:00000000 hdma_usart3_tx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1647   .bss.hdma_usart6_rx:00000000 hdma_usart6_rx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1640   .bss.hdma_usart6_tx:00000000 hdma_usart6_tx
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1429   .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1435   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1624   .text.HAL_UART_MspDeInit:000000fc $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1637   .bss.hdma_usart6_tx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1644   .bss.hdma_usart6_rx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1651   .bss.hdma_usart3_tx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1658   .bss.hdma_usart3_rx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1665   .bss.hdma_usart2_tx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1672   .bss.hdma_usart2_rx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1679   .bss.hdma_usart1_tx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1686   .bss.hdma_usart1_rx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1693   .bss.hdma_uart5_tx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1700   .bss.hdma_uart5_rx:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1707   .bss.huart6:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1714   .bss.huart3:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1721   .bss.huart2:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1728   .bss.huart1:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s:1735   .bss.huart5:00000000 $d

UNDEFINED SYMBOLS
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccrpt8Pu.s 			page 53


HAL_UART_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
