INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/project_lab4/project_lab4.srcs/sim_1/imports/sim/fir_la_tb_wb_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_la_tb
