
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1153.586 ; gain = 0.000 ; free physical = 1164 ; free virtual = 5349
INFO: [Netlist 29-17] Analyzing 565 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1860.039 ; gain = 0.000 ; free physical = 517 ; free virtual = 4674
Restored from archive | CPU: 0.260000 secs | Memory: 1.211227 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1860.039 ; gain = 0.000 ; free physical = 517 ; free virtual = 4674
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 1860.039 ; gain = 706.453 ; free physical = 518 ; free virtual = 4675
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1924.070 ; gain = 64.031 ; free physical = 511 ; free virtual = 4669
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/Xilinx/IP/IP2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/Xilinx/tpfinal_V2.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/pablo/Xilinx/tpfinal_V2.0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/Xilinx/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "f29a30775c6be53d".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2114.535 ; gain = 0.000 ; free physical = 503 ; free virtual = 4600
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1145d0644

Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2114.535 ; gain = 113.465 ; free physical = 503 ; free virtual = 4600

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 17121d3bc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2114.535 ; gain = 113.465 ; free physical = 510 ; free virtual = 4608
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 13 load pin(s).
Phase 3 Constant propagation | Checksum: 1a8fca0a1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2114.535 ; gain = 113.465 ; free physical = 510 ; free virtual = 4608
INFO: [Opt 31-389] Phase Constant propagation created 109 cells and removed 504 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 157ed1938

Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 2114.535 ; gain = 113.465 ; free physical = 517 ; free virtual = 4614
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1433 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 157ed1938

Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2114.535 ; gain = 113.465 ; free physical = 516 ; free virtual = 4614
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 157ed1938

Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2114.535 ; gain = 113.465 ; free physical = 516 ; free virtual = 4614
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 157ed1938

Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2114.535 ; gain = 113.465 ; free physical = 516 ; free virtual = 4614
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2114.535 ; gain = 0.000 ; free physical = 516 ; free virtual = 4614
Ending Logic Optimization Task | Checksum: 157ed1938

Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2114.535 ; gain = 113.465 ; free physical = 516 ; free virtual = 4614

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.057 | TNS=-0.857 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: d75ef250

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 485 ; free virtual = 4585
Ending Power Optimization Task | Checksum: d75ef250

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2520.039 ; gain = 405.504 ; free physical = 493 ; free virtual = 4593
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2520.039 ; gain = 660.000 ; free physical = 493 ; free virtual = 4593
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 488 ; free virtual = 4590
INFO: [Common 17-1381] The checkpoint '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 485 ; free virtual = 4588
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: aa13ff72

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 485 ; free virtual = 4588
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 487 ; free virtual = 4591

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e77ddbaf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 497 ; free virtual = 4603

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c1f2dcc2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 455 ; free virtual = 4566

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c1f2dcc2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 455 ; free virtual = 4566
Phase 1 Placer Initialization | Checksum: c1f2dcc2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.039 ; gain = 0.000 ; free physical = 455 ; free virtual = 4566

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1486cb66f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 395 ; free virtual = 4512

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1486cb66f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 395 ; free virtual = 4512

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15880963f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 396 ; free virtual = 4510

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 105b61e14

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 396 ; free virtual = 4510

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137ac73c3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 396 ; free virtual = 4510

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 137ac73c3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 396 ; free virtual = 4510

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: f237b628

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 393 ; free virtual = 4507

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 222fe94b4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 392 ; free virtual = 4508

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1fb6ca595

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 392 ; free virtual = 4508

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1fb6ca595

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 392 ; free virtual = 4508

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1fb6ca595

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 394 ; free virtual = 4510
Phase 3 Detail Placement | Checksum: 1fb6ca595

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 394 ; free virtual = 4510

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e537ed06

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e537ed06

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 415 ; free virtual = 4529
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.545. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d6649b4d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 420 ; free virtual = 4530
Phase 4.1 Post Commit Optimization | Checksum: 1d6649b4d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 420 ; free virtual = 4530

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d6649b4d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 420 ; free virtual = 4531

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d6649b4d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 420 ; free virtual = 4531

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d702489d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 420 ; free virtual = 4531
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d702489d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 420 ; free virtual = 4531
Ending Placer Task | Checksum: f5a1a71d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 439 ; free virtual = 4550
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:22 . Memory (MB): peak = 2540.062 ; gain = 20.023 ; free physical = 439 ; free virtual = 4550
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 420 ; free virtual = 4544
INFO: [Common 17-1381] The checkpoint '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 433 ; free virtual = 4548
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 442 ; free virtual = 4556
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 441 ; free virtual = 4556
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4d1c61cf ConstDB: 0 ShapeSum: a885454e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bb11d71a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 345 ; free virtual = 4453
Post Restoration Checksum: NetGraph: fd2f08a7 NumContArr: bde2ce73 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1bb11d71a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 346 ; free virtual = 4455

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1bb11d71a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 315 ; free virtual = 4423

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1bb11d71a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 315 ; free virtual = 4423
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 139c52380

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 315 ; free virtual = 4423
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.824  | TNS=0.000  | WHS=-0.349 | THS=-119.785|

Phase 2 Router Initialization | Checksum: 14fddd094

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 312 ; free virtual = 4421

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b1eb54c4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 313 ; free virtual = 4422

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 801
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.127 | TNS=-1.053 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 112f95310

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 310 ; free virtual = 4420

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.188  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fc610199

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422
Phase 4 Rip-up And Reroute | Checksum: fc610199

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fc610199

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fc610199

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422
Phase 5 Delay and Skew Optimization | Checksum: fc610199

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17f9c4382

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.202  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10a6505d5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422
Phase 6 Post Hold Fix | Checksum: 10a6505d5

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.63679 %
  Global Horizontal Routing Utilization  = 2.07691 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f5525d51

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 311 ; free virtual = 4422

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f5525d51

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 310 ; free virtual = 4420

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 556501e8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 310 ; free virtual = 4420

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.202  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 556501e8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 310 ; free virtual = 4420
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:29 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 346 ; free virtual = 4457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 346 ; free virtual = 4457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2540.062 ; gain = 0.000 ; free physical = 326 ; free virtual = 4453
INFO: [Common 17-1381] The checkpoint '/home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pablo/Xilinx/tpfinal_V2.0/tpfinal_V2.0.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 10:44:37 2021...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1153.586 ; gain = 0.000 ; free physical = 1230 ; free virtual = 5363
INFO: [Netlist 29-17] Analyzing 553 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1953.070 ; gain = 5.000 ; free physical = 551 ; free virtual = 4656
Restored from archive | CPU: 0.730000 secs | Memory: 10.547951 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1953.070 ; gain = 5.000 ; free physical = 551 ; free virtual = 4656
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1953.070 ; gain = 799.484 ; free physical = 552 ; free virtual = 4657
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, system_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], system_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], system_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], system_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2445.914 ; gain = 492.844 ; free physical = 526 ; free virtual = 4603
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 10:46:29 2021...
