Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 30 14:45:54 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_design_wrapper_timing_summary_routed.rpt -pb zynq_design_wrapper_timing_summary_routed.pb -rpx zynq_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_design_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     64.791        0.000                      0                51877        0.012        0.000                      0                51877       48.750        0.000                       0                  7400  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         64.791        0.000                      0                50526        0.012        0.000                      0                50526       48.750        0.000                       0                  7400  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              84.943        0.000                      0                 1351        0.733        0.000                      0                 1351  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       64.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.791ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.651ns  (logic 1.746ns (5.189%)  route 31.905ns (94.811%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 103.247 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       30.137    34.205    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/A2
    SLICE_X6Y41          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    34.329 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.LOW/O
                         net (fo=1, routed)           0.000    34.329    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SPO0
    SLICE_X6Y41          MUXF7 (Prop_muxf7_I0_O)      0.241    34.570 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/F7.SP/O
                         net (fo=1, routed)           0.968    35.538    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28_n_1
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.298    35.836 r  zynq_design_i/datamemIP_0/U0/readdata[28]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    35.836    zynq_design_i/datamemIP_0/U0/readdata[28]_INST_0_i_13_n_0
    SLICE_X5Y37          MUXF7 (Prop_muxf7_I1_O)      0.217    36.053 r  zynq_design_i/datamemIP_0/U0/readdata[28]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    36.053    zynq_design_i/datamemIP_0/U0/readdata[28]_INST_0_i_5_n_0
    SLICE_X5Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    36.147 r  zynq_design_i/datamemIP_0/U0/readdata[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.801    36.948    zynq_design_i/datamemIP_0/U0/readdata[28]_INST_0_i_1_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.316    37.264 r  zynq_design_i/datamemIP_0/U0/readdata[28]_INST_0/O
                         net (fo=1, routed)           0.000    37.264    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mem_read_data[28]
    SLICE_X5Y38          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.551   103.247    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X5Y38          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[28]/C
                         clock pessimism              0.279   103.526    
                         clock uncertainty           -1.500   102.026    
    SLICE_X5Y38          FDCE (Setup_fdce_C_D)        0.029   102.055    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[28]
  -------------------------------------------------------------------
                         required time                        102.055    
                         arrival time                         -37.264    
  -------------------------------------------------------------------
                         slack                                 64.791    

Slack (MET) :             64.954ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.447ns  (logic 1.741ns (5.205%)  route 31.706ns (94.795%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 103.206 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       29.988    34.056    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_30_30/A2
    SLICE_X6Y40          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    34.180 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_30_30/SP.LOW/O
                         net (fo=1, routed)           0.000    34.180    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_30_30/SPO0
    SLICE_X6Y40          MUXF7 (Prop_muxf7_I0_O)      0.241    34.421 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_30_30/F7.SP/O
                         net (fo=1, routed)           0.771    35.193    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1280_1407_30_30_n_1
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.298    35.491 r  zynq_design_i/datamemIP_0/U0/readdata[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    35.491    zynq_design_i/datamemIP_0/U0/readdata[30]_INST_0_i_12_n_0
    SLICE_X7Y46          MUXF7 (Prop_muxf7_I0_O)      0.212    35.703 r  zynq_design_i/datamemIP_0/U0/readdata[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    35.703    zynq_design_i/datamemIP_0/U0/readdata[30]_INST_0_i_5_n_0
    SLICE_X7Y46          MUXF8 (Prop_muxf8_I1_O)      0.094    35.797 r  zynq_design_i/datamemIP_0/U0/readdata[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.947    36.744    zynq_design_i/datamemIP_0/U0/readdata[30]_INST_0_i_1_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.316    37.060 r  zynq_design_i/datamemIP_0/U0/readdata[30]_INST_0/O
                         net (fo=1, routed)           0.000    37.060    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mem_read_data[30]
    SLICE_X13Y46         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.510   103.206    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X13Y46         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[30]/C
                         clock pessimism              0.279   103.485    
                         clock uncertainty           -1.500   101.985    
    SLICE_X13Y46         FDCE (Setup_fdce_C_D)        0.029   102.014    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[30]
  -------------------------------------------------------------------
                         required time                        102.014    
                         arrival time                         -37.060    
  -------------------------------------------------------------------
                         slack                                 64.954    

Slack (MET) :             65.635ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.758ns  (logic 1.635ns (4.991%)  route 31.123ns (95.009%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns = ( 103.196 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       29.511    33.579    zynq_design_i/datamemIP_0/U0/ram_mem_reg_2944_3071_18_18/A2
    SLICE_X6Y37          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    33.703 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_2944_3071_18_18/SP.LOW/O
                         net (fo=1, routed)           0.000    33.703    zynq_design_i/datamemIP_0/U0/ram_mem_reg_2944_3071_18_18/SPO0
    SLICE_X6Y37          MUXF7 (Prop_muxf7_I0_O)      0.241    33.944 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_2944_3071_18_18/F7.SP/O
                         net (fo=1, routed)           1.179    35.123    zynq_design_i/datamemIP_0/U0/ram_mem_reg_2944_3071_18_18_n_1
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.298    35.421 r  zynq_design_i/datamemIP_0/U0/readdata[18]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    35.421    zynq_design_i/datamemIP_0/U0/readdata[18]_INST_0_i_7_n_0
    SLICE_X11Y31         MUXF7 (Prop_muxf7_I1_O)      0.217    35.638 r  zynq_design_i/datamemIP_0/U0/readdata[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.433    36.072    zynq_design_i/datamemIP_0/U0/readdata[18]_INST_0_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I3_O)        0.299    36.371 r  zynq_design_i/datamemIP_0/U0/readdata[18]_INST_0/O
                         net (fo=1, routed)           0.000    36.371    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mem_read_data[18]
    SLICE_X11Y31         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.500   103.196    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X11Y31         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[18]/C
                         clock pessimism              0.279   103.475    
                         clock uncertainty           -1.500   101.975    
    SLICE_X11Y31         FDCE (Setup_fdce_C_D)        0.031   102.006    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        102.006    
                         arrival time                         -36.371    
  -------------------------------------------------------------------
                         slack                                 65.635    

Slack (MET) :             65.788ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.602ns  (logic 1.635ns (5.015%)  route 30.967ns (94.985%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.195ns = ( 103.195 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       28.716    32.785    zynq_design_i/datamemIP_0/U0/ram_mem_reg_3712_3839_11_11/A2
    SLICE_X6Y32          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.909 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_3712_3839_11_11/SP.LOW/O
                         net (fo=1, routed)           0.000    32.909    zynq_design_i/datamemIP_0/U0/ram_mem_reg_3712_3839_11_11/SPO0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    33.150 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_3712_3839_11_11/F7.SP/O
                         net (fo=1, routed)           1.338    34.487    zynq_design_i/datamemIP_0/U0/ram_mem_reg_3712_3839_11_11_n_1
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.298    34.785 r  zynq_design_i/datamemIP_0/U0/readdata[11]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    34.785    zynq_design_i/datamemIP_0/U0/readdata[11]_INST_0_i_9_n_0
    SLICE_X7Y22          MUXF7 (Prop_muxf7_I1_O)      0.217    35.002 r  zynq_design_i/datamemIP_0/U0/readdata[11]_INST_0_i_3/O
                         net (fo=1, routed)           0.914    35.916    zynq_design_i/datamemIP_0/U0/readdata[11]_INST_0_i_3_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I5_O)        0.299    36.215 r  zynq_design_i/datamemIP_0/U0/readdata[11]_INST_0/O
                         net (fo=1, routed)           0.000    36.215    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mem_read_data[11]
    SLICE_X7Y18          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.499   103.195    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X7Y18          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[11]/C
                         clock pessimism              0.279   103.474    
                         clock uncertainty           -1.500   101.974    
    SLICE_X7Y18          FDCE (Setup_fdce_C_D)        0.029   102.003    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        102.003    
                         arrival time                         -36.215    
  -------------------------------------------------------------------
                         slack                                 65.788    

Slack (MET) :             66.644ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.791ns  (logic 1.777ns (5.590%)  route 30.014ns (94.410%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 103.238 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       28.398    32.467    zynq_design_i/datamemIP_0/U0/ram_mem_reg_256_383_0_0/A2
    SLICE_X6Y30          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.591 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_256_383_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    32.591    zynq_design_i/datamemIP_0/U0/ram_mem_reg_256_383_0_0/SPO0
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I0_O)      0.241    32.832 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_256_383_0_0/F7.SP/O
                         net (fo=1, routed)           0.819    33.651    zynq_design_i/datamemIP_0/U0/ram_mem_reg_256_383_0_0_n_1
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.298    33.949 r  zynq_design_i/datamemIP_0/U0/readdata[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    33.949    zynq_design_i/datamemIP_0/U0/readdata[0]_INST_0_i_10_n_0
    SLICE_X7Y28          MUXF7 (Prop_muxf7_I0_O)      0.238    34.187 r  zynq_design_i/datamemIP_0/U0/readdata[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    34.187    zynq_design_i/datamemIP_0/U0/readdata[0]_INST_0_i_4_n_0
    SLICE_X7Y28          MUXF8 (Prop_muxf8_I0_O)      0.104    34.291 r  zynq_design_i/datamemIP_0/U0/readdata[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.797    35.088    zynq_design_i/datamemIP_0/U0/readdata[0]_INST_0_i_1_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I1_O)        0.316    35.404 r  zynq_design_i/datamemIP_0/U0/readdata[0]_INST_0/O
                         net (fo=1, routed)           0.000    35.404    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mem_read_data[0]
    SLICE_X5Y28          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.542   103.238    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X5Y28          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[0]/C
                         clock pessimism              0.279   103.517    
                         clock uncertainty           -1.500   102.017    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.031   102.048    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        102.048    
                         arrival time                         -35.404    
  -------------------------------------------------------------------
                         slack                                 66.644    

Slack (MET) :             67.454ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.974ns  (logic 1.741ns (5.621%)  route 29.233ns (94.379%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 103.233 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       26.779    30.848    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1024_1151_8_8/A2
    SLICE_X6Y20          RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    30.972 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1024_1151_8_8/SP.LOW/O
                         net (fo=1, routed)           0.000    30.972    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1024_1151_8_8/SPO0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.241    31.213 r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1024_1151_8_8/F7.SP/O
                         net (fo=1, routed)           1.406    32.619    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1024_1151_8_8_n_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.298    32.917 r  zynq_design_i/datamemIP_0/U0/readdata[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.917    zynq_design_i/datamemIP_0/U0/readdata[8]_INST_0_i_12_n_0
    SLICE_X9Y36          MUXF7 (Prop_muxf7_I0_O)      0.212    33.129 r  zynq_design_i/datamemIP_0/U0/readdata[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    33.129    zynq_design_i/datamemIP_0/U0/readdata[8]_INST_0_i_5_n_0
    SLICE_X9Y36          MUXF8 (Prop_muxf8_I1_O)      0.094    33.223 r  zynq_design_i/datamemIP_0/U0/readdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           1.048    34.271    zynq_design_i/datamemIP_0/U0/readdata[8]_INST_0_i_1_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I1_O)        0.316    34.587 r  zynq_design_i/datamemIP_0/U0/readdata[8]_INST_0/O
                         net (fo=1, routed)           0.000    34.587    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/mem_read_data[8]
    SLICE_X5Y25          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.537   103.233    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/clock
    SLICE_X5Y25          FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[8]/C
                         clock pessimism              0.279   103.512    
                         clock uncertainty           -1.500   102.012    
    SLICE_X5Y25          FDCE (Setup_fdce_C_D)        0.029   102.041    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/MEMWB_INST/readdata2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        102.041    
                         arrival time                         -34.587    
  -------------------------------------------------------------------
                         slack                                 67.454    

Slack (MET) :             67.756ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.593ns  (logic 0.456ns (1.491%)  route 30.137ns (98.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 103.204 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       30.137    34.205    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/A2
    SLICE_X6Y41          RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.508   103.204    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/WCLK
    SLICE_X6Y41          RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/DP.HIGH/CLK
                         clock pessimism              0.279   103.483    
                         clock uncertainty           -1.500   101.983    
    SLICE_X6Y41          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021   101.962    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/DP.HIGH
  -------------------------------------------------------------------
                         required time                        101.962    
                         arrival time                         -34.205    
  -------------------------------------------------------------------
                         slack                                 67.756    

Slack (MET) :             67.756ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.593ns  (logic 0.456ns (1.491%)  route 30.137ns (98.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 103.204 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       30.137    34.205    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/A2
    SLICE_X6Y41          RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.508   103.204    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/WCLK
    SLICE_X6Y41          RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/DP.LOW/CLK
                         clock pessimism              0.279   103.483    
                         clock uncertainty           -1.500   101.983    
    SLICE_X6Y41          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021   101.962    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/DP.LOW
  -------------------------------------------------------------------
                         required time                        101.962    
                         arrival time                         -34.205    
  -------------------------------------------------------------------
                         slack                                 67.756    

Slack (MET) :             67.756ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.593ns  (logic 0.456ns (1.491%)  route 30.137ns (98.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 103.204 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       30.137    34.205    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/A2
    SLICE_X6Y41          RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.508   103.204    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/WCLK
    SLICE_X6Y41          RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.HIGH/CLK
                         clock pessimism              0.279   103.483    
                         clock uncertainty           -1.500   101.983    
    SLICE_X6Y41          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021   101.962    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.HIGH
  -------------------------------------------------------------------
                         required time                        101.962    
                         arrival time                         -34.205    
  -------------------------------------------------------------------
                         slack                                 67.756    

Slack (MET) :             67.756ns  (required time - arrival time)
  Source:                 zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.593ns  (logic 0.456ns (1.491%)  route 30.137ns (98.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 103.204 - 100.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.652     3.613    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/clock
    SLICE_X22Y25         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDCE (Prop_fdce_C_Q)         0.456     4.069 r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[4]/Q
                         net (fo=6151, routed)       30.137    34.205    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/A2
    SLICE_X6Y41          RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.508   103.204    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/WCLK
    SLICE_X6Y41          RAMD64E                                      r  zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.LOW/CLK
                         clock pessimism              0.279   103.483    
                         clock uncertainty           -1.500   101.983    
    SLICE_X6Y41          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021   101.962    zynq_design_i/datamemIP_0/U0/ram_mem_reg_1920_2047_28_28/SP.LOW
  -------------------------------------------------------------------
                         required time                        101.962    
                         arrival time                         -34.205    
  -------------------------------------------------------------------
                         slack                                 67.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.296%)  route 0.200ns (58.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.566     1.365    <hidden>
    SLICE_X15Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.506 r  <hidden>
                         net (fo=1, routed)           0.200     1.707    <hidden>
    SLICE_X15Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.829     1.737    <hidden>
    SLICE_X15Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.629    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.066     1.695    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.331%)  route 0.221ns (54.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.588     1.387    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.528 r  <hidden>
                         net (fo=1, routed)           0.221     1.749    <hidden>
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.042     1.791 r  <hidden>
                         net (fo=1, routed)           0.000     1.791    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.851     1.759    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.651    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107     1.758    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.227ns (51.510%)  route 0.214ns (48.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.582     1.381    <hidden>
    SLICE_X2Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.509 r  <hidden>
                         net (fo=1, routed)           0.214     1.723    <hidden>
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.099     1.822 r  <hidden>
                         net (fo=1, routed)           0.000     1.822    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.856     1.764    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.656    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.763    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.916%)  route 0.231ns (62.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.588     1.387    <hidden>
    SLICE_X3Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.528 r  <hidden>
                         net (fo=8, routed)           0.231     1.759    <hidden>
    SLICE_X5Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.851     1.759    <hidden>
    SLICE_X5Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.651    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.046     1.697    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.226ns (53.998%)  route 0.193ns (46.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.588     1.387    <hidden>
    SLICE_X5Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.515 r  <hidden>
                         net (fo=1, routed)           0.193     1.708    <hidden>
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.098     1.806 r  <hidden>
                         net (fo=1, routed)           0.000     1.806    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.851     1.759    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.651    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.743    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.733%)  route 0.220ns (63.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.588     1.387    <hidden>
    SLICE_X2Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.515 r  <hidden>
                         net (fo=2, routed)           0.220     1.736    <hidden>
    SLICE_X2Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.851     1.759    <hidden>
    SLICE_X2Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.651    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.017     1.668    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.945%)  route 0.237ns (56.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.544     1.343    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X22Y76         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y76         FDRE (Prop_fdre_C_Q)         0.141     1.484 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[0]/Q
                         net (fo=1, routed)           0.237     1.722    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg_n_0_[0]
    SLICE_X21Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.767 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/p_5_out[2]
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.811     1.719    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[2]/C
                         clock pessimism             -0.113     1.606    
    SLICE_X21Y75         FDRE (Hold_fdre_C_D)         0.092     1.698    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_384_511_7_7/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.534%)  route 0.336ns (70.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.568     1.367    <hidden>
    SLICE_X7Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.508 r  <hidden>
                         net (fo=65, routed)          0.336     1.845    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_384_511_7_7/D
    SLICE_X6Y56          RAMD64E                                      r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_384_511_7_7/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.831     1.739    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_384_511_7_7/WCLK
    SLICE_X6Y56          RAMD64E                                      r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_384_511_7_7/SP.LOW/CLK
                         clock pessimism             -0.108     1.631    
    SLICE_X6Y56          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.775    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_384_511_7_7/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.849%)  route 0.276ns (66.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.579     1.378    <hidden>
    SLICE_X3Y60          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.519 r  <hidden>
                         net (fo=1569, routed)        0.276     1.795    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/A0
    SLICE_X0Y61          RAMD64E                                      r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.846     1.754    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/WCLK
    SLICE_X0Y61          RAMD64E                                      r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/DP.HIGH/CLK
                         clock pessimism             -0.342     1.411    
    SLICE_X0Y61          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.721    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.849%)  route 0.276ns (66.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.579     1.378    <hidden>
    SLICE_X3Y60          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.519 r  <hidden>
                         net (fo=1569, routed)        0.276     1.795    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/A0
    SLICE_X0Y61          RAMD64E                                      r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.846     1.754    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/WCLK
    SLICE_X0Y61          RAMD64E                                      r  zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/DP.LOW/CLK
                         clock pessimism             -0.342     1.411    
    SLICE_X0Y61          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.721    zynq_design_i/instructionmemIP_0/U0/RAM_reg_r2_0_127_2_2/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X14Y46    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemRead_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X14Y45    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/MemWrite_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X14Y46    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/RegWrite_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X22Y26    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X25Y31    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X26Y32    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X25Y33    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X25Y33    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         100.000     99.000     SLICE_X22Y34    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/EXMEM_INST/aluresult_reg_reg[14]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y0      zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y0      zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y24     zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y0      zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X8Y0      zynq_design_i/datamemIP_0/U0/ram_mem_reg_0_127_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       84.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.943ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[16][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 0.580ns (4.480%)  route 12.367ns (95.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 103.197 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         9.168    16.628    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X35Y39         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[16][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.501   103.197    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X35Y39         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[16][10]/C
                         clock pessimism              0.279   103.476    
                         clock uncertainty           -1.500   101.976    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405   101.571    zynq_design_i/registerIP_0/U0/registers_reg[16][10]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                         -16.628    
  -------------------------------------------------------------------
                         slack                                 84.943    

Slack (MET) :             84.943ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[16][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 0.580ns (4.480%)  route 12.367ns (95.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns = ( 103.197 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         9.168    16.628    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X35Y39         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[16][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.501   103.197    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X35Y39         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[16][1]/C
                         clock pessimism              0.279   103.476    
                         clock uncertainty           -1.500   101.976    
    SLICE_X35Y39         FDCE (Recov_fdce_C_CLR)     -0.405   101.571    zynq_design_i/registerIP_0/U0/registers_reg[16][1]
  -------------------------------------------------------------------
                         required time                        101.571    
                         arrival time                         -16.628    
  -------------------------------------------------------------------
                         slack                                 84.943    

Slack (MET) :             85.079ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[30][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.802ns  (logic 0.580ns (4.531%)  route 12.222ns (95.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 103.188 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         9.023    16.483    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X35Y30         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[30][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.492   103.188    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X35Y30         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[30][21]/C
                         clock pessimism              0.279   103.467    
                         clock uncertainty           -1.500   101.967    
    SLICE_X35Y30         FDCE (Recov_fdce_C_CLR)     -0.405   101.562    zynq_design_i/registerIP_0/U0/registers_reg[30][21]
  -------------------------------------------------------------------
                         required time                        101.562    
                         arrival time                         -16.483    
  -------------------------------------------------------------------
                         slack                                 85.079    

Slack (MET) :             85.511ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[26][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.454ns  (logic 0.580ns (4.657%)  route 11.874ns (95.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 103.272 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         8.675    16.135    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X39Y39         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[26][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.576   103.272    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X39Y39         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[26][13]/C
                         clock pessimism              0.279   103.551    
                         clock uncertainty           -1.500   102.051    
    SLICE_X39Y39         FDCE (Recov_fdce_C_CLR)     -0.405   101.646    zynq_design_i/registerIP_0/U0/registers_reg[26][13]
  -------------------------------------------------------------------
                         required time                        101.646    
                         arrival time                         -16.135    
  -------------------------------------------------------------------
                         slack                                 85.511    

Slack (MET) :             85.659ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[31][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 0.580ns (4.713%)  route 11.726ns (95.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 103.272 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         8.527    15.987    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X37Y40         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[31][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.576   103.272    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X37Y40         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[31][7]/C
                         clock pessimism              0.279   103.551    
                         clock uncertainty           -1.500   102.051    
    SLICE_X37Y40         FDCE (Recov_fdce_C_CLR)     -0.405   101.646    zynq_design_i/registerIP_0/U0/registers_reg[31][7]
  -------------------------------------------------------------------
                         required time                        101.646    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 85.659    

Slack (MET) :             85.678ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[24][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.288ns  (logic 0.580ns (4.720%)  route 11.708ns (95.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 103.273 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         8.509    15.969    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X39Y41         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[24][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.577   103.273    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X39Y41         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[24][13]/C
                         clock pessimism              0.279   103.552    
                         clock uncertainty           -1.500   102.052    
    SLICE_X39Y41         FDCE (Recov_fdce_C_CLR)     -0.405   101.647    zynq_design_i/registerIP_0/U0/registers_reg[24][13]
  -------------------------------------------------------------------
                         required time                        101.647    
                         arrival time                         -15.969    
  -------------------------------------------------------------------
                         slack                                 85.678    

Slack (MET) :             85.813ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[28][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 0.580ns (4.773%)  route 11.573ns (95.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 103.273 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         8.373    15.834    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X40Y40         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[28][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.577   103.273    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X40Y40         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[28][13]/C
                         clock pessimism              0.279   103.552    
                         clock uncertainty           -1.500   102.052    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405   101.647    zynq_design_i/registerIP_0/U0/registers_reg[28][13]
  -------------------------------------------------------------------
                         required time                        101.647    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                 85.813    

Slack (MET) :             85.813ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[28][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 0.580ns (4.773%)  route 11.573ns (95.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 103.273 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         8.373    15.834    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X40Y40         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[28][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.577   103.273    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X40Y40         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[28][7]/C
                         clock pessimism              0.279   103.552    
                         clock uncertainty           -1.500   102.052    
    SLICE_X40Y40         FDCE (Recov_fdce_C_CLR)     -0.405   101.647    zynq_design_i/registerIP_0/U0/registers_reg[28][7]
  -------------------------------------------------------------------
                         required time                        101.647    
                         arrival time                         -15.834    
  -------------------------------------------------------------------
                         slack                                 85.813    

Slack (MET) :             85.817ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[31][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.148ns  (logic 0.580ns (4.774%)  route 11.568ns (95.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 103.273 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         8.369    15.829    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X41Y40         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[31][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.577   103.273    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X41Y40         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[31][13]/C
                         clock pessimism              0.279   103.552    
                         clock uncertainty           -1.500   102.052    
    SLICE_X41Y40         FDCE (Recov_fdce_C_CLR)     -0.405   101.647    zynq_design_i/registerIP_0/U0/registers_reg[31][13]
  -------------------------------------------------------------------
                         required time                        101.647    
                         arrival time                         -15.829    
  -------------------------------------------------------------------
                         slack                                 85.817    

Slack (MET) :             85.817ns  (required time - arrival time)
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[31][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.148ns  (logic 0.580ns (4.774%)  route 11.568ns (95.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 103.273 - 100.000 ) 
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          3.199     7.336    zynq_design_i/registerIP_0/U0/s01_axi_aresetn
    SLICE_X7Y56          LUT2 (Prop_lut2_I1_O)        0.124     7.460 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         8.369    15.829    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X41Y40         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[31][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605   101.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.577   103.273    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X41Y40         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[31][3]/C
                         clock pessimism              0.279   103.552    
                         clock uncertainty           -1.500   102.052    
    SLICE_X41Y40         FDCE (Recov_fdce_C_CLR)     -0.405   101.647    zynq_design_i/registerIP_0/U0/registers_reg[31][3]
  -------------------------------------------------------------------
                         required time                        101.647    
                         arrival time                         -15.829    
  -------------------------------------------------------------------
                         slack                                 85.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[2][11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.461%)  route 0.491ns (72.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.846 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.192     2.038    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X9Y54          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.831     1.739    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X9Y54          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[2][11]/C
                         clock pessimism             -0.342     1.396    
    SLICE_X9Y54          FDCE (Remov_fdce_C_CLR)     -0.092     1.304    zynq_design_i/registerIP_0/U0/registers_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[29][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.290%)  route 0.521ns (73.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.846 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.222     2.068    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X11Y56         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[29][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.831     1.739    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X11Y56         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[29][6]/C
                         clock pessimism             -0.342     1.396    
    SLICE_X11Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.304    zynq_design_i/registerIP_0/U0/registers_reg[29][6]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[6][11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.056%)  route 0.587ns (75.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.846 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.288     2.134    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X9Y58          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[6][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.830     1.738    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X9Y58          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[6][11]/C
                         clock pessimism             -0.342     1.395    
    SLICE_X9Y58          FDCE (Remov_fdce_C_CLR)     -0.092     1.303    zynq_design_i/registerIP_0/U0/registers_reg[6][11]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.553%)  route 0.765ns (80.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X7Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=359, routed)         0.466     2.312    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rdout_reg_reg[4]_1
    SLICE_X11Y47         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.837     1.745    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/clock
    SLICE_X11Y47         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[12]/C
                         clock pessimism             -0.108     1.637    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.478    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.553%)  route 0.765ns (80.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X7Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=359, routed)         0.466     2.312    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rdout_reg_reg[4]_1
    SLICE_X11Y47         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.837     1.745    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/clock
    SLICE_X11Y47         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[13]/C
                         clock pessimism             -0.108     1.637    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.478    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.553%)  route 0.765ns (80.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X7Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=359, routed)         0.466     2.312    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rdout_reg_reg[4]_1
    SLICE_X11Y47         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.837     1.745    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/clock
    SLICE_X11Y47         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[14]/C
                         clock pessimism             -0.108     1.637    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.478    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.186ns (19.553%)  route 0.765ns (80.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/RISCVCOREZYNQ_0/U0/resetbar
    SLICE_X7Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3/O
                         net (fo=359, routed)         0.466     2.312    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/rdout_reg_reg[4]_1
    SLICE_X11Y47         FDCE                                         f  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.837     1.745    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/clock
    SLICE_X11Y47         FDCE                                         r  zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[25]/C
                         clock pessimism             -0.108     1.637    
    SLICE_X11Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.478    zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/ifid_instance/instruction_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[3][31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.321%)  route 0.647ns (77.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.846 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.348     2.194    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X9Y60          FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[3][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.829     1.737    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X9Y60          FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[3][31]/C
                         clock pessimism             -0.342     1.394    
    SLICE_X9Y60          FDCE (Remov_fdce_C_CLR)     -0.092     1.302    zynq_design_i/registerIP_0/U0/registers_reg[3][31]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[7][11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.156%)  route 0.654ns (77.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.846 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.354     2.200    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X13Y56         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[7][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.831     1.739    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X13Y56         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[7][11]/C
                         clock pessimism             -0.342     1.396    
    SLICE_X13Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.304    zynq_design_i/registerIP_0/U0/registers_reg[7][11]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/registerIP_0/U0/registers_reg[7][5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.156%)  route 0.654ns (77.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.561     1.360    zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aclk
    SLICE_X7Y57          FDSE                                         r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDSE (Prop_fdse_C_Q)         0.141     1.501 r  zynq_design_i/controlsubsystemIP_0/U0/reset_control_reg_reg/Q
                         net (fo=4, routed)           0.299     1.801    zynq_design_i/registerIP_0/U0/resetbar
    SLICE_X7Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.846 f  zynq_design_i/registerIP_0/U0/registers[1][31]_i_3/O
                         net (fo=992, routed)         0.354     2.200    zynq_design_i/registerIP_0/U0/registers[1][31]_i_3_n_0
    SLICE_X13Y56         FDCE                                         f  zynq_design_i/registerIP_0/U0/registers_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.831     1.739    zynq_design_i/registerIP_0/U0/s01_axi_aclk
    SLICE_X13Y56         FDCE                                         r  zynq_design_i/registerIP_0/U0/registers_reg[7][5]/C
                         clock pessimism             -0.342     1.396    
    SLICE_X13Y56         FDCE (Remov_fdce_C_CLR)     -0.092     1.304    zynq_design_i/registerIP_0/U0/registers_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.896    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.802ns  (logic 0.124ns (4.426%)  route 2.678ns (95.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.026     2.026    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y11          LUT1 (Prop_lut1_I0_O)        0.124     2.150 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.651     2.802    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y2           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.555     3.251    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y2           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.045ns (4.122%)  route 1.047ns (95.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.787     0.787    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y11          LUT1 (Prop_lut1_I0_O)        0.045     0.832 r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.259     1.092    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y2           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.856     1.764    zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y2           FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 0.610ns (10.096%)  route 5.432ns (89.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    3.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.720     3.681    zynq_design_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y18          FDRE                                         r  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     4.137 f  zynq_design_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.500     8.637    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X7Y75          LUT1 (Prop_lut1_I0_O)        0.154     8.791 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.932     9.722    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X18Y71         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.475     3.170    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X18Y71         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.346%)  route 4.118ns (87.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.496     7.552    <hidden>
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     7.676 f  <hidden>
                         net (fo=3, routed)           0.622     8.297    <hidden>
    SLICE_X3Y71          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.526     3.221    <hidden>
    SLICE_X3Y71          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.346%)  route 4.118ns (87.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.496     7.552    <hidden>
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     7.676 f  <hidden>
                         net (fo=3, routed)           0.622     8.297    <hidden>
    SLICE_X3Y71          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.526     3.221    <hidden>
    SLICE_X3Y71          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.698ns  (logic 0.580ns (12.346%)  route 4.118ns (87.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.496     7.552    <hidden>
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.124     7.676 f  <hidden>
                         net (fo=3, routed)           0.622     8.297    <hidden>
    SLICE_X3Y71          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.526     3.221    <hidden>
    SLICE_X3Y71          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 0.610ns (13.173%)  route 4.021ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.496     7.552    <hidden>
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.154     7.706 f  <hidden>
                         net (fo=3, routed)           0.525     8.230    <hidden>
    SLICE_X5Y71          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.526     3.221    <hidden>
    SLICE_X5Y71          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 0.610ns (13.173%)  route 4.021ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.496     7.552    <hidden>
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.154     7.706 f  <hidden>
                         net (fo=3, routed)           0.525     8.230    <hidden>
    SLICE_X5Y71          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.526     3.221    <hidden>
    SLICE_X5Y71          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 0.610ns (13.173%)  route 4.021ns (86.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          3.496     7.552    <hidden>
    SLICE_X3Y71          LUT1 (Prop_lut1_I0_O)        0.154     7.706 f  <hidden>
                         net (fo=3, routed)           0.525     8.230    <hidden>
    SLICE_X5Y71          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.526     3.221    <hidden>
    SLICE_X5Y71          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 0.609ns (14.483%)  route 3.596ns (85.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          2.891     6.947    <hidden>
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.153     7.100 f  <hidden>
                         net (fo=3, routed)           0.705     7.805    <hidden>
    SLICE_X1Y77          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.520     3.215    <hidden>
    SLICE_X1Y77          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 0.609ns (14.483%)  route 3.596ns (85.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          2.891     6.947    <hidden>
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.153     7.100 f  <hidden>
                         net (fo=3, routed)           0.705     7.805    <hidden>
    SLICE_X1Y77          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.520     3.215    <hidden>
    SLICE_X1Y77          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.205ns  (logic 0.609ns (14.483%)  route 3.596ns (85.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    3.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.639     3.600    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.456     4.056 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          2.891     6.947    <hidden>
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.153     7.100 f  <hidden>
                         net (fo=3, routed)           0.705     7.805    <hidden>
    SLICE_X1Y77          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        1.520     3.215    <hidden>
    SLICE_X1Y77          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.414%)  route 0.490ns (72.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.309     1.792    <hidden>
    SLICE_X18Y75         LUT1 (Prop_lut1_I0_O)        0.044     1.836 f  <hidden>
                         net (fo=3, routed)           0.181     2.017    <hidden>
    SLICE_X18Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.812     1.720    <hidden>
    SLICE_X18Y75         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.414%)  route 0.490ns (72.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.309     1.792    <hidden>
    SLICE_X18Y75         LUT1 (Prop_lut1_I0_O)        0.044     1.836 f  <hidden>
                         net (fo=3, routed)           0.181     2.017    <hidden>
    SLICE_X18Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.812     1.720    <hidden>
    SLICE_X18Y75         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.185ns (27.414%)  route 0.490ns (72.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.309     1.792    <hidden>
    SLICE_X18Y75         LUT1 (Prop_lut1_I0_O)        0.044     1.836 f  <hidden>
                         net (fo=3, routed)           0.181     2.017    <hidden>
    SLICE_X18Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.812     1.720    <hidden>
    SLICE_X18Y75         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.518%)  route 0.490ns (72.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.309     1.792    <hidden>
    SLICE_X18Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  <hidden>
                         net (fo=3, routed)           0.181     2.018    <hidden>
    SLICE_X18Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.813     1.721    <hidden>
    SLICE_X18Y76         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.518%)  route 0.490ns (72.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.309     1.792    <hidden>
    SLICE_X18Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  <hidden>
                         net (fo=3, routed)           0.181     2.018    <hidden>
    SLICE_X18Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.813     1.721    <hidden>
    SLICE_X18Y76         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.518%)  route 0.490ns (72.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.309     1.792    <hidden>
    SLICE_X18Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.837 f  <hidden>
                         net (fo=3, routed)           0.181     2.018    <hidden>
    SLICE_X18Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.813     1.721    <hidden>
    SLICE_X18Y76         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.938%)  route 0.531ns (74.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.322     1.806    <hidden>
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  <hidden>
                         net (fo=3, routed)           0.209     2.059    <hidden>
    SLICE_X14Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.812     1.720    <hidden>
    SLICE_X14Y75         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.938%)  route 0.531ns (74.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.322     1.806    <hidden>
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  <hidden>
                         net (fo=3, routed)           0.209     2.059    <hidden>
    SLICE_X14Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.812     1.720    <hidden>
    SLICE_X14Y75         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.938%)  route 0.531ns (74.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.322     1.806    <hidden>
    SLICE_X14Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.851 f  <hidden>
                         net (fo=3, routed)           0.209     2.059    <hidden>
    SLICE_X14Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.812     1.720    <hidden>
    SLICE_X14Y75         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.184ns (24.657%)  route 0.562ns (75.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.543     1.342    zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X21Y75         FDRE                                         r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.141     1.483 r  zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=34, routed)          0.385     1.869    <hidden>
    SLICE_X19Y74         LUT1 (Prop_lut1_I0_O)        0.043     1.912 f  <hidden>
                         net (fo=3, routed)           0.177     2.089    <hidden>
    SLICE_X19Y74         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7400, routed)        0.812     1.720    <hidden>
    SLICE_X19Y74         FDCE                                         r  <hidden>





