# Logic-gates
A verilog code for logic gates using Data flow model
