

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 20:05:01 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       PRp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.008 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 1.960 us | 1.960 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       48|       48|         6|          -|          -|     8|    no    |
        | + Pool_Row_Loop                 |        3|        3|         3|          1|          1|     2|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     368|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     174|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     108|    -|
|Register         |        -|      -|     132|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     132|     650|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_mux_42cud_U3  |max_pool_1_mux_42cud  |        0|      0|  0|  21|    0|
    |max_pool_1_mux_42cud_U4  |max_pool_1_mux_42cud  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 174|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_310_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln13_1_fu_746_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln28_1_fu_478_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln28_fu_504_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln35_fu_730_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_741_p2              |     +    |      0|  0|  10|           2|           1|
    |f_fu_316_p2              |     +    |      0|  0|  10|           1|           2|
    |mpr_fu_498_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_380_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln28_1_fu_599_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_699_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_705_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_362_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_374_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_593_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_304_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln13_fu_322_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_368_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_492_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_563_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_575_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_581_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_663_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_669_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_681_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_687_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_557_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_386_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_460_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_1_fu_587_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_675_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_693_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_569_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln13_1_fu_752_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln13_fu_426_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln25_1_fu_410_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_2_fu_418_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln25_fu_392_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_711_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_328_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_3_fu_336_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_4_fu_348_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_605_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln28_fu_356_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 368|         184|         139|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |c_0_reg_249               |   9|          2|    2|          4|
    |f_0_reg_215               |   9|          2|    2|          4|
    |indvar_flatten15_reg_204  |   9|          2|    4|          8|
    |indvar_flatten_reg_226    |   9|          2|    4|          8|
    |max_0_reg_260             |   9|          2|   32|         64|
    |mpr_0_reg_274             |   9|          2|    2|          4|
    |r_0_reg_238               |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 108|         23|   51|        105|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_763                 |   4|   0|    4|          0|
    |add_ln28_reg_852                 |   2|   0|    2|          0|
    |add_ln28_reg_852_pp0_iter1_reg   |   2|   0|    2|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_249                      |   2|   0|    2|          0|
    |conv_1_out_0_addr_1_reg_823      |   3|   0|    3|          0|
    |conv_1_out_0_addr_reg_803        |   3|   0|    3|          0|
    |conv_1_out_1_addr_1_reg_828      |   3|   0|    3|          0|
    |conv_1_out_1_addr_reg_808        |   3|   0|    3|          0|
    |conv_1_out_2_addr_1_reg_833      |   3|   0|    3|          0|
    |conv_1_out_2_addr_reg_813        |   3|   0|    3|          0|
    |conv_1_out_3_addr_1_reg_838      |   3|   0|    3|          0|
    |conv_1_out_3_addr_reg_818        |   3|   0|    3|          0|
    |f_0_reg_215                      |   2|   0|    2|          0|
    |icmp_ln13_reg_768                |   1|   0|    1|          0|
    |icmp_ln20_reg_843                |   1|   0|    1|          0|
    |icmp_ln20_reg_843_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten15_reg_204         |   4|   0|    4|          0|
    |indvar_flatten_reg_226           |   4|   0|    4|          0|
    |max_0_reg_260                    |  32|   0|   32|          0|
    |mpr_0_reg_274                    |   2|   0|    2|          0|
    |r_0_reg_238                      |   2|   0|    2|          0|
    |select_ln13_reg_798              |   2|   0|    2|          0|
    |select_ln25_1_reg_789            |   1|   0|    2|          1|
    |select_ln25_2_reg_794            |   1|   0|    1|          0|
    |select_ln25_reg_783              |   2|   0|    2|          0|
    |select_ln28_3_reg_773            |   2|   0|    2|          0|
    |tmp_1_reg_858                    |  32|   0|   32|          0|
    |zext_ln28_reg_778                |   2|   0|    4|          2|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 132|   0|  135|          3|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|conv_1_out_0_address0      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce0           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q0            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_address1      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce1           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q1            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_1_address0      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce0           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q0            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_address1      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce1           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q1            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_2_address0      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce0           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q0            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_address1      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce1           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q1            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_3_address0      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce0           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q0            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_address1      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce1           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q1            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|max_pool_1_out_0_address0  | out |    2|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_ce0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_we0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_d0        | out |   32|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_1_address0  | out |    2|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_ce0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_we0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_d0        | out |   32|  ap_memory | max_pool_1_out_1 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %max_pool_1_out_1), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %max_pool_1_out_0), !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_3), !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_2), !map !27"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_1), !map !33"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_0), !map !38"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 4.16>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i4 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [pooling.cpp:10]   --->   Operation 15 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_3, %Col_Loop_end ]" [pooling.cpp:28]   --->   Operation 16 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln13_1, %Col_Loop_end ]" [pooling.cpp:13]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln13, %Col_Loop_end ]" [pooling.cpp:13]   --->   Operation 18 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 19 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %r_0 to i1" [pooling.cpp:25]   --->   Operation 20 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 21 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i4 %indvar_flatten15, -8" [pooling.cpp:10]   --->   Operation 22 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.36ns)   --->   "%add_ln10 = add i4 1, %indvar_flatten15" [pooling.cpp:10]   --->   Operation 23 'add' 'add_ln10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %4, label %Col_Loop_begin" [pooling.cpp:10]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 25 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 27 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i4 %indvar_flatten, 4" [pooling.cpp:13]   --->   Operation 28 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.62ns)   --->   "%select_ln28_2 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 29 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.62ns)   --->   "%select_ln28_3 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 30 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln28_3 to i4" [pooling.cpp:28]   --->   Operation 31 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i2 0, i2 %shl_ln25" [pooling.cpp:28]   --->   Operation 32 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pooling.cpp:28]   --->   Operation 33 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%and_ln28_4 = and i1 %trunc_ln25, %xor_ln28" [pooling.cpp:28]   --->   Operation 34 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0, -2" [pooling.cpp:16]   --->   Operation 35 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%and_ln28_5 = and i1 %icmp_ln16, %xor_ln28" [pooling.cpp:28]   --->   Operation 36 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28_2" [pooling.cpp:13]   --->   Operation 37 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%or_ln25 = or i1 %and_ln28_5, %icmp_ln13" [pooling.cpp:25]   --->   Operation 39 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %or_ln25, i2 0, i2 %c_0" [pooling.cpp:25]   --->   Operation 40 'select' 'select_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%trunc_ln25_1 = trunc i2 %r to i1" [pooling.cpp:25]   --->   Operation 41 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%shl_ln25_1 = shl i2 %r, 1" [pooling.cpp:25]   --->   Operation 42 'shl' 'shl_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %and_ln28_5, i2 %shl_ln25_1, i2 %select_ln28_4" [pooling.cpp:25]   --->   Operation 43 'select' 'select_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln25_2 = select i1 %and_ln28_5, i1 %trunc_ln25_1, i1 %and_ln28_4" [pooling.cpp:25]   --->   Operation 44 'select' 'select_ln25_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%select_ln13 = select i1 %and_ln28_5, i2 %r, i2 %select_ln28_2" [pooling.cpp:13]   --->   Operation 45 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 47 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i2 %select_ln25 to i1" [pooling.cpp:26]   --->   Operation 48 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%shl_ln26 = shl i2 %select_ln25, 1" [pooling.cpp:26]   --->   Operation 49 'shl' 'shl_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln26, i2 %select_ln28_3)" [pooling.cpp:28]   --->   Operation 50 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i3 %tmp_2 to i64" [pooling.cpp:28]   --->   Operation 51 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [8 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 52 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [8 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 53 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [8 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 54 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr = getelementptr [8 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 55 'getelementptr' 'conv_1_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%or_ln26 = or i2 %shl_ln26, 1" [pooling.cpp:26]   --->   Operation 56 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%tmp_11 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %or_ln26, i1 false)" [pooling.cpp:28]   --->   Operation 57 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%zext_ln28_2 = zext i3 %tmp_11 to i4" [pooling.cpp:28]   --->   Operation 58 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.18ns) (out node of the LUT)   --->   "%add_ln28_1 = add i4 %zext_ln28_2, %zext_ln28" [pooling.cpp:28]   --->   Operation 59 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 60 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [8 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 61 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [8 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 62 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_1 = getelementptr [8 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 63 'getelementptr' 'conv_1_out_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_1 = getelementptr [8 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 64 'getelementptr' 'conv_1_out_3_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:20]   --->   Operation 65 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 66 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %select_ln28_1, %Pool_Row_Loop ]" [pooling.cpp:28]   --->   Operation 67 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop ]"   --->   Operation 68 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pooling.cpp:20]   --->   Operation 69 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.00ns)   --->   "%mpr = add i2 %mpr_0, 1" [pooling.cpp:20]   --->   Operation 71 'add' 'mpr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %Pool_Row_Loop" [pooling.cpp:20]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.00ns)   --->   "%add_ln28 = add i2 %select_ln25_1, %mpr_0" [pooling.cpp:28]   --->   Operation 73 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [2/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 74 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 75 [2/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 75 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 76 [2/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 76 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 77 [2/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 77 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 78 [1/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 78 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 79 [1/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 79 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 80 [1/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 80 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 81 [1/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 81 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 82 [1/1] (1.26ns)   --->   "%tmp_1 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %conv_1_out_0_load, float %conv_1_out_1_load, float %conv_1_out_2_load, float %conv_1_out_3_load, i2 %add_ln28)" [pooling.cpp:28]   --->   Operation 82 'mux' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/2] (1.42ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pooling.cpp:28]   --->   Operation 83 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 84 [2/2] (1.42ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pooling.cpp:28]   --->   Operation 84 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 85 [2/2] (1.42ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_1, align 4" [pooling.cpp:28]   --->   Operation 85 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 86 [2/2] (1.42ns)   --->   "%conv_1_out_3_load_1 = load float* %conv_1_out_3_addr_1, align 4" [pooling.cpp:28]   --->   Operation 86 'load' 'conv_1_out_3_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 34.0>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 87 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 88 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pooling.cpp:22]   --->   Operation 89 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %tmp_1 to i32" [pooling.cpp:28]   --->   Operation 90 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 91 'partselect' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 92 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_0 to i32" [pooling.cpp:28]   --->   Operation 93 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 94 'partselect' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 95 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_5, -1" [pooling.cpp:28]   --->   Operation 96 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 97 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 98 'or' 'or_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_6, -1" [pooling.cpp:28]   --->   Operation 99 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 100 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 101 'or' 'or_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 102 'and' 'and_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (15.7ns)   --->   "%tmp_7 = fcmp ogt float %tmp_1, %max_0" [pooling.cpp:28]   --->   Operation 103 'fcmp' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_7" [pooling.cpp:28]   --->   Operation 104 'and' 'and_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %tmp_1, float %max_0" [pooling.cpp:28]   --->   Operation 105 'select' 'select_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (1.42ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pooling.cpp:28]   --->   Operation 106 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 107 [1/2] (1.42ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pooling.cpp:28]   --->   Operation 107 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 108 [1/2] (1.42ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_1, align 4" [pooling.cpp:28]   --->   Operation 108 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 109 [1/2] (1.42ns)   --->   "%conv_1_out_3_load_1 = load float* %conv_1_out_3_addr_1, align 4" [pooling.cpp:28]   --->   Operation 109 'load' 'conv_1_out_3_load_1' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 110 [1/1] (1.26ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %conv_1_out_0_load_1, float %conv_1_out_1_load_1, float %conv_1_out_2_load_1, float %conv_1_out_3_load_1, i2 %add_ln28)" [pooling.cpp:28]   --->   Operation 110 'mux' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %tmp_8 to i32" [pooling.cpp:28]   --->   Operation 111 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 112 'partselect' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 113 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28 to i32" [pooling.cpp:28]   --->   Operation 114 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 115 'partselect' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 116 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_9, -1" [pooling.cpp:28]   --->   Operation 117 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 118 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 119 'or' 'or_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_s, -1" [pooling.cpp:28]   --->   Operation 120 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 121 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 122 'or' 'or_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 123 'and' 'and_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (15.7ns)   --->   "%tmp_10 = fcmp ogt float %tmp_8, %select_ln28" [pooling.cpp:28]   --->   Operation 124 'fcmp' 'tmp_10' <Predicate = (!icmp_ln20)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_10" [pooling.cpp:28]   --->   Operation 125 'and' 'and_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %tmp_8, float %select_ln28" [pooling.cpp:28]   --->   Operation 126 'select' 'select_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_4) nounwind" [pooling.cpp:33]   --->   Operation 127 'specregionend' 'empty_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br label %2" [pooling.cpp:20]   --->   Operation 128 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.60>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln25, i1 false)" [pooling.cpp:35]   --->   Operation 129 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp_12 to i4" [pooling.cpp:35]   --->   Operation 130 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln28, %zext_ln35" [pooling.cpp:35]   --->   Operation 131 'add' 'add_ln35' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %add_ln35 to i64" [pooling.cpp:35]   --->   Operation 132 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad = getelementptr [4 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 133 'getelementptr' 'max_pool_1_out_0_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad = getelementptr [4 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 134 'getelementptr' 'max_pool_1_out_1_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %select_ln25_2, label %branch1, label %branch0" [pooling.cpp:35]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.42ns)   --->   "store float %max_0, float* %max_pool_1_out_0_ad, align 4" [pooling.cpp:35]   --->   Operation 136 'store' <Predicate = (!select_ln25_2)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [pooling.cpp:35]   --->   Operation 137 'br' <Predicate = (!select_ln25_2)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.42ns)   --->   "store float %max_0, float* %max_pool_1_out_1_ad, align 4" [pooling.cpp:35]   --->   Operation 138 'store' <Predicate = (select_ln25_2)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [pooling.cpp:35]   --->   Operation 139 'br' <Predicate = (select_ln25_2)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_3) nounwind" [pooling.cpp:36]   --->   Operation 140 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (1.00ns)   --->   "%c = add i2 %select_ln25, 1" [pooling.cpp:16]   --->   Operation 141 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.36ns)   --->   "%add_ln13_1 = add i4 %indvar_flatten, 1" [pooling.cpp:13]   --->   Operation 142 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.65ns)   --->   "%select_ln13_1 = select i1 %icmp_ln13, i4 1, i4 %add_ln13_1" [pooling.cpp:13]   --->   Operation 143 'select' 'select_ln13_1' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:16]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000]
br_ln10             (br               ) [ 0111111]
indvar_flatten15    (phi              ) [ 0010000]
f_0                 (phi              ) [ 0010000]
indvar_flatten      (phi              ) [ 0011111]
r_0                 (phi              ) [ 0010000]
c_0                 (phi              ) [ 0010000]
trunc_ln25          (trunc            ) [ 0000000]
shl_ln25            (shl              ) [ 0000000]
icmp_ln10           (icmp             ) [ 0011111]
add_ln10            (add              ) [ 0111111]
br_ln10             (br               ) [ 0000000]
f                   (add              ) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
empty_6             (speclooptripcount) [ 0000000]
icmp_ln13           (icmp             ) [ 0001111]
select_ln28_2       (select           ) [ 0000000]
select_ln28_3       (select           ) [ 0111111]
zext_ln28           (zext             ) [ 0001111]
select_ln28_4       (select           ) [ 0000000]
xor_ln28            (xor              ) [ 0000000]
and_ln28_4          (and              ) [ 0000000]
icmp_ln16           (icmp             ) [ 0000000]
and_ln28_5          (and              ) [ 0000000]
r                   (add              ) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
or_ln25             (or               ) [ 0000000]
select_ln25         (select           ) [ 0001111]
trunc_ln25_1        (trunc            ) [ 0000000]
shl_ln25_1          (shl              ) [ 0000000]
select_ln25_1       (select           ) [ 0001110]
select_ln25_2       (select           ) [ 0001111]
select_ln13         (select           ) [ 0111111]
specloopname_ln17   (specloopname     ) [ 0000000]
tmp_3               (specregionbegin  ) [ 0001111]
trunc_ln26          (trunc            ) [ 0000000]
shl_ln26            (shl              ) [ 0000000]
tmp_2               (bitconcatenate   ) [ 0000000]
zext_ln28_1         (zext             ) [ 0000000]
conv_1_out_0_addr   (getelementptr    ) [ 0001110]
conv_1_out_1_addr   (getelementptr    ) [ 0001110]
conv_1_out_2_addr   (getelementptr    ) [ 0001110]
conv_1_out_3_addr   (getelementptr    ) [ 0001110]
or_ln26             (or               ) [ 0000000]
tmp_11              (bitconcatenate   ) [ 0000000]
zext_ln28_2         (zext             ) [ 0000000]
add_ln28_1          (add              ) [ 0000000]
zext_ln28_3         (zext             ) [ 0000000]
conv_1_out_0_addr_1 (getelementptr    ) [ 0001110]
conv_1_out_1_addr_1 (getelementptr    ) [ 0001110]
conv_1_out_2_addr_1 (getelementptr    ) [ 0001110]
conv_1_out_3_addr_1 (getelementptr    ) [ 0001110]
br_ln20             (br               ) [ 0011111]
ret_ln39            (ret              ) [ 0000000]
max_0               (phi              ) [ 0001111]
mpr_0               (phi              ) [ 0001000]
icmp_ln20           (icmp             ) [ 0011111]
empty               (speclooptripcount) [ 0000000]
mpr                 (add              ) [ 0011111]
br_ln20             (br               ) [ 0000000]
add_ln28            (add              ) [ 0001110]
conv_1_out_0_load   (load             ) [ 0000000]
conv_1_out_1_load   (load             ) [ 0000000]
conv_1_out_2_load   (load             ) [ 0000000]
conv_1_out_3_load   (load             ) [ 0000000]
tmp_1               (mux              ) [ 0001010]
specloopname_ln21   (specloopname     ) [ 0000000]
tmp_4               (specregionbegin  ) [ 0000000]
specpipeline_ln22   (specpipeline     ) [ 0000000]
bitcast_ln28        (bitcast          ) [ 0000000]
tmp_5               (partselect       ) [ 0000000]
trunc_ln28          (trunc            ) [ 0000000]
bitcast_ln28_1      (bitcast          ) [ 0000000]
tmp_6               (partselect       ) [ 0000000]
trunc_ln28_1        (trunc            ) [ 0000000]
icmp_ln28           (icmp             ) [ 0000000]
icmp_ln28_1         (icmp             ) [ 0000000]
or_ln28             (or               ) [ 0000000]
icmp_ln28_2         (icmp             ) [ 0000000]
icmp_ln28_3         (icmp             ) [ 0000000]
or_ln28_1           (or               ) [ 0000000]
and_ln28            (and              ) [ 0000000]
tmp_7               (fcmp             ) [ 0000000]
and_ln28_1          (and              ) [ 0000000]
select_ln28         (select           ) [ 0000000]
conv_1_out_0_load_1 (load             ) [ 0000000]
conv_1_out_1_load_1 (load             ) [ 0000000]
conv_1_out_2_load_1 (load             ) [ 0000000]
conv_1_out_3_load_1 (load             ) [ 0000000]
tmp_8               (mux              ) [ 0000000]
bitcast_ln28_2      (bitcast          ) [ 0000000]
tmp_9               (partselect       ) [ 0000000]
trunc_ln28_2        (trunc            ) [ 0000000]
bitcast_ln28_3      (bitcast          ) [ 0000000]
tmp_s               (partselect       ) [ 0000000]
trunc_ln28_3        (trunc            ) [ 0000000]
icmp_ln28_4         (icmp             ) [ 0000000]
icmp_ln28_5         (icmp             ) [ 0000000]
or_ln28_2           (or               ) [ 0000000]
icmp_ln28_6         (icmp             ) [ 0000000]
icmp_ln28_7         (icmp             ) [ 0000000]
or_ln28_3           (or               ) [ 0000000]
and_ln28_2          (and              ) [ 0000000]
tmp_10              (fcmp             ) [ 0000000]
and_ln28_3          (and              ) [ 0000000]
select_ln28_1       (select           ) [ 0011111]
empty_4             (specregionend    ) [ 0000000]
br_ln20             (br               ) [ 0011111]
tmp_12              (bitconcatenate   ) [ 0000000]
zext_ln35           (zext             ) [ 0000000]
add_ln35            (add              ) [ 0000000]
zext_ln35_1         (zext             ) [ 0000000]
max_pool_1_out_0_ad (getelementptr    ) [ 0000000]
max_pool_1_out_1_ad (getelementptr    ) [ 0000000]
br_ln35             (br               ) [ 0000000]
store_ln35          (store            ) [ 0000000]
br_ln35             (br               ) [ 0000000]
store_ln35          (store            ) [ 0000000]
br_ln35             (br               ) [ 0000000]
empty_5             (specregionend    ) [ 0000000]
c                   (add              ) [ 0111111]
add_ln13_1          (add              ) [ 0000000]
select_ln13_1       (select           ) [ 0111111]
br_ln16             (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_1_out_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="conv_1_out_0_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv_1_out_1_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="conv_1_out_2_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_2_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_1_out_3_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_3_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv_1_out_0_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv_1_out_1_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="conv_1_out_2_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_2_addr_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="conv_1_out_3_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_3_addr_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="1"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2"/>
<pin id="162" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
<pin id="165" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/3 conv_1_out_0_load_1/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2"/>
<pin id="166" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
<pin id="169" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/3 conv_1_out_1_load_1/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2"/>
<pin id="170" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="171" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
<pin id="173" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_2_load/3 conv_1_out_2_load_1/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2"/>
<pin id="174" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
<pin id="177" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_3_load/3 conv_1_out_3_load_1/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="max_pool_1_out_0_ad_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_0_ad/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="max_pool_1_out_1_ad_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_1_ad/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln35_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln35_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="204" class="1005" name="indvar_flatten15_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="indvar_flatten15_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="f_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="f_0_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="2" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="4" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="r_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="r_0_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="2" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="c_0_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="1"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="c_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="2" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="max_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="max_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="32" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="mpr_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="1"/>
<pin id="276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="mpr_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="2" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="0" index="1" bw="32" slack="2"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_10_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln25_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="shl_ln25_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln10_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="f_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln13_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln28_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="0" index="2" bw="2" slack="0"/>
<pin id="332" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln28_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="0" index="2" bw="2" slack="0"/>
<pin id="340" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln28_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln28_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="0" index="2" bw="2" slack="0"/>
<pin id="352" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xor_ln28_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln28_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln16_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln28_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln25_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln25_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="0" index="2" bw="2" slack="0"/>
<pin id="396" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln25_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln25_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln25_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="0" index="2" bw="2" slack="0"/>
<pin id="414" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln25_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln13_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="2" slack="0"/>
<pin id="429" dir="0" index="2" bw="2" slack="0"/>
<pin id="430" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln26_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="shl_ln26_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="2" slack="0"/>
<pin id="448" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln28_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln26_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_11_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln28_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln28_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln28_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="icmp_ln20_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="mpr_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln28_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="1"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="0" index="3" bw="32" slack="0"/>
<pin id="514" dir="0" index="4" bw="32" slack="0"/>
<pin id="515" dir="0" index="5" bw="2" slack="1"/>
<pin id="516" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="bitcast_ln28_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_5_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln28_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="bitcast_ln28_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="2"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_6_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln28_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln28_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln28_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="23" slack="0"/>
<pin id="565" dir="0" index="1" bw="23" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln28_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln28_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln28_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="23" slack="0"/>
<pin id="583" dir="0" index="1" bw="23" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="or_ln28_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="and_ln28_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln28_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln28_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="1"/>
<pin id="608" dir="0" index="2" bw="32" slack="2"/>
<pin id="609" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_8_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="32" slack="0"/>
<pin id="617" dir="0" index="3" bw="32" slack="0"/>
<pin id="618" dir="0" index="4" bw="32" slack="0"/>
<pin id="619" dir="0" index="5" bw="2" slack="2"/>
<pin id="620" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="bitcast_ln28_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_9_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="6" slack="0"/>
<pin id="635" dir="0" index="3" bw="6" slack="0"/>
<pin id="636" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln28_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="bitcast_ln28_3_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_s_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="0" index="2" bw="6" slack="0"/>
<pin id="653" dir="0" index="3" bw="6" slack="0"/>
<pin id="654" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="trunc_ln28_3_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln28_4_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln28_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="23" slack="0"/>
<pin id="671" dir="0" index="1" bw="23" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln28_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln28_6_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln28_7_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="23" slack="0"/>
<pin id="689" dir="0" index="1" bw="23" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln28_3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln28_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln28_3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln28_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="32" slack="0"/>
<pin id="715" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_12_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="3" slack="0"/>
<pin id="721" dir="0" index="1" bw="2" slack="2"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln35_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln35_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="2"/>
<pin id="732" dir="0" index="1" bw="3" slack="0"/>
<pin id="733" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln35_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="c_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="2" slack="2"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln13_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="2"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln13_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="2"/>
<pin id="754" dir="0" index="1" bw="4" slack="0"/>
<pin id="755" dir="0" index="2" bw="4" slack="0"/>
<pin id="756" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/6 "/>
</bind>
</comp>

<comp id="759" class="1005" name="icmp_ln10_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="763" class="1005" name="add_ln10_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="4" slack="0"/>
<pin id="765" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="768" class="1005" name="icmp_ln13_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="2"/>
<pin id="770" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="773" class="1005" name="select_ln28_3_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="0"/>
<pin id="775" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_3 "/>
</bind>
</comp>

<comp id="778" class="1005" name="zext_ln28_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="2"/>
<pin id="780" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln25_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="2"/>
<pin id="785" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="789" class="1005" name="select_ln25_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="1"/>
<pin id="791" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="select_ln25_2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="2"/>
<pin id="796" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln25_2 "/>
</bind>
</comp>

<comp id="798" class="1005" name="select_ln13_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="0"/>
<pin id="800" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="803" class="1005" name="conv_1_out_0_addr_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="3" slack="1"/>
<pin id="805" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="808" class="1005" name="conv_1_out_1_addr_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="1"/>
<pin id="810" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="813" class="1005" name="conv_1_out_2_addr_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="1"/>
<pin id="815" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_2_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="conv_1_out_3_addr_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="1"/>
<pin id="820" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_3_addr "/>
</bind>
</comp>

<comp id="823" class="1005" name="conv_1_out_0_addr_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="3" slack="2"/>
<pin id="825" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="conv_1_out_1_addr_1_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="3" slack="2"/>
<pin id="830" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

<comp id="833" class="1005" name="conv_1_out_2_addr_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="2"/>
<pin id="835" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_out_2_addr_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="conv_1_out_3_addr_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="2"/>
<pin id="840" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv_1_out_3_addr_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="icmp_ln20_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="1"/>
<pin id="845" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="847" class="1005" name="mpr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="852" class="1005" name="add_ln28_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="1"/>
<pin id="854" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="select_ln28_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="c_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="2" slack="1"/>
<pin id="872" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="875" class="1005" name="select_ln13_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="4" slack="1"/>
<pin id="877" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="178" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="185" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="272"><net_src comp="260" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="260" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="242" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="242" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="22" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="208" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="208" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="219" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="230" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="242" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="322" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="316" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="219" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="322" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="298" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="322" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="294" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="253" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="356" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="22" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="328" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="374" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="322" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="253" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="380" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="380" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="22" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="374" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="348" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="374" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="400" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="362" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="374" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="380" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="328" pin="3"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="392" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="392" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="22" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="48" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="434" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="336" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="464"><net_src comp="438" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="22" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="344" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="491"><net_src comp="484" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="496"><net_src comp="278" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="40" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="278" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="22" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="278" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="517"><net_src comp="60" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="518"><net_src comp="142" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="147" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="152" pin="3"/><net_sink comp="509" pin=3"/></net>

<net id="521"><net_src comp="157" pin="3"/><net_sink comp="509" pin=4"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="78" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="522" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="260" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="76" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="78" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="539" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="525" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="80" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="535" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="82" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="543" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="80" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="553" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="82" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="575" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="569" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="285" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="260" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="612"><net_src comp="605" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="621"><net_src comp="60" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="142" pin="7"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="147" pin="7"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="152" pin="7"/><net_sink comp="613" pin=3"/></net>

<net id="625"><net_src comp="157" pin="7"/><net_sink comp="613" pin=4"/></net>

<net id="626"><net_src comp="613" pin="6"/><net_sink comp="290" pin=0"/></net>

<net id="630"><net_src comp="613" pin="6"/><net_sink comp="627" pin=0"/></net>

<net id="637"><net_src comp="74" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="627" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="76" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="78" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="644"><net_src comp="627" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="605" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="74" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="76" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="658"><net_src comp="78" pin="0"/><net_sink comp="649" pin=3"/></net>

<net id="662"><net_src comp="645" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="631" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="80" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="641" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="663" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="649" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="80" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="659" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="82" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="687" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="681" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="675" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="290" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="613" pin="6"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="605" pin="3"/><net_sink comp="711" pin=2"/></net>

<net id="724"><net_src comp="52" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="54" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="729"><net_src comp="719" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="730" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="745"><net_src comp="22" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="226" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="26" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="26" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="758"><net_src comp="746" pin="2"/><net_sink comp="752" pin=2"/></net>

<net id="762"><net_src comp="304" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="310" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="771"><net_src comp="322" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="776"><net_src comp="336" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="781"><net_src comp="344" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="786"><net_src comp="392" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="792"><net_src comp="410" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="797"><net_src comp="418" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="426" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="806"><net_src comp="86" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="811"><net_src comp="93" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="816"><net_src comp="100" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="821"><net_src comp="107" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="826"><net_src comp="114" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="831"><net_src comp="121" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="836"><net_src comp="128" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="841"><net_src comp="135" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="846"><net_src comp="492" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="498" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="855"><net_src comp="504" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="509" pin=5"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="613" pin=5"/></net>

<net id="861"><net_src comp="509" pin="6"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="868"><net_src comp="711" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="873"><net_src comp="741" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="878"><net_src comp="752" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="230" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out_0 | {6 }
	Port: max_pool_1_out_1 | {6 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {3 4 5 }
	Port: max_pool_1 : conv_1_out_1 | {3 4 5 }
	Port: max_pool_1 : conv_1_out_2 | {3 4 5 }
	Port: max_pool_1 : conv_1_out_3 | {3 4 5 }
  - Chain level:
	State 1
	State 2
		trunc_ln25 : 1
		shl_ln25 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_2 : 2
		select_ln28_3 : 2
		zext_ln28 : 3
		select_ln28_4 : 1
		xor_ln28 : 2
		and_ln28_4 : 2
		icmp_ln16 : 1
		and_ln28_5 : 2
		r : 3
		or_ln25 : 2
		select_ln25 : 2
		trunc_ln25_1 : 4
		shl_ln25_1 : 4
		select_ln25_1 : 4
		select_ln25_2 : 5
		select_ln13 : 2
		trunc_ln26 : 3
		shl_ln26 : 3
		tmp_2 : 4
		zext_ln28_1 : 5
		conv_1_out_0_addr : 6
		conv_1_out_1_addr : 6
		conv_1_out_2_addr : 6
		conv_1_out_3_addr : 6
		or_ln26 : 3
		tmp_11 : 3
		zext_ln28_2 : 4
		add_ln28_1 : 5
		zext_ln28_3 : 6
		conv_1_out_0_addr_1 : 7
		conv_1_out_1_addr_1 : 7
		conv_1_out_2_addr_1 : 7
		conv_1_out_3_addr_1 : 7
	State 3
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		add_ln28 : 1
	State 4
		tmp_1 : 1
	State 5
		tmp_5 : 1
		trunc_ln28 : 1
		tmp_6 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 2
		icmp_ln28_1 : 2
		or_ln28 : 3
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 3
		and_ln28_1 : 3
		select_ln28 : 3
		tmp_8 : 1
		bitcast_ln28_2 : 2
		tmp_9 : 3
		trunc_ln28_2 : 3
		bitcast_ln28_3 : 4
		tmp_s : 5
		trunc_ln28_3 : 5
		icmp_ln28_4 : 4
		icmp_ln28_5 : 4
		or_ln28_2 : 5
		icmp_ln28_6 : 6
		icmp_ln28_7 : 6
		or_ln28_3 : 7
		and_ln28_2 : 7
		tmp_10 : 4
		and_ln28_3 : 7
		select_ln28_1 : 7
		empty_4 : 1
	State 6
		zext_ln35 : 1
		add_ln35 : 2
		zext_ln35_1 : 3
		max_pool_1_out_0_ad : 4
		max_pool_1_out_1_ad : 4
		store_ln35 : 5
		store_ln35 : 5
		select_ln13_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_304   |    0    |    0    |    9    |
|          |   icmp_ln13_fu_322   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_368   |    0    |    0    |    8    |
|          |   icmp_ln20_fu_492   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_557   |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_1_fu_563  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_575  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_581  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_663  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_669  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_681  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_687  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_7_fu_285     |    0    |    0    |    66   |
|          |     tmp_10_fu_290    |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_310   |    0    |    0    |    13   |
|          |       f_fu_316       |    0    |    0    |    10   |
|          |       r_fu_380       |    0    |    0    |    10   |
|          |   add_ln28_1_fu_478  |    0    |    0    |    12   |
|    add   |      mpr_fu_498      |    0    |    0    |    10   |
|          |    add_ln28_fu_504   |    0    |    0    |    10   |
|          |    add_ln35_fu_730   |    0    |    0    |    12   |
|          |       c_fu_741       |    0    |    0    |    10   |
|          |   add_ln13_1_fu_746  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_2_fu_328 |    0    |    0    |    2    |
|          | select_ln28_3_fu_336 |    0    |    0    |    2    |
|          | select_ln28_4_fu_348 |    0    |    0    |    2    |
|          |  select_ln25_fu_392  |    0    |    0    |    2    |
|  select  | select_ln25_1_fu_410 |    0    |    0    |    2    |
|          | select_ln25_2_fu_418 |    0    |    0    |    2    |
|          |  select_ln13_fu_426  |    0    |    0    |    2    |
|          |  select_ln28_fu_605  |    0    |    0    |    32   |
|          | select_ln28_1_fu_711 |    0    |    0    |    32   |
|          | select_ln13_1_fu_752 |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|    mux   |     tmp_1_fu_509     |    0    |    0    |    21   |
|          |     tmp_8_fu_613     |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_4_fu_362  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_374  |    0    |    0    |    2    |
|    and   |    and_ln28_fu_593   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_599  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_699  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_705  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln25_fu_386    |    0    |    0    |    2    |
|          |    or_ln26_fu_460    |    0    |    0    |    0    |
|    or    |    or_ln28_fu_569    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_587   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_675   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_693   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_356   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln25_fu_294  |    0    |    0    |    0    |
|          |  trunc_ln25_1_fu_400 |    0    |    0    |    0    |
|          |   trunc_ln26_fu_434  |    0    |    0    |    0    |
|   trunc  |   trunc_ln28_fu_535  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_553 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_641 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_659 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln25_fu_298   |    0    |    0    |    0    |
|    shl   |   shl_ln25_1_fu_404  |    0    |    0    |    0    |
|          |    shl_ln26_fu_438   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln28_fu_344   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_452  |    0    |    0    |    0    |
|   zext   |  zext_ln28_2_fu_474  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_484  |    0    |    0    |    0    |
|          |   zext_ln35_fu_726   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_735  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_444     |    0    |    0    |    0    |
|bitconcatenate|     tmp_11_fu_466    |    0    |    0    |    0    |
|          |     tmp_12_fu_719    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_5_fu_525     |    0    |    0    |    0    |
|partselect|     tmp_6_fu_543     |    0    |    0    |    0    |
|          |     tmp_9_fu_631     |    0    |    0    |    0    |
|          |     tmp_s_fu_649     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   530   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln10_reg_763     |    4   |
|      add_ln28_reg_852     |    2   |
|        c_0_reg_249        |    2   |
|         c_reg_870         |    2   |
|conv_1_out_0_addr_1_reg_823|    3   |
| conv_1_out_0_addr_reg_803 |    3   |
|conv_1_out_1_addr_1_reg_828|    3   |
| conv_1_out_1_addr_reg_808 |    3   |
|conv_1_out_2_addr_1_reg_833|    3   |
| conv_1_out_2_addr_reg_813 |    3   |
|conv_1_out_3_addr_1_reg_838|    3   |
| conv_1_out_3_addr_reg_818 |    3   |
|        f_0_reg_215        |    2   |
|     icmp_ln10_reg_759     |    1   |
|     icmp_ln13_reg_768     |    1   |
|     icmp_ln20_reg_843     |    1   |
|  indvar_flatten15_reg_204 |    4   |
|   indvar_flatten_reg_226  |    4   |
|       max_0_reg_260       |   32   |
|       mpr_0_reg_274       |    2   |
|        mpr_reg_847        |    2   |
|        r_0_reg_238        |    2   |
|   select_ln13_1_reg_875   |    4   |
|    select_ln13_reg_798    |    2   |
|   select_ln25_1_reg_789   |    2   |
|   select_ln25_2_reg_794   |    1   |
|    select_ln25_reg_783    |    2   |
|   select_ln28_1_reg_865   |   32   |
|   select_ln28_3_reg_773   |    2   |
|       tmp_1_reg_858       |   32   |
|     zext_ln28_reg_778     |    4   |
+---------------------------+--------+
|           Total           |   166  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| indvar_flatten_reg_226 |  p0  |   2  |   4  |    8   ||    9    |
|      max_0_reg_260     |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   72   ||  2.366  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   530  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   166  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   166  |   548  |
+-----------+--------+--------+--------+--------+
