{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604299615209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604299615209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 14:46:55 2020 " "Processing started: Mon Nov 02 14:46:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604299615209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299615209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyboardTop -c Keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyboardTop -c Keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299615209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604299615795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604299615795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/Keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299624435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299624435 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(73) " "Verilog HDL information at display.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604299624435 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(215) " "Verilog HDL information at display.v(215): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 215 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604299624435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299624435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299624435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toascii.v 1 1 " "Found 1 design units, including 1 entities, in source file toascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 toASCII " "Found entity 1: toASCII" {  } { { "toASCII.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/toASCII.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299624435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299624435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_model.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_model " "Found entity 1: ps2_keyboard_model" {  } { { "ps2_keyboard_model.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/ps2_keyboard_model.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299624435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299624435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardtop.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboardTop " "Found entity 1: keyboardTop" {  } { { "keyboardTop.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/keyboardTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604299624450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299624450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keyboardTop " "Elaborating entity \"keyboardTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604299624488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:k1 " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:k1\"" {  } { { "keyboardTop.v" "k1" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/keyboardTop.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toASCII toASCII:t1 " "Elaborating entity \"toASCII\" for hierarchy \"toASCII:t1\"" {  } { { "keyboardTop.v" "t1" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/keyboardTop.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "toascii toASCII.v(6) " "Verilog HDL warning at toASCII.v(6): object toascii used but never assigned" {  } { { "toASCII.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/toASCII.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|toASCII:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d1 " "Elaborating entity \"display\" for hierarchy \"display:d1\"" {  } { { "keyboardTop.v" "d1" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/keyboardTop.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(85) " "Verilog HDL assignment warning at display.v(85): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display.v(93) " "Verilog HDL Case Statement information at display.v(93): all case item expressions in this case statement are onehot" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display.v(104) " "Verilog HDL Case Statement information at display.v(104): all case item expressions in this case statement are onehot" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 104 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(112) " "Verilog HDL assignment warning at display.v(112): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(113) " "Verilog HDL assignment warning at display.v(113): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display.v(119) " "Verilog HDL Case Statement information at display.v(119): all case item expressions in this case statement are onehot" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display.v(130) " "Verilog HDL Case Statement information at display.v(130): all case item expressions in this case statement are onehot" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(138) " "Verilog HDL assignment warning at display.v(138): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(139) " "Verilog HDL assignment warning at display.v(139): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(158) " "Verilog HDL assignment warning at display.v(158): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(159) " "Verilog HDL assignment warning at display.v(159): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(171) " "Verilog HDL assignment warning at display.v(171): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(172) " "Verilog HDL assignment warning at display.v(172): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 "|keyboardTop|display:d1"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "curdata display.v(16) " "Verilog HDL error at display.v(16): variable \"curdata\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "display.v" "" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/display.v" 16 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "display:d1 " "Can't elaborate user hierarchy \"display:d1\"" {  } { { "keyboardTop.v" "d1" { Text "C:/Users/Yongp/Desktop/QUARTUS/EXP8/keyboardTop.v" 51 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604299624504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yongp/Desktop/QUARTUS/EXP8/output_files/Keyboard.map.smsg " "Generated suppressed messages file C:/Users/Yongp/Desktop/QUARTUS/EXP8/output_files/Keyboard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299624535 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604299624604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 02 14:47:04 2020 " "Processing ended: Mon Nov 02 14:47:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604299624604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604299624604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604299624604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299624604 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604299625222 ""}
