###############################################################################
#
# IAR ELF Linker V8.30.1.114/W32 for ARM                  17/Sep/2018  19:41:55
# Copyright 2007-2018 IAR Systems AB.
#
#    Output file  =  
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Exe\Interrupt.out
#    Map file     =  
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\List\Interrupt.map
#    Command line =  
#        -f C:\Users\ALEXAN~1\AppData\Local\Temp\EWBC21.tmp
#        (C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj\core_cm3.o
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj\main.o
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj\misc.o
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj\startup_stm32f10x_cl.o
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj\stm32f10x_gpio.o
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj\stm32f10x_rcc.o
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj\stm32f10x_tim.o
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj\system_stm32f10x.o
#        --no_out_extension -o
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Exe\Interrupt.out
#        --redirect _Printf=_PrintfFullNoMb --redirect _Scanf=_ScanfFullNoMb
#        --map
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\List\Interrupt.map
#        --config
#        C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM/settings/stm32f103x8.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x800'ffff] { ro };
define block CSTACK with size = 2K, alignment = 8 { };
define block HEAP with size = 2K, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'4fff] {
          rw, block CSTACK, block HEAP };

No sections matched the following patterns:

  rw  in "P2"


  Section   Kind         Address   Size  Object
  -------   ----         -------   ----  ------
"A0":                             0x150
  .intvec   ro code   0x800'0000  0x150  startup_stm32f10x_cl.o [1]
                    - 0x800'0150  0x150

"P1":                             0x650
  .text     ro code   0x800'0150  0x140  main.o [1]
  .text     ro code   0x800'0290   0x80  misc.o [1]
  .text     ro code   0x800'0310   0x40  stm32f10x_rcc.o [1]
  .text     ro code   0x800'0350   0xc6  stm32f10x_gpio.o [1]
  .text     ro code   0x800'0418  0x110  stm32f10x_tim.o [1]
  .text     ro code   0x800'0528  0x100  system_stm32f10x.o [1]
  .text     ro code   0x800'0628   0x1e  cmain.o [3]
  .text     ro code   0x800'0646    0x4  low_level_init.o [2]
  .text     ro code   0x800'064a    0x4  exit.o [2]
  .text     ro code   0x800'0650    0xa  cexit.o [3]
  .text     ro code   0x800'065c   0x14  exit.o [4]
  .text     ro code   0x800'0670   0x10  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0680    0xc  cstartup_M.o [3]
  .text     ro code   0x800'068c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0690    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0694    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0698    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'069c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06a0    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06a4    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06a8    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06ac    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06b0    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06b4    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06b8    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06bc    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06c0    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06c4    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06c8    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06cc    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06d0    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06d4    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06d8    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06dc    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06e0    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06e4    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06e8    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06ec    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06f0    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06f4    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06f8    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'06fc    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0700    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0704    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0708    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'070c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0710    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0714    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0718    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'071c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0720    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0724    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0728    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'072c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0730    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0734    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0738    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'073c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0740    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0744    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0748    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'074c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0750    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0754    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0758    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'075c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0760    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0764    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0768    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'076c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0770    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0774    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0778    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'077c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0780    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0784    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0788    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'078c    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0790    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0794    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'0798    0x4  startup_stm32f10x_cl.o [1]
  .text     ro code   0x800'079c    0x4  startup_stm32f10x_cl.o [1]
                    - 0x800'07a0  0x650

"P2":                             0x800
  CSTACK             0x2000'0000  0x800  <Block>
    CSTACK  uninit   0x2000'0000  0x800  <Block tail>
                   - 0x2000'0800  0x800

Unused ranges:

         From           To    Size
         ----           --    ----
   0x800'07a0   0x800'ffff  0xf860
  0x2000'0800  0x2000'4fff  0x4800



*******************************************************************************
*** MODULE SUMMARY
***

    Module                  ro code  rw data
    ------                  -------  -------
command line/config:
    ----------------------------------------
    Total:

C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj: [1]
    main.o                      320
    misc.o                      128
    startup_stm32f10x_cl.o      628
    stm32f10x_gpio.o            198
    stm32f10x_rcc.o              64
    stm32f10x_tim.o             272
    system_stm32f10x.o          256
    ----------------------------------------
    Total:                    1 866

dl7M_tln.a: [2]
    exit.o                        4
    low_level_init.o              4
    ----------------------------------------
    Total:                        8

rt7M_tl.a: [3]
    cexit.o                      10
    cmain.o                      30
    cstartup_M.o                 12
    ----------------------------------------
    Total:                       52

shb_l.a: [4]
    exit.o                       20
    ----------------------------------------
    Total:                       20

    Gaps                          6
    Linker created                     2 048
--------------------------------------------
    Grand Total:              1 952    2 048


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address  Size  Type      Object
-----                       -------  ----  ----      ------
?main                    0x800'0629        Code  Gb  cmain.o [3]
CSTACK$$Base            0x2000'0000         --   Gb  - Linker created -
CSTACK$$Limit           0x2000'0800         --   Gb  - Linker created -
GPIO_Init                0x800'0351  0xc0  Code  Gb  stm32f10x_gpio.o [1]
GPIO_ResetBits           0x800'0411   0x6  Code  Gb  stm32f10x_gpio.o [1]
NVIC_Init                0x800'029b  0x60  Code  Gb  misc.o [1]
NVIC_PriorityGroupConfig
                         0x800'0291   0xa  Code  Gb  misc.o [1]
RCC_APB1PeriphClockCmd   0x800'032d  0x1c  Code  Gb  stm32f10x_rcc.o [1]
RCC_APB2PeriphClockCmd   0x800'0311  0x1c  Code  Gb  stm32f10x_rcc.o [1]
Region$$Table$$Base             0x0         --   Gb  - Linker created -
Region$$Table$$Limit            0x0         --   Gb  - Linker created -
SetSysClock              0x800'0573   0x8  Code  Lc  system_stm32f10x.o [1]
SetSysClockTo24          0x800'057b  0x90  Code  Lc  system_stm32f10x.o [1]
SystemInit               0x800'0529  0x4a  Code  Gb  system_stm32f10x.o [1]
TIM2_IRQHandler          0x800'01ff  0x86  Code  Gb  main.o [1]
TIM_ClearITPendingBit    0x800'04f7   0x8  Code  Gb  stm32f10x_tim.o [1]
TIM_Cmd                  0x800'04c3  0x1c  Code  Gb  stm32f10x_tim.o [1]
TIM_ITConfig             0x800'04df  0x18  Code  Gb  stm32f10x_tim.o [1]
TIM_TimeBaseInit         0x800'0419  0x92  Code  Gb  stm32f10x_tim.o [1]
TIM_TimeBaseStructInit   0x800'04ab  0x18  Code  Gb  stm32f10x_tim.o [1]
__cmain                  0x800'0629        Code  Gb  cmain.o [3]
__exit                   0x800'065d  0x14  Code  Gb  exit.o [4]
__iar_program_start      0x800'0681        Code  Gb  cstartup_M.o [3]
__low_level_init         0x800'0647   0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000        Data  Gb  startup_stm32f10x_cl.o [1]
_call_main               0x800'0635        Code  Gb  cmain.o [3]
_exit                    0x800'0651        Code  Gb  cexit.o [3]
_main                    0x800'0643        Code  Gb  cmain.o [3]
exit                     0x800'064b   0x4  Code  Gb  exit.o [2]
main                     0x800'0151  0xae  Code  Gb  main.o [1]


[1] = C:\Users\Alexandre\Documents\Git_Embedded\STM32f1\Interrupts\EWARM\Debug\Obj
[2] = dl7M_tln.a
[3] = rt7M_tl.a
[4] = shb_l.a

  1 952 bytes of readonly  code memory
  2 048 bytes of readwrite data memory

Errors: none
Warnings: none
