
led.elf:     file format elf32-littlearm


Disassembly of section .text:

c0100000 <_start>:
c0100000:	e51fd000 	ldr	sp, [pc, #-0]	; c0100008 <_start+0x8>
c0100004:	fa000008 	blx	c010002c <main>
c0100008:	c0100000 	andsgt	r0, r0, r0

c010000c <delay>:
c010000c:	b480      	push	{r7}
c010000e:	b083      	sub	sp, #12
c0100010:	af00      	add	r7, sp, #0
c0100012:	6078      	str	r0, [r7, #4]
c0100014:	bf00      	nop
c0100016:	687b      	ldr	r3, [r7, #4]
c0100018:	1e5a      	subs	r2, r3, #1
c010001a:	607a      	str	r2, [r7, #4]
c010001c:	2b00      	cmp	r3, #0
c010001e:	d1fa      	bne.n	c0100016 <delay+0xa>
c0100020:	bf00      	nop
c0100022:	370c      	adds	r7, #12
c0100024:	46bd      	mov	sp, r7
c0100026:	f85d 7b04 	ldr.w	r7, [sp], #4
c010002a:	4770      	bx	lr

c010002c <main>:
c010002c:	b580      	push	{r7, lr}
c010002e:	b082      	sub	sp, #8
c0100030:	af00      	add	r7, sp, #0
c0100032:	f640 0394 	movw	r3, #2196	; 0x894
c0100036:	f2c5 0300 	movt	r3, #20480	; 0x5000
c010003a:	607b      	str	r3, [r7, #4]
c010003c:	687b      	ldr	r3, [r7, #4]
c010003e:	681b      	ldr	r3, [r3, #0]
c0100040:	f043 0201 	orr.w	r2, r3, #1
c0100044:	687b      	ldr	r3, [r7, #4]
c0100046:	601a      	str	r2, [r3, #0]
c0100048:	bf00      	nop
c010004a:	687b      	ldr	r3, [r7, #4]
c010004c:	681b      	ldr	r3, [r3, #0]
c010004e:	f640 2328 	movw	r3, #2600	; 0xa28
c0100052:	f2c5 0300 	movt	r3, #20480	; 0x5000
c0100056:	607b      	str	r3, [r7, #4]
c0100058:	687b      	ldr	r3, [r7, #4]
c010005a:	681b      	ldr	r3, [r3, #0]
c010005c:	f043 0201 	orr.w	r2, r3, #1
c0100060:	687b      	ldr	r3, [r7, #4]
c0100062:	601a      	str	r2, [r3, #0]
c0100064:	f44f 5300 	mov.w	r3, #8192	; 0x2000
c0100068:	f2c5 0300 	movt	r3, #20480	; 0x5000
c010006c:	607b      	str	r3, [r7, #4]
c010006e:	687b      	ldr	r3, [r7, #4]
c0100070:	681b      	ldr	r3, [r3, #0]
c0100072:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
c0100076:	687b      	ldr	r3, [r7, #4]
c0100078:	601a      	str	r2, [r3, #0]
c010007a:	687b      	ldr	r3, [r7, #4]
c010007c:	681b      	ldr	r3, [r3, #0]
c010007e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
c0100082:	687b      	ldr	r3, [r7, #4]
c0100084:	601a      	str	r2, [r3, #0]
c0100086:	f242 0314 	movw	r3, #8212	; 0x2014
c010008a:	f2c5 0300 	movt	r3, #20480	; 0x5000
c010008e:	607b      	str	r3, [r7, #4]
c0100090:	687b      	ldr	r3, [r7, #4]
c0100092:	681b      	ldr	r3, [r3, #0]
c0100094:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
c0100098:	687b      	ldr	r3, [r7, #4]
c010009a:	601a      	str	r2, [r3, #0]
c010009c:	f244 2040 	movw	r0, #16960	; 0x4240
c01000a0:	f2c0 000f 	movt	r0, #15
c01000a4:	f7ff ffb2 	bl	c010000c <delay>
c01000a8:	687b      	ldr	r3, [r7, #4]
c01000aa:	681b      	ldr	r3, [r3, #0]
c01000ac:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
c01000b0:	687b      	ldr	r3, [r7, #4]
c01000b2:	601a      	str	r2, [r3, #0]
c01000b4:	f244 2040 	movw	r0, #16960	; 0x4240
c01000b8:	f2c0 000f 	movt	r0, #15
c01000bc:	f7ff ffa6 	bl	c010000c <delay>
c01000c0:	e7e6      	b.n	c0100090 <main+0x64>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0xbf02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000033 	andeq	r0, r0, r3, lsr r0
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	17c01000 	strbne	r1, [r0, r0]
  30:	02022b31 	andeq	r2, r2, #50176	; 0xc400
  34:	60010100 	andvs	r0, r1, r0, lsl #2
  38:	02000000 	andeq	r0, r0, #0
  3c:	00001d00 	andeq	r1, r0, r0, lsl #26
  40:	fb010200 	blx	4084a <_start-0xc00bf7b6>
  44:	01000d0e 	tsteq	r0, lr, lsl #26
  48:	00010101 	andeq	r0, r1, r1, lsl #2
  4c:	00010000 	andeq	r0, r1, r0
  50:	6d000100 	stfvss	f0, [r0, #-0]
  54:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	05000000 	streq	r0, [r0, #-0]
  60:	10000c02 	andne	r0, r0, r2, lsl #24
  64:	004b16c0 	subeq	r1, fp, r0, asr #13
  68:	06010402 	streq	r0, [r1], -r2, lsl #8
  6c:	69590620 	ldmdbvs	r9, {r5, r9, sl}^
  70:	03675941 	cmneq	r7, #1064960	; 0x104000
  74:	03593c09 	cmpeq	r9, #2304	; 0x900
  78:	6759660a 	ldrbvs	r6, [r9, -sl, lsl #12]
  7c:	0402006b 	streq	r0, [r2], #-107	; 0xffffff95
  80:	02005c01 	andeq	r5, r0, #256	; 0x100
  84:	00670104 	rsbeq	r0, r7, r4, lsl #2
  88:	69010402 	stmdbvs	r1, {r1, sl}
  8c:	01040200 	mrseq	r0, R12_usr
  90:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
  94:	01026101 	tsteq	r2, r1, lsl #2
  98:	Address 0x00000098 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000080 	andeq	r0, r0, r0, lsl #1
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	c0100000 	andsgt	r0, r0, r0
  14:	c010000c 	andsgt	r0, r0, ip
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	645c3a45 	ldrbvs	r3, [ip], #-2629	; 0xfffff5bb
  24:	615f636f 	cmpvs	pc, pc, ror #6
  28:	735f646e 	cmpvc	pc, #1845493760	; 0x6e000000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	6f665f65 	svcvs	0x00665f65
  34:	636d5f72 	cmnvs	sp, #456	; 0x1c8
  38:	706d5f75 	rsbvc	r5, sp, r5, ror pc
  3c:	54535c75 	ldrbpl	r5, [r3], #-3189	; 0xfffff38b
  40:	4d32334d 	ldcmi	3, cr3, [r2, #-308]!	; 0xfffffecc
  44:	37353150 			; <UNDEFINED> instruction: 0x37353150
  48:	756f735c 	strbvc	r7, [pc, #-860]!	; fffffcf4 <__bss_end+0x3feffc30>
  4c:	5c656372 	stclpl	3, cr6, [r5], #-456	; 0xfffffe38
  50:	c25f3230 	subsgt	r3, pc, #48, 4
  54:	cac6d6bc 	bgt	ff1b5b4c <__bss_end+0x3f0b5a88>
  58:	cab5c6d3 	bgt	fed71bac <__bss_end+0x3ec71ae8>
  5c:	d0e0b1b1 	strhtle	fp, [r0], #17
  60:	d4c4b5b4 	strble	fp, [r4], #1460	; 0x5b4
  64:	5cebc2b4 	sfmpl	f4, 3, [fp], #720	; 0x2d0
  68:	305c3741 	subscc	r3, ip, r1, asr #14
  6c:	656c5f31 	strbvs	r5, [ip, #-3889]!	; 0xfffff0cf
  70:	00635f64 	rsbeq	r5, r3, r4, ror #30
  74:	20554e47 	subscs	r4, r5, r7, asr #28
  78:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
  7c:	2e37322e 	cdpcs	2, 3, cr3, cr7, cr14, {1}
  80:	80010030 	andhi	r0, r1, r0, lsr r0
  84:	00000081 	andeq	r0, r0, r1, lsl #1
  88:	00140004 	andseq	r0, r4, r4
  8c:	01040000 	mrseq	r0, (UNDEF: 4)
  90:	00000078 	andeq	r0, r0, r8, ror r0
  94:	0000120c 	andeq	r1, r0, ip, lsl #4
  98:	00001900 	andeq	r1, r0, r0, lsl #18
  9c:	10000c00 	andne	r0, r0, r0, lsl #24
  a0:	0000b6c0 	andeq	fp, r0, r0, asr #13
  a4:	00003700 	andeq	r3, r0, r0, lsl #14
  a8:	00730200 	rsbseq	r0, r3, r0, lsl #4
  ac:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
  b0:	0000004d 	andeq	r0, r0, sp, asr #32
  b4:	c010002c 	andsgt	r0, r0, ip, lsr #32
  b8:	00000096 	muleq	r0, r6, r0
  bc:	004d9c01 	subeq	r9, sp, r1, lsl #24
  c0:	0d030000 	stceq	0, cr0, [r3, #-0]
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	0000540b 	andeq	r5, r0, fp, lsl #8
  cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
  d0:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d8:	00610405 	rsbeq	r0, r1, r5, lsl #8
  dc:	04060000 	streq	r0, [r6], #-0
  e0:	00000007 	andeq	r0, r0, r7
  e4:	005a0700 	subseq	r0, sl, r0, lsl #14
  e8:	6d080000 	stcvs	0, cr0, [r8, #-0]
  ec:	01000000 	mrseq	r0, (UNDEF: 0)
  f0:	10000c04 	andne	r0, r0, r4, lsl #24
  f4:	000020c0 	andeq	r2, r0, r0, asr #1
  f8:	099c0100 	ldmibeq	ip, {r8}
  fc:	04010064 	streq	r0, [r1], #-100	; 0xffffff9c
 100:	00000061 	andeq	r0, r0, r1, rrx
 104:	00749102 	rsbseq	r9, r4, r2, lsl #2
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0xbfeff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <_start-0xbf27c7c0>
  30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  34:	01111349 	tsteq	r1, r9, asr #6
  38:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  3c:	01194296 			; <UNDEFINED> instruction: 0x01194296
  40:	03000013 	movweq	r0, #19
  44:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0xbf23d2c8>
  4c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  50:	24040000 	strcs	r0, [r4], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	0008030b 	andeq	r0, r8, fp, lsl #6
  5c:	000f0500 	andeq	r0, pc, r0, lsl #10
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	24060000 	strcs	r0, [r6], #-0
  68:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  6c:	000e030b 	andeq	r0, lr, fp, lsl #6
  70:	00350700 	eorseq	r0, r5, r0, lsl #14
  74:	00001349 	andeq	r1, r0, r9, asr #6
  78:	3f012e08 	svccc	0x00012e08
  7c:	3a0e0319 	bcc	380ce8 <_start-0xbfd7f318>
  80:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  84:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  88:	97184006 	ldrls	r4, [r8, -r6]
  8c:	00001942 	andeq	r1, r0, r2, asr #18
  90:	03000509 	movweq	r0, #1289	; 0x509
  94:	3b0b3a08 	blcc	2ce8bc <_start-0xbfe31744>
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	c0100000 	andsgt	r0, r0, r0
  14:	0000000c 	andeq	r0, r0, ip
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00840002 	addeq	r0, r4, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	c010000c 	andsgt	r0, r0, ip
  34:	000000b6 	strheq	r0, [r0], -r6
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
   c:	65527000 	ldrbvs	r7, [r2, #-0]
  10:	616d0067 	cmnvs	sp, r7, rrx
  14:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
  18:	5c3a4500 	cfldr32pl	mvfx4, [sl], #-0
  1c:	5f636f64 	svcpl	0x00636f64
  20:	5f646e61 	svcpl	0x00646e61
  24:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
  28:	665f6563 	ldrbvs	r6, [pc], -r3, ror #10
  2c:	6d5f726f 	lfmvs	f7, 2, [pc, #-444]	; fffffe78 <__bss_end+0x3feffdb4>
  30:	6d5f7563 	cfldr64vs	mvdx7, [pc, #-396]	; fffffeac <__bss_end+0x3feffde8>
  34:	535c7570 	cmppl	ip, #112, 10	; 0x1c000000
  38:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
  3c:	3531504d 	ldrcc	r5, [r1, #-77]!	; 0xffffffb3
  40:	6f735c37 	svcvs	0x00735c37
  44:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  48:	5f32305c 	svcpl	0x0032305c
  4c:	c6d6bcc2 	ldrbgt	fp, [r6], r2, asr #25
  50:	b5c6d3ca 	strblt	sp, [r6, #970]	; 0x3ca
  54:	e0b1b1ca 	adcs	fp, r1, sl, asr #3
  58:	c4b5b4d0 	ldrtgt	fp, [r5], #1232	; 0x4d0
  5c:	ebc2b4d4 	bl	ff0ad3b4 <__bss_end+0x3efad2f0>
  60:	5c37415c 	ldfpls	f4, [r7], #-368	; 0xfffffe90
  64:	6c5f3130 	ldfvse	f3, [pc], {48}	; 0x30
  68:	635f6465 	cmpvs	pc, #1694498816	; 0x65000000
  6c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  70:	6d007961 	vstrvs.16	s14, [r0, #-194]	; 0xffffff3e	; <UNPREDICTABLE>
  74:	006e6961 	rsbeq	r6, lr, r1, ror #18
  78:	20554e47 	subscs	r4, r5, r7, asr #28
  7c:	20313143 	eorscs	r3, r1, r3, asr #2
  80:	2e322e36 	mrccs	14, 1, r2, cr2, cr6, {1}
  84:	30322031 	eorscc	r2, r2, r1, lsr r0
  88:	30313631 	eorscc	r3, r1, r1, lsr r6
  8c:	2d203631 	stccs	6, cr3, [r0, #-196]!	; 0xffffff3c
  90:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
  94:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
  98:	2d37766d 	ldccs	6, cr7, [r7, #-436]!	; 0xfffffe4c
  9c:	6d2d2061 	stcvs	0, cr2, [sp, #-388]!	; 0xfffffe7c
  a0:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  a4:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
  a8:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  ac:	2d203961 			; <UNDEFINED> instruction: 0x2d203961
  b0:	6f6c666d 	svcvs	0x006c666d
  b4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
  b8:	683d6962 	ldmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
  bc:	20647261 	rsbcs	r7, r4, r1, ror #4
  c0:	70666d2d 	rsbvc	r6, r6, sp, lsr #26
  c4:	66763d75 			; <UNDEFINED> instruction: 0x66763d75
  c8:	2d337670 	ldccs	6, cr7, [r3, #-448]!	; 0xfffffe40
  cc:	20363164 	eorscs	r3, r6, r4, ror #2
  d0:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  d4:	20626d75 	rsbcs	r6, r2, r5, ror sp
  d8:	6c746d2d 	ldclvs	13, cr6, [r4], #-180	; 0xffffff4c
  dc:	69642d73 	stmdbvs	r4!, {r0, r1, r4, r5, r6, r8, sl, fp, sp}^
  e0:	63656c61 	cmnvs	r5, #24832	; 0x6100
  e4:	6e673d74 	mcrvs	13, 3, r3, cr7, cr4, {3}
  e8:	672d2075 			; <UNDEFINED> instruction: 0x672d2075
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	c010000c 	andsgt	r0, r0, ip
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	49070d41 	stmdbmi	r7, {r0, r6, r8, sl, fp}
  2c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  30:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  34:	00000000 	andeq	r0, r0, r0
  38:	0000001c 	andeq	r0, r0, ip, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	c010002c 	andsgt	r0, r0, ip, lsr #32
  44:	00000096 	muleq	r0, r6, r0
  48:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  4c:	41018e02 	tstmi	r1, r2, lsl #28
  50:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  54:	00000007 	andeq	r0, r0, r7
