# full_adder
Build a lightweight Verilog simulation environment with VScode, provides a full adder project example
