INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/ADCInterface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADCInterface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Buffer_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/FIFO_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_ReadEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_ReadEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/RAM_WriteEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_WriteEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TimingGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimingGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sources_1/new/TriggerLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriggerLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol ADC_SampleClock, assumed default net type wire [D:/SeniorProject/Oscilloscope_Senior_Project/Verilog/FullSystem/FullSystem.srcs/sim_1/new/testbench.v:417]
