
MIFARE_CLASSIC_1K_READ_WRITE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064d0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  080066d0  080066d0  000076d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bec  08006bec  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006bec  08006bec  00007bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bf4  08006bf4  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bf4  08006bf4  00007bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006bf8  08006bf8  00007bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006bfc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  2000005c  08006c58  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08006c58  000082b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2e2  00000000  00000000  0000808a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020d7  00000000  00000000  0001636c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00018448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000082c  00000000  00000000  00018ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000279b3  00000000  00000000  00019714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e6e1  00000000  00000000  000410c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4450  00000000  00000000  0004f7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143bf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030a0  00000000  00000000  00143c3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00146cdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000005c 	.word	0x2000005c
 800021c:	00000000 	.word	0x00000000
 8000220:	080066b8 	.word	0x080066b8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000060 	.word	0x20000060
 800023c:	080066b8 	.word	0x080066b8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000622:	f001 fedc 	bl	80023de <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000626:	f000 f827 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062a:	f000 f8ef 	bl	800080c <MX_GPIO_Init>
  MX_SPI1_Init();
 800062e:	f000 f87f 	bl	8000730 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000632:	f000 f8bb 	bl	80007ac <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  rfid_cli_t cli = {0};
 8000636:	463b      	mov	r3, r7
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]
 8000644:	615a      	str	r2, [r3, #20]
    cli.huart = &huart3;
 8000646:	4b09      	ldr	r3, [pc, #36]	@ (800066c <main+0x50>)
 8000648:	603b      	str	r3, [r7, #0]

    cli.rc522.hspi = &hspi1;
 800064a:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <main+0x54>)
 800064c:	607b      	str	r3, [r7, #4]
    cli.rc522.cs_port = GPIOA;
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <main+0x58>)
 8000650:	60bb      	str	r3, [r7, #8]
    cli.rc522.cs_pin  = GPIO_PIN_4;   // CS = PA4
 8000652:	2310      	movs	r3, #16
 8000654:	81bb      	strh	r3, [r7, #12]
    cli.rc522.rst_port = GPIOA;
 8000656:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <main+0x58>)
 8000658:	613b      	str	r3, [r7, #16]
    cli.rc522.rst_pin  = GPIO_PIN_3;  // RST = PA3
 800065a:	2308      	movs	r3, #8
 800065c:	82bb      	strh	r3, [r7, #20]

    RFID_CLI_Run(&cli);
 800065e:	463b      	mov	r3, r7
 8000660:	4618      	mov	r0, r3
 8000662:	f001 f9a3 	bl	80019ac <RFID_CLI_Run>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000666:	bf00      	nop
 8000668:	e7fd      	b.n	8000666 <main+0x4a>
 800066a:	bf00      	nop
 800066c:	200000dc 	.word	0x200000dc
 8000670:	20000078 	.word	0x20000078
 8000674:	40020000 	.word	0x40020000

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	@ 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 031c 	add.w	r3, r7, #28
 8000682:	2234      	movs	r2, #52	@ 0x34
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f005 fb98 	bl	8005dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	f107 0308 	add.w	r3, r7, #8
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <SystemClock_Config+0xb0>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a0:	4a21      	ldr	r2, [pc, #132]	@ (8000728 <SystemClock_Config+0xb0>)
 80006a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000728 <SystemClock_Config+0xb0>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006b4:	4b1d      	ldr	r3, [pc, #116]	@ (800072c <SystemClock_Config+0xb4>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006bc:	4a1b      	ldr	r2, [pc, #108]	@ (800072c <SystemClock_Config+0xb4>)
 80006be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006c2:	6013      	str	r3, [r2, #0]
 80006c4:	4b19      	ldr	r3, [pc, #100]	@ (800072c <SystemClock_Config+0xb4>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006cc:	603b      	str	r3, [r7, #0]
 80006ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d0:	2302      	movs	r3, #2
 80006d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d4:	2301      	movs	r3, #1
 80006d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d8:	2310      	movs	r3, #16
 80006da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006dc:	2300      	movs	r3, #0
 80006de:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e0:	f107 031c 	add.w	r3, r7, #28
 80006e4:	4618      	mov	r0, r3
 80006e6:	f002 fa65 	bl	8002bb4 <HAL_RCC_OscConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80006f0:	f000 f8d6 	bl	80008a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f4:	230f      	movs	r3, #15
 80006f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000700:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000704:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800070a:	f107 0308 	add.w	r3, r7, #8
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f002 fcfd 	bl	8003110 <HAL_RCC_ClockConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800071c:	f000 f8c0 	bl	80008a0 <Error_Handler>
  }
}
 8000720:	bf00      	nop
 8000722:	3750      	adds	r7, #80	@ 0x50
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000

08000730 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	@ (80007a8 <MX_SPI1_Init+0x78>)
 8000738:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800073a:	4b1a      	ldr	r3, [pc, #104]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800073c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000740:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000742:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000748:	4b16      	ldr	r3, [pc, #88]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800074a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800074e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000750:	4b14      	ldr	r3, [pc, #80]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000752:	2200      	movs	r2, #0
 8000754:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000756:	4b13      	ldr	r3, [pc, #76]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000758:	2200      	movs	r2, #0
 800075a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800075e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000762:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000766:	2220      	movs	r2, #32
 8000768:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800076a:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800076c:	2200      	movs	r2, #0
 800076e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000770:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000772:	2200      	movs	r2, #0
 8000774:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000778:	2200      	movs	r2, #0
 800077a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800077e:	2207      	movs	r2, #7
 8000780:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000782:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000784:	2200      	movs	r2, #0
 8000786:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800078a:	2208      	movs	r2, #8
 800078c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000790:	f003 fb0a 	bl	8003da8 <HAL_SPI_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800079a:	f000 f881 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000078 	.word	0x20000078
 80007a8:	40013000 	.word	0x40013000

080007ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007b0:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007b2:	4a15      	ldr	r2, [pc, #84]	@ (8000808 <MX_USART3_UART_Init+0x5c>)
 80007b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007b6:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007e2:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007ee:	4805      	ldr	r0, [pc, #20]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007f0:	f004 f8a2 	bl	8004938 <HAL_UART_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80007fa:	f000 f851 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	200000dc 	.word	0x200000dc
 8000808:	40004800 	.word	0x40004800

0800080c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b088      	sub	sp, #32
 8000810:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000812:	f107 030c 	add.w	r3, r7, #12
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]
 8000820:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000822:	4b1d      	ldr	r3, [pc, #116]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a1c      	ldr	r2, [pc, #112]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000828:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000836:	60bb      	str	r3, [r7, #8]
 8000838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <MX_GPIO_Init+0x8c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a16      	ldr	r2, [pc, #88]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000852:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a10      	ldr	r2, [pc, #64]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000858:	f043 0308 	orr.w	r3, r3, #8
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0308 	and.w	r3, r3, #8
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_SET);
 800086a:	2201      	movs	r2, #1
 800086c:	2118      	movs	r1, #24
 800086e:	480b      	ldr	r0, [pc, #44]	@ (800089c <MX_GPIO_Init+0x90>)
 8000870:	f002 f986 	bl	8002b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000874:	2318      	movs	r3, #24
 8000876:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000878:	2301      	movs	r3, #1
 800087a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000884:	f107 030c 	add.w	r3, r7, #12
 8000888:	4619      	mov	r1, r3
 800088a:	4804      	ldr	r0, [pc, #16]	@ (800089c <MX_GPIO_Init+0x90>)
 800088c:	f001 ffcc 	bl	8002828 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000890:	bf00      	nop
 8000892:	3720      	adds	r7, #32
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40023800 	.word	0x40023800
 800089c:	40020000 	.word	0x40020000

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <Error_Handler+0x8>

080008ac <cs_low>:
#define PICC_AUTH_KEYA    0x60
#define PICC_READ         0x30
#define PICC_WRITE        0xA0

/* ---------- Helpers ---------- */
static inline void cs_low(rc522_t *d)  { HAL_GPIO_WritePin(d->cs_port, d->cs_pin, GPIO_PIN_RESET); }
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	6858      	ldr	r0, [r3, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	891b      	ldrh	r3, [r3, #8]
 80008bc:	2200      	movs	r2, #0
 80008be:	4619      	mov	r1, r3
 80008c0:	f002 f95e 	bl	8002b80 <HAL_GPIO_WritePin>
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}

080008cc <cs_high>:
static inline void cs_high(rc522_t *d) { HAL_GPIO_WritePin(d->cs_port, d->cs_pin, GPIO_PIN_SET);   }
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6858      	ldr	r0, [r3, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	891b      	ldrh	r3, [r3, #8]
 80008dc:	2201      	movs	r2, #1
 80008de:	4619      	mov	r1, r3
 80008e0:	f002 f94e 	bl	8002b80 <HAL_GPIO_WritePin>
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <spi_write_reg>:

static void spi_write_reg(rc522_t *d, uint8_t reg, uint8_t val)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	460b      	mov	r3, r1
 80008f6:	70fb      	strb	r3, [r7, #3]
 80008f8:	4613      	mov	r3, r2
 80008fa:	70bb      	strb	r3, [r7, #2]
    /* Address byte format: MSB=0 write, bits6..1=addr, bit0=0 */
    uint8_t addr = (uint8_t)((reg << 1) & 0x7E);
 80008fc:	78fb      	ldrb	r3, [r7, #3]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	b2db      	uxtb	r3, r3
 8000902:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000906:	73fb      	strb	r3, [r7, #15]
    uint8_t tx[2] = { addr, val };
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	733b      	strb	r3, [r7, #12]
 800090c:	78bb      	ldrb	r3, [r7, #2]
 800090e:	737b      	strb	r3, [r7, #13]

    cs_low(d);
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f7ff ffcb 	bl	80008ac <cs_low>
    (void)HAL_SPI_Transmit(d->hspi, tx, 2, 100);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	6818      	ldr	r0, [r3, #0]
 800091a:	f107 010c 	add.w	r1, r7, #12
 800091e:	2364      	movs	r3, #100	@ 0x64
 8000920:	2202      	movs	r2, #2
 8000922:	f003 faec 	bl	8003efe <HAL_SPI_Transmit>
    cs_high(d);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ffd0 	bl	80008cc <cs_high>
}
 800092c:	bf00      	nop
 800092e:	3710      	adds	r7, #16
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}

08000934 <spi_read_reg>:

static uint8_t spi_read_reg(rc522_t *d, uint8_t reg)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af02      	add	r7, sp, #8
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	460b      	mov	r3, r1
 800093e:	70fb      	strb	r3, [r7, #3]
    /* MSB=1 read */
    uint8_t addr = (uint8_t)(((reg << 1) & 0x7E) | 0x80);
 8000940:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	b25b      	sxtb	r3, r3
 8000948:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800094c:	b25b      	sxtb	r3, r3
 800094e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000952:	b25b      	sxtb	r3, r3
 8000954:	73fb      	strb	r3, [r7, #15]
    uint8_t tx[2] = { addr, 0x00 };
 8000956:	7bfb      	ldrb	r3, [r7, #15]
 8000958:	733b      	strb	r3, [r7, #12]
 800095a:	2300      	movs	r3, #0
 800095c:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = { 0, 0 };
 800095e:	2300      	movs	r3, #0
 8000960:	813b      	strh	r3, [r7, #8]

    cs_low(d);
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff ffa2 	bl	80008ac <cs_low>
    (void)HAL_SPI_TransmitReceive(d->hspi, tx, rx, 2, 100);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	f107 0208 	add.w	r2, r7, #8
 8000970:	f107 010c 	add.w	r1, r7, #12
 8000974:	2364      	movs	r3, #100	@ 0x64
 8000976:	9300      	str	r3, [sp, #0]
 8000978:	2302      	movs	r3, #2
 800097a:	f003 fc36 	bl	80041ea <HAL_SPI_TransmitReceive>
    cs_high(d);
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ffa4 	bl	80008cc <cs_high>
    return rx[1];
 8000984:	7a7b      	ldrb	r3, [r7, #9]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <set_bit_mask>:

static void set_bit_mask(rc522_t *d, uint8_t reg, uint8_t mask)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	460b      	mov	r3, r1
 8000998:	70fb      	strb	r3, [r7, #3]
 800099a:	4613      	mov	r3, r2
 800099c:	70bb      	strb	r3, [r7, #2]
    spi_write_reg(d, reg, spi_read_reg(d, reg) | mask);
 800099e:	78fb      	ldrb	r3, [r7, #3]
 80009a0:	4619      	mov	r1, r3
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff ffc6 	bl	8000934 <spi_read_reg>
 80009a8:	4603      	mov	r3, r0
 80009aa:	461a      	mov	r2, r3
 80009ac:	78bb      	ldrb	r3, [r7, #2]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	78fb      	ldrb	r3, [r7, #3]
 80009b4:	4619      	mov	r1, r3
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f7ff ff98 	bl	80008ec <spi_write_reg>
}
 80009bc:	bf00      	nop
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <clear_bit_mask>:

static void clear_bit_mask(rc522_t *d, uint8_t reg, uint8_t mask)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	460b      	mov	r3, r1
 80009ce:	70fb      	strb	r3, [r7, #3]
 80009d0:	4613      	mov	r3, r2
 80009d2:	70bb      	strb	r3, [r7, #2]
    spi_write_reg(d, reg, spi_read_reg(d, reg) & (uint8_t)(~mask));
 80009d4:	78fb      	ldrb	r3, [r7, #3]
 80009d6:	4619      	mov	r1, r3
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f7ff ffab 	bl	8000934 <spi_read_reg>
 80009de:	4603      	mov	r3, r0
 80009e0:	461a      	mov	r2, r3
 80009e2:	78bb      	ldrb	r3, [r7, #2]
 80009e4:	43db      	mvns	r3, r3
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	4013      	ands	r3, r2
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	78fb      	ldrb	r3, [r7, #3]
 80009ee:	4619      	mov	r1, r3
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff ff7b 	bl	80008ec <spi_write_reg>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <calc_crc>:

static rc522_status_t calc_crc(rc522_t *d, const uint8_t *data, uint8_t len, uint8_t out[2])
{
 80009fe:	b590      	push	{r4, r7, lr}
 8000a00:	b089      	sub	sp, #36	@ 0x24
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	60f8      	str	r0, [r7, #12]
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	603b      	str	r3, [r7, #0]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	71fb      	strb	r3, [r7, #7]
    spi_write_reg(d, CommandReg, PCD_Idle);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2101      	movs	r1, #1
 8000a12:	68f8      	ldr	r0, [r7, #12]
 8000a14:	f7ff ff6a 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, DivIrqReg, 0x04);          // Clear CRCIRq
 8000a18:	2204      	movs	r2, #4
 8000a1a:	2105      	movs	r1, #5
 8000a1c:	68f8      	ldr	r0, [r7, #12]
 8000a1e:	f7ff ff65 	bl	80008ec <spi_write_reg>
    set_bit_mask(d, FIFOLevelReg, 0x80);        // Flush FIFO
 8000a22:	2280      	movs	r2, #128	@ 0x80
 8000a24:	210a      	movs	r1, #10
 8000a26:	68f8      	ldr	r0, [r7, #12]
 8000a28:	f7ff ffb1 	bl	800098e <set_bit_mask>

    for (uint8_t i = 0; i < len; i++)
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	77fb      	strb	r3, [r7, #31]
 8000a30:	e00b      	b.n	8000a4a <calc_crc+0x4c>
        spi_write_reg(d, FIFODataReg, data[i]);
 8000a32:	7ffb      	ldrb	r3, [r7, #31]
 8000a34:	68ba      	ldr	r2, [r7, #8]
 8000a36:	4413      	add	r3, r2
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	2109      	movs	r1, #9
 8000a3e:	68f8      	ldr	r0, [r7, #12]
 8000a40:	f7ff ff54 	bl	80008ec <spi_write_reg>
    for (uint8_t i = 0; i < len; i++)
 8000a44:	7ffb      	ldrb	r3, [r7, #31]
 8000a46:	3301      	adds	r3, #1
 8000a48:	77fb      	strb	r3, [r7, #31]
 8000a4a:	7ffa      	ldrb	r2, [r7, #31]
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d3ef      	bcc.n	8000a32 <calc_crc+0x34>

    spi_write_reg(d, CommandReg, PCD_CalcCRC);
 8000a52:	2203      	movs	r2, #3
 8000a54:	2101      	movs	r1, #1
 8000a56:	68f8      	ldr	r0, [r7, #12]
 8000a58:	f7ff ff48 	bl	80008ec <spi_write_reg>

    uint32_t t0 = HAL_GetTick();
 8000a5c:	f001 fd10 	bl	8002480 <HAL_GetTick>
 8000a60:	61b8      	str	r0, [r7, #24]
    while (1) {
        uint8_t n = spi_read_reg(d, DivIrqReg);
 8000a62:	2105      	movs	r1, #5
 8000a64:	68f8      	ldr	r0, [r7, #12]
 8000a66:	f7ff ff65 	bl	8000934 <spi_read_reg>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	75fb      	strb	r3, [r7, #23]
        if (n & 0x04) break;                    // CRCIRq
 8000a6e:	7dfb      	ldrb	r3, [r7, #23]
 8000a70:	f003 0304 	and.w	r3, r3, #4
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d108      	bne.n	8000a8a <calc_crc+0x8c>
        if ((HAL_GetTick() - t0) > 20) return RC522_TIMEOUT;
 8000a78:	f001 fd02 	bl	8002480 <HAL_GetTick>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	69bb      	ldr	r3, [r7, #24]
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	2b14      	cmp	r3, #20
 8000a84:	d9ed      	bls.n	8000a62 <calc_crc+0x64>
 8000a86:	2302      	movs	r3, #2
 8000a88:	e011      	b.n	8000aae <calc_crc+0xb0>
        if (n & 0x04) break;                    // CRCIRq
 8000a8a:	bf00      	nop
    }

    out[0] = spi_read_reg(d, CRCResultRegL);
 8000a8c:	2122      	movs	r1, #34	@ 0x22
 8000a8e:	68f8      	ldr	r0, [r7, #12]
 8000a90:	f7ff ff50 	bl	8000934 <spi_read_reg>
 8000a94:	4603      	mov	r3, r0
 8000a96:	461a      	mov	r2, r3
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	701a      	strb	r2, [r3, #0]
    out[1] = spi_read_reg(d, CRCResultRegH);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	1c5c      	adds	r4, r3, #1
 8000aa0:	2121      	movs	r1, #33	@ 0x21
 8000aa2:	68f8      	ldr	r0, [r7, #12]
 8000aa4:	f7ff ff46 	bl	8000934 <spi_read_reg>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	7023      	strb	r3, [r4, #0]
    return RC522_OK;
 8000aac:	2300      	movs	r3, #0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3724      	adds	r7, #36	@ 0x24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd90      	pop	{r4, r7, pc}

08000ab6 <transceive>:
static rc522_status_t transceive(rc522_t *d,
                                 const uint8_t *send, uint8_t send_len,
                                 uint8_t *back, uint8_t *back_len,
                                 uint8_t *valid_bits,
                                 uint8_t tx_last_bits)
{
 8000ab6:	b590      	push	{r4, r7, lr}
 8000ab8:	b089      	sub	sp, #36	@ 0x24
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	60f8      	str	r0, [r7, #12]
 8000abe:	60b9      	str	r1, [r7, #8]
 8000ac0:	603b      	str	r3, [r7, #0]
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	71fb      	strb	r3, [r7, #7]
    spi_write_reg(d, CommandReg, PCD_Idle);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2101      	movs	r1, #1
 8000aca:	68f8      	ldr	r0, [r7, #12]
 8000acc:	f7ff ff0e 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, ComIrqReg, 0x7F);          // Clear all IRQ
 8000ad0:	227f      	movs	r2, #127	@ 0x7f
 8000ad2:	2104      	movs	r1, #4
 8000ad4:	68f8      	ldr	r0, [r7, #12]
 8000ad6:	f7ff ff09 	bl	80008ec <spi_write_reg>
    set_bit_mask(d, FIFOLevelReg, 0x80);        // Flush FIFO
 8000ada:	2280      	movs	r2, #128	@ 0x80
 8000adc:	210a      	movs	r1, #10
 8000ade:	68f8      	ldr	r0, [r7, #12]
 8000ae0:	f7ff ff55 	bl	800098e <set_bit_mask>

    // Ensure normal receive end (avoid RxMultiple surprises)
    clear_bit_mask(d, RxModeReg, 0x04);         // RxMultiple = 0
 8000ae4:	2204      	movs	r2, #4
 8000ae6:	2113      	movs	r1, #19
 8000ae8:	68f8      	ldr	r0, [r7, #12]
 8000aea:	f7ff ff6b 	bl	80009c4 <clear_bit_mask>

    // Set bit framing (TxLastBits)
    spi_write_reg(d, BitFramingReg, (uint8_t)(tx_last_bits & 0x07));
 8000aee:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	461a      	mov	r2, r3
 8000afa:	210d      	movs	r1, #13
 8000afc:	68f8      	ldr	r0, [r7, #12]
 8000afe:	f7ff fef5 	bl	80008ec <spi_write_reg>

    for (uint8_t i = 0; i < send_len; i++)
 8000b02:	2300      	movs	r3, #0
 8000b04:	77fb      	strb	r3, [r7, #31]
 8000b06:	e00b      	b.n	8000b20 <transceive+0x6a>
        spi_write_reg(d, FIFODataReg, send[i]);
 8000b08:	7ffb      	ldrb	r3, [r7, #31]
 8000b0a:	68ba      	ldr	r2, [r7, #8]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	461a      	mov	r2, r3
 8000b12:	2109      	movs	r1, #9
 8000b14:	68f8      	ldr	r0, [r7, #12]
 8000b16:	f7ff fee9 	bl	80008ec <spi_write_reg>
    for (uint8_t i = 0; i < send_len; i++)
 8000b1a:	7ffb      	ldrb	r3, [r7, #31]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	77fb      	strb	r3, [r7, #31]
 8000b20:	7ffa      	ldrb	r2, [r7, #31]
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d3ef      	bcc.n	8000b08 <transceive+0x52>

    spi_write_reg(d, CommandReg, PCD_Transceive);
 8000b28:	220c      	movs	r2, #12
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	68f8      	ldr	r0, [r7, #12]
 8000b2e:	f7ff fedd 	bl	80008ec <spi_write_reg>
    set_bit_mask(d, BitFramingReg, 0x80);       // StartSend
 8000b32:	2280      	movs	r2, #128	@ 0x80
 8000b34:	210d      	movs	r1, #13
 8000b36:	68f8      	ldr	r0, [r7, #12]
 8000b38:	f7ff ff29 	bl	800098e <set_bit_mask>

    uint32_t t0 = HAL_GetTick();
 8000b3c:	f001 fca0 	bl	8002480 <HAL_GetTick>
 8000b40:	61b8      	str	r0, [r7, #24]
    while (1) {
        uint8_t irq = spi_read_reg(d, ComIrqReg);
 8000b42:	2104      	movs	r1, #4
 8000b44:	68f8      	ldr	r0, [r7, #12]
 8000b46:	f7ff fef5 	bl	8000934 <spi_read_reg>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	75fb      	strb	r3, [r7, #23]
        if (irq & 0x30) break;                  // RxIRq or IdleIRq
 8000b4e:	7dfb      	ldrb	r3, [r7, #23]
 8000b50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d10f      	bne.n	8000b78 <transceive+0xc2>
        if (irq & 0x01) return RC522_TIMEOUT;   // TimerIRq
 8000b58:	7dfb      	ldrb	r3, [r7, #23]
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <transceive+0xb0>
 8000b62:	2302      	movs	r3, #2
 8000b64:	e05a      	b.n	8000c1c <transceive+0x166>
        if ((HAL_GetTick() - t0) > 50) return RC522_TIMEOUT;
 8000b66:	f001 fc8b 	bl	8002480 <HAL_GetTick>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	69bb      	ldr	r3, [r7, #24]
 8000b6e:	1ad3      	subs	r3, r2, r3
 8000b70:	2b32      	cmp	r3, #50	@ 0x32
 8000b72:	d9e6      	bls.n	8000b42 <transceive+0x8c>
 8000b74:	2302      	movs	r3, #2
 8000b76:	e051      	b.n	8000c1c <transceive+0x166>
        if (irq & 0x30) break;                  // RxIRq or IdleIRq
 8000b78:	bf00      	nop
    }

    clear_bit_mask(d, BitFramingReg, 0x80);     // StopStartSend
 8000b7a:	2280      	movs	r2, #128	@ 0x80
 8000b7c:	210d      	movs	r1, #13
 8000b7e:	68f8      	ldr	r0, [r7, #12]
 8000b80:	f7ff ff20 	bl	80009c4 <clear_bit_mask>

    uint8_t err = spi_read_reg(d, ErrorReg);
 8000b84:	2106      	movs	r1, #6
 8000b86:	68f8      	ldr	r0, [r7, #12]
 8000b88:	f7ff fed4 	bl	8000934 <spi_read_reg>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	75bb      	strb	r3, [r7, #22]
    // BufferOvfl | ParityErr | ProtocolErr are typical "hard errors"
    if (err & 0x13) {
 8000b90:	7dbb      	ldrb	r3, [r7, #22]
 8000b92:	f003 0313 	and.w	r3, r3, #19
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d008      	beq.n	8000bac <transceive+0xf6>
        if (err & 0x08) return RC522_COLLISION; // CollErr
 8000b9a:	7dbb      	ldrb	r3, [r7, #22]
 8000b9c:	f003 0308 	and.w	r3, r3, #8
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <transceive+0xf2>
 8000ba4:	2303      	movs	r3, #3
 8000ba6:	e039      	b.n	8000c1c <transceive+0x166>
        return RC522_ERR;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	e037      	b.n	8000c1c <transceive+0x166>
    }

    uint8_t n = spi_read_reg(d, FIFOLevelReg);
 8000bac:	210a      	movs	r1, #10
 8000bae:	68f8      	ldr	r0, [r7, #12]
 8000bb0:	f7ff fec0 	bl	8000934 <spi_read_reg>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	757b      	strb	r3, [r7, #21]
    uint8_t last_bits = spi_read_reg(d, ControlReg) & 0x07;
 8000bb8:	210c      	movs	r1, #12
 8000bba:	68f8      	ldr	r0, [r7, #12]
 8000bbc:	f7ff feba 	bl	8000934 <spi_read_reg>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	f003 0307 	and.w	r3, r3, #7
 8000bc6:	753b      	strb	r3, [r7, #20]

    if (back && back_len) {
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d01f      	beq.n	8000c0e <transceive+0x158>
 8000bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d01c      	beq.n	8000c0e <transceive+0x158>
        if (n > *back_len) return RC522_ERR;
 8000bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	7d7a      	ldrb	r2, [r7, #21]
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d901      	bls.n	8000be2 <transceive+0x12c>
 8000bde:	2301      	movs	r3, #1
 8000be0:	e01c      	b.n	8000c1c <transceive+0x166>
        *back_len = n;
 8000be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000be4:	7d7a      	ldrb	r2, [r7, #21]
 8000be6:	701a      	strb	r2, [r3, #0]

        for (uint8_t i = 0; i < n; i++)
 8000be8:	2300      	movs	r3, #0
 8000bea:	77bb      	strb	r3, [r7, #30]
 8000bec:	e00b      	b.n	8000c06 <transceive+0x150>
            back[i] = spi_read_reg(d, FIFODataReg);
 8000bee:	7fbb      	ldrb	r3, [r7, #30]
 8000bf0:	683a      	ldr	r2, [r7, #0]
 8000bf2:	18d4      	adds	r4, r2, r3
 8000bf4:	2109      	movs	r1, #9
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f7ff fe9c 	bl	8000934 <spi_read_reg>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < n; i++)
 8000c00:	7fbb      	ldrb	r3, [r7, #30]
 8000c02:	3301      	adds	r3, #1
 8000c04:	77bb      	strb	r3, [r7, #30]
 8000c06:	7fba      	ldrb	r2, [r7, #30]
 8000c08:	7d7b      	ldrb	r3, [r7, #21]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d3ef      	bcc.n	8000bee <transceive+0x138>
    }
    if (valid_bits) *valid_bits = last_bits;
 8000c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d002      	beq.n	8000c1a <transceive+0x164>
 8000c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c16:	7d3a      	ldrb	r2, [r7, #20]
 8000c18:	701a      	strb	r2, [r3, #0]
    return RC522_OK;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3724      	adds	r7, #36	@ 0x24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd90      	pop	{r4, r7, pc}

08000c24 <rc522_reset>:

/* ---------- Public API ---------- */
void rc522_reset(rc522_t *d)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
    // Hardware reset pulse (recommended for stable start)
    HAL_GPIO_WritePin(d->rst_port, d->rst_pin, GPIO_PIN_RESET);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68d8      	ldr	r0, [r3, #12]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	8a1b      	ldrh	r3, [r3, #16]
 8000c34:	2200      	movs	r2, #0
 8000c36:	4619      	mov	r1, r3
 8000c38:	f001 ffa2 	bl	8002b80 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000c3c:	2002      	movs	r0, #2
 8000c3e:	f001 fc2b 	bl	8002498 <HAL_Delay>
    HAL_GPIO_WritePin(d->rst_port, d->rst_pin, GPIO_PIN_SET);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	68d8      	ldr	r0, [r3, #12]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	8a1b      	ldrh	r3, [r3, #16]
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f001 ff97 	bl	8002b80 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000c52:	2032      	movs	r0, #50	@ 0x32
 8000c54:	f001 fc20 	bl	8002498 <HAL_Delay>

    spi_write_reg(d, CommandReg, PCD_SoftReset);
 8000c58:	220f      	movs	r2, #15
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f7ff fe45 	bl	80008ec <spi_write_reg>
    HAL_Delay(50);
 8000c62:	2032      	movs	r0, #50	@ 0x32
 8000c64:	f001 fc18 	bl	8002498 <HAL_Delay>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <rc522_antenna_on>:

void rc522_antenna_on(rc522_t *d)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
    uint8_t v = spi_read_reg(d, TxControlReg);
 8000c78:	2114      	movs	r1, #20
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff fe5a 	bl	8000934 <spi_read_reg>
 8000c80:	4603      	mov	r3, r0
 8000c82:	73fb      	strb	r3, [r7, #15]
    if (!(v & 0x03)) spi_write_reg(d, TxControlReg, v | 0x03);
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
 8000c86:	f003 0303 	and.w	r3, r3, #3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d108      	bne.n	8000ca0 <rc522_antenna_on+0x30>
 8000c8e:	7bfb      	ldrb	r3, [r7, #15]
 8000c90:	f043 0303 	orr.w	r3, r3, #3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	461a      	mov	r2, r3
 8000c98:	2114      	movs	r1, #20
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff fe26 	bl	80008ec <spi_write_reg>
}
 8000ca0:	bf00      	nop
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <rc522_init>:

rc522_status_t rc522_init(rc522_t *d)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
    cs_high(d);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fe0b 	bl	80008cc <cs_high>
    rc522_reset(d);
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ffb4 	bl	8000c24 <rc522_reset>

    // Timer + CRC preset typical init values
    spi_write_reg(d, TModeReg, 0x8D);
 8000cbc:	228d      	movs	r2, #141	@ 0x8d
 8000cbe:	212a      	movs	r1, #42	@ 0x2a
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff fe13 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, TPrescalerReg, 0x3E);
 8000cc6:	223e      	movs	r2, #62	@ 0x3e
 8000cc8:	212b      	movs	r1, #43	@ 0x2b
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff fe0e 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, TReloadRegL, 30);
 8000cd0:	221e      	movs	r2, #30
 8000cd2:	212d      	movs	r1, #45	@ 0x2d
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff fe09 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, TReloadRegH, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	212c      	movs	r1, #44	@ 0x2c
 8000cde:	6878      	ldr	r0, [r7, #4]
 8000ce0:	f7ff fe04 	bl	80008ec <spi_write_reg>

    // Force 100% ASK
    spi_write_reg(d, TxASKReg, 0x40);
 8000ce4:	2240      	movs	r2, #64	@ 0x40
 8000ce6:	2115      	movs	r1, #21
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f7ff fdff 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, ModeReg, 0x3D);
 8000cee:	223d      	movs	r2, #61	@ 0x3d
 8000cf0:	2111      	movs	r1, #17
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff fdfa 	bl	80008ec <spi_write_reg>

    rc522_antenna_on(d);
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f7ff ffb9 	bl	8000c70 <rc522_antenna_on>
    return RC522_OK;
 8000cfe:	2300      	movs	r3, #0
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <rc522_is_new_card_present>:

rc522_status_t rc522_is_new_card_present(rc522_t *d)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b088      	sub	sp, #32
 8000d0c:	af04      	add	r7, sp, #16
 8000d0e:	6078      	str	r0, [r7, #4]
    uint8_t req = PICC_REQA;
 8000d10:	2326      	movs	r3, #38	@ 0x26
 8000d12:	73bb      	strb	r3, [r7, #14]
    uint8_t back[2] = {0};
 8000d14:	2300      	movs	r3, #0
 8000d16:	81bb      	strh	r3, [r7, #12]
    uint8_t blen = 2;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	72fb      	strb	r3, [r7, #11]
    uint8_t vbits = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	72bb      	strb	r3, [r7, #10]

    // REQA is 7-bit
    rc522_status_t st = transceive(d, &req, 1, back, &blen, &vbits, 7);
 8000d20:	f107 020c 	add.w	r2, r7, #12
 8000d24:	f107 010e 	add.w	r1, r7, #14
 8000d28:	2307      	movs	r3, #7
 8000d2a:	9302      	str	r3, [sp, #8]
 8000d2c:	f107 030a 	add.w	r3, r7, #10
 8000d30:	9301      	str	r3, [sp, #4]
 8000d32:	f107 030b 	add.w	r3, r7, #11
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff feba 	bl	8000ab6 <transceive>
 8000d42:	4603      	mov	r3, r0
 8000d44:	73fb      	strb	r3, [r7, #15]
    if (st != RC522_OK) return st;
 8000d46:	7bfb      	ldrb	r3, [r7, #15]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <rc522_is_new_card_present+0x48>
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	e005      	b.n	8000d5c <rc522_is_new_card_present+0x54>

    return (blen == 2) ? RC522_OK : RC522_ERR;
 8000d50:	7afb      	ldrb	r3, [r7, #11]
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	bf14      	ite	ne
 8000d56:	2301      	movne	r3, #1
 8000d58:	2300      	moveq	r3, #0
 8000d5a:	b2db      	uxtb	r3, r3
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <rc522_read_card_serial>:

rc522_status_t rc522_read_card_serial(rc522_t *d, rc522_uid_t *out_uid)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b090      	sub	sp, #64	@ 0x40
 8000d68:	af04      	add	r7, sp, #16
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
    // Anti-collision CL1
    uint8_t cmd[2] = { PICC_ANTICOLL_CL1, 0x20 };
 8000d6e:	f242 0393 	movw	r3, #8339	@ 0x2093
 8000d72:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint8_t back[5] = {0};
 8000d74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	711a      	strb	r2, [r3, #4]
    uint8_t blen = 5;
 8000d7e:	2305      	movs	r3, #5
 8000d80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint8_t vbits = 0;
 8000d84:	2300      	movs	r3, #0
 8000d86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

    // Clear collision settings
    clear_bit_mask(d, CollReg, 0x80);
 8000d8a:	2280      	movs	r2, #128	@ 0x80
 8000d8c:	210e      	movs	r1, #14
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	f7ff fe18 	bl	80009c4 <clear_bit_mask>

    rc522_status_t st = transceive(d, cmd, 2, back, &blen, &vbits, 0);
 8000d94:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000d98:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	9302      	str	r3, [sp, #8]
 8000da0:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	4613      	mov	r3, r2
 8000dae:	2202      	movs	r2, #2
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f7ff fe80 	bl	8000ab6 <transceive>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (st != RC522_OK) return st;
 8000dbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d002      	beq.n	8000dca <rc522_read_card_serial+0x66>
 8000dc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dc8:	e072      	b.n	8000eb0 <rc522_read_card_serial+0x14c>
    if (blen != 5) return RC522_ERR;
 8000dca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000dce:	2b05      	cmp	r3, #5
 8000dd0:	d001      	beq.n	8000dd6 <rc522_read_card_serial+0x72>
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e06c      	b.n	8000eb0 <rc522_read_card_serial+0x14c>

    // BCC check
    uint8_t bcc = back[0] ^ back[1] ^ back[2] ^ back[3];
 8000dd6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000dda:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000dde:	4053      	eors	r3, r2
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000de6:	4053      	eors	r3, r2
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dee:	4053      	eors	r3, r2
 8000df0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    if (bcc != back[4]) return RC522_ERR;
 8000df4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000df8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d001      	beq.n	8000e04 <rc522_read_card_serial+0xa0>
 8000e00:	2301      	movs	r3, #1
 8000e02:	e055      	b.n	8000eb0 <rc522_read_card_serial+0x14c>

    out_uid->uid_len = 4;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	2204      	movs	r2, #4
 8000e08:	729a      	strb	r2, [r3, #10]
    memcpy(out_uid->uid, back, 4);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e0e:	601a      	str	r2, [r3, #0]

    // Select CL1
    uint8_t sel[9] = {0};
 8000e10:	f107 0318 	add.w	r3, r7, #24
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	721a      	strb	r2, [r3, #8]
    sel[0] = PICC_SELECT_CL1;
 8000e1c:	2393      	movs	r3, #147	@ 0x93
 8000e1e:	763b      	strb	r3, [r7, #24]
    sel[1] = 0x70;
 8000e20:	2370      	movs	r3, #112	@ 0x70
 8000e22:	767b      	strb	r3, [r7, #25]
    sel[2] = back[0];
 8000e24:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e28:	76bb      	strb	r3, [r7, #26]
    sel[3] = back[1];
 8000e2a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000e2e:	76fb      	strb	r3, [r7, #27]
    sel[4] = back[2];
 8000e30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e34:	773b      	strb	r3, [r7, #28]
    sel[5] = back[3];
 8000e36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e3a:	777b      	strb	r3, [r7, #29]
    sel[6] = back[4];
 8000e3c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000e40:	77bb      	strb	r3, [r7, #30]

    uint8_t crc[2];
    if (calc_crc(d, sel, 7, crc) != RC522_OK) return RC522_ERR;
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	f107 0118 	add.w	r1, r7, #24
 8000e4a:	2207      	movs	r2, #7
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff fdd6 	bl	80009fe <calc_crc>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <rc522_read_card_serial+0xf8>
 8000e58:	2301      	movs	r3, #1
 8000e5a:	e029      	b.n	8000eb0 <rc522_read_card_serial+0x14c>
    sel[7] = crc[0];
 8000e5c:	7d3b      	ldrb	r3, [r7, #20]
 8000e5e:	77fb      	strb	r3, [r7, #31]
    sel[8] = crc[1];
 8000e60:	7d7b      	ldrb	r3, [r7, #21]
 8000e62:	f887 3020 	strb.w	r3, [r7, #32]

    uint8_t sak[3] = {0};
 8000e66:	f107 0310 	add.w	r3, r7, #16
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	460a      	mov	r2, r1
 8000e6e:	801a      	strh	r2, [r3, #0]
 8000e70:	460a      	mov	r2, r1
 8000e72:	709a      	strb	r2, [r3, #2]
    uint8_t sak_len = 3;
 8000e74:	2303      	movs	r3, #3
 8000e76:	73fb      	strb	r3, [r7, #15]
    st = transceive(d, sel, 9, sak, &sak_len, &vbits, 0);
 8000e78:	f107 0210 	add.w	r2, r7, #16
 8000e7c:	f107 0118 	add.w	r1, r7, #24
 8000e80:	2300      	movs	r3, #0
 8000e82:	9302      	str	r3, [sp, #8]
 8000e84:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8000e88:	9301      	str	r3, [sp, #4]
 8000e8a:	f107 030f 	add.w	r3, r7, #15
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	4613      	mov	r3, r2
 8000e92:	2209      	movs	r2, #9
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff fe0e 	bl	8000ab6 <transceive>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (st != RC522_OK) return st;
 8000ea0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d002      	beq.n	8000eae <rc522_read_card_serial+0x14a>
 8000ea8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000eac:	e000      	b.n	8000eb0 <rc522_read_card_serial+0x14c>

    return RC522_OK;
 8000eae:	2300      	movs	r3, #0
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3730      	adds	r7, #48	@ 0x30
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <rc522_auth_keyA>:

rc522_status_t rc522_auth_keyA(rc522_t *d, uint8_t block_addr, const uint8_t keyA[6], const rc522_uid_t *uid)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	@ 0x28
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	607a      	str	r2, [r7, #4]
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	72fb      	strb	r3, [r7, #11]
    // MFAuthent FIFO must be: authcmd + blockaddr + key(6) + uid(4)
    uint8_t buf[12];
    buf[0] = PICC_AUTH_KEYA;
 8000ec8:	2360      	movs	r3, #96	@ 0x60
 8000eca:	743b      	strb	r3, [r7, #16]
    buf[1] = block_addr;
 8000ecc:	7afb      	ldrb	r3, [r7, #11]
 8000ece:	747b      	strb	r3, [r7, #17]
    memcpy(&buf[2], keyA, 6);
 8000ed0:	f107 0310 	add.w	r3, r7, #16
 8000ed4:	3302      	adds	r3, #2
 8000ed6:	2206      	movs	r2, #6
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f004 ffa2 	bl	8005e24 <memcpy>
    memcpy(&buf[8], uid->uid, 4);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	61bb      	str	r3, [r7, #24]

    spi_write_reg(d, CommandReg, PCD_Idle);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2101      	movs	r1, #1
 8000eea:	68f8      	ldr	r0, [r7, #12]
 8000eec:	f7ff fcfe 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, ComIrqReg, 0x7F);
 8000ef0:	227f      	movs	r2, #127	@ 0x7f
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	68f8      	ldr	r0, [r7, #12]
 8000ef6:	f7ff fcf9 	bl	80008ec <spi_write_reg>
    set_bit_mask(d, FIFOLevelReg, 0x80);
 8000efa:	2280      	movs	r2, #128	@ 0x80
 8000efc:	210a      	movs	r1, #10
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f7ff fd45 	bl	800098e <set_bit_mask>

    for (int i = 0; i < 12; i++)
 8000f04:	2300      	movs	r3, #0
 8000f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f08:	e00c      	b.n	8000f24 <rc522_auth_keyA+0x6c>
        spi_write_reg(d, FIFODataReg, buf[i]);
 8000f0a:	f107 0210 	add.w	r2, r7, #16
 8000f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f10:	4413      	add	r3, r2
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	461a      	mov	r2, r3
 8000f16:	2109      	movs	r1, #9
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f7ff fce7 	bl	80008ec <spi_write_reg>
    for (int i = 0; i < 12; i++)
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f20:	3301      	adds	r3, #1
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f26:	2b0b      	cmp	r3, #11
 8000f28:	ddef      	ble.n	8000f0a <rc522_auth_keyA+0x52>

    spi_write_reg(d, CommandReg, PCD_MFAuthent);
 8000f2a:	220e      	movs	r2, #14
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	68f8      	ldr	r0, [r7, #12]
 8000f30:	f7ff fcdc 	bl	80008ec <spi_write_reg>

    uint32_t t0 = HAL_GetTick();
 8000f34:	f001 faa4 	bl	8002480 <HAL_GetTick>
 8000f38:	6238      	str	r0, [r7, #32]
    while (1) {
        uint8_t irq = spi_read_reg(d, ComIrqReg);
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	68f8      	ldr	r0, [r7, #12]
 8000f3e:	f7ff fcf9 	bl	8000934 <spi_read_reg>
 8000f42:	4603      	mov	r3, r0
 8000f44:	77fb      	strb	r3, [r7, #31]
        if (irq & 0x10) break; // IdleIRq indicates end
 8000f46:	7ffb      	ldrb	r3, [r7, #31]
 8000f48:	f003 0310 	and.w	r3, r3, #16
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d108      	bne.n	8000f62 <rc522_auth_keyA+0xaa>
        if ((HAL_GetTick() - t0) > 50) return RC522_TIMEOUT;
 8000f50:	f001 fa96 	bl	8002480 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	6a3b      	ldr	r3, [r7, #32]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b32      	cmp	r3, #50	@ 0x32
 8000f5c:	d9ed      	bls.n	8000f3a <rc522_auth_keyA+0x82>
 8000f5e:	2302      	movs	r3, #2
 8000f60:	e00c      	b.n	8000f7c <rc522_auth_keyA+0xc4>
        if (irq & 0x10) break; // IdleIRq indicates end
 8000f62:	bf00      	nop
    }

    // Status2Reg MFCrypto1On bit indicates Crypto1 enabled after successful auth
    if (!(spi_read_reg(d, Status2Reg) & 0x08))
 8000f64:	2108      	movs	r1, #8
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f7ff fce4 	bl	8000934 <spi_read_reg>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	f003 0308 	and.w	r3, r3, #8
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d101      	bne.n	8000f7a <rc522_auth_keyA+0xc2>
        return RC522_AUTH_FAIL;
 8000f76:	2304      	movs	r3, #4
 8000f78:	e000      	b.n	8000f7c <rc522_auth_keyA+0xc4>

    return RC522_OK;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3728      	adds	r7, #40	@ 0x28
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <rc522_stop_crypto1>:

void rc522_stop_crypto1(rc522_t *d)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
    clear_bit_mask(d, Status2Reg, 0x08);
 8000f8c:	2208      	movs	r2, #8
 8000f8e:	2108      	movs	r1, #8
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff fd17 	bl	80009c4 <clear_bit_mask>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <rc522_mifare_read>:

rc522_status_t rc522_mifare_read(rc522_t *d, uint8_t block_addr, uint8_t out16[16])
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b092      	sub	sp, #72	@ 0x48
 8000fa2:	af04      	add	r7, sp, #16
 8000fa4:	60f8      	str	r0, [r7, #12]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	607a      	str	r2, [r7, #4]
 8000faa:	72fb      	strb	r3, [r7, #11]
    uint8_t cmd[4];
    cmd[0] = PICC_READ;
 8000fac:	2330      	movs	r3, #48	@ 0x30
 8000fae:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    cmd[1] = block_addr;
 8000fb2:	7afb      	ldrb	r3, [r7, #11]
 8000fb4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

    uint8_t crc[2];
    if (calc_crc(d, cmd, 2, crc) != RC522_OK) return RC522_ERR;
 8000fb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fbc:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f7ff fd1b 	bl	80009fe <calc_crc>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <rc522_mifare_read+0x34>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e03b      	b.n	800104a <rc522_mifare_read+0xac>
    cmd[2] = crc[0];
 8000fd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000fd6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    cmd[3] = crc[1];
 8000fda:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000fde:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    uint8_t back[18] = {0};
 8000fe2:	f107 0318 	add.w	r3, r7, #24
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
 8000ff0:	821a      	strh	r2, [r3, #16]
    uint8_t blen = 18;
 8000ff2:	2312      	movs	r3, #18
 8000ff4:	75fb      	strb	r3, [r7, #23]
    uint8_t vbits = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	75bb      	strb	r3, [r7, #22]

    rc522_status_t st = transceive(d, cmd, 4, back, &blen, &vbits, 0);
 8000ffa:	f107 0218 	add.w	r2, r7, #24
 8000ffe:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001002:	2300      	movs	r3, #0
 8001004:	9302      	str	r3, [sp, #8]
 8001006:	f107 0316 	add.w	r3, r7, #22
 800100a:	9301      	str	r3, [sp, #4]
 800100c:	f107 0317 	add.w	r3, r7, #23
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	4613      	mov	r3, r2
 8001014:	2204      	movs	r2, #4
 8001016:	68f8      	ldr	r0, [r7, #12]
 8001018:	f7ff fd4d 	bl	8000ab6 <transceive>
 800101c:	4603      	mov	r3, r0
 800101e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (st != RC522_OK) return st;
 8001022:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001026:	2b00      	cmp	r3, #0
 8001028:	d002      	beq.n	8001030 <rc522_mifare_read+0x92>
 800102a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800102e:	e00c      	b.n	800104a <rc522_mifare_read+0xac>
    if (blen < 16) return RC522_ERR;
 8001030:	7dfb      	ldrb	r3, [r7, #23]
 8001032:	2b0f      	cmp	r3, #15
 8001034:	d801      	bhi.n	800103a <rc522_mifare_read+0x9c>
 8001036:	2301      	movs	r3, #1
 8001038:	e007      	b.n	800104a <rc522_mifare_read+0xac>

    memcpy(out16, back, 16);
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	2210      	movs	r2, #16
 8001040:	4619      	mov	r1, r3
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f004 feee 	bl	8005e24 <memcpy>
    return RC522_OK;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3738      	adds	r7, #56	@ 0x38
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <mifare_ack_ok>:

static bool mifare_ack_ok(const uint8_t *resp, uint8_t len)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	70fb      	strb	r3, [r7, #3]
    // ACK is 4-bit 0xA (usually arrives in low nibble)
    if (len != 1) return false;
 800105e:	78fb      	ldrb	r3, [r7, #3]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d001      	beq.n	8001068 <mifare_ack_ok+0x16>
 8001064:	2300      	movs	r3, #0
 8001066:	e008      	b.n	800107a <mifare_ack_ok+0x28>
    return ((resp[0] & 0x0F) == 0x0A);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	f003 030f 	and.w	r3, r3, #15
 8001070:	2b0a      	cmp	r3, #10
 8001072:	bf0c      	ite	eq
 8001074:	2301      	moveq	r3, #1
 8001076:	2300      	movne	r3, #0
 8001078:	b2db      	uxtb	r3, r3
}
 800107a:	4618      	mov	r0, r3
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <rc522_mifare_write>:

rc522_status_t rc522_mifare_write(rc522_t *d, uint8_t block_addr, const uint8_t in16[16])
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b092      	sub	sp, #72	@ 0x48
 800108a:	af04      	add	r7, sp, #16
 800108c:	60f8      	str	r0, [r7, #12]
 800108e:	460b      	mov	r3, r1
 8001090:	607a      	str	r2, [r7, #4]
 8001092:	72fb      	strb	r3, [r7, #11]
    uint8_t cmd[4];
    cmd[0] = PICC_WRITE;
 8001094:	23a0      	movs	r3, #160	@ 0xa0
 8001096:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    cmd[1] = block_addr;
 800109a:	7afb      	ldrb	r3, [r7, #11]
 800109c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

    uint8_t crc[2];
    if (calc_crc(d, cmd, 2, crc) != RC522_OK) return RC522_ERR;
 80010a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a4:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80010a8:	2202      	movs	r2, #2
 80010aa:	68f8      	ldr	r0, [r7, #12]
 80010ac:	f7ff fca7 	bl	80009fe <calc_crc>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <rc522_mifare_write+0x34>
 80010b6:	2301      	movs	r3, #1
 80010b8:	e088      	b.n	80011cc <rc522_mifare_write+0x146>
    cmd[2] = crc[0];
 80010ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010be:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    cmd[3] = crc[1];
 80010c2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80010c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    uint8_t resp[2] = {0};
 80010ca:	2300      	movs	r3, #0
 80010cc:	853b      	strh	r3, [r7, #40]	@ 0x28
    uint8_t rlen = 2;
 80010ce:	2302      	movs	r3, #2
 80010d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t vbits = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    rc522_status_t st = transceive(d, cmd, 4, resp, &rlen, &vbits, 0);
 80010da:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80010de:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80010e2:	2300      	movs	r3, #0
 80010e4:	9302      	str	r3, [sp, #8]
 80010e6:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4613      	mov	r3, r2
 80010f4:	2204      	movs	r2, #4
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f7ff fcdd 	bl	8000ab6 <transceive>
 80010fc:	4603      	mov	r3, r0
 80010fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (st != RC522_OK) return st;
 8001102:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001106:	2b00      	cmp	r3, #0
 8001108:	d002      	beq.n	8001110 <rc522_mifare_write+0x8a>
 800110a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800110e:	e05d      	b.n	80011cc <rc522_mifare_write+0x146>
    if (!mifare_ack_ok(resp, rlen)) return RC522_NAK;
 8001110:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001114:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001118:	4611      	mov	r1, r2
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ff99 	bl	8001052 <mifare_ack_ok>
 8001120:	4603      	mov	r3, r0
 8001122:	f083 0301 	eor.w	r3, r3, #1
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <rc522_mifare_write+0xaa>
 800112c:	2305      	movs	r3, #5
 800112e:	e04d      	b.n	80011cc <rc522_mifare_write+0x146>

    uint8_t frame[18];
    memcpy(frame, in16, 16);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2210      	movs	r2, #16
 8001136:	6879      	ldr	r1, [r7, #4]
 8001138:	4618      	mov	r0, r3
 800113a:	f004 fe73 	bl	8005e24 <memcpy>
    if (calc_crc(d, frame, 16, crc) != RC522_OK) return RC522_ERR;
 800113e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001142:	f107 0114 	add.w	r1, r7, #20
 8001146:	2210      	movs	r2, #16
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f7ff fc58 	bl	80009fe <calc_crc>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <rc522_mifare_write+0xd2>
 8001154:	2301      	movs	r3, #1
 8001156:	e039      	b.n	80011cc <rc522_mifare_write+0x146>
    frame[16] = crc[0];
 8001158:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800115c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    frame[17] = crc[1];
 8001160:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001164:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    rlen = 2; vbits = 0;
 8001168:	2302      	movs	r3, #2
 800116a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800116e:	2300      	movs	r3, #0
 8001170:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    st = transceive(d, frame, 18, resp, &rlen, &vbits, 0);
 8001174:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001178:	f107 0114 	add.w	r1, r7, #20
 800117c:	2300      	movs	r3, #0
 800117e:	9302      	str	r3, [sp, #8]
 8001180:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	4613      	mov	r3, r2
 800118e:	2212      	movs	r2, #18
 8001190:	68f8      	ldr	r0, [r7, #12]
 8001192:	f7ff fc90 	bl	8000ab6 <transceive>
 8001196:	4603      	mov	r3, r0
 8001198:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (st != RC522_OK) return st;
 800119c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <rc522_mifare_write+0x124>
 80011a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011a8:	e010      	b.n	80011cc <rc522_mifare_write+0x146>
    if (!mifare_ack_ok(resp, rlen)) return RC522_NAK;
 80011aa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80011ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011b2:	4611      	mov	r1, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ff4c 	bl	8001052 <mifare_ack_ok>
 80011ba:	4603      	mov	r3, r0
 80011bc:	f083 0301 	eor.w	r3, r3, #1
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <rc522_mifare_write+0x144>
 80011c6:	2305      	movs	r3, #5
 80011c8:	e000      	b.n	80011cc <rc522_mifare_write+0x146>

    return RC522_OK;
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3738      	adds	r7, #56	@ 0x38
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <rc522_haltA>:

void rc522_haltA(rc522_t *d)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	@ 0x28
 80011d8:	af04      	add	r7, sp, #16
 80011da:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    cmd[0] = PICC_HLTA;
 80011dc:	2350      	movs	r3, #80	@ 0x50
 80011de:	753b      	strb	r3, [r7, #20]
    cmd[1] = 0x00;
 80011e0:	2300      	movs	r3, #0
 80011e2:	757b      	strb	r3, [r7, #21]
    uint8_t crc[2];
    if (calc_crc(d, cmd, 2, crc) != RC522_OK) return;
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	f107 0114 	add.w	r1, r7, #20
 80011ec:	2202      	movs	r2, #2
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f7ff fc05 	bl	80009fe <calc_crc>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d119      	bne.n	800122e <rc522_haltA+0x5a>
    cmd[2] = crc[0];
 80011fa:	7c3b      	ldrb	r3, [r7, #16]
 80011fc:	75bb      	strb	r3, [r7, #22]
    cmd[3] = crc[1];
 80011fe:	7c7b      	ldrb	r3, [r7, #17]
 8001200:	75fb      	strb	r3, [r7, #23]

    uint8_t back[2];
    uint8_t blen = 2;
 8001202:	2302      	movs	r3, #2
 8001204:	72fb      	strb	r3, [r7, #11]
    uint8_t vbits = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	72bb      	strb	r3, [r7, #10]
    (void)transceive(d, cmd, 4, back, &blen, &vbits, 0);
 800120a:	f107 020c 	add.w	r2, r7, #12
 800120e:	f107 0114 	add.w	r1, r7, #20
 8001212:	2300      	movs	r3, #0
 8001214:	9302      	str	r3, [sp, #8]
 8001216:	f107 030a 	add.w	r3, r7, #10
 800121a:	9301      	str	r3, [sp, #4]
 800121c:	f107 030b 	add.w	r3, r7, #11
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	4613      	mov	r3, r2
 8001224:	2204      	movs	r2, #4
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff fc45 	bl	8000ab6 <transceive>
 800122c:	e000      	b.n	8001230 <rc522_haltA+0x5c>
    if (calc_crc(d, cmd, 2, crc) != RC522_OK) return;
 800122e:	bf00      	nop
}
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <uart_print>:
#include <ctype.h>
#include <stdlib.h>
#include <stdio.h>

static void uart_print(UART_HandleTypeDef *huart, const char *s)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t*)s, (uint16_t)strlen(s), HAL_MAX_DELAY);
 8001240:	6838      	ldr	r0, [r7, #0]
 8001242:	f7fe fffd 	bl	8000240 <strlen>
 8001246:	4603      	mov	r3, r0
 8001248:	b29a      	uxth	r2, r3
 800124a:	f04f 33ff 	mov.w	r3, #4294967295
 800124e:	6839      	ldr	r1, [r7, #0]
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f003 fbbf 	bl	80049d4 <HAL_UART_Transmit>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <uart_println>:

static void uart_println(UART_HandleTypeDef *huart, const char *s)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
    uart_print(huart, s);
 800126a:	6839      	ldr	r1, [r7, #0]
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff ffe2 	bl	8001236 <uart_print>
    uart_print(huart, "\r\n");
 8001272:	4904      	ldr	r1, [pc, #16]	@ (8001284 <uart_println+0x24>)
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ffde 	bl	8001236 <uart_print>
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	080066d0 	.word	0x080066d0

08001288 <uart_getc>:

/* --- CR/LF robust handling (Enter = '\r' or '\n', CRLF supported) --- */
static uint8_t s_last_was_cr = 0;

static int uart_getc(UART_HandleTypeDef *huart)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
    uint8_t c;

    while (1) {
        if (HAL_UART_Receive(huart, &c, 1, HAL_MAX_DELAY) != HAL_OK)
 8001290:	f107 010f 	add.w	r1, r7, #15
 8001294:	f04f 33ff 	mov.w	r3, #4294967295
 8001298:	2201      	movs	r2, #1
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f003 fc23 	bl	8004ae6 <HAL_UART_Receive>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d002      	beq.n	80012ac <uart_getc+0x24>
            return -1;
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
 80012aa:	e016      	b.n	80012da <uart_getc+0x52>

        if (s_last_was_cr && c == '\n') {
 80012ac:	4b0d      	ldr	r3, [pc, #52]	@ (80012e4 <uart_getc+0x5c>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d006      	beq.n	80012c2 <uart_getc+0x3a>
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
 80012b6:	2b0a      	cmp	r3, #10
 80012b8:	d103      	bne.n	80012c2 <uart_getc+0x3a>
            s_last_was_cr = 0;
 80012ba:	4b0a      	ldr	r3, [pc, #40]	@ (80012e4 <uart_getc+0x5c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
            continue;
 80012c0:	e00a      	b.n	80012d8 <uart_getc+0x50>
        }

        s_last_was_cr = (c == '\r') ? 1 : 0;
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	2b0d      	cmp	r3, #13
 80012c6:	bf0c      	ite	eq
 80012c8:	2301      	moveq	r3, #1
 80012ca:	2300      	movne	r3, #0
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	461a      	mov	r2, r3
 80012d0:	4b04      	ldr	r3, [pc, #16]	@ (80012e4 <uart_getc+0x5c>)
 80012d2:	701a      	strb	r2, [r3, #0]
        return (int)c;
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	e000      	b.n	80012da <uart_getc+0x52>
        if (HAL_UART_Receive(huart, &c, 1, HAL_MAX_DELAY) != HAL_OK)
 80012d8:	e7da      	b.n	8001290 <uart_getc+0x8>
    }
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000164 	.word	0x20000164

080012e8 <uart_readline>:

static void uart_readline(UART_HandleTypeDef *huart, char *buf, size_t max)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
    size_t i = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	617b      	str	r3, [r7, #20]
    while (i + 1 < max) {
 80012f8:	e032      	b.n	8001360 <uart_readline+0x78>
        int ch = uart_getc(huart);
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f7ff ffc4 	bl	8001288 <uart_getc>
 8001300:	4603      	mov	r3, r0
 8001302:	613b      	str	r3, [r7, #16]
        if (ch < 0) continue;
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	2b00      	cmp	r3, #0
 8001308:	db27      	blt.n	800135a <uart_readline+0x72>

        if (ch == '\r' || ch == '\n')
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	2b0d      	cmp	r3, #13
 800130e:	d02c      	beq.n	800136a <uart_readline+0x82>
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	2b0a      	cmp	r3, #10
 8001314:	d029      	beq.n	800136a <uart_readline+0x82>
            break;

        if (ch == 0x08 || ch == 0x7F) {
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	2b08      	cmp	r3, #8
 800131a:	d002      	beq.n	8001322 <uart_readline+0x3a>
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001320:	d10a      	bne.n	8001338 <uart_readline+0x50>
            if (i > 0) {
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d01a      	beq.n	800135e <uart_readline+0x76>
                i--;
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	3b01      	subs	r3, #1
 800132c:	617b      	str	r3, [r7, #20]
                uart_print(huart, "\b \b");
 800132e:	4915      	ldr	r1, [pc, #84]	@ (8001384 <uart_readline+0x9c>)
 8001330:	68f8      	ldr	r0, [r7, #12]
 8001332:	f7ff ff80 	bl	8001236 <uart_print>
            }
            continue;
 8001336:	e012      	b.n	800135e <uart_readline+0x76>
        }

        buf[i++] = (char)ch;
 8001338:	6939      	ldr	r1, [r7, #16]
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	1c5a      	adds	r2, r3, #1
 800133e:	617a      	str	r2, [r7, #20]
 8001340:	68ba      	ldr	r2, [r7, #8]
 8001342:	4413      	add	r3, r2
 8001344:	b2ca      	uxtb	r2, r1
 8001346:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(huart, (uint8_t*)&ch, 1, HAL_MAX_DELAY); // echo
 8001348:	f107 0110 	add.w	r1, r7, #16
 800134c:	f04f 33ff 	mov.w	r3, #4294967295
 8001350:	2201      	movs	r2, #1
 8001352:	68f8      	ldr	r0, [r7, #12]
 8001354:	f003 fb3e 	bl	80049d4 <HAL_UART_Transmit>
 8001358:	e002      	b.n	8001360 <uart_readline+0x78>
        if (ch < 0) continue;
 800135a:	bf00      	nop
 800135c:	e000      	b.n	8001360 <uart_readline+0x78>
            continue;
 800135e:	bf00      	nop
    while (i + 1 < max) {
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	3301      	adds	r3, #1
 8001364:	687a      	ldr	r2, [r7, #4]
 8001366:	429a      	cmp	r2, r3
 8001368:	d8c7      	bhi.n	80012fa <uart_readline+0x12>
    }

    buf[i] = 0;
 800136a:	68ba      	ldr	r2, [r7, #8]
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	4413      	add	r3, r2
 8001370:	2200      	movs	r2, #0
 8001372:	701a      	strb	r2, [r3, #0]
    uart_print(huart, "\r\n");
 8001374:	4904      	ldr	r1, [pc, #16]	@ (8001388 <uart_readline+0xa0>)
 8001376:	68f8      	ldr	r0, [r7, #12]
 8001378:	f7ff ff5d 	bl	8001236 <uart_print>
}
 800137c:	bf00      	nop
 800137e:	3718      	adds	r7, #24
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	080066d4 	.word	0x080066d4
 8001388:	080066d0 	.word	0x080066d0

0800138c <starts_with_full>:
    uint8_t sector_full;
    uint8_t block_full;
} loc_sel_t;

static int starts_with_full(const char *p)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
    if (!p || !p[0] || !p[1] || !p[2] || !p[3]) return 0;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d012      	beq.n	80013c0 <starts_with_full+0x34>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d00e      	beq.n	80013c0 <starts_with_full+0x34>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3301      	adds	r3, #1
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d009      	beq.n	80013c0 <starts_with_full+0x34>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3302      	adds	r3, #2
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d004      	beq.n	80013c0 <starts_with_full+0x34>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3303      	adds	r3, #3
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d101      	bne.n	80013c4 <starts_with_full+0x38>
 80013c0:	2300      	movs	r3, #0
 80013c2:	e04d      	b.n	8001460 <starts_with_full+0xd4>

    return (tolower((unsigned char)p[0])=='f' &&
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	73fb      	strb	r3, [r7, #15]
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	3301      	adds	r3, #1
 80013ce:	4a27      	ldr	r2, [pc, #156]	@ (800146c <starts_with_full+0xe0>)
 80013d0:	4413      	add	r3, r2
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	f003 0303 	and.w	r3, r3, #3
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d102      	bne.n	80013e2 <starts_with_full+0x56>
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	3320      	adds	r3, #32
 80013e0:	e000      	b.n	80013e4 <starts_with_full+0x58>
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
            tolower((unsigned char)p[1])=='u' &&
            tolower((unsigned char)p[2])=='l' &&
 80013e4:	2b66      	cmp	r3, #102	@ 0x66
 80013e6:	d13a      	bne.n	800145e <starts_with_full+0xd2>
            tolower((unsigned char)p[1])=='u' &&
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3301      	adds	r3, #1
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	73bb      	strb	r3, [r7, #14]
 80013f0:	7bbb      	ldrb	r3, [r7, #14]
 80013f2:	3301      	adds	r3, #1
 80013f4:	4a1d      	ldr	r2, [pc, #116]	@ (800146c <starts_with_full+0xe0>)
 80013f6:	4413      	add	r3, r2
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	f003 0303 	and.w	r3, r3, #3
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d102      	bne.n	8001408 <starts_with_full+0x7c>
 8001402:	7bbb      	ldrb	r3, [r7, #14]
 8001404:	3320      	adds	r3, #32
 8001406:	e000      	b.n	800140a <starts_with_full+0x7e>
 8001408:	7bbb      	ldrb	r3, [r7, #14]
    return (tolower((unsigned char)p[0])=='f' &&
 800140a:	2b75      	cmp	r3, #117	@ 0x75
 800140c:	d127      	bne.n	800145e <starts_with_full+0xd2>
            tolower((unsigned char)p[2])=='l' &&
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	3302      	adds	r3, #2
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	737b      	strb	r3, [r7, #13]
 8001416:	7b7b      	ldrb	r3, [r7, #13]
 8001418:	3301      	adds	r3, #1
 800141a:	4a14      	ldr	r2, [pc, #80]	@ (800146c <starts_with_full+0xe0>)
 800141c:	4413      	add	r3, r2
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	f003 0303 	and.w	r3, r3, #3
 8001424:	2b01      	cmp	r3, #1
 8001426:	d102      	bne.n	800142e <starts_with_full+0xa2>
 8001428:	7b7b      	ldrb	r3, [r7, #13]
 800142a:	3320      	adds	r3, #32
 800142c:	e000      	b.n	8001430 <starts_with_full+0xa4>
 800142e:	7b7b      	ldrb	r3, [r7, #13]
            tolower((unsigned char)p[1])=='u' &&
 8001430:	2b6c      	cmp	r3, #108	@ 0x6c
 8001432:	d114      	bne.n	800145e <starts_with_full+0xd2>
            tolower((unsigned char)p[3])=='l');
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3303      	adds	r3, #3
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	733b      	strb	r3, [r7, #12]
 800143c:	7b3b      	ldrb	r3, [r7, #12]
 800143e:	3301      	adds	r3, #1
 8001440:	4a0a      	ldr	r2, [pc, #40]	@ (800146c <starts_with_full+0xe0>)
 8001442:	4413      	add	r3, r2
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	f003 0303 	and.w	r3, r3, #3
 800144a:	2b01      	cmp	r3, #1
 800144c:	d102      	bne.n	8001454 <starts_with_full+0xc8>
 800144e:	7b3b      	ldrb	r3, [r7, #12]
 8001450:	3320      	adds	r3, #32
 8001452:	e000      	b.n	8001456 <starts_with_full+0xca>
 8001454:	7b3b      	ldrb	r3, [r7, #12]
            tolower((unsigned char)p[2])=='l' &&
 8001456:	2b6c      	cmp	r3, #108	@ 0x6c
 8001458:	d101      	bne.n	800145e <starts_with_full+0xd2>
 800145a:	2301      	movs	r3, #1
 800145c:	e000      	b.n	8001460 <starts_with_full+0xd4>
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	3714      	adds	r7, #20
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	08006ab8 	.word	0x08006ab8

08001470 <parse_loc_ext>:

static bool parse_loc_ext(const char *s, loc_sel_t *out)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
    memset(out, 0, sizeof(*out));
 800147a:	2204      	movs	r2, #4
 800147c:	2100      	movs	r1, #0
 800147e:	6838      	ldr	r0, [r7, #0]
 8001480:	f004 fc9c 	bl	8005dbc <memset>
    while (isspace((unsigned char)*s)) s++;
 8001484:	e002      	b.n	800148c <parse_loc_ext+0x1c>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	3301      	adds	r3, #1
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	3301      	adds	r3, #1
 8001492:	4a5f      	ldr	r2, [pc, #380]	@ (8001610 <parse_loc_ext+0x1a0>)
 8001494:	4413      	add	r3, r2
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	f003 0308 	and.w	r3, r3, #8
 800149c:	2b00      	cmp	r3, #0
 800149e:	d1f2      	bne.n	8001486 <parse_loc_ext+0x16>

    if (tolower((unsigned char)s[0]) != 's') return false;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	77fb      	strb	r3, [r7, #31]
 80014a6:	7ffb      	ldrb	r3, [r7, #31]
 80014a8:	3301      	adds	r3, #1
 80014aa:	4a59      	ldr	r2, [pc, #356]	@ (8001610 <parse_loc_ext+0x1a0>)
 80014ac:	4413      	add	r3, r2
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	f003 0303 	and.w	r3, r3, #3
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d102      	bne.n	80014be <parse_loc_ext+0x4e>
 80014b8:	7ffb      	ldrb	r3, [r7, #31]
 80014ba:	3320      	adds	r3, #32
 80014bc:	e000      	b.n	80014c0 <parse_loc_ext+0x50>
 80014be:	7ffb      	ldrb	r3, [r7, #31]
 80014c0:	2b73      	cmp	r3, #115	@ 0x73
 80014c2:	d001      	beq.n	80014c8 <parse_loc_ext+0x58>
 80014c4:	2300      	movs	r3, #0
 80014c6:	e09f      	b.n	8001608 <parse_loc_ext+0x198>
    s++;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	3301      	adds	r3, #1
 80014cc:	607b      	str	r3, [r7, #4]
    if (*s != ',') return false;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	2b2c      	cmp	r3, #44	@ 0x2c
 80014d4:	d001      	beq.n	80014da <parse_loc_ext+0x6a>
 80014d6:	2300      	movs	r3, #0
 80014d8:	e096      	b.n	8001608 <parse_loc_ext+0x198>
    s++;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	3301      	adds	r3, #1
 80014de:	607b      	str	r3, [r7, #4]

    if (starts_with_full(s)) {
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff ff53 	bl	800138c <starts_with_full>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d006      	beq.n	80014fa <parse_loc_ext+0x8a>
        out->sector_full = 1;
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	2201      	movs	r2, #1
 80014f0:	709a      	strb	r2, [r3, #2]
        s += 4;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3304      	adds	r3, #4
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	e01d      	b.n	8001536 <parse_loc_ext+0xc6>
    } else {
        char *end = NULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
        long sec = strtol(s, &end, 10);
 80014fe:	f107 030c 	add.w	r3, r7, #12
 8001502:	220a      	movs	r2, #10
 8001504:	4619      	mov	r1, r3
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f004 fc18 	bl	8005d3c <strtol>
 800150c:	61b8      	str	r0, [r7, #24]
        if (end == s) return false;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	429a      	cmp	r2, r3
 8001514:	d101      	bne.n	800151a <parse_loc_ext+0xaa>
 8001516:	2300      	movs	r3, #0
 8001518:	e076      	b.n	8001608 <parse_loc_ext+0x198>
        if (sec < 0 || sec > 15) return false;
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	2b00      	cmp	r3, #0
 800151e:	db02      	blt.n	8001526 <parse_loc_ext+0xb6>
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	2b0f      	cmp	r3, #15
 8001524:	dd01      	ble.n	800152a <parse_loc_ext+0xba>
 8001526:	2300      	movs	r3, #0
 8001528:	e06e      	b.n	8001608 <parse_loc_ext+0x198>
        out->sector = (uint8_t)sec;
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	b2da      	uxtb	r2, r3
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	701a      	strb	r2, [r3, #0]
        s = end;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	607b      	str	r3, [r7, #4]
    }

    if (*s != ':') return false;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b3a      	cmp	r3, #58	@ 0x3a
 800153c:	d001      	beq.n	8001542 <parse_loc_ext+0xd2>
 800153e:	2300      	movs	r3, #0
 8001540:	e062      	b.n	8001608 <parse_loc_ext+0x198>
    s++;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3301      	adds	r3, #1
 8001546:	607b      	str	r3, [r7, #4]
    if (tolower((unsigned char)s[0]) != 'b') return false;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	75fb      	strb	r3, [r7, #23]
 800154e:	7dfb      	ldrb	r3, [r7, #23]
 8001550:	3301      	adds	r3, #1
 8001552:	4a2f      	ldr	r2, [pc, #188]	@ (8001610 <parse_loc_ext+0x1a0>)
 8001554:	4413      	add	r3, r2
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	f003 0303 	and.w	r3, r3, #3
 800155c:	2b01      	cmp	r3, #1
 800155e:	d102      	bne.n	8001566 <parse_loc_ext+0xf6>
 8001560:	7dfb      	ldrb	r3, [r7, #23]
 8001562:	3320      	adds	r3, #32
 8001564:	e000      	b.n	8001568 <parse_loc_ext+0xf8>
 8001566:	7dfb      	ldrb	r3, [r7, #23]
 8001568:	2b62      	cmp	r3, #98	@ 0x62
 800156a:	d001      	beq.n	8001570 <parse_loc_ext+0x100>
 800156c:	2300      	movs	r3, #0
 800156e:	e04b      	b.n	8001608 <parse_loc_ext+0x198>
    s++;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	3301      	adds	r3, #1
 8001574:	607b      	str	r3, [r7, #4]
    if (*s != ',') return false;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b2c      	cmp	r3, #44	@ 0x2c
 800157c:	d001      	beq.n	8001582 <parse_loc_ext+0x112>
 800157e:	2300      	movs	r3, #0
 8001580:	e042      	b.n	8001608 <parse_loc_ext+0x198>
    s++;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	3301      	adds	r3, #1
 8001586:	607b      	str	r3, [r7, #4]

    if (starts_with_full(s)) {
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff feff 	bl	800138c <starts_with_full>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d006      	beq.n	80015a2 <parse_loc_ext+0x132>
        out->block_full = 1;
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	2201      	movs	r2, #1
 8001598:	70da      	strb	r2, [r3, #3]
        s += 4;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3304      	adds	r3, #4
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	e021      	b.n	80015e6 <parse_loc_ext+0x176>
    } else {
        char *end = NULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60bb      	str	r3, [r7, #8]
        long blk = strtol(s, &end, 10);
 80015a6:	f107 0308 	add.w	r3, r7, #8
 80015aa:	220a      	movs	r2, #10
 80015ac:	4619      	mov	r1, r3
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f004 fbc4 	bl	8005d3c <strtol>
 80015b4:	6138      	str	r0, [r7, #16]
        if (end == s) return false;
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d101      	bne.n	80015c2 <parse_loc_ext+0x152>
 80015be:	2300      	movs	r3, #0
 80015c0:	e022      	b.n	8001608 <parse_loc_ext+0x198>
        if (blk < 0 || blk > 3) return false;
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	db02      	blt.n	80015ce <parse_loc_ext+0x15e>
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	2b03      	cmp	r3, #3
 80015cc:	dd01      	ble.n	80015d2 <parse_loc_ext+0x162>
 80015ce:	2300      	movs	r3, #0
 80015d0:	e01a      	b.n	8001608 <parse_loc_ext+0x198>
        out->block = (uint8_t)blk;
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	705a      	strb	r2, [r3, #1]
        s = end;
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	607b      	str	r3, [r7, #4]
    }

    while (isspace((unsigned char)*s)) s++;
 80015de:	e002      	b.n	80015e6 <parse_loc_ext+0x176>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3301      	adds	r3, #1
 80015e4:	607b      	str	r3, [r7, #4]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	3301      	adds	r3, #1
 80015ec:	4a08      	ldr	r2, [pc, #32]	@ (8001610 <parse_loc_ext+0x1a0>)
 80015ee:	4413      	add	r3, r2
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f2      	bne.n	80015e0 <parse_loc_ext+0x170>
    return (*s == '\0');
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	bf0c      	ite	eq
 8001602:	2301      	moveq	r3, #1
 8001604:	2300      	movne	r3, #0
 8001606:	b2db      	uxtb	r3, r3
}
 8001608:	4618      	mov	r0, r3
 800160a:	3720      	adds	r7, #32
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	08006ab8 	.word	0x08006ab8

08001614 <print_uid>:

/* -------- Print helpers -------- */
static void print_uid(UART_HandleTypeDef *huart, const rc522_uid_t *uid)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b0a4      	sub	sp, #144	@ 0x90
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
    char line[128];
    int n = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    n += snprintf(line + n, sizeof(line) - n, "UID: ");
 8001624:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001628:	f107 0208 	add.w	r2, r7, #8
 800162c:	18d0      	adds	r0, r2, r3
 800162e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001632:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001636:	4a1c      	ldr	r2, [pc, #112]	@ (80016a8 <print_uid+0x94>)
 8001638:	4619      	mov	r1, r3
 800163a:	f004 fb89 	bl	8005d50 <sniprintf>
 800163e:	4602      	mov	r2, r0
 8001640:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001644:	4413      	add	r3, r2
 8001646:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    for (uint8_t i = 0; i < uid->uid_len; i++)
 800164a:	2300      	movs	r3, #0
 800164c:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
 8001650:	e01a      	b.n	8001688 <print_uid+0x74>
        n += snprintf(line + n, sizeof(line) - n, "%02X ", uid->uid[i]);
 8001652:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001656:	f107 0208 	add.w	r2, r7, #8
 800165a:	18d0      	adds	r0, r2, r3
 800165c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001660:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 8001664:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001668:	683a      	ldr	r2, [r7, #0]
 800166a:	5cd3      	ldrb	r3, [r2, r3]
 800166c:	4a0f      	ldr	r2, [pc, #60]	@ (80016ac <print_uid+0x98>)
 800166e:	f004 fb6f 	bl	8005d50 <sniprintf>
 8001672:	4602      	mov	r2, r0
 8001674:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001678:	4413      	add	r3, r2
 800167a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    for (uint8_t i = 0; i < uid->uid_len; i++)
 800167e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001682:	3301      	adds	r3, #1
 8001684:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	7a9b      	ldrb	r3, [r3, #10]
 800168c:	f897 208b 	ldrb.w	r2, [r7, #139]	@ 0x8b
 8001690:	429a      	cmp	r2, r3
 8001692:	d3de      	bcc.n	8001652 <print_uid+0x3e>
    uart_println(huart, line);
 8001694:	f107 0308 	add.w	r3, r7, #8
 8001698:	4619      	mov	r1, r3
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff fde0 	bl	8001260 <uart_println>
}
 80016a0:	bf00      	nop
 80016a2:	3790      	adds	r7, #144	@ 0x90
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	080066d8 	.word	0x080066d8
 80016ac:	080066e0 	.word	0x080066e0

080016b0 <dump_block>:

static void dump_block(UART_HandleTypeDef *huart, const uint8_t b[16])
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b0c6      	sub	sp, #280	@ 0x118
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80016ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80016be:	6018      	str	r0, [r3, #0]
 80016c0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80016c4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80016c8:	6019      	str	r1, [r3, #0]
    char line[256];
    int n = 0;
 80016ca:	2300      	movs	r3, #0
 80016cc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    n += snprintf(line + n, sizeof(line) - n, "HEX : ");
 80016d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016d4:	f107 0208 	add.w	r2, r7, #8
 80016d8:	18d0      	adds	r0, r2, r3
 80016da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016de:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80016e2:	4a4c      	ldr	r2, [pc, #304]	@ (8001814 <dump_block+0x164>)
 80016e4:	4619      	mov	r1, r3
 80016e6:	f004 fb33 	bl	8005d50 <sniprintf>
 80016ea:	4602      	mov	r2, r0
 80016ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016f0:	4413      	add	r3, r2
 80016f2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (int i = 0; i < 16; i++)
 80016f6:	2300      	movs	r3, #0
 80016f8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80016fc:	e01f      	b.n	800173e <dump_block+0x8e>
        n += snprintf(line + n, sizeof(line) - n, "%02X ", b[i]);
 80016fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001702:	f107 0208 	add.w	r2, r7, #8
 8001706:	18d0      	adds	r0, r2, r3
 8001708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800170c:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 8001710:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001714:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001718:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 800171c:	6812      	ldr	r2, [r2, #0]
 800171e:	4413      	add	r3, r2
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	4a3d      	ldr	r2, [pc, #244]	@ (8001818 <dump_block+0x168>)
 8001724:	f004 fb14 	bl	8005d50 <sniprintf>
 8001728:	4602      	mov	r2, r0
 800172a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800172e:	4413      	add	r3, r2
 8001730:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (int i = 0; i < 16; i++)
 8001734:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001738:	3301      	adds	r3, #1
 800173a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800173e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001742:	2b0f      	cmp	r3, #15
 8001744:	dddb      	ble.n	80016fe <dump_block+0x4e>

    n += snprintf(line + n, sizeof(line) - n, "\r\nASCII: ");
 8001746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800174a:	f107 0208 	add.w	r2, r7, #8
 800174e:	18d0      	adds	r0, r2, r3
 8001750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001754:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001758:	4a30      	ldr	r2, [pc, #192]	@ (800181c <dump_block+0x16c>)
 800175a:	4619      	mov	r1, r3
 800175c:	f004 faf8 	bl	8005d50 <sniprintf>
 8001760:	4602      	mov	r2, r0
 8001762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001766:	4413      	add	r3, r2
 8001768:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (int i = 0; i < 16; i++) {
 800176c:	2300      	movs	r3, #0
 800176e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001772:	e03b      	b.n	80017ec <dump_block+0x13c>
        char c = (b[i] >= 32 && b[i] <= 126) ? (char)b[i] : '.';
 8001774:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001778:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800177c:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	4413      	add	r3, r2
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b1f      	cmp	r3, #31
 8001788:	d914      	bls.n	80017b4 <dump_block+0x104>
 800178a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800178e:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001792:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	4413      	add	r3, r2
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b7e      	cmp	r3, #126	@ 0x7e
 800179e:	d809      	bhi.n	80017b4 <dump_block+0x104>
 80017a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80017a4:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80017a8:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80017ac:	6812      	ldr	r2, [r2, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	e000      	b.n	80017b6 <dump_block+0x106>
 80017b4:	232e      	movs	r3, #46	@ 0x2e
 80017b6:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        n += snprintf(line + n, sizeof(line) - n, "%c", c);
 80017ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80017be:	f107 0208 	add.w	r2, r7, #8
 80017c2:	18d0      	adds	r0, r2, r3
 80017c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80017c8:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80017cc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80017d0:	4a13      	ldr	r2, [pc, #76]	@ (8001820 <dump_block+0x170>)
 80017d2:	f004 fabd 	bl	8005d50 <sniprintf>
 80017d6:	4602      	mov	r2, r0
 80017d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80017dc:	4413      	add	r3, r2
 80017de:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (int i = 0; i < 16; i++) {
 80017e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80017e6:	3301      	adds	r3, #1
 80017e8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80017ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80017f0:	2b0f      	cmp	r3, #15
 80017f2:	ddbf      	ble.n	8001774 <dump_block+0xc4>
    }
    uart_println(huart, line);
 80017f4:	f107 0208 	add.w	r2, r7, #8
 80017f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80017fc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001800:	4611      	mov	r1, r2
 8001802:	6818      	ldr	r0, [r3, #0]
 8001804:	f7ff fd2c 	bl	8001260 <uart_println>
}
 8001808:	bf00      	nop
 800180a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	080066e8 	.word	0x080066e8
 8001818:	080066e0 	.word	0x080066e0
 800181c:	080066f0 	.word	0x080066f0
 8001820:	080066fc 	.word	0x080066fc

08001824 <is_write_forbidden>:

static bool is_write_forbidden(uint8_t sector, uint8_t block)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	460a      	mov	r2, r1
 800182e:	71fb      	strb	r3, [r7, #7]
 8001830:	4613      	mov	r3, r2
 8001832:	71bb      	strb	r3, [r7, #6]
    if (sector == 0 && block == 0) return true;
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d104      	bne.n	8001844 <is_write_forbidden+0x20>
 800183a:	79bb      	ldrb	r3, [r7, #6]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <is_write_forbidden+0x20>
 8001840:	2301      	movs	r3, #1
 8001842:	e005      	b.n	8001850 <is_write_forbidden+0x2c>
    if (block == 3) return true;
 8001844:	79bb      	ldrb	r3, [r7, #6]
 8001846:	2b03      	cmp	r3, #3
 8001848:	d101      	bne.n	800184e <is_write_forbidden+0x2a>
 800184a:	2301      	movs	r3, #1
 800184c:	e000      	b.n	8001850 <is_write_forbidden+0x2c>
    return false;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <wait_card_present>:

/* -------- Card wait helpers -------- */
static void wait_card_present(rc522_t *r)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
    while (rc522_is_new_card_present(r) != RC522_OK) {
 8001864:	e002      	b.n	800186c <wait_card_present+0x10>
        HAL_Delay(50);
 8001866:	2032      	movs	r0, #50	@ 0x32
 8001868:	f000 fe16 	bl	8002498 <HAL_Delay>
    while (rc522_is_new_card_present(r) != RC522_OK) {
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f7ff fa4b 	bl	8000d08 <rc522_is_new_card_present>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d1f6      	bne.n	8001866 <wait_card_present+0xa>
    }
}
 8001878:	bf00      	nop
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <wait_card_removed>:

static void wait_card_removed(rc522_t *r)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
    while (rc522_is_new_card_present(r) == RC522_OK) {
 800188a:	e002      	b.n	8001892 <wait_card_removed+0x10>
        HAL_Delay(80);
 800188c:	2050      	movs	r0, #80	@ 0x50
 800188e:	f000 fe03 	bl	8002498 <HAL_Delay>
    while (rc522_is_new_card_present(r) == RC522_OK) {
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff fa38 	bl	8000d08 <rc522_is_new_card_present>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d0f6      	beq.n	800188c <wait_card_removed+0xa>
    }
}
 800189e:	bf00      	nop
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <authA_retry_dump>:
static rc522_status_t authA_retry_dump(rc522_t *r,
                                      uint8_t block_addr,
                                      const uint8_t keyA[6],
                                      const rc522_uid_t *uid,
                                      int tries)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	607a      	str	r2, [r7, #4]
 80018b2:	603b      	str	r3, [r7, #0]
 80018b4:	460b      	mov	r3, r1
 80018b6:	72fb      	strb	r3, [r7, #11]
    rc522_status_t st = RC522_AUTH_FAIL;
 80018b8:	2304      	movs	r3, #4
 80018ba:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < tries; i++) {
 80018bc:	2300      	movs	r3, #0
 80018be:	613b      	str	r3, [r7, #16]
 80018c0:	e012      	b.n	80018e8 <authA_retry_dump+0x40>
        st = rc522_auth_keyA(r, block_addr, keyA, uid);
 80018c2:	7af9      	ldrb	r1, [r7, #11]
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	68f8      	ldr	r0, [r7, #12]
 80018ca:	f7ff faf5 	bl	8000eb8 <rc522_auth_keyA>
 80018ce:	4603      	mov	r3, r0
 80018d0:	75fb      	strb	r3, [r7, #23]
        if (st == RC522_OK) return RC522_OK;
 80018d2:	7dfb      	ldrb	r3, [r7, #23]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d101      	bne.n	80018dc <authA_retry_dump+0x34>
 80018d8:	2300      	movs	r3, #0
 80018da:	e00a      	b.n	80018f2 <authA_retry_dump+0x4a>
        HAL_Delay(12);
 80018dc:	200c      	movs	r0, #12
 80018de:	f000 fddb 	bl	8002498 <HAL_Delay>
    for (int i = 0; i < tries; i++) {
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	3301      	adds	r3, #1
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	6a3b      	ldr	r3, [r7, #32]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	dbe8      	blt.n	80018c2 <authA_retry_dump+0x1a>
    }
    return st;
 80018f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <mifare_read_retry>:
/* -------- READ retry -------- */
static rc522_status_t mifare_read_retry(rc522_t *r,
                                       uint8_t block_addr,
                                       uint8_t out16[16],
                                       int tries)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	607a      	str	r2, [r7, #4]
 8001904:	603b      	str	r3, [r7, #0]
 8001906:	460b      	mov	r3, r1
 8001908:	72fb      	strb	r3, [r7, #11]
    rc522_status_t st = RC522_ERR;
 800190a:	2301      	movs	r3, #1
 800190c:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < tries; i++) {
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
 8001912:	e012      	b.n	800193a <mifare_read_retry+0x40>
        st = rc522_mifare_read(r, block_addr, out16);
 8001914:	7afb      	ldrb	r3, [r7, #11]
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	4619      	mov	r1, r3
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f7ff fb3f 	bl	8000f9e <rc522_mifare_read>
 8001920:	4603      	mov	r3, r0
 8001922:	75fb      	strb	r3, [r7, #23]
        if (st == RC522_OK) return RC522_OK;
 8001924:	7dfb      	ldrb	r3, [r7, #23]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <mifare_read_retry+0x34>
 800192a:	2300      	movs	r3, #0
 800192c:	e00a      	b.n	8001944 <mifare_read_retry+0x4a>
        HAL_Delay(8);
 800192e:	2008      	movs	r0, #8
 8001930:	f000 fdb2 	bl	8002498 <HAL_Delay>
    for (int i = 0; i < tries; i++) {
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	3301      	adds	r3, #1
 8001938:	613b      	str	r3, [r7, #16]
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	429a      	cmp	r2, r3
 8001940:	dbe8      	blt.n	8001914 <mifare_read_retry+0x1a>
    }
    return st;
 8001942:	7dfb      	ldrb	r3, [r7, #23]
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <authA_retry_single>:
static rc522_status_t authA_retry_single(rc522_t *r,
                                        uint8_t block_addr,
                                        const uint8_t keyA[6],
                                        const rc522_uid_t *uid,
                                        int tries)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	607a      	str	r2, [r7, #4]
 8001956:	603b      	str	r3, [r7, #0]
 8001958:	460b      	mov	r3, r1
 800195a:	72fb      	strb	r3, [r7, #11]
    rc522_status_t st = RC522_AUTH_FAIL;
 800195c:	2304      	movs	r3, #4
 800195e:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < tries; i++) {
 8001960:	2300      	movs	r3, #0
 8001962:	613b      	str	r3, [r7, #16]
 8001964:	e018      	b.n	8001998 <authA_retry_single+0x4c>
        rc522_stop_crypto1(r);
 8001966:	68f8      	ldr	r0, [r7, #12]
 8001968:	f7ff fb0c 	bl	8000f84 <rc522_stop_crypto1>
        HAL_Delay(4);
 800196c:	2004      	movs	r0, #4
 800196e:	f000 fd93 	bl	8002498 <HAL_Delay>

        st = rc522_auth_keyA(r, block_addr, keyA, uid);
 8001972:	7af9      	ldrb	r1, [r7, #11]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	68f8      	ldr	r0, [r7, #12]
 800197a:	f7ff fa9d 	bl	8000eb8 <rc522_auth_keyA>
 800197e:	4603      	mov	r3, r0
 8001980:	75fb      	strb	r3, [r7, #23]
        if (st == RC522_OK) return RC522_OK;
 8001982:	7dfb      	ldrb	r3, [r7, #23]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <authA_retry_single+0x40>
 8001988:	2300      	movs	r3, #0
 800198a:	e00a      	b.n	80019a2 <authA_retry_single+0x56>

        HAL_Delay(12);
 800198c:	200c      	movs	r0, #12
 800198e:	f000 fd83 	bl	8002498 <HAL_Delay>
    for (int i = 0; i < tries; i++) {
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	3301      	adds	r3, #1
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	6a3b      	ldr	r3, [r7, #32]
 800199c:	429a      	cmp	r2, r3
 800199e:	dbe2      	blt.n	8001966 <authA_retry_single+0x1a>
    }
    return st;
 80019a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
	...

080019ac <RFID_CLI_Run>:

void RFID_CLI_Run(rfid_cli_t *cli)
{
 80019ac:	b590      	push	{r4, r7, lr}
 80019ae:	b0e7      	sub	sp, #412	@ 0x19c
 80019b0:	af02      	add	r7, sp, #8
 80019b2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80019b6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80019ba:	6018      	str	r0, [r3, #0]
    UART_HandleTypeDef *huart = cli->huart;
 80019bc:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80019c0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

    uart_println(huart, "");
 80019cc:	49ca      	ldr	r1, [pc, #808]	@ (8001cf8 <RFID_CLI_Run+0x34c>)
 80019ce:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 80019d2:	f7ff fc45 	bl	8001260 <uart_println>
    uart_println(huart, "=== MFRC522 CLI (Nucleo-F767 / SPI1 / USART3 115200) ===");
 80019d6:	49c9      	ldr	r1, [pc, #804]	@ (8001cfc <RFID_CLI_Run+0x350>)
 80019d8:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 80019dc:	f7ff fc40 	bl	8001260 <uart_println>
    uart_println(huart, "Konum format: s,<sektor|full>:b,<blok|full>   (sektor 0-15, blok 0-3)");
 80019e0:	49c7      	ldr	r1, [pc, #796]	@ (8001d00 <RFID_CLI_Run+0x354>)
 80019e2:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 80019e6:	f7ff fc3b 	bl	8001260 <uart_println>
    uart_println(huart, "Yazmada yasak: s0:b0 ve trailer b3");
 80019ea:	49c6      	ldr	r1, [pc, #792]	@ (8001d04 <RFID_CLI_Run+0x358>)
 80019ec:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 80019f0:	f7ff fc36 	bl	8001260 <uart_println>
    uart_println(huart, "FULL sadece okuma (R) icin: s,full:b,full");
 80019f4:	49c4      	ldr	r1, [pc, #784]	@ (8001d08 <RFID_CLI_Run+0x35c>)
 80019f6:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 80019fa:	f7ff fc31 	bl	8001260 <uart_println>

    const uint8_t keyA[6] = {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
 80019fe:	4ac3      	ldr	r2, [pc, #780]	@ (8001d0c <RFID_CLI_Run+0x360>)
 8001a00:	f507 73b6 	add.w	r3, r7, #364	@ 0x16c
 8001a04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a08:	6018      	str	r0, [r3, #0]
 8001a0a:	3304      	adds	r3, #4
 8001a0c:	8019      	strh	r1, [r3, #0]

    (void)rc522_init(&cli->rc522);
 8001a0e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a12:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	3304      	adds	r3, #4
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff f944 	bl	8000ca8 <rc522_init>

    while (1) {
        uart_println(huart, "");
 8001a20:	49b5      	ldr	r1, [pc, #724]	@ (8001cf8 <RFID_CLI_Run+0x34c>)
 8001a22:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001a26:	f7ff fc1b 	bl	8001260 <uart_println>
        uart_println(huart, "Kart okutun...");
 8001a2a:	49b9      	ldr	r1, [pc, #740]	@ (8001d10 <RFID_CLI_Run+0x364>)
 8001a2c:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001a30:	f7ff fc16 	bl	8001260 <uart_println>
        wait_card_present(&cli->rc522);
 8001a34:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a38:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	3304      	adds	r3, #4
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff0b 	bl	800185c <wait_card_present>

        rc522_uid_t uid;
        if (rc522_read_card_serial(&cli->rc522, &uid) != RC522_OK) {
 8001a46:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a4a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	3304      	adds	r3, #4
 8001a52:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8001a56:	4611      	mov	r1, r2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff f983 	bl	8000d64 <rc522_read_card_serial>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d00e      	beq.n	8001a82 <RFID_CLI_Run+0xd6>
            uart_println(huart, "Kart okunamad. Kart kaldrp tekrar okutun.");
 8001a64:	49ab      	ldr	r1, [pc, #684]	@ (8001d14 <RFID_CLI_Run+0x368>)
 8001a66:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001a6a:	f7ff fbf9 	bl	8001260 <uart_println>
            wait_card_removed(&cli->rc522);
 8001a6e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001a72:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff ff01 	bl	8001882 <wait_card_removed>
            continue;
 8001a80:	e318      	b.n	80020b4 <RFID_CLI_Run+0x708>
        }
        print_uid(huart, &uid);
 8001a82:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001a86:	4619      	mov	r1, r3
 8001a88:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001a8c:	f7ff fdc2 	bl	8001614 <print_uid>

        uart_println(huart, "Islem sec (R=Oku, W=Yaz): ");
 8001a90:	49a1      	ldr	r1, [pc, #644]	@ (8001d18 <RFID_CLI_Run+0x36c>)
 8001a92:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001a96:	f7ff fbe3 	bl	8001260 <uart_println>
        char op_line[16];
        uart_readline(huart, op_line, sizeof(op_line));
 8001a9a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8001a9e:	2210      	movs	r2, #16
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001aa6:	f7ff fc1f 	bl	80012e8 <uart_readline>
        char op = (char)toupper((unsigned char)op_line[0]);
 8001aaa:	f897 3150 	ldrb.w	r3, [r7, #336]	@ 0x150
 8001aae:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
 8001ab2:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	4a98      	ldr	r2, [pc, #608]	@ (8001d1c <RFID_CLI_Run+0x370>)
 8001aba:	4413      	add	r3, r2
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d103      	bne.n	8001ace <RFID_CLI_Run+0x122>
 8001ac6:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8001aca:	3b20      	subs	r3, #32
 8001acc:	e001      	b.n	8001ad2 <RFID_CLI_Run+0x126>
 8001ace:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8001ad2:	f887 317e 	strb.w	r3, [r7, #382]	@ 0x17e

        if (op != 'R' && op != 'W') {
 8001ad6:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8001ada:	2b52      	cmp	r3, #82	@ 0x52
 8001adc:	d024      	beq.n	8001b28 <RFID_CLI_Run+0x17c>
 8001ade:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8001ae2:	2b57      	cmp	r3, #87	@ 0x57
 8001ae4:	d020      	beq.n	8001b28 <RFID_CLI_Run+0x17c>
            uart_println(huart, "Gecersiz secim. Kart kaldrn.");
 8001ae6:	498e      	ldr	r1, [pc, #568]	@ (8001d20 <RFID_CLI_Run+0x374>)
 8001ae8:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001aec:	f7ff fbb8 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 8001af0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001af4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	3304      	adds	r3, #4
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff fb69 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 8001b02:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001b06:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	3304      	adds	r3, #4
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fa38 	bl	8000f84 <rc522_stop_crypto1>
            wait_card_removed(&cli->rc522);
 8001b14:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001b18:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	3304      	adds	r3, #4
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff feae 	bl	8001882 <wait_card_removed>
            continue;
 8001b26:	e2c5      	b.n	80020b4 <RFID_CLI_Run+0x708>
        }

        uart_println(huart, "Konum gir (ornek: s,2:b,2 veya s,full:b,full): ");
 8001b28:	497e      	ldr	r1, [pc, #504]	@ (8001d24 <RFID_CLI_Run+0x378>)
 8001b2a:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001b2e:	f7ff fb97 	bl	8001260 <uart_println>
        char loc_line[32];
        uart_readline(huart, loc_line, sizeof(loc_line));
 8001b32:	f107 030c 	add.w	r3, r7, #12
 8001b36:	2220      	movs	r2, #32
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001b3e:	f7ff fbd3 	bl	80012e8 <uart_readline>

        loc_sel_t loc;
        if (!parse_loc_ext(loc_line, &loc)) {
 8001b42:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8001b46:	f107 030c 	add.w	r3, r7, #12
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fc8f 	bl	8001470 <parse_loc_ext>
 8001b52:	4603      	mov	r3, r0
 8001b54:	f083 0301 	eor.w	r3, r3, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d020      	beq.n	8001ba0 <RFID_CLI_Run+0x1f4>
            uart_println(huart, "Format hatali. Kart kaldrn.");
 8001b5e:	4972      	ldr	r1, [pc, #456]	@ (8001d28 <RFID_CLI_Run+0x37c>)
 8001b60:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001b64:	f7ff fb7c 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 8001b68:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001b6c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	3304      	adds	r3, #4
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fb2d 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 8001b7a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001b7e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	3304      	adds	r3, #4
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff f9fc 	bl	8000f84 <rc522_stop_crypto1>
            wait_card_removed(&cli->rc522);
 8001b8c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001b90:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	3304      	adds	r3, #4
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fe72 	bl	8001882 <wait_card_removed>
            continue;
 8001b9e:	e289      	b.n	80020b4 <RFID_CLI_Run+0x708>
        }

        if (op == 'W' && (loc.sector_full || loc.block_full)) {
 8001ba0:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8001ba4:	2b57      	cmp	r3, #87	@ 0x57
 8001ba6:	d128      	bne.n	8001bfa <RFID_CLI_Run+0x24e>
 8001ba8:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d103      	bne.n	8001bb8 <RFID_CLI_Run+0x20c>
 8001bb0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d020      	beq.n	8001bfa <RFID_CLI_Run+0x24e>
            uart_println(huart, "FULL sadece okuma (R) icin destekleniyor.");
 8001bb8:	495c      	ldr	r1, [pc, #368]	@ (8001d2c <RFID_CLI_Run+0x380>)
 8001bba:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001bbe:	f7ff fb4f 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 8001bc2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001bc6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fb00 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 8001bd4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001bd8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	3304      	adds	r3, #4
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff f9cf 	bl	8000f84 <rc522_stop_crypto1>
            wait_card_removed(&cli->rc522);
 8001be6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001bea:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	3304      	adds	r3, #4
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7ff fe45 	bl	8001882 <wait_card_removed>
            continue;
 8001bf8:	e25c      	b.n	80020b4 <RFID_CLI_Run+0x708>
        }

        /* ---------------- FULL DUMP (Read only) ---------------- */
        if (op == 'R' && (loc.sector_full || loc.block_full)) {
 8001bfa:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8001bfe:	2b52      	cmp	r3, #82	@ 0x52
 8001c00:	f040 814c 	bne.w	8001e9c <RFID_CLI_Run+0x4f0>
 8001c04:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d104      	bne.n	8001c16 <RFID_CLI_Run+0x26a>
 8001c0c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f000 8143 	beq.w	8001e9c <RFID_CLI_Run+0x4f0>

            uint8_t s_start = loc.sector_full ? 0 : loc.sector;
 8001c16:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d102      	bne.n	8001c24 <RFID_CLI_Run+0x278>
 8001c1e:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8001c22:	e000      	b.n	8001c26 <RFID_CLI_Run+0x27a>
 8001c24:	2300      	movs	r3, #0
 8001c26:	f887 317d 	strb.w	r3, [r7, #381]	@ 0x17d
            uint8_t s_end   = loc.sector_full ? 15 : loc.sector;
 8001c2a:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d102      	bne.n	8001c38 <RFID_CLI_Run+0x28c>
 8001c32:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8001c36:	e000      	b.n	8001c3a <RFID_CLI_Run+0x28e>
 8001c38:	230f      	movs	r3, #15
 8001c3a:	f887 317c 	strb.w	r3, [r7, #380]	@ 0x17c
            uint8_t b_start = loc.block_full  ? 0 : loc.block;
 8001c3e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d102      	bne.n	8001c4c <RFID_CLI_Run+0x2a0>
 8001c46:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 8001c4a:	e000      	b.n	8001c4e <RFID_CLI_Run+0x2a2>
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
            uint8_t b_end   = loc.block_full  ? 3 : loc.block;
 8001c52:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d102      	bne.n	8001c60 <RFID_CLI_Run+0x2b4>
 8001c5a:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 8001c5e:	e000      	b.n	8001c62 <RFID_CLI_Run+0x2b6>
 8001c60:	2303      	movs	r3, #3
 8001c62:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

            uart_println(huart, "DUMP basliyor... (Kart sabit kalsin)");
 8001c66:	4932      	ldr	r1, [pc, #200]	@ (8001d30 <RFID_CLI_Run+0x384>)
 8001c68:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001c6c:	f7ff faf8 	bl	8001260 <uart_println>

            // DUMP'a temiz bala
            rc522_stop_crypto1(&cli->rc522);
 8001c70:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001c74:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	3304      	adds	r3, #4
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff f981 	bl	8000f84 <rc522_stop_crypto1>
            HAL_Delay(5);
 8001c82:	2005      	movs	r0, #5
 8001c84:	f000 fc08 	bl	8002498 <HAL_Delay>

            for (uint8_t s = s_start; s <= s_end; s++) {
 8001c88:	f897 317d 	ldrb.w	r3, [r7, #381]	@ 0x17d
 8001c8c:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
 8001c90:	e0d7      	b.n	8001e42 <RFID_CLI_Run+0x496>

                // Her sektr iin 1 kez AUTH (genelde trailer'a auth en stabil)
                uint8_t trailer_block = (uint8_t)(s * 4 + 3);
 8001c92:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	3303      	adds	r3, #3
 8001c9c:	f887 3179 	strb.w	r3, [r7, #377]	@ 0x179

                rc522_status_t ast = authA_retry_dump(&cli->rc522, trailer_block, keyA, &uid, 10);
 8001ca0:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001ca4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	1d18      	adds	r0, r3, #4
 8001cac:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001cb0:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8001cb4:	f897 1179 	ldrb.w	r1, [r7, #377]	@ 0x179
 8001cb8:	240a      	movs	r4, #10
 8001cba:	9400      	str	r4, [sp, #0]
 8001cbc:	f7ff fdf4 	bl	80018a8 <authA_retry_dump>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	f887 3178 	strb.w	r3, [r7, #376]	@ 0x178
                if (ast != RC522_OK) {
 8001cc6:	f897 3178 	ldrb.w	r3, [r7, #376]	@ 0x178
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d00f      	beq.n	8001cee <RFID_CLI_Run+0x342>
                    char msg[96];
                    snprintf(msg, sizeof(msg), "s[%u] AUTH FAIL", s);
 8001cce:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8001cd2:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001cd6:	4a17      	ldr	r2, [pc, #92]	@ (8001d34 <RFID_CLI_Run+0x388>)
 8001cd8:	2160      	movs	r1, #96	@ 0x60
 8001cda:	f004 f839 	bl	8005d50 <sniprintf>
                    uart_println(huart, msg);
 8001cde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001ce8:	f7ff faba 	bl	8001260 <uart_println>
                    continue;
 8001cec:	e0a4      	b.n	8001e38 <RFID_CLI_Run+0x48c>
                }

                for (uint8_t b = b_start; b <= b_end; b++) {
 8001cee:	f897 317b 	ldrb.w	r3, [r7, #379]	@ 0x17b
 8001cf2:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
 8001cf6:	e096      	b.n	8001e26 <RFID_CLI_Run+0x47a>
 8001cf8:	08006700 	.word	0x08006700
 8001cfc:	08006704 	.word	0x08006704
 8001d00:	08006740 	.word	0x08006740
 8001d04:	08006788 	.word	0x08006788
 8001d08:	080067ac 	.word	0x080067ac
 8001d0c:	08006a98 	.word	0x08006a98
 8001d10:	080067d8 	.word	0x080067d8
 8001d14:	080067ec 	.word	0x080067ec
 8001d18:	08006820 	.word	0x08006820
 8001d1c:	08006ab8 	.word	0x08006ab8
 8001d20:	0800683c 	.word	0x0800683c
 8001d24:	08006860 	.word	0x08006860
 8001d28:	08006890 	.word	0x08006890
 8001d2c:	080068b4 	.word	0x080068b4
 8001d30:	080068e0 	.word	0x080068e0
 8001d34:	08006908 	.word	0x08006908
                    uint8_t ab = (uint8_t)(s * 4 + b);
 8001d38:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8001d44:	4413      	add	r3, r2
 8001d46:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
                    uint8_t data[16];

                    rc522_status_t st = mifare_read_retry(&cli->rc522, ab, data, 3);
 8001d4a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001d4e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	1d18      	adds	r0, r3, #4
 8001d56:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8001d5a:	f897 1177 	ldrb.w	r1, [r7, #375]	@ 0x177
 8001d5e:	2303      	movs	r3, #3
 8001d60:	f7ff fdcb 	bl	80018fa <mifare_read_retry>
 8001d64:	4603      	mov	r3, r0
 8001d66:	f887 3176 	strb.w	r3, [r7, #374]	@ 0x176

                    char ascii[17];
                    for (int i = 0; i < 16; i++) {
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001d70:	e023      	b.n	8001dba <RFID_CLI_Run+0x40e>
                        ascii[i] = (data[i] >= 32 && data[i] <= 126) ? (char)data[i] : '.';
 8001d72:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8001d76:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001d7a:	4413      	add	r3, r2
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b1f      	cmp	r3, #31
 8001d80:	d90e      	bls.n	8001da0 <RFID_CLI_Run+0x3f4>
 8001d82:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8001d86:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001d8a:	4413      	add	r3, r2
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001d90:	d806      	bhi.n	8001da0 <RFID_CLI_Run+0x3f4>
 8001d92:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8001d96:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001d9a:	4413      	add	r3, r2
 8001d9c:	7819      	ldrb	r1, [r3, #0]
 8001d9e:	e000      	b.n	8001da2 <RFID_CLI_Run+0x3f6>
 8001da0:	212e      	movs	r1, #46	@ 0x2e
 8001da2:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8001da6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001daa:	4413      	add	r3, r2
 8001dac:	460a      	mov	r2, r1
 8001dae:	701a      	strb	r2, [r3, #0]
                    for (int i = 0; i < 16; i++) {
 8001db0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001db4:	3301      	adds	r3, #1
 8001db6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001dba:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001dbe:	2b0f      	cmp	r3, #15
 8001dc0:	ddd7      	ble.n	8001d72 <RFID_CLI_Run+0x3c6>
                    }
                    ascii[16] = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138

                    char line[220];
                    if (st == RC522_OK) {
 8001dc8:	f897 3176 	ldrb.w	r3, [r7, #374]	@ 0x176
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d10f      	bne.n	8001df0 <RFID_CLI_Run+0x444>
                        snprintf(line, sizeof(line), "s[%u]b[%u] = \"%s\"", s, b, ascii);
 8001dd0:	f897 118f 	ldrb.w	r1, [r7, #399]	@ 0x18f
 8001dd4:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8001dd8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001ddc:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8001de0:	9201      	str	r2, [sp, #4]
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	460b      	mov	r3, r1
 8001de6:	4ab4      	ldr	r2, [pc, #720]	@ (80020b8 <RFID_CLI_Run+0x70c>)
 8001de8:	21dc      	movs	r1, #220	@ 0xdc
 8001dea:	f003 ffb1 	bl	8005d50 <sniprintf>
 8001dee:	e00b      	b.n	8001e08 <RFID_CLI_Run+0x45c>
                    } else {
                        snprintf(line, sizeof(line), "s[%u]b[%u] = <READ_FAIL>", s, b);
 8001df0:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 8001df4:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8001df8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001dfc:	9300      	str	r3, [sp, #0]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	4aae      	ldr	r2, [pc, #696]	@ (80020bc <RFID_CLI_Run+0x710>)
 8001e02:	21dc      	movs	r1, #220	@ 0xdc
 8001e04:	f003 ffa4 	bl	8005d50 <sniprintf>
                    }
                    uart_println(huart, line);
 8001e08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001e12:	f7ff fa25 	bl	8001260 <uart_println>

                    HAL_Delay(2);
 8001e16:	2002      	movs	r0, #2
 8001e18:	f000 fb3e 	bl	8002498 <HAL_Delay>
                for (uint8_t b = b_start; b <= b_end; b++) {
 8001e1c:	f897 318e 	ldrb.w	r3, [r7, #398]	@ 0x18e
 8001e20:	3301      	adds	r3, #1
 8001e22:	f887 318e 	strb.w	r3, [r7, #398]	@ 0x18e
 8001e26:	f897 218e 	ldrb.w	r2, [r7, #398]	@ 0x18e
 8001e2a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d982      	bls.n	8001d38 <RFID_CLI_Run+0x38c>
                }

                HAL_Delay(5);
 8001e32:	2005      	movs	r0, #5
 8001e34:	f000 fb30 	bl	8002498 <HAL_Delay>
            for (uint8_t s = s_start; s <= s_end; s++) {
 8001e38:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
 8001e42:	f897 218f 	ldrb.w	r2, [r7, #399]	@ 0x18f
 8001e46:	f897 317c 	ldrb.w	r3, [r7, #380]	@ 0x17c
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	f67f af21 	bls.w	8001c92 <RFID_CLI_Run+0x2e6>
            }

            uart_println(huart, "DUMP bitti.");
 8001e50:	499b      	ldr	r1, [pc, #620]	@ (80020c0 <RFID_CLI_Run+0x714>)
 8001e52:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001e56:	f7ff fa03 	bl	8001260 <uart_println>

            // DUMP sonunda tek sefer dzgn kapat
            rc522_haltA(&cli->rc522);
 8001e5a:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001e5e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	3304      	adds	r3, #4
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff f9b4 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 8001e6c:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001e70:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	3304      	adds	r3, #4
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff f883 	bl	8000f84 <rc522_stop_crypto1>

            uart_println(huart, "Kart kaldrn...");
 8001e7e:	4991      	ldr	r1, [pc, #580]	@ (80020c4 <RFID_CLI_Run+0x718>)
 8001e80:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001e84:	f7ff f9ec 	bl	8001260 <uart_println>
            wait_card_removed(&cli->rc522);
 8001e88:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001e8c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	3304      	adds	r3, #4
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff fcf4 	bl	8001882 <wait_card_removed>
            continue;
 8001e9a:	e10b      	b.n	80020b4 <RFID_CLI_Run+0x708>
        }

        /* ---------------- Normal single block R/W ---------------- */
        if (op == 'W' && is_write_forbidden(loc.sector, loc.block)) {
 8001e9c:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8001ea0:	2b57      	cmp	r3, #87	@ 0x57
 8001ea2:	d12b      	bne.n	8001efc <RFID_CLI_Run+0x550>
 8001ea4:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8001ea8:	f897 214d 	ldrb.w	r2, [r7, #333]	@ 0x14d
 8001eac:	4611      	mov	r1, r2
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff fcb8 	bl	8001824 <is_write_forbidden>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d020      	beq.n	8001efc <RFID_CLI_Run+0x550>
            uart_println(huart, "Bu blok yazmaya kapali (s0:b0 veya trailer b3).");
 8001eba:	4983      	ldr	r1, [pc, #524]	@ (80020c8 <RFID_CLI_Run+0x71c>)
 8001ebc:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001ec0:	f7ff f9ce 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 8001ec4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001ec8:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	3304      	adds	r3, #4
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff f97f 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 8001ed6:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001eda:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff f84e 	bl	8000f84 <rc522_stop_crypto1>
            wait_card_removed(&cli->rc522);
 8001ee8:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001eec:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	3304      	adds	r3, #4
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fcc4 	bl	8001882 <wait_card_removed>
            continue;
 8001efa:	e0db      	b.n	80020b4 <RFID_CLI_Run+0x708>
        }

        uint8_t abs_block = (uint8_t)(loc.sector * 4 + loc.block);
 8001efc:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	f897 314d 	ldrb.w	r3, [r7, #333]	@ 0x14d
 8001f08:	4413      	add	r3, r2
 8001f0a:	f887 3175 	strb.w	r3, [r7, #373]	@ 0x175

        if (authA_retry_single(&cli->rc522, abs_block, keyA, &uid, 10) != RC522_OK) {
 8001f0e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f12:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	1d18      	adds	r0, r3, #4
 8001f1a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8001f1e:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8001f22:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8001f26:	240a      	movs	r4, #10
 8001f28:	9400      	str	r4, [sp, #0]
 8001f2a:	f7ff fd0f 	bl	800194c <authA_retry_single>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d020      	beq.n	8001f76 <RFID_CLI_Run+0x5ca>
            uart_println(huart, "AUTH FAIL. Kart kaldrp tekrar deneyin.");
 8001f34:	4965      	ldr	r1, [pc, #404]	@ (80020cc <RFID_CLI_Run+0x720>)
 8001f36:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001f3a:	f7ff f991 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 8001f3e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f42:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	3304      	adds	r3, #4
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f7ff f942 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 8001f50:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f54:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	3304      	adds	r3, #4
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff f811 	bl	8000f84 <rc522_stop_crypto1>
            wait_card_removed(&cli->rc522);
 8001f62:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f66:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fc87 	bl	8001882 <wait_card_removed>
            continue;
 8001f74:	e09e      	b.n	80020b4 <RFID_CLI_Run+0x708>
        }

        if (op == 'R') {
 8001f76:	f897 317e 	ldrb.w	r3, [r7, #382]	@ 0x17e
 8001f7a:	2b52      	cmp	r3, #82	@ 0x52
 8001f7c:	d126      	bne.n	8001fcc <RFID_CLI_Run+0x620>
            uint8_t data[16];
            rc522_status_t st = mifare_read_retry(&cli->rc522, abs_block, data, 3);
 8001f7e:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8001f82:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	1d18      	adds	r0, r3, #4
 8001f8a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001f8e:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8001f92:	2303      	movs	r3, #3
 8001f94:	f7ff fcb1 	bl	80018fa <mifare_read_retry>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	f887 3173 	strb.w	r3, [r7, #371]	@ 0x173
            if (st == RC522_OK) {
 8001f9e:	f897 3173 	ldrb.w	r3, [r7, #371]	@ 0x173
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d10c      	bne.n	8001fc0 <RFID_CLI_Run+0x614>
                uart_println(huart, "OK - Okundu:");
 8001fa6:	494a      	ldr	r1, [pc, #296]	@ (80020d0 <RFID_CLI_Run+0x724>)
 8001fa8:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001fac:	f7ff f958 	bl	8001260 <uart_println>
                dump_block(huart, data);
 8001fb0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001fba:	f7ff fb79 	bl	80016b0 <dump_block>
 8001fbe:	e059      	b.n	8002074 <RFID_CLI_Run+0x6c8>
            } else {
                uart_println(huart, "READ FAIL. Kart kaldrp tekrar okutun.");
 8001fc0:	4944      	ldr	r1, [pc, #272]	@ (80020d4 <RFID_CLI_Run+0x728>)
 8001fc2:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001fc6:	f7ff f94b 	bl	8001260 <uart_println>
 8001fca:	e053      	b.n	8002074 <RFID_CLI_Run+0x6c8>
            }
        } else {
            uart_println(huart, "Yazilacak ASCII (max 16 char): ");
 8001fcc:	4942      	ldr	r1, [pc, #264]	@ (80020d8 <RFID_CLI_Run+0x72c>)
 8001fce:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001fd2:	f7ff f945 	bl	8001260 <uart_println>
            char msg[64];
            uart_readline(huart, msg, sizeof(msg));
 8001fd6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fda:	2240      	movs	r2, #64	@ 0x40
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8001fe2:	f7ff f981 	bl	80012e8 <uart_readline>

            uint8_t block16[16];
            memset(block16, ' ', sizeof(block16));
 8001fe6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001fea:	2210      	movs	r2, #16
 8001fec:	2120      	movs	r1, #32
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f003 fee4 	bl	8005dbc <memset>
            size_t L = strlen(msg);
 8001ff4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7fe f921 	bl	8000240 <strlen>
 8001ffe:	f8c7 0184 	str.w	r0, [r7, #388]	@ 0x184
            if (L > 16) L = 16;
 8002002:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002006:	2b10      	cmp	r3, #16
 8002008:	d902      	bls.n	8002010 <RFID_CLI_Run+0x664>
 800200a:	2310      	movs	r3, #16
 800200c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
            memcpy(block16, msg, L);
 8002010:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8002014:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002018:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 800201c:	4618      	mov	r0, r3
 800201e:	f003 ff01 	bl	8005e24 <memcpy>

            rc522_status_t st = rc522_mifare_write(&cli->rc522, abs_block, block16);
 8002022:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002026:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	3304      	adds	r3, #4
 800202e:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8002032:	f897 1175 	ldrb.w	r1, [r7, #373]	@ 0x175
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff f825 	bl	8001086 <rc522_mifare_write>
 800203c:	4603      	mov	r3, r0
 800203e:	f887 3174 	strb.w	r3, [r7, #372]	@ 0x174
            if (st == RC522_OK) uart_println(huart, "OK - Yazma tamamlandi.");
 8002042:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 8002046:	2b00      	cmp	r3, #0
 8002048:	d105      	bne.n	8002056 <RFID_CLI_Run+0x6aa>
 800204a:	4924      	ldr	r1, [pc, #144]	@ (80020dc <RFID_CLI_Run+0x730>)
 800204c:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8002050:	f7ff f906 	bl	8001260 <uart_println>
 8002054:	e00e      	b.n	8002074 <RFID_CLI_Run+0x6c8>
            else if (st == RC522_NAK) uart_println(huart, "WRITE NAK (Access/Key sorunu olabilir).");
 8002056:	f897 3174 	ldrb.w	r3, [r7, #372]	@ 0x174
 800205a:	2b05      	cmp	r3, #5
 800205c:	d105      	bne.n	800206a <RFID_CLI_Run+0x6be>
 800205e:	4920      	ldr	r1, [pc, #128]	@ (80020e0 <RFID_CLI_Run+0x734>)
 8002060:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8002064:	f7ff f8fc 	bl	8001260 <uart_println>
 8002068:	e004      	b.n	8002074 <RFID_CLI_Run+0x6c8>
            else uart_println(huart, "WRITE FAIL. Kart kaldrp tekrar okutun.");
 800206a:	491e      	ldr	r1, [pc, #120]	@ (80020e4 <RFID_CLI_Run+0x738>)
 800206c:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 8002070:	f7ff f8f6 	bl	8001260 <uart_println>
        }

        rc522_haltA(&cli->rc522);
 8002074:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8002078:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	3304      	adds	r3, #4
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff f8a7 	bl	80011d4 <rc522_haltA>
        rc522_stop_crypto1(&cli->rc522);
 8002086:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800208a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	3304      	adds	r3, #4
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe ff76 	bl	8000f84 <rc522_stop_crypto1>

        uart_println(huart, "Kart kaldrn...");
 8002098:	490a      	ldr	r1, [pc, #40]	@ (80020c4 <RFID_CLI_Run+0x718>)
 800209a:	f8d7 0180 	ldr.w	r0, [r7, #384]	@ 0x180
 800209e:	f7ff f8df 	bl	8001260 <uart_println>
        wait_card_removed(&cli->rc522);
 80020a2:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80020a6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	3304      	adds	r3, #4
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff fbe7 	bl	8001882 <wait_card_removed>
    while (1) {
 80020b4:	e4b4      	b.n	8001a20 <RFID_CLI_Run+0x74>
 80020b6:	bf00      	nop
 80020b8:	08006918 	.word	0x08006918
 80020bc:	0800692c 	.word	0x0800692c
 80020c0:	08006948 	.word	0x08006948
 80020c4:	08006954 	.word	0x08006954
 80020c8:	0800696c 	.word	0x0800696c
 80020cc:	0800699c 	.word	0x0800699c
 80020d0:	080069cc 	.word	0x080069cc
 80020d4:	080069dc 	.word	0x080069dc
 80020d8:	08006a08 	.word	0x08006a08
 80020dc:	08006a28 	.word	0x08006a28
 80020e0:	08006a40 	.word	0x08006a40
 80020e4:	08006a68 	.word	0x08006a68

080020e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80020ee:	4b0f      	ldr	r3, [pc, #60]	@ (800212c <HAL_MspInit+0x44>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	4a0e      	ldr	r2, [pc, #56]	@ (800212c <HAL_MspInit+0x44>)
 80020f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020fa:	4b0c      	ldr	r3, [pc, #48]	@ (800212c <HAL_MspInit+0x44>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002102:	607b      	str	r3, [r7, #4]
 8002104:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002106:	4b09      	ldr	r3, [pc, #36]	@ (800212c <HAL_MspInit+0x44>)
 8002108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210a:	4a08      	ldr	r2, [pc, #32]	@ (800212c <HAL_MspInit+0x44>)
 800210c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002110:	6453      	str	r3, [r2, #68]	@ 0x44
 8002112:	4b06      	ldr	r3, [pc, #24]	@ (800212c <HAL_MspInit+0x44>)
 8002114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002116:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800211a:	603b      	str	r3, [r7, #0]
 800211c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800211e:	bf00      	nop
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800

08002130 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	@ 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	f107 0314 	add.w	r3, r7, #20
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a17      	ldr	r2, [pc, #92]	@ (80021ac <HAL_SPI_MspInit+0x7c>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d127      	bne.n	80021a2 <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002152:	4b17      	ldr	r3, [pc, #92]	@ (80021b0 <HAL_SPI_MspInit+0x80>)
 8002154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002156:	4a16      	ldr	r2, [pc, #88]	@ (80021b0 <HAL_SPI_MspInit+0x80>)
 8002158:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800215c:	6453      	str	r3, [r2, #68]	@ 0x44
 800215e:	4b14      	ldr	r3, [pc, #80]	@ (80021b0 <HAL_SPI_MspInit+0x80>)
 8002160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002162:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216a:	4b11      	ldr	r3, [pc, #68]	@ (80021b0 <HAL_SPI_MspInit+0x80>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	4a10      	ldr	r2, [pc, #64]	@ (80021b0 <HAL_SPI_MspInit+0x80>)
 8002170:	f043 0301 	orr.w	r3, r3, #1
 8002174:	6313      	str	r3, [r2, #48]	@ 0x30
 8002176:	4b0e      	ldr	r3, [pc, #56]	@ (80021b0 <HAL_SPI_MspInit+0x80>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002182:	23e0      	movs	r3, #224	@ 0xe0
 8002184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002186:	2302      	movs	r3, #2
 8002188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218e:	2303      	movs	r3, #3
 8002190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002192:	2305      	movs	r3, #5
 8002194:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4619      	mov	r1, r3
 800219c:	4805      	ldr	r0, [pc, #20]	@ (80021b4 <HAL_SPI_MspInit+0x84>)
 800219e:	f000 fb43 	bl	8002828 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80021a2:	bf00      	nop
 80021a4:	3728      	adds	r7, #40	@ 0x28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40013000 	.word	0x40013000
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40020000 	.word	0x40020000

080021b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b0ae      	sub	sp, #184	@ 0xb8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	605a      	str	r2, [r3, #4]
 80021ca:	609a      	str	r2, [r3, #8]
 80021cc:	60da      	str	r2, [r3, #12]
 80021ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021d0:	f107 0314 	add.w	r3, r7, #20
 80021d4:	2290      	movs	r2, #144	@ 0x90
 80021d6:	2100      	movs	r1, #0
 80021d8:	4618      	mov	r0, r3
 80021da:	f003 fdef 	bl	8005dbc <memset>
  if(huart->Instance==USART3)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a26      	ldr	r2, [pc, #152]	@ (800227c <HAL_UART_MspInit+0xc4>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d144      	bne.n	8002272 <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80021e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021ec:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80021ee:	2300      	movs	r3, #0
 80021f0:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	4618      	mov	r0, r3
 80021f8:	f001 f9ae 	bl	8003558 <HAL_RCCEx_PeriphCLKConfig>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002202:	f7fe fb4d 	bl	80008a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002206:	4b1e      	ldr	r3, [pc, #120]	@ (8002280 <HAL_UART_MspInit+0xc8>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	4a1d      	ldr	r2, [pc, #116]	@ (8002280 <HAL_UART_MspInit+0xc8>)
 800220c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002210:	6413      	str	r3, [r2, #64]	@ 0x40
 8002212:	4b1b      	ldr	r3, [pc, #108]	@ (8002280 <HAL_UART_MspInit+0xc8>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800221a:	613b      	str	r3, [r7, #16]
 800221c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800221e:	4b18      	ldr	r3, [pc, #96]	@ (8002280 <HAL_UART_MspInit+0xc8>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	4a17      	ldr	r2, [pc, #92]	@ (8002280 <HAL_UART_MspInit+0xc8>)
 8002224:	f043 0308 	orr.w	r3, r3, #8
 8002228:	6313      	str	r3, [r2, #48]	@ 0x30
 800222a:	4b15      	ldr	r3, [pc, #84]	@ (8002280 <HAL_UART_MspInit+0xc8>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002236:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800223a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223e:	2302      	movs	r3, #2
 8002240:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002250:	2307      	movs	r3, #7
 8002252:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002256:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800225a:	4619      	mov	r1, r3
 800225c:	4809      	ldr	r0, [pc, #36]	@ (8002284 <HAL_UART_MspInit+0xcc>)
 800225e:	f000 fae3 	bl	8002828 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	2100      	movs	r1, #0
 8002266:	2027      	movs	r0, #39	@ 0x27
 8002268:	f000 fa15 	bl	8002696 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800226c:	2027      	movs	r0, #39	@ 0x27
 800226e:	f000 fa2e 	bl	80026ce <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8002272:	bf00      	nop
 8002274:	37b8      	adds	r7, #184	@ 0xb8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40004800 	.word	0x40004800
 8002280:	40023800 	.word	0x40023800
 8002284:	40020c00 	.word	0x40020c00

08002288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <NMI_Handler+0x4>

08002290 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <HardFault_Handler+0x4>

08002298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800229c:	bf00      	nop
 800229e:	e7fd      	b.n	800229c <MemManage_Handler+0x4>

080022a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <BusFault_Handler+0x4>

080022a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022ac:	bf00      	nop
 80022ae:	e7fd      	b.n	80022ac <UsageFault_Handler+0x4>

080022b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022be:	b480      	push	{r7}
 80022c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022de:	f000 f8bb 	bl	8002458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022ec:	4802      	ldr	r0, [pc, #8]	@ (80022f8 <USART3_IRQHandler+0x10>)
 80022ee:	f002 fcc3 	bl	8004c78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200000dc 	.word	0x200000dc

080022fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002304:	4a14      	ldr	r2, [pc, #80]	@ (8002358 <_sbrk+0x5c>)
 8002306:	4b15      	ldr	r3, [pc, #84]	@ (800235c <_sbrk+0x60>)
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002310:	4b13      	ldr	r3, [pc, #76]	@ (8002360 <_sbrk+0x64>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d102      	bne.n	800231e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002318:	4b11      	ldr	r3, [pc, #68]	@ (8002360 <_sbrk+0x64>)
 800231a:	4a12      	ldr	r2, [pc, #72]	@ (8002364 <_sbrk+0x68>)
 800231c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800231e:	4b10      	ldr	r3, [pc, #64]	@ (8002360 <_sbrk+0x64>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4413      	add	r3, r2
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	429a      	cmp	r2, r3
 800232a:	d207      	bcs.n	800233c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800232c:	f003 fd4e 	bl	8005dcc <__errno>
 8002330:	4603      	mov	r3, r0
 8002332:	220c      	movs	r2, #12
 8002334:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002336:	f04f 33ff 	mov.w	r3, #4294967295
 800233a:	e009      	b.n	8002350 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <_sbrk+0x64>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002342:	4b07      	ldr	r3, [pc, #28]	@ (8002360 <_sbrk+0x64>)
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4413      	add	r3, r2
 800234a:	4a05      	ldr	r2, [pc, #20]	@ (8002360 <_sbrk+0x64>)
 800234c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800234e:	68fb      	ldr	r3, [r7, #12]
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	20080000 	.word	0x20080000
 800235c:	00000400 	.word	0x00000400
 8002360:	20000168 	.word	0x20000168
 8002364:	200002b8 	.word	0x200002b8

08002368 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800236c:	4b06      	ldr	r3, [pc, #24]	@ (8002388 <SystemInit+0x20>)
 800236e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002372:	4a05      	ldr	r2, [pc, #20]	@ (8002388 <SystemInit+0x20>)
 8002374:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002378:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	e000ed00 	.word	0xe000ed00

0800238c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800238c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023c4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002390:	f7ff ffea 	bl	8002368 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002394:	480c      	ldr	r0, [pc, #48]	@ (80023c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002396:	490d      	ldr	r1, [pc, #52]	@ (80023cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002398:	4a0d      	ldr	r2, [pc, #52]	@ (80023d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800239a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800239c:	e002      	b.n	80023a4 <LoopCopyDataInit>

0800239e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800239e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023a2:	3304      	adds	r3, #4

080023a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a8:	d3f9      	bcc.n	800239e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023aa:	4a0a      	ldr	r2, [pc, #40]	@ (80023d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023ac:	4c0a      	ldr	r4, [pc, #40]	@ (80023d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b0:	e001      	b.n	80023b6 <LoopFillZerobss>

080023b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b4:	3204      	adds	r2, #4

080023b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b8:	d3fb      	bcc.n	80023b2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80023ba:	f003 fd0d 	bl	8005dd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023be:	f7fe f92d 	bl	800061c <main>
  bx  lr    
 80023c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023c4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80023c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023cc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80023d0:	08006bfc 	.word	0x08006bfc
  ldr r2, =_sbss
 80023d4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80023d8:	200002b8 	.word	0x200002b8

080023dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023dc:	e7fe      	b.n	80023dc <ADC_IRQHandler>

080023de <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023e2:	2003      	movs	r0, #3
 80023e4:	f000 f94c 	bl	8002680 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023e8:	2000      	movs	r0, #0
 80023ea:	f000 f805 	bl	80023f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023ee:	f7ff fe7b 	bl	80020e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002400:	4b12      	ldr	r3, [pc, #72]	@ (800244c <HAL_InitTick+0x54>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	4b12      	ldr	r3, [pc, #72]	@ (8002450 <HAL_InitTick+0x58>)
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	4619      	mov	r1, r3
 800240a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800240e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002412:	fbb2 f3f3 	udiv	r3, r2, r3
 8002416:	4618      	mov	r0, r3
 8002418:	f000 f967 	bl	80026ea <HAL_SYSTICK_Config>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e00e      	b.n	8002444 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b0f      	cmp	r3, #15
 800242a:	d80a      	bhi.n	8002442 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800242c:	2200      	movs	r2, #0
 800242e:	6879      	ldr	r1, [r7, #4]
 8002430:	f04f 30ff 	mov.w	r0, #4294967295
 8002434:	f000 f92f 	bl	8002696 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002438:	4a06      	ldr	r2, [pc, #24]	@ (8002454 <HAL_InitTick+0x5c>)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800243e:	2300      	movs	r3, #0
 8002440:	e000      	b.n	8002444 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
}
 8002444:	4618      	mov	r0, r3
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	20000000 	.word	0x20000000
 8002450:	20000008 	.word	0x20000008
 8002454:	20000004 	.word	0x20000004

08002458 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800245c:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <HAL_IncTick+0x20>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	461a      	mov	r2, r3
 8002462:	4b06      	ldr	r3, [pc, #24]	@ (800247c <HAL_IncTick+0x24>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4413      	add	r3, r2
 8002468:	4a04      	ldr	r2, [pc, #16]	@ (800247c <HAL_IncTick+0x24>)
 800246a:	6013      	str	r3, [r2, #0]
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	20000008 	.word	0x20000008
 800247c:	2000016c 	.word	0x2000016c

08002480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  return uwTick;
 8002484:	4b03      	ldr	r3, [pc, #12]	@ (8002494 <HAL_GetTick+0x14>)
 8002486:	681b      	ldr	r3, [r3, #0]
}
 8002488:	4618      	mov	r0, r3
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	2000016c 	.word	0x2000016c

08002498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a0:	f7ff ffee 	bl	8002480 <HAL_GetTick>
 80024a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b0:	d005      	beq.n	80024be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024b2:	4b0a      	ldr	r3, [pc, #40]	@ (80024dc <HAL_Delay+0x44>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4413      	add	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024be:	bf00      	nop
 80024c0:	f7ff ffde 	bl	8002480 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d8f7      	bhi.n	80024c0 <HAL_Delay+0x28>
  {
  }
}
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20000008 	.word	0x20000008

080024e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002520 <__NVIC_SetPriorityGrouping+0x40>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024fc:	4013      	ands	r3, r2
 80024fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002508:	4b06      	ldr	r3, [pc, #24]	@ (8002524 <__NVIC_SetPriorityGrouping+0x44>)
 800250a:	4313      	orrs	r3, r2
 800250c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800250e:	4a04      	ldr	r2, [pc, #16]	@ (8002520 <__NVIC_SetPriorityGrouping+0x40>)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	60d3      	str	r3, [r2, #12]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000ed00 	.word	0xe000ed00
 8002524:	05fa0000 	.word	0x05fa0000

08002528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800252c:	4b04      	ldr	r3, [pc, #16]	@ (8002540 <__NVIC_GetPriorityGrouping+0x18>)
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	0a1b      	lsrs	r3, r3, #8
 8002532:	f003 0307 	and.w	r3, r3, #7
}
 8002536:	4618      	mov	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000ed00 	.word	0xe000ed00

08002544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002552:	2b00      	cmp	r3, #0
 8002554:	db0b      	blt.n	800256e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	f003 021f 	and.w	r2, r3, #31
 800255c:	4907      	ldr	r1, [pc, #28]	@ (800257c <__NVIC_EnableIRQ+0x38>)
 800255e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002562:	095b      	lsrs	r3, r3, #5
 8002564:	2001      	movs	r0, #1
 8002566:	fa00 f202 	lsl.w	r2, r0, r2
 800256a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800256e:	bf00      	nop
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	e000e100 	.word	0xe000e100

08002580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	6039      	str	r1, [r7, #0]
 800258a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800258c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002590:	2b00      	cmp	r3, #0
 8002592:	db0a      	blt.n	80025aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	b2da      	uxtb	r2, r3
 8002598:	490c      	ldr	r1, [pc, #48]	@ (80025cc <__NVIC_SetPriority+0x4c>)
 800259a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259e:	0112      	lsls	r2, r2, #4
 80025a0:	b2d2      	uxtb	r2, r2
 80025a2:	440b      	add	r3, r1
 80025a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a8:	e00a      	b.n	80025c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	4908      	ldr	r1, [pc, #32]	@ (80025d0 <__NVIC_SetPriority+0x50>)
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	f003 030f 	and.w	r3, r3, #15
 80025b6:	3b04      	subs	r3, #4
 80025b8:	0112      	lsls	r2, r2, #4
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	440b      	add	r3, r1
 80025be:	761a      	strb	r2, [r3, #24]
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	e000e100 	.word	0xe000e100
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b089      	sub	sp, #36	@ 0x24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	f1c3 0307 	rsb	r3, r3, #7
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	bf28      	it	cs
 80025f2:	2304      	movcs	r3, #4
 80025f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	3304      	adds	r3, #4
 80025fa:	2b06      	cmp	r3, #6
 80025fc:	d902      	bls.n	8002604 <NVIC_EncodePriority+0x30>
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3b03      	subs	r3, #3
 8002602:	e000      	b.n	8002606 <NVIC_EncodePriority+0x32>
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002608:	f04f 32ff 	mov.w	r2, #4294967295
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	43da      	mvns	r2, r3
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	401a      	ands	r2, r3
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800261c:	f04f 31ff 	mov.w	r1, #4294967295
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	43d9      	mvns	r1, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800262c:	4313      	orrs	r3, r2
         );
}
 800262e:	4618      	mov	r0, r3
 8002630:	3724      	adds	r7, #36	@ 0x24
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
	...

0800263c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	3b01      	subs	r3, #1
 8002648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800264c:	d301      	bcc.n	8002652 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800264e:	2301      	movs	r3, #1
 8002650:	e00f      	b.n	8002672 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002652:	4a0a      	ldr	r2, [pc, #40]	@ (800267c <SysTick_Config+0x40>)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	3b01      	subs	r3, #1
 8002658:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800265a:	210f      	movs	r1, #15
 800265c:	f04f 30ff 	mov.w	r0, #4294967295
 8002660:	f7ff ff8e 	bl	8002580 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002664:	4b05      	ldr	r3, [pc, #20]	@ (800267c <SysTick_Config+0x40>)
 8002666:	2200      	movs	r2, #0
 8002668:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800266a:	4b04      	ldr	r3, [pc, #16]	@ (800267c <SysTick_Config+0x40>)
 800266c:	2207      	movs	r2, #7
 800266e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	e000e010 	.word	0xe000e010

08002680 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f7ff ff29 	bl	80024e0 <__NVIC_SetPriorityGrouping>
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002696:	b580      	push	{r7, lr}
 8002698:	b086      	sub	sp, #24
 800269a:	af00      	add	r7, sp, #0
 800269c:	4603      	mov	r3, r0
 800269e:	60b9      	str	r1, [r7, #8]
 80026a0:	607a      	str	r2, [r7, #4]
 80026a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a8:	f7ff ff3e 	bl	8002528 <__NVIC_GetPriorityGrouping>
 80026ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	68b9      	ldr	r1, [r7, #8]
 80026b2:	6978      	ldr	r0, [r7, #20]
 80026b4:	f7ff ff8e 	bl	80025d4 <NVIC_EncodePriority>
 80026b8:	4602      	mov	r2, r0
 80026ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026be:	4611      	mov	r1, r2
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff5d 	bl	8002580 <__NVIC_SetPriority>
}
 80026c6:	bf00      	nop
 80026c8:	3718      	adds	r7, #24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	4603      	mov	r3, r0
 80026d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff ff31 	bl	8002544 <__NVIC_EnableIRQ>
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}

080026ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7ff ffa2 	bl	800263c <SysTick_Config>
 80026f8:	4603      	mov	r3, r0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800270e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002710:	f7ff feb6 	bl	8002480 <HAL_GetTick>
 8002714:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d008      	beq.n	8002734 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2280      	movs	r2, #128	@ 0x80
 8002726:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e052      	b.n	80027da <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 0216 	bic.w	r2, r2, #22
 8002742:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695a      	ldr	r2, [r3, #20]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002752:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	2b00      	cmp	r3, #0
 800275a:	d103      	bne.n	8002764 <HAL_DMA_Abort+0x62>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002760:	2b00      	cmp	r3, #0
 8002762:	d007      	beq.n	8002774 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0208 	bic.w	r2, r2, #8
 8002772:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f022 0201 	bic.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002784:	e013      	b.n	80027ae <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002786:	f7ff fe7b 	bl	8002480 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b05      	cmp	r3, #5
 8002792:	d90c      	bls.n	80027ae <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2220      	movs	r2, #32
 8002798:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2203      	movs	r2, #3
 800279e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e015      	b.n	80027da <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1e4      	bne.n	8002786 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c0:	223f      	movs	r2, #63	@ 0x3f
 80027c2:	409a      	lsls	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027e2:	b480      	push	{r7}
 80027e4:	b083      	sub	sp, #12
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d004      	beq.n	8002800 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2280      	movs	r2, #128	@ 0x80
 80027fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e00c      	b.n	800281a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2205      	movs	r2, #5
 8002804:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002828:	b480      	push	{r7}
 800282a:	b089      	sub	sp, #36	@ 0x24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002832:	2300      	movs	r3, #0
 8002834:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800283e:	2300      	movs	r3, #0
 8002840:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
 8002846:	e175      	b.n	8002b34 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002848:	2201      	movs	r2, #1
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	fa02 f303 	lsl.w	r3, r2, r3
 8002850:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	4013      	ands	r3, r2
 800285a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	429a      	cmp	r2, r3
 8002862:	f040 8164 	bne.w	8002b2e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	2b01      	cmp	r3, #1
 8002870:	d005      	beq.n	800287e <HAL_GPIO_Init+0x56>
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d130      	bne.n	80028e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	2203      	movs	r2, #3
 800288a:	fa02 f303 	lsl.w	r3, r2, r3
 800288e:	43db      	mvns	r3, r3
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	4013      	ands	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	68da      	ldr	r2, [r3, #12]
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028b4:	2201      	movs	r2, #1
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	091b      	lsrs	r3, r3, #4
 80028ca:	f003 0201 	and.w	r2, r3, #1
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f003 0303 	and.w	r3, r3, #3
 80028e8:	2b03      	cmp	r3, #3
 80028ea:	d017      	beq.n	800291c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	2203      	movs	r2, #3
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	43db      	mvns	r3, r3
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4313      	orrs	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f003 0303 	and.w	r3, r3, #3
 8002924:	2b02      	cmp	r3, #2
 8002926:	d123      	bne.n	8002970 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	08da      	lsrs	r2, r3, #3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	3208      	adds	r2, #8
 8002930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f003 0307 	and.w	r3, r3, #7
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	220f      	movs	r2, #15
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	691a      	ldr	r2, [r3, #16]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4313      	orrs	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	08da      	lsrs	r2, r3, #3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	3208      	adds	r2, #8
 800296a:	69b9      	ldr	r1, [r7, #24]
 800296c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	2203      	movs	r2, #3
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	43db      	mvns	r3, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4013      	ands	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f003 0203 	and.w	r2, r3, #3
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 80be 	beq.w	8002b2e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029b2:	4b66      	ldr	r3, [pc, #408]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b6:	4a65      	ldr	r2, [pc, #404]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029be:	4b63      	ldr	r3, [pc, #396]	@ (8002b4c <HAL_GPIO_Init+0x324>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80029ca:	4a61      	ldr	r2, [pc, #388]	@ (8002b50 <HAL_GPIO_Init+0x328>)
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	089b      	lsrs	r3, r3, #2
 80029d0:	3302      	adds	r3, #2
 80029d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	220f      	movs	r2, #15
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a58      	ldr	r2, [pc, #352]	@ (8002b54 <HAL_GPIO_Init+0x32c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d037      	beq.n	8002a66 <HAL_GPIO_Init+0x23e>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a57      	ldr	r2, [pc, #348]	@ (8002b58 <HAL_GPIO_Init+0x330>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d031      	beq.n	8002a62 <HAL_GPIO_Init+0x23a>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a56      	ldr	r2, [pc, #344]	@ (8002b5c <HAL_GPIO_Init+0x334>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d02b      	beq.n	8002a5e <HAL_GPIO_Init+0x236>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a55      	ldr	r2, [pc, #340]	@ (8002b60 <HAL_GPIO_Init+0x338>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d025      	beq.n	8002a5a <HAL_GPIO_Init+0x232>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a54      	ldr	r2, [pc, #336]	@ (8002b64 <HAL_GPIO_Init+0x33c>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d01f      	beq.n	8002a56 <HAL_GPIO_Init+0x22e>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a53      	ldr	r2, [pc, #332]	@ (8002b68 <HAL_GPIO_Init+0x340>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d019      	beq.n	8002a52 <HAL_GPIO_Init+0x22a>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a52      	ldr	r2, [pc, #328]	@ (8002b6c <HAL_GPIO_Init+0x344>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d013      	beq.n	8002a4e <HAL_GPIO_Init+0x226>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a51      	ldr	r2, [pc, #324]	@ (8002b70 <HAL_GPIO_Init+0x348>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d00d      	beq.n	8002a4a <HAL_GPIO_Init+0x222>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a50      	ldr	r2, [pc, #320]	@ (8002b74 <HAL_GPIO_Init+0x34c>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d007      	beq.n	8002a46 <HAL_GPIO_Init+0x21e>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a4f      	ldr	r2, [pc, #316]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d101      	bne.n	8002a42 <HAL_GPIO_Init+0x21a>
 8002a3e:	2309      	movs	r3, #9
 8002a40:	e012      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a42:	230a      	movs	r3, #10
 8002a44:	e010      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a46:	2308      	movs	r3, #8
 8002a48:	e00e      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a4a:	2307      	movs	r3, #7
 8002a4c:	e00c      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a4e:	2306      	movs	r3, #6
 8002a50:	e00a      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a52:	2305      	movs	r3, #5
 8002a54:	e008      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a56:	2304      	movs	r3, #4
 8002a58:	e006      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	e004      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e002      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <HAL_GPIO_Init+0x240>
 8002a66:	2300      	movs	r3, #0
 8002a68:	69fa      	ldr	r2, [r7, #28]
 8002a6a:	f002 0203 	and.w	r2, r2, #3
 8002a6e:	0092      	lsls	r2, r2, #2
 8002a70:	4093      	lsls	r3, r2
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002a78:	4935      	ldr	r1, [pc, #212]	@ (8002b50 <HAL_GPIO_Init+0x328>)
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	089b      	lsrs	r3, r3, #2
 8002a7e:	3302      	adds	r3, #2
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a86:	4b3d      	ldr	r3, [pc, #244]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	43db      	mvns	r3, r3
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	4013      	ands	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aaa:	4a34      	ldr	r2, [pc, #208]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ab0:	4b32      	ldr	r3, [pc, #200]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4013      	ands	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ad4:	4a29      	ldr	r2, [pc, #164]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ada:	4b28      	ldr	r3, [pc, #160]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002afe:	4a1f      	ldr	r2, [pc, #124]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b04:	4b1d      	ldr	r3, [pc, #116]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	4013      	ands	r3, r2
 8002b12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d003      	beq.n	8002b28 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b28:	4a14      	ldr	r2, [pc, #80]	@ (8002b7c <HAL_GPIO_Init+0x354>)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	3301      	adds	r3, #1
 8002b32:	61fb      	str	r3, [r7, #28]
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	2b0f      	cmp	r3, #15
 8002b38:	f67f ae86 	bls.w	8002848 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002b3c:	bf00      	nop
 8002b3e:	bf00      	nop
 8002b40:	3724      	adds	r7, #36	@ 0x24
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40013800 	.word	0x40013800
 8002b54:	40020000 	.word	0x40020000
 8002b58:	40020400 	.word	0x40020400
 8002b5c:	40020800 	.word	0x40020800
 8002b60:	40020c00 	.word	0x40020c00
 8002b64:	40021000 	.word	0x40021000
 8002b68:	40021400 	.word	0x40021400
 8002b6c:	40021800 	.word	0x40021800
 8002b70:	40021c00 	.word	0x40021c00
 8002b74:	40022000 	.word	0x40022000
 8002b78:	40022400 	.word	0x40022400
 8002b7c:	40013c00 	.word	0x40013c00

08002b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	807b      	strh	r3, [r7, #2]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b90:	787b      	ldrb	r3, [r7, #1]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b96:	887a      	ldrh	r2, [r7, #2]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002b9c:	e003      	b.n	8002ba6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002b9e:	887b      	ldrh	r3, [r7, #2]
 8002ba0:	041a      	lsls	r2, r3, #16
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	619a      	str	r2, [r3, #24]
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
	...

08002bb4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e29b      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	f000 8087 	beq.w	8002ce6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bd8:	4b96      	ldr	r3, [pc, #600]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 030c 	and.w	r3, r3, #12
 8002be0:	2b04      	cmp	r3, #4
 8002be2:	d00c      	beq.n	8002bfe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002be4:	4b93      	ldr	r3, [pc, #588]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d112      	bne.n	8002c16 <HAL_RCC_OscConfig+0x62>
 8002bf0:	4b90      	ldr	r3, [pc, #576]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bf8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bfc:	d10b      	bne.n	8002c16 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bfe:	4b8d      	ldr	r3, [pc, #564]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d06c      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x130>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d168      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e275      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c1e:	d106      	bne.n	8002c2e <HAL_RCC_OscConfig+0x7a>
 8002c20:	4b84      	ldr	r3, [pc, #528]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a83      	ldr	r2, [pc, #524]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c2a:	6013      	str	r3, [r2, #0]
 8002c2c:	e02e      	b.n	8002c8c <HAL_RCC_OscConfig+0xd8>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10c      	bne.n	8002c50 <HAL_RCC_OscConfig+0x9c>
 8002c36:	4b7f      	ldr	r3, [pc, #508]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a7e      	ldr	r2, [pc, #504]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	4b7c      	ldr	r3, [pc, #496]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a7b      	ldr	r2, [pc, #492]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c4c:	6013      	str	r3, [r2, #0]
 8002c4e:	e01d      	b.n	8002c8c <HAL_RCC_OscConfig+0xd8>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c58:	d10c      	bne.n	8002c74 <HAL_RCC_OscConfig+0xc0>
 8002c5a:	4b76      	ldr	r3, [pc, #472]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a75      	ldr	r2, [pc, #468]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c64:	6013      	str	r3, [r2, #0]
 8002c66:	4b73      	ldr	r3, [pc, #460]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a72      	ldr	r2, [pc, #456]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c70:	6013      	str	r3, [r2, #0]
 8002c72:	e00b      	b.n	8002c8c <HAL_RCC_OscConfig+0xd8>
 8002c74:	4b6f      	ldr	r3, [pc, #444]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a6e      	ldr	r2, [pc, #440]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	4b6c      	ldr	r3, [pc, #432]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a6b      	ldr	r2, [pc, #428]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002c86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d013      	beq.n	8002cbc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c94:	f7ff fbf4 	bl	8002480 <HAL_GetTick>
 8002c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c9a:	e008      	b.n	8002cae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c9c:	f7ff fbf0 	bl	8002480 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	2b64      	cmp	r3, #100	@ 0x64
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e229      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cae:	4b61      	ldr	r3, [pc, #388]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d0f0      	beq.n	8002c9c <HAL_RCC_OscConfig+0xe8>
 8002cba:	e014      	b.n	8002ce6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbc:	f7ff fbe0 	bl	8002480 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cc4:	f7ff fbdc 	bl	8002480 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b64      	cmp	r3, #100	@ 0x64
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e215      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cd6:	4b57      	ldr	r3, [pc, #348]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f0      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x110>
 8002ce2:	e000      	b.n	8002ce6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d069      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cf2:	4b50      	ldr	r3, [pc, #320]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 030c 	and.w	r3, r3, #12
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00b      	beq.n	8002d16 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cfe:	4b4d      	ldr	r3, [pc, #308]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	2b08      	cmp	r3, #8
 8002d08:	d11c      	bne.n	8002d44 <HAL_RCC_OscConfig+0x190>
 8002d0a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d116      	bne.n	8002d44 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d16:	4b47      	ldr	r3, [pc, #284]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d005      	beq.n	8002d2e <HAL_RCC_OscConfig+0x17a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d001      	beq.n	8002d2e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e1e9      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d2e:	4b41      	ldr	r3, [pc, #260]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	493d      	ldr	r1, [pc, #244]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d42:	e040      	b.n	8002dc6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d023      	beq.n	8002d94 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d4c:	4b39      	ldr	r3, [pc, #228]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a38      	ldr	r2, [pc, #224]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d58:	f7ff fb92 	bl	8002480 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d60:	f7ff fb8e 	bl	8002480 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e1c7      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d72:	4b30      	ldr	r3, [pc, #192]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d7e:	4b2d      	ldr	r3, [pc, #180]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	4929      	ldr	r1, [pc, #164]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	600b      	str	r3, [r1, #0]
 8002d92:	e018      	b.n	8002dc6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d94:	4b27      	ldr	r3, [pc, #156]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a26      	ldr	r2, [pc, #152]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002d9a:	f023 0301 	bic.w	r3, r3, #1
 8002d9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da0:	f7ff fb6e 	bl	8002480 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002da8:	f7ff fb6a 	bl	8002480 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e1a3      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dba:	4b1e      	ldr	r3, [pc, #120]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d038      	beq.n	8002e44 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d019      	beq.n	8002e0e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dda:	4b16      	ldr	r3, [pc, #88]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dde:	4a15      	ldr	r2, [pc, #84]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002de0:	f043 0301 	orr.w	r3, r3, #1
 8002de4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de6:	f7ff fb4b 	bl	8002480 <HAL_GetTick>
 8002dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dec:	e008      	b.n	8002e00 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dee:	f7ff fb47 	bl	8002480 <HAL_GetTick>
 8002df2:	4602      	mov	r2, r0
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d901      	bls.n	8002e00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e180      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e00:	4b0c      	ldr	r3, [pc, #48]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002e02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d0f0      	beq.n	8002dee <HAL_RCC_OscConfig+0x23a>
 8002e0c:	e01a      	b.n	8002e44 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e0e:	4b09      	ldr	r3, [pc, #36]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002e10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e12:	4a08      	ldr	r2, [pc, #32]	@ (8002e34 <HAL_RCC_OscConfig+0x280>)
 8002e14:	f023 0301 	bic.w	r3, r3, #1
 8002e18:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e1a:	f7ff fb31 	bl	8002480 <HAL_GetTick>
 8002e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e20:	e00a      	b.n	8002e38 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e22:	f7ff fb2d 	bl	8002480 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d903      	bls.n	8002e38 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e166      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
 8002e34:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e38:	4b92      	ldr	r3, [pc, #584]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002e3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e3c:	f003 0302 	and.w	r3, r3, #2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1ee      	bne.n	8002e22 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0304 	and.w	r3, r3, #4
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 80a4 	beq.w	8002f9a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e52:	4b8c      	ldr	r3, [pc, #560]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d10d      	bne.n	8002e7a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e5e:	4b89      	ldr	r3, [pc, #548]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	4a88      	ldr	r2, [pc, #544]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002e64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e6a:	4b86      	ldr	r3, [pc, #536]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e72:	60bb      	str	r3, [r7, #8]
 8002e74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e76:	2301      	movs	r3, #1
 8002e78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e7a:	4b83      	ldr	r3, [pc, #524]	@ (8003088 <HAL_RCC_OscConfig+0x4d4>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d118      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002e86:	4b80      	ldr	r3, [pc, #512]	@ (8003088 <HAL_RCC_OscConfig+0x4d4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a7f      	ldr	r2, [pc, #508]	@ (8003088 <HAL_RCC_OscConfig+0x4d4>)
 8002e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e92:	f7ff faf5 	bl	8002480 <HAL_GetTick>
 8002e96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e9a:	f7ff faf1 	bl	8002480 <HAL_GetTick>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b64      	cmp	r3, #100	@ 0x64
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e12a      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eac:	4b76      	ldr	r3, [pc, #472]	@ (8003088 <HAL_RCC_OscConfig+0x4d4>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d0f0      	beq.n	8002e9a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d106      	bne.n	8002ece <HAL_RCC_OscConfig+0x31a>
 8002ec0:	4b70      	ldr	r3, [pc, #448]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002ec2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ec4:	4a6f      	ldr	r2, [pc, #444]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002ec6:	f043 0301 	orr.w	r3, r3, #1
 8002eca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ecc:	e02d      	b.n	8002f2a <HAL_RCC_OscConfig+0x376>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d10c      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x33c>
 8002ed6:	4b6b      	ldr	r3, [pc, #428]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eda:	4a6a      	ldr	r2, [pc, #424]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002edc:	f023 0301 	bic.w	r3, r3, #1
 8002ee0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ee2:	4b68      	ldr	r3, [pc, #416]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ee6:	4a67      	ldr	r2, [pc, #412]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002ee8:	f023 0304 	bic.w	r3, r3, #4
 8002eec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002eee:	e01c      	b.n	8002f2a <HAL_RCC_OscConfig+0x376>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	2b05      	cmp	r3, #5
 8002ef6:	d10c      	bne.n	8002f12 <HAL_RCC_OscConfig+0x35e>
 8002ef8:	4b62      	ldr	r3, [pc, #392]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002efc:	4a61      	ldr	r2, [pc, #388]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002efe:	f043 0304 	orr.w	r3, r3, #4
 8002f02:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f04:	4b5f      	ldr	r3, [pc, #380]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f08:	4a5e      	ldr	r2, [pc, #376]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f0a:	f043 0301 	orr.w	r3, r3, #1
 8002f0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f10:	e00b      	b.n	8002f2a <HAL_RCC_OscConfig+0x376>
 8002f12:	4b5c      	ldr	r3, [pc, #368]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f16:	4a5b      	ldr	r2, [pc, #364]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f18:	f023 0301 	bic.w	r3, r3, #1
 8002f1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f1e:	4b59      	ldr	r3, [pc, #356]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f22:	4a58      	ldr	r2, [pc, #352]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f24:	f023 0304 	bic.w	r3, r3, #4
 8002f28:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d015      	beq.n	8002f5e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f32:	f7ff faa5 	bl	8002480 <HAL_GetTick>
 8002f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f38:	e00a      	b.n	8002f50 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f3a:	f7ff faa1 	bl	8002480 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e0d8      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f50:	4b4c      	ldr	r3, [pc, #304]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0ee      	beq.n	8002f3a <HAL_RCC_OscConfig+0x386>
 8002f5c:	e014      	b.n	8002f88 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f5e:	f7ff fa8f 	bl	8002480 <HAL_GetTick>
 8002f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f64:	e00a      	b.n	8002f7c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f66:	f7ff fa8b 	bl	8002480 <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e0c2      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f7c:	4b41      	ldr	r3, [pc, #260]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1ee      	bne.n	8002f66 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f88:	7dfb      	ldrb	r3, [r7, #23]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d105      	bne.n	8002f9a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f8e:	4b3d      	ldr	r3, [pc, #244]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f92:	4a3c      	ldr	r2, [pc, #240]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002f94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f98:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 80ae 	beq.w	8003100 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fa4:	4b37      	ldr	r3, [pc, #220]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 030c 	and.w	r3, r3, #12
 8002fac:	2b08      	cmp	r3, #8
 8002fae:	d06d      	beq.n	800308c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d14b      	bne.n	8003050 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fb8:	4b32      	ldr	r3, [pc, #200]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a31      	ldr	r2, [pc, #196]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002fbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc4:	f7ff fa5c 	bl	8002480 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fcc:	f7ff fa58 	bl	8002480 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e091      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fde:	4b29      	ldr	r3, [pc, #164]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1f0      	bne.n	8002fcc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	69da      	ldr	r2, [r3, #28]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a1b      	ldr	r3, [r3, #32]
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff8:	019b      	lsls	r3, r3, #6
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003000:	085b      	lsrs	r3, r3, #1
 8003002:	3b01      	subs	r3, #1
 8003004:	041b      	lsls	r3, r3, #16
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300c:	061b      	lsls	r3, r3, #24
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003014:	071b      	lsls	r3, r3, #28
 8003016:	491b      	ldr	r1, [pc, #108]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8003018:	4313      	orrs	r3, r2
 800301a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800301c:	4b19      	ldr	r3, [pc, #100]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a18      	ldr	r2, [pc, #96]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8003022:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003026:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003028:	f7ff fa2a 	bl	8002480 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003030:	f7ff fa26 	bl	8002480 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e05f      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003042:	4b10      	ldr	r3, [pc, #64]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d0f0      	beq.n	8003030 <HAL_RCC_OscConfig+0x47c>
 800304e:	e057      	b.n	8003100 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003050:	4b0c      	ldr	r3, [pc, #48]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a0b      	ldr	r2, [pc, #44]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8003056:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800305a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7ff fa10 	bl	8002480 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003064:	f7ff fa0c 	bl	8002480 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e045      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003076:	4b03      	ldr	r3, [pc, #12]	@ (8003084 <HAL_RCC_OscConfig+0x4d0>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x4b0>
 8003082:	e03d      	b.n	8003100 <HAL_RCC_OscConfig+0x54c>
 8003084:	40023800 	.word	0x40023800
 8003088:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800308c:	4b1f      	ldr	r3, [pc, #124]	@ (800310c <HAL_RCC_OscConfig+0x558>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d030      	beq.n	80030fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d129      	bne.n	80030fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d122      	bne.n	80030fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80030bc:	4013      	ands	r3, r2
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d119      	bne.n	80030fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d2:	085b      	lsrs	r3, r3, #1
 80030d4:	3b01      	subs	r3, #1
 80030d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030d8:	429a      	cmp	r2, r3
 80030da:	d10f      	bne.n	80030fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d107      	bne.n	80030fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d001      	beq.n	8003100 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3718      	adds	r7, #24
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	40023800 	.word	0x40023800

08003110 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800311a:	2300      	movs	r3, #0
 800311c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e0d0      	b.n	80032ca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003128:	4b6a      	ldr	r3, [pc, #424]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 030f 	and.w	r3, r3, #15
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	429a      	cmp	r2, r3
 8003134:	d910      	bls.n	8003158 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003136:	4b67      	ldr	r3, [pc, #412]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f023 020f 	bic.w	r2, r3, #15
 800313e:	4965      	ldr	r1, [pc, #404]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	4313      	orrs	r3, r2
 8003144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003146:	4b63      	ldr	r3, [pc, #396]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e0b8      	b.n	80032ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d020      	beq.n	80031a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0304 	and.w	r3, r3, #4
 800316c:	2b00      	cmp	r3, #0
 800316e:	d005      	beq.n	800317c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003170:	4b59      	ldr	r3, [pc, #356]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	4a58      	ldr	r2, [pc, #352]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003176:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800317a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0308 	and.w	r3, r3, #8
 8003184:	2b00      	cmp	r3, #0
 8003186:	d005      	beq.n	8003194 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003188:	4b53      	ldr	r3, [pc, #332]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	4a52      	ldr	r2, [pc, #328]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 800318e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003192:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003194:	4b50      	ldr	r3, [pc, #320]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	494d      	ldr	r1, [pc, #308]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d040      	beq.n	8003234 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d107      	bne.n	80031ca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ba:	4b47      	ldr	r3, [pc, #284]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d115      	bne.n	80031f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e07f      	b.n	80032ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d107      	bne.n	80031e2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031d2:	4b41      	ldr	r3, [pc, #260]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d109      	bne.n	80031f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e073      	b.n	80032ca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e2:	4b3d      	ldr	r3, [pc, #244]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e06b      	b.n	80032ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031f2:	4b39      	ldr	r3, [pc, #228]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f023 0203 	bic.w	r2, r3, #3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	4936      	ldr	r1, [pc, #216]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003200:	4313      	orrs	r3, r2
 8003202:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003204:	f7ff f93c 	bl	8002480 <HAL_GetTick>
 8003208:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800320a:	e00a      	b.n	8003222 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800320c:	f7ff f938 	bl	8002480 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800321a:	4293      	cmp	r3, r2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e053      	b.n	80032ca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003222:	4b2d      	ldr	r3, [pc, #180]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 020c 	and.w	r2, r3, #12
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	429a      	cmp	r2, r3
 8003232:	d1eb      	bne.n	800320c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003234:	4b27      	ldr	r3, [pc, #156]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 030f 	and.w	r3, r3, #15
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	429a      	cmp	r2, r3
 8003240:	d210      	bcs.n	8003264 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003242:	4b24      	ldr	r3, [pc, #144]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f023 020f 	bic.w	r2, r3, #15
 800324a:	4922      	ldr	r1, [pc, #136]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	4313      	orrs	r3, r2
 8003250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003252:	4b20      	ldr	r3, [pc, #128]	@ (80032d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	429a      	cmp	r2, r3
 800325e:	d001      	beq.n	8003264 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e032      	b.n	80032ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b00      	cmp	r3, #0
 800326e:	d008      	beq.n	8003282 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003270:	4b19      	ldr	r3, [pc, #100]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	4916      	ldr	r1, [pc, #88]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 800327e:	4313      	orrs	r3, r2
 8003280:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0308 	and.w	r3, r3, #8
 800328a:	2b00      	cmp	r3, #0
 800328c:	d009      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800328e:	4b12      	ldr	r3, [pc, #72]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	490e      	ldr	r1, [pc, #56]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032a2:	f000 f821 	bl	80032e8 <HAL_RCC_GetSysClockFreq>
 80032a6:	4602      	mov	r2, r0
 80032a8:	4b0b      	ldr	r3, [pc, #44]	@ (80032d8 <HAL_RCC_ClockConfig+0x1c8>)
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	091b      	lsrs	r3, r3, #4
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	490a      	ldr	r1, [pc, #40]	@ (80032dc <HAL_RCC_ClockConfig+0x1cc>)
 80032b4:	5ccb      	ldrb	r3, [r1, r3]
 80032b6:	fa22 f303 	lsr.w	r3, r2, r3
 80032ba:	4a09      	ldr	r2, [pc, #36]	@ (80032e0 <HAL_RCC_ClockConfig+0x1d0>)
 80032bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032be:	4b09      	ldr	r3, [pc, #36]	@ (80032e4 <HAL_RCC_ClockConfig+0x1d4>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff f898 	bl	80023f8 <HAL_InitTick>

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	40023c00 	.word	0x40023c00
 80032d8:	40023800 	.word	0x40023800
 80032dc:	08006aa0 	.word	0x08006aa0
 80032e0:	20000000 	.word	0x20000000
 80032e4:	20000004 	.word	0x20000004

080032e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032ec:	b094      	sub	sp, #80	@ 0x50
 80032ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80032f0:	2300      	movs	r3, #0
 80032f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80032f4:	2300      	movs	r3, #0
 80032f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032f8:	2300      	movs	r3, #0
 80032fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80032fc:	2300      	movs	r3, #0
 80032fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003300:	4b79      	ldr	r3, [pc, #484]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 030c 	and.w	r3, r3, #12
 8003308:	2b08      	cmp	r3, #8
 800330a:	d00d      	beq.n	8003328 <HAL_RCC_GetSysClockFreq+0x40>
 800330c:	2b08      	cmp	r3, #8
 800330e:	f200 80e1 	bhi.w	80034d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003312:	2b00      	cmp	r3, #0
 8003314:	d002      	beq.n	800331c <HAL_RCC_GetSysClockFreq+0x34>
 8003316:	2b04      	cmp	r3, #4
 8003318:	d003      	beq.n	8003322 <HAL_RCC_GetSysClockFreq+0x3a>
 800331a:	e0db      	b.n	80034d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800331c:	4b73      	ldr	r3, [pc, #460]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x204>)
 800331e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003320:	e0db      	b.n	80034da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003322:	4b72      	ldr	r3, [pc, #456]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x204>)
 8003324:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003326:	e0d8      	b.n	80034da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003328:	4b6f      	ldr	r3, [pc, #444]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003330:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003332:	4b6d      	ldr	r3, [pc, #436]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800333a:	2b00      	cmp	r3, #0
 800333c:	d063      	beq.n	8003406 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800333e:	4b6a      	ldr	r3, [pc, #424]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	099b      	lsrs	r3, r3, #6
 8003344:	2200      	movs	r2, #0
 8003346:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003348:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800334a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800334c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003350:	633b      	str	r3, [r7, #48]	@ 0x30
 8003352:	2300      	movs	r3, #0
 8003354:	637b      	str	r3, [r7, #52]	@ 0x34
 8003356:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800335a:	4622      	mov	r2, r4
 800335c:	462b      	mov	r3, r5
 800335e:	f04f 0000 	mov.w	r0, #0
 8003362:	f04f 0100 	mov.w	r1, #0
 8003366:	0159      	lsls	r1, r3, #5
 8003368:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800336c:	0150      	lsls	r0, r2, #5
 800336e:	4602      	mov	r2, r0
 8003370:	460b      	mov	r3, r1
 8003372:	4621      	mov	r1, r4
 8003374:	1a51      	subs	r1, r2, r1
 8003376:	6139      	str	r1, [r7, #16]
 8003378:	4629      	mov	r1, r5
 800337a:	eb63 0301 	sbc.w	r3, r3, r1
 800337e:	617b      	str	r3, [r7, #20]
 8003380:	f04f 0200 	mov.w	r2, #0
 8003384:	f04f 0300 	mov.w	r3, #0
 8003388:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800338c:	4659      	mov	r1, fp
 800338e:	018b      	lsls	r3, r1, #6
 8003390:	4651      	mov	r1, sl
 8003392:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003396:	4651      	mov	r1, sl
 8003398:	018a      	lsls	r2, r1, #6
 800339a:	4651      	mov	r1, sl
 800339c:	ebb2 0801 	subs.w	r8, r2, r1
 80033a0:	4659      	mov	r1, fp
 80033a2:	eb63 0901 	sbc.w	r9, r3, r1
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033ba:	4690      	mov	r8, r2
 80033bc:	4699      	mov	r9, r3
 80033be:	4623      	mov	r3, r4
 80033c0:	eb18 0303 	adds.w	r3, r8, r3
 80033c4:	60bb      	str	r3, [r7, #8]
 80033c6:	462b      	mov	r3, r5
 80033c8:	eb49 0303 	adc.w	r3, r9, r3
 80033cc:	60fb      	str	r3, [r7, #12]
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80033da:	4629      	mov	r1, r5
 80033dc:	028b      	lsls	r3, r1, #10
 80033de:	4621      	mov	r1, r4
 80033e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033e4:	4621      	mov	r1, r4
 80033e6:	028a      	lsls	r2, r1, #10
 80033e8:	4610      	mov	r0, r2
 80033ea:	4619      	mov	r1, r3
 80033ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033ee:	2200      	movs	r2, #0
 80033f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80033f8:	f7fc ff7a 	bl	80002f0 <__aeabi_uldivmod>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4613      	mov	r3, r2
 8003402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003404:	e058      	b.n	80034b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003406:	4b38      	ldr	r3, [pc, #224]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	099b      	lsrs	r3, r3, #6
 800340c:	2200      	movs	r2, #0
 800340e:	4618      	mov	r0, r3
 8003410:	4611      	mov	r1, r2
 8003412:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003416:	623b      	str	r3, [r7, #32]
 8003418:	2300      	movs	r3, #0
 800341a:	627b      	str	r3, [r7, #36]	@ 0x24
 800341c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003420:	4642      	mov	r2, r8
 8003422:	464b      	mov	r3, r9
 8003424:	f04f 0000 	mov.w	r0, #0
 8003428:	f04f 0100 	mov.w	r1, #0
 800342c:	0159      	lsls	r1, r3, #5
 800342e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003432:	0150      	lsls	r0, r2, #5
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	4641      	mov	r1, r8
 800343a:	ebb2 0a01 	subs.w	sl, r2, r1
 800343e:	4649      	mov	r1, r9
 8003440:	eb63 0b01 	sbc.w	fp, r3, r1
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	f04f 0300 	mov.w	r3, #0
 800344c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003450:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003454:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003458:	ebb2 040a 	subs.w	r4, r2, sl
 800345c:	eb63 050b 	sbc.w	r5, r3, fp
 8003460:	f04f 0200 	mov.w	r2, #0
 8003464:	f04f 0300 	mov.w	r3, #0
 8003468:	00eb      	lsls	r3, r5, #3
 800346a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800346e:	00e2      	lsls	r2, r4, #3
 8003470:	4614      	mov	r4, r2
 8003472:	461d      	mov	r5, r3
 8003474:	4643      	mov	r3, r8
 8003476:	18e3      	adds	r3, r4, r3
 8003478:	603b      	str	r3, [r7, #0]
 800347a:	464b      	mov	r3, r9
 800347c:	eb45 0303 	adc.w	r3, r5, r3
 8003480:	607b      	str	r3, [r7, #4]
 8003482:	f04f 0200 	mov.w	r2, #0
 8003486:	f04f 0300 	mov.w	r3, #0
 800348a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800348e:	4629      	mov	r1, r5
 8003490:	028b      	lsls	r3, r1, #10
 8003492:	4621      	mov	r1, r4
 8003494:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003498:	4621      	mov	r1, r4
 800349a:	028a      	lsls	r2, r1, #10
 800349c:	4610      	mov	r0, r2
 800349e:	4619      	mov	r1, r3
 80034a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034a2:	2200      	movs	r2, #0
 80034a4:	61bb      	str	r3, [r7, #24]
 80034a6:	61fa      	str	r2, [r7, #28]
 80034a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034ac:	f7fc ff20 	bl	80002f0 <__aeabi_uldivmod>
 80034b0:	4602      	mov	r2, r0
 80034b2:	460b      	mov	r3, r1
 80034b4:	4613      	mov	r3, r2
 80034b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80034b8:	4b0b      	ldr	r3, [pc, #44]	@ (80034e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	0c1b      	lsrs	r3, r3, #16
 80034be:	f003 0303 	and.w	r3, r3, #3
 80034c2:	3301      	adds	r3, #1
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80034c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034d2:	e002      	b.n	80034da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034d4:	4b05      	ldr	r3, [pc, #20]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x204>)
 80034d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3750      	adds	r7, #80	@ 0x50
 80034e0:	46bd      	mov	sp, r7
 80034e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034e6:	bf00      	nop
 80034e8:	40023800 	.word	0x40023800
 80034ec:	00f42400 	.word	0x00f42400

080034f0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034f4:	4b03      	ldr	r3, [pc, #12]	@ (8003504 <HAL_RCC_GetHCLKFreq+0x14>)
 80034f6:	681b      	ldr	r3, [r3, #0]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	20000000 	.word	0x20000000

08003508 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800350c:	f7ff fff0 	bl	80034f0 <HAL_RCC_GetHCLKFreq>
 8003510:	4602      	mov	r2, r0
 8003512:	4b05      	ldr	r3, [pc, #20]	@ (8003528 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	0a9b      	lsrs	r3, r3, #10
 8003518:	f003 0307 	and.w	r3, r3, #7
 800351c:	4903      	ldr	r1, [pc, #12]	@ (800352c <HAL_RCC_GetPCLK1Freq+0x24>)
 800351e:	5ccb      	ldrb	r3, [r1, r3]
 8003520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003524:	4618      	mov	r0, r3
 8003526:	bd80      	pop	{r7, pc}
 8003528:	40023800 	.word	0x40023800
 800352c:	08006ab0 	.word	0x08006ab0

08003530 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003534:	f7ff ffdc 	bl	80034f0 <HAL_RCC_GetHCLKFreq>
 8003538:	4602      	mov	r2, r0
 800353a:	4b05      	ldr	r3, [pc, #20]	@ (8003550 <HAL_RCC_GetPCLK2Freq+0x20>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	0b5b      	lsrs	r3, r3, #13
 8003540:	f003 0307 	and.w	r3, r3, #7
 8003544:	4903      	ldr	r1, [pc, #12]	@ (8003554 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003546:	5ccb      	ldrb	r3, [r1, r3]
 8003548:	fa22 f303 	lsr.w	r3, r2, r3
}
 800354c:	4618      	mov	r0, r3
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40023800 	.word	0x40023800
 8003554:	08006ab0 	.word	0x08006ab0

08003558 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b088      	sub	sp, #32
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003564:	2300      	movs	r3, #0
 8003566:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003568:	2300      	movs	r3, #0
 800356a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800356c:	2300      	movs	r3, #0
 800356e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003570:	2300      	movs	r3, #0
 8003572:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	2b00      	cmp	r3, #0
 800357e:	d012      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003580:	4b69      	ldr	r3, [pc, #420]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	4a68      	ldr	r2, [pc, #416]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003586:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800358a:	6093      	str	r3, [r2, #8]
 800358c:	4b66      	ldr	r3, [pc, #408]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003594:	4964      	ldr	r1, [pc, #400]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003596:	4313      	orrs	r3, r2
 8003598:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80035a2:	2301      	movs	r3, #1
 80035a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d017      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035b8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035c0:	4959      	ldr	r1, [pc, #356]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035d0:	d101      	bne.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80035d2:	2301      	movs	r3, #1
 80035d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80035de:	2301      	movs	r3, #1
 80035e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d017      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80035ee:	4b4e      	ldr	r3, [pc, #312]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035f4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	494a      	ldr	r1, [pc, #296]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003608:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800360c:	d101      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800360e:	2301      	movs	r3, #1
 8003610:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800361a:	2301      	movs	r3, #1
 800361c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800362a:	2301      	movs	r3, #1
 800362c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0320 	and.w	r3, r3, #32
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 808b 	beq.w	8003752 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800363c:	4b3a      	ldr	r3, [pc, #232]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800363e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003640:	4a39      	ldr	r2, [pc, #228]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003646:	6413      	str	r3, [r2, #64]	@ 0x40
 8003648:	4b37      	ldr	r3, [pc, #220]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800364a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003650:	60bb      	str	r3, [r7, #8]
 8003652:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003654:	4b35      	ldr	r3, [pc, #212]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a34      	ldr	r2, [pc, #208]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800365a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800365e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003660:	f7fe ff0e 	bl	8002480 <HAL_GetTick>
 8003664:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003666:	e008      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003668:	f7fe ff0a 	bl	8002480 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b64      	cmp	r3, #100	@ 0x64
 8003674:	d901      	bls.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e38f      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800367a:	4b2c      	ldr	r3, [pc, #176]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003682:	2b00      	cmp	r3, #0
 8003684:	d0f0      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003686:	4b28      	ldr	r3, [pc, #160]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800368a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800368e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d035      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d02e      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036a4:	4b20      	ldr	r3, [pc, #128]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036b2:	4a1d      	ldr	r2, [pc, #116]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036ba:	4b1b      	ldr	r3, [pc, #108]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036be:	4a1a      	ldr	r2, [pc, #104]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036c4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80036c6:	4a18      	ldr	r2, [pc, #96]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036c8:	693b      	ldr	r3, [r7, #16]
 80036ca:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80036cc:	4b16      	ldr	r3, [pc, #88]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d114      	bne.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d8:	f7fe fed2 	bl	8002480 <HAL_GetTick>
 80036dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036de:	e00a      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036e0:	f7fe fece 	bl	8002480 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e351      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0ee      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800370a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800370e:	d111      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003710:	4b05      	ldr	r3, [pc, #20]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800371c:	4b04      	ldr	r3, [pc, #16]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800371e:	400b      	ands	r3, r1
 8003720:	4901      	ldr	r1, [pc, #4]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003722:	4313      	orrs	r3, r2
 8003724:	608b      	str	r3, [r1, #8]
 8003726:	e00b      	b.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003728:	40023800 	.word	0x40023800
 800372c:	40007000 	.word	0x40007000
 8003730:	0ffffcff 	.word	0x0ffffcff
 8003734:	4bac      	ldr	r3, [pc, #688]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	4aab      	ldr	r2, [pc, #684]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800373a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800373e:	6093      	str	r3, [r2, #8]
 8003740:	4ba9      	ldr	r3, [pc, #676]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003742:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374c:	49a6      	ldr	r1, [pc, #664]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800374e:	4313      	orrs	r3, r2
 8003750:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0310 	and.w	r3, r3, #16
 800375a:	2b00      	cmp	r3, #0
 800375c:	d010      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800375e:	4ba2      	ldr	r3, [pc, #648]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003760:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003764:	4aa0      	ldr	r2, [pc, #640]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003766:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800376a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800376e:	4b9e      	ldr	r3, [pc, #632]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003770:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003778:	499b      	ldr	r1, [pc, #620]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800377a:	4313      	orrs	r3, r2
 800377c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00a      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800378c:	4b96      	ldr	r3, [pc, #600]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800378e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003792:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800379a:	4993      	ldr	r1, [pc, #588]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800379c:	4313      	orrs	r3, r2
 800379e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037ae:	4b8e      	ldr	r3, [pc, #568]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037bc:	498a      	ldr	r1, [pc, #552]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00a      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037d0:	4b85      	ldr	r3, [pc, #532]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037de:	4982      	ldr	r1, [pc, #520]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00a      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80037f2:	4b7d      	ldr	r3, [pc, #500]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037f8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003800:	4979      	ldr	r1, [pc, #484]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003802:	4313      	orrs	r3, r2
 8003804:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00a      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003814:	4b74      	ldr	r3, [pc, #464]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800381a:	f023 0203 	bic.w	r2, r3, #3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003822:	4971      	ldr	r1, [pc, #452]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003824:	4313      	orrs	r3, r2
 8003826:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00a      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003836:	4b6c      	ldr	r3, [pc, #432]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800383c:	f023 020c 	bic.w	r2, r3, #12
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003844:	4968      	ldr	r1, [pc, #416]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003846:	4313      	orrs	r3, r2
 8003848:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003854:	2b00      	cmp	r3, #0
 8003856:	d00a      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003858:	4b63      	ldr	r3, [pc, #396]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800385a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800385e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003866:	4960      	ldr	r1, [pc, #384]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003868:	4313      	orrs	r3, r2
 800386a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003876:	2b00      	cmp	r3, #0
 8003878:	d00a      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800387a:	4b5b      	ldr	r3, [pc, #364]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800387c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003880:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003888:	4957      	ldr	r1, [pc, #348]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800388a:	4313      	orrs	r3, r2
 800388c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00a      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800389c:	4b52      	ldr	r3, [pc, #328]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800389e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038aa:	494f      	ldr	r1, [pc, #316]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00a      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80038be:	4b4a      	ldr	r3, [pc, #296]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038c4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038cc:	4946      	ldr	r1, [pc, #280]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d00a      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80038e0:	4b41      	ldr	r3, [pc, #260]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038e6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ee:	493e      	ldr	r1, [pc, #248]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00a      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003902:	4b39      	ldr	r3, [pc, #228]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003904:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003908:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003910:	4935      	ldr	r1, [pc, #212]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003912:	4313      	orrs	r3, r2
 8003914:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00a      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003924:	4b30      	ldr	r3, [pc, #192]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800392a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003932:	492d      	ldr	r1, [pc, #180]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003934:	4313      	orrs	r3, r2
 8003936:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d011      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003946:	4b28      	ldr	r3, [pc, #160]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003948:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800394c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003954:	4924      	ldr	r1, [pc, #144]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003956:	4313      	orrs	r3, r2
 8003958:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003960:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003964:	d101      	bne.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003966:	2301      	movs	r3, #1
 8003968:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003976:	2301      	movs	r3, #1
 8003978:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00a      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003986:	4b18      	ldr	r3, [pc, #96]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003994:	4914      	ldr	r1, [pc, #80]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003996:	4313      	orrs	r3, r2
 8003998:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00b      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039a8:	4b0f      	ldr	r3, [pc, #60]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ae:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039b8:	490b      	ldr	r1, [pc, #44]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d00f      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80039cc:	4b06      	ldr	r3, [pc, #24]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039d2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039dc:	4902      	ldr	r1, [pc, #8]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80039e4:	e002      	b.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x494>
 80039e6:	bf00      	nop
 80039e8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00b      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039f8:	4b8a      	ldr	r3, [pc, #552]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039fe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a08:	4986      	ldr	r1, [pc, #536]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00b      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003a1c:	4b81      	ldr	r3, [pc, #516]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a22:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a2c:	497d      	ldr	r1, [pc, #500]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d006      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 80d6 	beq.w	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003a48:	4b76      	ldr	r3, [pc, #472]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a75      	ldr	r2, [pc, #468]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a54:	f7fe fd14 	bl	8002480 <HAL_GetTick>
 8003a58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a5c:	f7fe fd10 	bl	8002480 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b64      	cmp	r3, #100	@ 0x64
 8003a68:	d901      	bls.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e195      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a6e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f0      	bne.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d021      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d11d      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a8e:	4b65      	ldr	r3, [pc, #404]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a94:	0c1b      	lsrs	r3, r3, #16
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a9c:	4b61      	ldr	r3, [pc, #388]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003aa2:	0e1b      	lsrs	r3, r3, #24
 8003aa4:	f003 030f 	and.w	r3, r3, #15
 8003aa8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	019a      	lsls	r2, r3, #6
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	041b      	lsls	r3, r3, #16
 8003ab4:	431a      	orrs	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	061b      	lsls	r3, r3, #24
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	071b      	lsls	r3, r3, #28
 8003ac2:	4958      	ldr	r1, [pc, #352]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d004      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ada:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ade:	d00a      	beq.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d02e      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003af4:	d129      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003af6:	4b4b      	ldr	r3, [pc, #300]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003af8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003afc:	0c1b      	lsrs	r3, r3, #16
 8003afe:	f003 0303 	and.w	r3, r3, #3
 8003b02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003b04:	4b47      	ldr	r3, [pc, #284]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b0a:	0f1b      	lsrs	r3, r3, #28
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	019a      	lsls	r2, r3, #6
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	041b      	lsls	r3, r3, #16
 8003b1c:	431a      	orrs	r2, r3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	061b      	lsls	r3, r3, #24
 8003b24:	431a      	orrs	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	071b      	lsls	r3, r3, #28
 8003b2a:	493e      	ldr	r1, [pc, #248]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003b32:	4b3c      	ldr	r3, [pc, #240]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b38:	f023 021f 	bic.w	r2, r3, #31
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	3b01      	subs	r3, #1
 8003b42:	4938      	ldr	r1, [pc, #224]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d01d      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b56:	4b33      	ldr	r3, [pc, #204]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b5c:	0e1b      	lsrs	r3, r3, #24
 8003b5e:	f003 030f 	and.w	r3, r3, #15
 8003b62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003b64:	4b2f      	ldr	r3, [pc, #188]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b6a:	0f1b      	lsrs	r3, r3, #28
 8003b6c:	f003 0307 	and.w	r3, r3, #7
 8003b70:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	019a      	lsls	r2, r3, #6
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	041b      	lsls	r3, r3, #16
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	061b      	lsls	r3, r3, #24
 8003b84:	431a      	orrs	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	071b      	lsls	r3, r3, #28
 8003b8a:	4926      	ldr	r1, [pc, #152]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d011      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	019a      	lsls	r2, r3, #6
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	041b      	lsls	r3, r3, #16
 8003baa:	431a      	orrs	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	061b      	lsls	r3, r3, #24
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	071b      	lsls	r3, r3, #28
 8003bba:	491a      	ldr	r1, [pc, #104]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003bc2:	4b18      	ldr	r3, [pc, #96]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a17      	ldr	r2, [pc, #92]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bc8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003bcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bce:	f7fe fc57 	bl	8002480 <HAL_GetTick>
 8003bd2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bd4:	e008      	b.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003bd6:	f7fe fc53 	bl	8002480 <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	2b64      	cmp	r3, #100	@ 0x64
 8003be2:	d901      	bls.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e0d8      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003be8:	4b0e      	ldr	r3, [pc, #56]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d0f0      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	f040 80ce 	bne.w	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003bfc:	4b09      	ldr	r3, [pc, #36]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a08      	ldr	r2, [pc, #32]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003c02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c08:	f7fe fc3a 	bl	8002480 <HAL_GetTick>
 8003c0c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003c10:	f7fe fc36 	bl	8002480 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	2b64      	cmp	r3, #100	@ 0x64
 8003c1c:	d904      	bls.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e0bb      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003c22:	bf00      	nop
 8003c24:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c28:	4b5e      	ldr	r3, [pc, #376]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c34:	d0ec      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d009      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d02e      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d12a      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003c5e:	4b51      	ldr	r3, [pc, #324]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c64:	0c1b      	lsrs	r3, r3, #16
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003c6c:	4b4d      	ldr	r3, [pc, #308]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c72:	0f1b      	lsrs	r3, r3, #28
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	019a      	lsls	r2, r3, #6
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	041b      	lsls	r3, r3, #16
 8003c84:	431a      	orrs	r2, r3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	061b      	lsls	r3, r3, #24
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	071b      	lsls	r3, r3, #28
 8003c92:	4944      	ldr	r1, [pc, #272]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003c9a:	4b42      	ldr	r3, [pc, #264]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ca0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	021b      	lsls	r3, r3, #8
 8003cac:	493d      	ldr	r1, [pc, #244]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d022      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cc4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cc8:	d11d      	bne.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003cca:	4b36      	ldr	r3, [pc, #216]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd0:	0e1b      	lsrs	r3, r3, #24
 8003cd2:	f003 030f 	and.w	r3, r3, #15
 8003cd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003cd8:	4b32      	ldr	r3, [pc, #200]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cde:	0f1b      	lsrs	r3, r3, #28
 8003ce0:	f003 0307 	and.w	r3, r3, #7
 8003ce4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	019a      	lsls	r2, r3, #6
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	041b      	lsls	r3, r3, #16
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	061b      	lsls	r3, r3, #24
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	071b      	lsls	r3, r3, #28
 8003cfe:	4929      	ldr	r1, [pc, #164]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d028      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003d12:	4b24      	ldr	r3, [pc, #144]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d18:	0e1b      	lsrs	r3, r3, #24
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003d20:	4b20      	ldr	r3, [pc, #128]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d26:	0c1b      	lsrs	r3, r3, #16
 8003d28:	f003 0303 	and.w	r3, r3, #3
 8003d2c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	019a      	lsls	r2, r3, #6
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	041b      	lsls	r3, r3, #16
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	061b      	lsls	r3, r3, #24
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	071b      	lsls	r3, r3, #28
 8003d46:	4917      	ldr	r1, [pc, #92]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003d4e:	4b15      	ldr	r3, [pc, #84]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5c:	4911      	ldr	r1, [pc, #68]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003d64:	4b0f      	ldr	r3, [pc, #60]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a0e      	ldr	r2, [pc, #56]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d70:	f7fe fb86 	bl	8002480 <HAL_GetTick>
 8003d74:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003d78:	f7fe fb82 	bl	8002480 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b64      	cmp	r3, #100	@ 0x64
 8003d84:	d901      	bls.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e007      	b.n	8003d9a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d8a:	4b06      	ldr	r3, [pc, #24]	@ (8003da4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d96:	d1ef      	bne.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3720      	adds	r7, #32
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40023800 	.word	0x40023800

08003da8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e09d      	b.n	8003ef6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d108      	bne.n	8003dd4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003dca:	d009      	beq.n	8003de0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	61da      	str	r2, [r3, #28]
 8003dd2:	e005      	b.n	8003de0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d106      	bne.n	8003e00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7fe f998 	bl	8002130 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2202      	movs	r2, #2
 8003e04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e16:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e20:	d902      	bls.n	8003e28 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e22:	2300      	movs	r3, #0
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	e002      	b.n	8003e2e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e2c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003e36:	d007      	beq.n	8003e48 <HAL_SPI_Init+0xa0>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e40:	d002      	beq.n	8003e48 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003e58:	431a      	orrs	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	695b      	ldr	r3, [r3, #20]
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	431a      	orrs	r2, r3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	69db      	ldr	r3, [r3, #28]
 8003e7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e80:	431a      	orrs	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a1b      	ldr	r3, [r3, #32]
 8003e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e8a:	ea42 0103 	orr.w	r1, r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e92:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	0c1b      	lsrs	r3, r3, #16
 8003ea4:	f003 0204 	and.w	r2, r3, #4
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	f003 0310 	and.w	r3, r3, #16
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb6:	f003 0308 	and.w	r3, r3, #8
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003ec4:	ea42 0103 	orr.w	r1, r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	69da      	ldr	r2, [r3, #28]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ee4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b088      	sub	sp, #32
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	603b      	str	r3, [r7, #0]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f0e:	f7fe fab7 	bl	8002480 <HAL_GetTick>
 8003f12:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003f14:	88fb      	ldrh	r3, [r7, #6]
 8003f16:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d001      	beq.n	8003f28 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003f24:	2302      	movs	r3, #2
 8003f26:	e15c      	b.n	80041e2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d002      	beq.n	8003f34 <HAL_SPI_Transmit+0x36>
 8003f2e:	88fb      	ldrh	r3, [r7, #6]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e154      	b.n	80041e2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d101      	bne.n	8003f46 <HAL_SPI_Transmit+0x48>
 8003f42:	2302      	movs	r3, #2
 8003f44:	e14d      	b.n	80041e2 <HAL_SPI_Transmit+0x2e4>
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2203      	movs	r2, #3
 8003f52:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	88fa      	ldrh	r2, [r7, #6]
 8003f66:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	88fa      	ldrh	r2, [r7, #6]
 8003f6c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2200      	movs	r2, #0
 8003f72:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f98:	d10f      	bne.n	8003fba <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fa8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fb8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc4:	2b40      	cmp	r3, #64	@ 0x40
 8003fc6:	d007      	beq.n	8003fd8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fd6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fe0:	d952      	bls.n	8004088 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d002      	beq.n	8003ff0 <HAL_SPI_Transmit+0xf2>
 8003fea:	8b7b      	ldrh	r3, [r7, #26]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d145      	bne.n	800407c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ff4:	881a      	ldrh	r2, [r3, #0]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004000:	1c9a      	adds	r2, r3, #2
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004014:	e032      	b.n	800407c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b02      	cmp	r3, #2
 8004022:	d112      	bne.n	800404a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004028:	881a      	ldrh	r2, [r3, #0]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004034:	1c9a      	adds	r2, r3, #2
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800403e:	b29b      	uxth	r3, r3
 8004040:	3b01      	subs	r3, #1
 8004042:	b29a      	uxth	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004048:	e018      	b.n	800407c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800404a:	f7fe fa19 	bl	8002480 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d803      	bhi.n	8004062 <HAL_SPI_Transmit+0x164>
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004060:	d102      	bne.n	8004068 <HAL_SPI_Transmit+0x16a>
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d109      	bne.n	800407c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e0b2      	b.n	80041e2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004080:	b29b      	uxth	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1c7      	bne.n	8004016 <HAL_SPI_Transmit+0x118>
 8004086:	e083      	b.n	8004190 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <HAL_SPI_Transmit+0x198>
 8004090:	8b7b      	ldrh	r3, [r7, #26]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d177      	bne.n	8004186 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800409a:	b29b      	uxth	r3, r3
 800409c:	2b01      	cmp	r3, #1
 800409e:	d912      	bls.n	80040c6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040a4:	881a      	ldrh	r2, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b0:	1c9a      	adds	r2, r3, #2
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	3b02      	subs	r3, #2
 80040be:	b29a      	uxth	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80040c4:	e05f      	b.n	8004186 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	330c      	adds	r3, #12
 80040d0:	7812      	ldrb	r2, [r2, #0]
 80040d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d8:	1c5a      	adds	r2, r3, #1
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80040ec:	e04b      	b.n	8004186 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d12b      	bne.n	8004154 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b01      	cmp	r3, #1
 8004104:	d912      	bls.n	800412c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800410a:	881a      	ldrh	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004116:	1c9a      	adds	r2, r3, #2
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004120:	b29b      	uxth	r3, r3
 8004122:	3b02      	subs	r3, #2
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800412a:	e02c      	b.n	8004186 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	330c      	adds	r3, #12
 8004136:	7812      	ldrb	r2, [r2, #0]
 8004138:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800413e:	1c5a      	adds	r2, r3, #1
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004148:	b29b      	uxth	r3, r3
 800414a:	3b01      	subs	r3, #1
 800414c:	b29a      	uxth	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004152:	e018      	b.n	8004186 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004154:	f7fe f994 	bl	8002480 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	429a      	cmp	r2, r3
 8004162:	d803      	bhi.n	800416c <HAL_SPI_Transmit+0x26e>
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416a:	d102      	bne.n	8004172 <HAL_SPI_Transmit+0x274>
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d109      	bne.n	8004186 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e02d      	b.n	80041e2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800418a:	b29b      	uxth	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1ae      	bne.n	80040ee <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004190:	69fa      	ldr	r2, [r7, #28]
 8004192:	6839      	ldr	r1, [r7, #0]
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 fb65 	bl	8004864 <SPI_EndRxTxTransaction>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d002      	beq.n	80041a6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10a      	bne.n	80041c4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041ae:	2300      	movs	r3, #0
 80041b0:	617b      	str	r3, [r7, #20]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	617b      	str	r3, [r7, #20]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e000      	b.n	80041e2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80041e0:	2300      	movs	r3, #0
  }
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3720      	adds	r7, #32
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}

080041ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80041ea:	b580      	push	{r7, lr}
 80041ec:	b08a      	sub	sp, #40	@ 0x28
 80041ee:	af00      	add	r7, sp, #0
 80041f0:	60f8      	str	r0, [r7, #12]
 80041f2:	60b9      	str	r1, [r7, #8]
 80041f4:	607a      	str	r2, [r7, #4]
 80041f6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80041f8:	2301      	movs	r3, #1
 80041fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041fc:	f7fe f940 	bl	8002480 <HAL_GetTick>
 8004200:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004208:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004210:	887b      	ldrh	r3, [r7, #2]
 8004212:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004214:	887b      	ldrh	r3, [r7, #2]
 8004216:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004218:	7ffb      	ldrb	r3, [r7, #31]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d00c      	beq.n	8004238 <HAL_SPI_TransmitReceive+0x4e>
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004224:	d106      	bne.n	8004234 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d102      	bne.n	8004234 <HAL_SPI_TransmitReceive+0x4a>
 800422e:	7ffb      	ldrb	r3, [r7, #31]
 8004230:	2b04      	cmp	r3, #4
 8004232:	d001      	beq.n	8004238 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004234:	2302      	movs	r3, #2
 8004236:	e1f3      	b.n	8004620 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d005      	beq.n	800424a <HAL_SPI_TransmitReceive+0x60>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <HAL_SPI_TransmitReceive+0x60>
 8004244:	887b      	ldrh	r3, [r7, #2]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e1e8      	b.n	8004620 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004254:	2b01      	cmp	r3, #1
 8004256:	d101      	bne.n	800425c <HAL_SPI_TransmitReceive+0x72>
 8004258:	2302      	movs	r3, #2
 800425a:	e1e1      	b.n	8004620 <HAL_SPI_TransmitReceive+0x436>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b04      	cmp	r3, #4
 800426e:	d003      	beq.n	8004278 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2205      	movs	r2, #5
 8004274:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	887a      	ldrh	r2, [r7, #2]
 8004288:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	887a      	ldrh	r2, [r7, #2]
 8004290:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	68ba      	ldr	r2, [r7, #8]
 8004298:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	887a      	ldrh	r2, [r7, #2]
 800429e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	887a      	ldrh	r2, [r7, #2]
 80042a4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2200      	movs	r2, #0
 80042b0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	68db      	ldr	r3, [r3, #12]
 80042b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042ba:	d802      	bhi.n	80042c2 <HAL_SPI_TransmitReceive+0xd8>
 80042bc:	8abb      	ldrh	r3, [r7, #20]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d908      	bls.n	80042d4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	e007      	b.n	80042e4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80042e2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ee:	2b40      	cmp	r3, #64	@ 0x40
 80042f0:	d007      	beq.n	8004302 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004300:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800430a:	f240 8083 	bls.w	8004414 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <HAL_SPI_TransmitReceive+0x132>
 8004316:	8afb      	ldrh	r3, [r7, #22]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d16f      	bne.n	80043fc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004320:	881a      	ldrh	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800432c:	1c9a      	adds	r2, r3, #2
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004336:	b29b      	uxth	r3, r3
 8004338:	3b01      	subs	r3, #1
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004340:	e05c      	b.n	80043fc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b02      	cmp	r3, #2
 800434e:	d11b      	bne.n	8004388 <HAL_SPI_TransmitReceive+0x19e>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004354:	b29b      	uxth	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d016      	beq.n	8004388 <HAL_SPI_TransmitReceive+0x19e>
 800435a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800435c:	2b01      	cmp	r3, #1
 800435e:	d113      	bne.n	8004388 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004364:	881a      	ldrh	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004370:	1c9a      	adds	r2, r3, #2
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800437a:	b29b      	uxth	r3, r3
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004384:	2300      	movs	r3, #0
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b01      	cmp	r3, #1
 8004394:	d11c      	bne.n	80043d0 <HAL_SPI_TransmitReceive+0x1e6>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800439c:	b29b      	uxth	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d016      	beq.n	80043d0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ac:	b292      	uxth	r2, r2
 80043ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b4:	1c9a      	adds	r2, r3, #2
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043cc:	2301      	movs	r3, #1
 80043ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80043d0:	f7fe f856 	bl	8002480 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043dc:	429a      	cmp	r2, r3
 80043de:	d80d      	bhi.n	80043fc <HAL_SPI_TransmitReceive+0x212>
 80043e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e6:	d009      	beq.n	80043fc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e111      	b.n	8004620 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004400:	b29b      	uxth	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	d19d      	bne.n	8004342 <HAL_SPI_TransmitReceive+0x158>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800440c:	b29b      	uxth	r3, r3
 800440e:	2b00      	cmp	r3, #0
 8004410:	d197      	bne.n	8004342 <HAL_SPI_TransmitReceive+0x158>
 8004412:	e0e5      	b.n	80045e0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_SPI_TransmitReceive+0x23a>
 800441c:	8afb      	ldrh	r3, [r7, #22]
 800441e:	2b01      	cmp	r3, #1
 8004420:	f040 80d1 	bne.w	80045c6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004428:	b29b      	uxth	r3, r3
 800442a:	2b01      	cmp	r3, #1
 800442c:	d912      	bls.n	8004454 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004432:	881a      	ldrh	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443e:	1c9a      	adds	r2, r3, #2
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004448:	b29b      	uxth	r3, r3
 800444a:	3b02      	subs	r3, #2
 800444c:	b29a      	uxth	r2, r3
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004452:	e0b8      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	330c      	adds	r3, #12
 800445e:	7812      	ldrb	r2, [r2, #0]
 8004460:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004470:	b29b      	uxth	r3, r3
 8004472:	3b01      	subs	r3, #1
 8004474:	b29a      	uxth	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800447a:	e0a4      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b02      	cmp	r3, #2
 8004488:	d134      	bne.n	80044f4 <HAL_SPI_TransmitReceive+0x30a>
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800448e:	b29b      	uxth	r3, r3
 8004490:	2b00      	cmp	r3, #0
 8004492:	d02f      	beq.n	80044f4 <HAL_SPI_TransmitReceive+0x30a>
 8004494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004496:	2b01      	cmp	r3, #1
 8004498:	d12c      	bne.n	80044f4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800449e:	b29b      	uxth	r3, r3
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d912      	bls.n	80044ca <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a8:	881a      	ldrh	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b4:	1c9a      	adds	r2, r3, #2
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b02      	subs	r3, #2
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044c8:	e012      	b.n	80044f0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	330c      	adds	r3, #12
 80044d4:	7812      	ldrb	r2, [r2, #0]
 80044d6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 0301 	and.w	r3, r3, #1
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d148      	bne.n	8004594 <HAL_SPI_TransmitReceive+0x3aa>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004508:	b29b      	uxth	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d042      	beq.n	8004594 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004514:	b29b      	uxth	r3, r3
 8004516:	2b01      	cmp	r3, #1
 8004518:	d923      	bls.n	8004562 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004524:	b292      	uxth	r2, r2
 8004526:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452c:	1c9a      	adds	r2, r3, #2
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004538:	b29b      	uxth	r3, r3
 800453a:	3b02      	subs	r3, #2
 800453c:	b29a      	uxth	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b01      	cmp	r3, #1
 800454e:	d81f      	bhi.n	8004590 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800455e:	605a      	str	r2, [r3, #4]
 8004560:	e016      	b.n	8004590 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f103 020c 	add.w	r2, r3, #12
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	7812      	ldrb	r2, [r2, #0]
 8004570:	b2d2      	uxtb	r2, r2
 8004572:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004578:	1c5a      	adds	r2, r3, #1
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004584:	b29b      	uxth	r3, r3
 8004586:	3b01      	subs	r3, #1
 8004588:	b29a      	uxth	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004590:	2301      	movs	r3, #1
 8004592:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004594:	f7fd ff74 	bl	8002480 <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	6a3b      	ldr	r3, [r7, #32]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d803      	bhi.n	80045ac <HAL_SPI_TransmitReceive+0x3c2>
 80045a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045aa:	d102      	bne.n	80045b2 <HAL_SPI_TransmitReceive+0x3c8>
 80045ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d109      	bne.n	80045c6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e02c      	b.n	8004620 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f47f af55 	bne.w	800447c <HAL_SPI_TransmitReceive+0x292>
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f47f af4e 	bne.w	800447c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045e0:	6a3a      	ldr	r2, [r7, #32]
 80045e2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 f93d 	bl	8004864 <SPI_EndRxTxTransaction>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d008      	beq.n	8004602 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e00e      	b.n	8004620 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2201      	movs	r2, #1
 8004606:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004616:	2b00      	cmp	r3, #0
 8004618:	d001      	beq.n	800461e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e000      	b.n	8004620 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800461e:	2300      	movs	r3, #0
  }
}
 8004620:	4618      	mov	r0, r3
 8004622:	3728      	adds	r7, #40	@ 0x28
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	603b      	str	r3, [r7, #0]
 8004634:	4613      	mov	r3, r2
 8004636:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004638:	f7fd ff22 	bl	8002480 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004640:	1a9b      	subs	r3, r3, r2
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	4413      	add	r3, r2
 8004646:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004648:	f7fd ff1a 	bl	8002480 <HAL_GetTick>
 800464c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800464e:	4b39      	ldr	r3, [pc, #228]	@ (8004734 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	015b      	lsls	r3, r3, #5
 8004654:	0d1b      	lsrs	r3, r3, #20
 8004656:	69fa      	ldr	r2, [r7, #28]
 8004658:	fb02 f303 	mul.w	r3, r2, r3
 800465c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800465e:	e055      	b.n	800470c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004666:	d051      	beq.n	800470c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004668:	f7fd ff0a 	bl	8002480 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	69fa      	ldr	r2, [r7, #28]
 8004674:	429a      	cmp	r2, r3
 8004676:	d902      	bls.n	800467e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d13d      	bne.n	80046fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685a      	ldr	r2, [r3, #4]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800468c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004696:	d111      	bne.n	80046bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046a0:	d004      	beq.n	80046ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046aa:	d107      	bne.n	80046bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046c4:	d10f      	bne.n	80046e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e018      	b.n	800472c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d102      	bne.n	8004706 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	61fb      	str	r3, [r7, #28]
 8004704:	e002      	b.n	800470c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	3b01      	subs	r3, #1
 800470a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689a      	ldr	r2, [r3, #8]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	4013      	ands	r3, r2
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	429a      	cmp	r2, r3
 800471a:	bf0c      	ite	eq
 800471c:	2301      	moveq	r3, #1
 800471e:	2300      	movne	r3, #0
 8004720:	b2db      	uxtb	r3, r3
 8004722:	461a      	mov	r2, r3
 8004724:	79fb      	ldrb	r3, [r7, #7]
 8004726:	429a      	cmp	r2, r3
 8004728:	d19a      	bne.n	8004660 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3720      	adds	r7, #32
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	20000000 	.word	0x20000000

08004738 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08a      	sub	sp, #40	@ 0x28
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
 8004744:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004746:	2300      	movs	r3, #0
 8004748:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800474a:	f7fd fe99 	bl	8002480 <HAL_GetTick>
 800474e:	4602      	mov	r2, r0
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	1a9b      	subs	r3, r3, r2
 8004754:	683a      	ldr	r2, [r7, #0]
 8004756:	4413      	add	r3, r2
 8004758:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800475a:	f7fd fe91 	bl	8002480 <HAL_GetTick>
 800475e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	330c      	adds	r3, #12
 8004766:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004768:	4b3d      	ldr	r3, [pc, #244]	@ (8004860 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	4613      	mov	r3, r2
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	4413      	add	r3, r2
 8004772:	00da      	lsls	r2, r3, #3
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	0d1b      	lsrs	r3, r3, #20
 8004778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800477a:	fb02 f303 	mul.w	r3, r2, r3
 800477e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004780:	e061      	b.n	8004846 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004788:	d107      	bne.n	800479a <SPI_WaitFifoStateUntilTimeout+0x62>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d104      	bne.n	800479a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	781b      	ldrb	r3, [r3, #0]
 8004794:	b2db      	uxtb	r3, r3
 8004796:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004798:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a0:	d051      	beq.n	8004846 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047a2:	f7fd fe6d 	bl	8002480 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	6a3b      	ldr	r3, [r7, #32]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d902      	bls.n	80047b8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80047b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d13d      	bne.n	8004834 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80047c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047d0:	d111      	bne.n	80047f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047da:	d004      	beq.n	80047e6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047e4:	d107      	bne.n	80047f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047fe:	d10f      	bne.n	8004820 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800481e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004830:	2303      	movs	r3, #3
 8004832:	e011      	b.n	8004858 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d102      	bne.n	8004840 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800483a:	2300      	movs	r3, #0
 800483c:	627b      	str	r3, [r7, #36]	@ 0x24
 800483e:	e002      	b.n	8004846 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	3b01      	subs	r3, #1
 8004844:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	4013      	ands	r3, r2
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	429a      	cmp	r2, r3
 8004854:	d195      	bne.n	8004782 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3728      	adds	r7, #40	@ 0x28
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	20000000 	.word	0x20000000

08004864 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b088      	sub	sp, #32
 8004868:	af02      	add	r7, sp, #8
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	9300      	str	r3, [sp, #0]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	2200      	movs	r2, #0
 8004878:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800487c:	68f8      	ldr	r0, [r7, #12]
 800487e:	f7ff ff5b 	bl	8004738 <SPI_WaitFifoStateUntilTimeout>
 8004882:	4603      	mov	r3, r0
 8004884:	2b00      	cmp	r3, #0
 8004886:	d007      	beq.n	8004898 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800488c:	f043 0220 	orr.w	r2, r3, #32
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e046      	b.n	8004926 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004898:	4b25      	ldr	r3, [pc, #148]	@ (8004930 <SPI_EndRxTxTransaction+0xcc>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a25      	ldr	r2, [pc, #148]	@ (8004934 <SPI_EndRxTxTransaction+0xd0>)
 800489e:	fba2 2303 	umull	r2, r3, r2, r3
 80048a2:	0d5b      	lsrs	r3, r3, #21
 80048a4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80048a8:	fb02 f303 	mul.w	r3, r2, r3
 80048ac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048b6:	d112      	bne.n	80048de <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	2200      	movs	r2, #0
 80048c0:	2180      	movs	r1, #128	@ 0x80
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f7ff feb0 	bl	8004628 <SPI_WaitFlagStateUntilTimeout>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d016      	beq.n	80048fc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048d2:	f043 0220 	orr.w	r2, r3, #32
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e023      	b.n	8004926 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d00a      	beq.n	80048fa <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f4:	2b80      	cmp	r3, #128	@ 0x80
 80048f6:	d0f2      	beq.n	80048de <SPI_EndRxTxTransaction+0x7a>
 80048f8:	e000      	b.n	80048fc <SPI_EndRxTxTransaction+0x98>
        break;
 80048fa:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	9300      	str	r3, [sp, #0]
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2200      	movs	r2, #0
 8004904:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f7ff ff15 	bl	8004738 <SPI_WaitFifoStateUntilTimeout>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d007      	beq.n	8004924 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004918:	f043 0220 	orr.w	r2, r3, #32
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e000      	b.n	8004926 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	20000000 	.word	0x20000000
 8004934:	165e9f81 	.word	0x165e9f81

08004938 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e040      	b.n	80049cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800494e:	2b00      	cmp	r3, #0
 8004950:	d106      	bne.n	8004960 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f7fd fc2c 	bl	80021b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2224      	movs	r2, #36	@ 0x24
 8004964:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 0201 	bic.w	r2, r2, #1
 8004974:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497a:	2b00      	cmp	r3, #0
 800497c:	d002      	beq.n	8004984 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 ff0a 	bl	8005798 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 fca3 	bl	80052d0 <UART_SetConfig>
 800498a:	4603      	mov	r3, r0
 800498c:	2b01      	cmp	r3, #1
 800498e:	d101      	bne.n	8004994 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e01b      	b.n	80049cc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0201 	orr.w	r2, r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f000 ff89 	bl	80058dc <UART_CheckIdleState>
 80049ca:	4603      	mov	r3, r0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b08a      	sub	sp, #40	@ 0x28
 80049d8:	af02      	add	r7, sp, #8
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	603b      	str	r3, [r7, #0]
 80049e0:	4613      	mov	r3, r2
 80049e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d177      	bne.n	8004adc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d002      	beq.n	80049f8 <HAL_UART_Transmit+0x24>
 80049f2:	88fb      	ldrh	r3, [r7, #6]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e070      	b.n	8004ade <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2221      	movs	r2, #33	@ 0x21
 8004a08:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a0a:	f7fd fd39 	bl	8002480 <HAL_GetTick>
 8004a0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	88fa      	ldrh	r2, [r7, #6]
 8004a14:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	88fa      	ldrh	r2, [r7, #6]
 8004a1c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a28:	d108      	bne.n	8004a3c <HAL_UART_Transmit+0x68>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d104      	bne.n	8004a3c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004a32:	2300      	movs	r3, #0
 8004a34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	e003      	b.n	8004a44 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a40:	2300      	movs	r3, #0
 8004a42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a44:	e02f      	b.n	8004aa6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	9300      	str	r3, [sp, #0]
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	2180      	movs	r1, #128	@ 0x80
 8004a50:	68f8      	ldr	r0, [r7, #12]
 8004a52:	f000 ffeb 	bl	8005a2c <UART_WaitOnFlagUntilTimeout>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d004      	beq.n	8004a66 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e03b      	b.n	8004ade <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10b      	bne.n	8004a84 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	881b      	ldrh	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a7a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004a7c:	69bb      	ldr	r3, [r7, #24]
 8004a7e:	3302      	adds	r3, #2
 8004a80:	61bb      	str	r3, [r7, #24]
 8004a82:	e007      	b.n	8004a94 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	781a      	ldrb	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	3301      	adds	r3, #1
 8004a92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1c9      	bne.n	8004a46 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	2140      	movs	r1, #64	@ 0x40
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 ffb5 	bl	8005a2c <UART_WaitOnFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d004      	beq.n	8004ad2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2220      	movs	r2, #32
 8004acc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e005      	b.n	8004ade <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	e000      	b.n	8004ade <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004adc:	2302      	movs	r3, #2
  }
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3720      	adds	r7, #32
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}

08004ae6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b08a      	sub	sp, #40	@ 0x28
 8004aea:	af02      	add	r7, sp, #8
 8004aec:	60f8      	str	r0, [r7, #12]
 8004aee:	60b9      	str	r1, [r7, #8]
 8004af0:	603b      	str	r3, [r7, #0]
 8004af2:	4613      	mov	r3, r2
 8004af4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004afc:	2b20      	cmp	r3, #32
 8004afe:	f040 80b5 	bne.w	8004c6c <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d002      	beq.n	8004b0e <HAL_UART_Receive+0x28>
 8004b08:	88fb      	ldrh	r3, [r7, #6]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e0ad      	b.n	8004c6e <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2222      	movs	r2, #34	@ 0x22
 8004b1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b28:	f7fd fcaa 	bl	8002480 <HAL_GetTick>
 8004b2c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	88fa      	ldrh	r2, [r7, #6]
 8004b32:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	88fa      	ldrh	r2, [r7, #6]
 8004b3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b46:	d10e      	bne.n	8004b66 <HAL_UART_Receive+0x80>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d105      	bne.n	8004b5c <HAL_UART_Receive+0x76>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004b56:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004b5a:	e02d      	b.n	8004bb8 <HAL_UART_Receive+0xd2>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	22ff      	movs	r2, #255	@ 0xff
 8004b60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004b64:	e028      	b.n	8004bb8 <HAL_UART_Receive+0xd2>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d10d      	bne.n	8004b8a <HAL_UART_Receive+0xa4>
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d104      	bne.n	8004b80 <HAL_UART_Receive+0x9a>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	22ff      	movs	r2, #255	@ 0xff
 8004b7a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004b7e:	e01b      	b.n	8004bb8 <HAL_UART_Receive+0xd2>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	227f      	movs	r2, #127	@ 0x7f
 8004b84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004b88:	e016      	b.n	8004bb8 <HAL_UART_Receive+0xd2>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b92:	d10d      	bne.n	8004bb0 <HAL_UART_Receive+0xca>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d104      	bne.n	8004ba6 <HAL_UART_Receive+0xc0>
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	227f      	movs	r2, #127	@ 0x7f
 8004ba0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004ba4:	e008      	b.n	8004bb8 <HAL_UART_Receive+0xd2>
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	223f      	movs	r2, #63	@ 0x3f
 8004baa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004bae:	e003      	b.n	8004bb8 <HAL_UART_Receive+0xd2>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004bbe:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bc8:	d108      	bne.n	8004bdc <HAL_UART_Receive+0xf6>
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d104      	bne.n	8004bdc <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	e003      	b.n	8004be4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004be0:	2300      	movs	r3, #0
 8004be2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004be4:	e036      	b.n	8004c54 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	9300      	str	r3, [sp, #0]
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	2200      	movs	r2, #0
 8004bee:	2120      	movs	r1, #32
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f000 ff1b 	bl	8005a2c <UART_WaitOnFlagUntilTimeout>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d005      	beq.n	8004c08 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2220      	movs	r2, #32
 8004c00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	e032      	b.n	8004c6e <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10c      	bne.n	8004c28 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	8a7b      	ldrh	r3, [r7, #18]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	3302      	adds	r3, #2
 8004c24:	61bb      	str	r3, [r7, #24]
 8004c26:	e00c      	b.n	8004c42 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2e:	b2da      	uxtb	r2, r3
 8004c30:	8a7b      	ldrh	r3, [r7, #18]
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	4013      	ands	r3, r2
 8004c36:	b2da      	uxtb	r2, r3
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	3301      	adds	r3, #1
 8004c40:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1c2      	bne.n	8004be6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2220      	movs	r2, #32
 8004c64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	e000      	b.n	8004c6e <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8004c6c:	2302      	movs	r3, #2
  }
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3720      	adds	r7, #32
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
	...

08004c78 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b0ba      	sub	sp, #232	@ 0xe8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	69db      	ldr	r3, [r3, #28]
 8004c86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004c9e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004ca2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004cac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d115      	bne.n	8004ce0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004cb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cb8:	f003 0320 	and.w	r3, r3, #32
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00f      	beq.n	8004ce0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004cc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cc4:	f003 0320 	and.w	r3, r3, #32
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d009      	beq.n	8004ce0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f000 82c6 	beq.w	8005262 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	4798      	blx	r3
      }
      return;
 8004cde:	e2c0      	b.n	8005262 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004ce0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f000 8117 	beq.w	8004f18 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004cea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d106      	bne.n	8004d04 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004cf6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004cfa:	4b85      	ldr	r3, [pc, #532]	@ (8004f10 <HAL_UART_IRQHandler+0x298>)
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 810a 	beq.w	8004f18 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d08:	f003 0301 	and.w	r3, r3, #1
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d011      	beq.n	8004d34 <HAL_UART_IRQHandler+0xbc>
 8004d10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00b      	beq.n	8004d34 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2201      	movs	r2, #1
 8004d22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d2a:	f043 0201 	orr.w	r2, r3, #1
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d011      	beq.n	8004d64 <HAL_UART_IRQHandler+0xec>
 8004d40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00b      	beq.n	8004d64 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2202      	movs	r2, #2
 8004d52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d5a:	f043 0204 	orr.w	r2, r3, #4
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d011      	beq.n	8004d94 <HAL_UART_IRQHandler+0x11c>
 8004d70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d74:	f003 0301 	and.w	r3, r3, #1
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00b      	beq.n	8004d94 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2204      	movs	r2, #4
 8004d82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d8a:	f043 0202 	orr.w	r2, r3, #2
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004d94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d98:	f003 0308 	and.w	r3, r3, #8
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d017      	beq.n	8004dd0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004da0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004da4:	f003 0320 	and.w	r3, r3, #32
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d105      	bne.n	8004db8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004dac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004db0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d00b      	beq.n	8004dd0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2208      	movs	r2, #8
 8004dbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004dc6:	f043 0208 	orr.w	r2, r3, #8
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d012      	beq.n	8004e02 <HAL_UART_IRQHandler+0x18a>
 8004ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004de0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00c      	beq.n	8004e02 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004df0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004df8:	f043 0220 	orr.w	r2, r3, #32
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f000 822c 	beq.w	8005266 <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e12:	f003 0320 	and.w	r3, r3, #32
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00d      	beq.n	8004e36 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004e1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e1e:	f003 0320 	and.w	r3, r3, #32
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d007      	beq.n	8004e36 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4a:	2b40      	cmp	r3, #64	@ 0x40
 8004e4c:	d005      	beq.n	8004e5a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004e4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e52:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d04f      	beq.n	8004efa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 fe53 	bl	8005b06 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e6a:	2b40      	cmp	r3, #64	@ 0x40
 8004e6c:	d141      	bne.n	8004ef2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	3308      	adds	r3, #8
 8004e74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004e7c:	e853 3f00 	ldrex	r3, [r3]
 8004e80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004e84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004e88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	3308      	adds	r3, #8
 8004e96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004e9a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004e9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004ea6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004eaa:	e841 2300 	strex	r3, r2, [r1]
 8004eae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004eb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1d9      	bne.n	8004e6e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d013      	beq.n	8004eea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ec6:	4a13      	ldr	r2, [pc, #76]	@ (8004f14 <HAL_UART_IRQHandler+0x29c>)
 8004ec8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7fd fc87 	bl	80027e2 <HAL_DMA_Abort_IT>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d017      	beq.n	8004f0a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004ee4:	4610      	mov	r0, r2
 8004ee6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ee8:	e00f      	b.n	8004f0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 f9d0 	bl	8005290 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ef0:	e00b      	b.n	8004f0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f9cc 	bl	8005290 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ef8:	e007      	b.n	8004f0a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 f9c8 	bl	8005290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004f08:	e1ad      	b.n	8005266 <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f0a:	bf00      	nop
    return;
 8004f0c:	e1ab      	b.n	8005266 <HAL_UART_IRQHandler+0x5ee>
 8004f0e:	bf00      	nop
 8004f10:	04000120 	.word	0x04000120
 8004f14:	08005bcf 	.word	0x08005bcf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	f040 8166 	bne.w	80051ee <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f26:	f003 0310 	and.w	r3, r3, #16
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 815f 	beq.w	80051ee <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f34:	f003 0310 	and.w	r3, r3, #16
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 8158 	beq.w	80051ee <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2210      	movs	r2, #16
 8004f44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f50:	2b40      	cmp	r3, #64	@ 0x40
 8004f52:	f040 80d0 	bne.w	80050f6 <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f62:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f000 80ab 	beq.w	80050c2 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f76:	429a      	cmp	r2, r3
 8004f78:	f080 80a3 	bcs.w	80050c2 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f82:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f8a:	69db      	ldr	r3, [r3, #28]
 8004f8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f90:	f000 8086 	beq.w	80050a0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004fa0:	e853 3f00 	ldrex	r3, [r3]
 8004fa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004fa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004fac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	461a      	mov	r2, r3
 8004fba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004fbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004fc2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004fca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004fce:	e841 2300 	strex	r3, r2, [r1]
 8004fd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004fd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1da      	bne.n	8004f94 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	3308      	adds	r3, #8
 8004fe4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004fe8:	e853 3f00 	ldrex	r3, [r3]
 8004fec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004fee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004ff0:	f023 0301 	bic.w	r3, r3, #1
 8004ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	3308      	adds	r3, #8
 8004ffe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005002:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005006:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005008:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800500a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800500e:	e841 2300 	strex	r3, r2, [r1]
 8005012:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005014:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1e1      	bne.n	8004fde <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	3308      	adds	r3, #8
 8005020:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005022:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005024:	e853 3f00 	ldrex	r3, [r3]
 8005028:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800502a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800502c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005030:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	3308      	adds	r3, #8
 800503a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800503e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005040:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005042:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005044:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005046:	e841 2300 	strex	r3, r2, [r1]
 800504a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800504c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1e3      	bne.n	800501a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2220      	movs	r2, #32
 8005056:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005066:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005068:	e853 3f00 	ldrex	r3, [r3]
 800506c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800506e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005070:	f023 0310 	bic.w	r3, r3, #16
 8005074:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	461a      	mov	r2, r3
 800507e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005082:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005084:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005086:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005088:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800508a:	e841 2300 	strex	r3, r2, [r1]
 800508e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1e4      	bne.n	8005060 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800509a:	4618      	mov	r0, r3
 800509c:	f7fd fb31 	bl	8002702 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	1ad3      	subs	r3, r2, r3
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	4619      	mov	r1, r3
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 f8f2 	bl	80052a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80050c0:	e0d3      	b.n	800526a <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80050c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80050cc:	429a      	cmp	r2, r3
 80050ce:	f040 80cc 	bne.w	800526a <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050d6:	69db      	ldr	r3, [r3, #28]
 80050d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050dc:	f040 80c5 	bne.w	800526a <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80050ec:	4619      	mov	r1, r3
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f8d8 	bl	80052a4 <HAL_UARTEx_RxEventCallback>
      return;
 80050f4:	e0b9      	b.n	800526a <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005102:	b29b      	uxth	r3, r3
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005110:	b29b      	uxth	r3, r3
 8005112:	2b00      	cmp	r3, #0
 8005114:	f000 80ab 	beq.w	800526e <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8005118:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800511c:	2b00      	cmp	r3, #0
 800511e:	f000 80a6 	beq.w	800526e <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512a:	e853 3f00 	ldrex	r3, [r3]
 800512e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005132:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005136:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	461a      	mov	r2, r3
 8005140:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005144:	647b      	str	r3, [r7, #68]	@ 0x44
 8005146:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005148:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800514a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800514c:	e841 2300 	strex	r3, r2, [r1]
 8005150:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1e4      	bne.n	8005122 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	3308      	adds	r3, #8
 800515e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005162:	e853 3f00 	ldrex	r3, [r3]
 8005166:	623b      	str	r3, [r7, #32]
   return(result);
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	f023 0301 	bic.w	r3, r3, #1
 800516e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3308      	adds	r3, #8
 8005178:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800517c:	633a      	str	r2, [r7, #48]	@ 0x30
 800517e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005180:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005184:	e841 2300 	strex	r3, r2, [r1]
 8005188:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800518a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800518c:	2b00      	cmp	r3, #0
 800518e:	d1e3      	bne.n	8005158 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2220      	movs	r2, #32
 8005194:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	e853 3f00 	ldrex	r3, [r3]
 80051b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f023 0310 	bic.w	r3, r3, #16
 80051b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	461a      	mov	r2, r3
 80051c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80051c6:	61fb      	str	r3, [r7, #28]
 80051c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ca:	69b9      	ldr	r1, [r7, #24]
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	e841 2300 	strex	r3, r2, [r1]
 80051d2:	617b      	str	r3, [r7, #20]
   return(result);
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1e4      	bne.n	80051a4 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2202      	movs	r2, #2
 80051de:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80051e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051e4:	4619      	mov	r1, r3
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f85c 	bl	80052a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80051ec:	e03f      	b.n	800526e <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80051ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d00e      	beq.n	8005218 <HAL_UART_IRQHandler+0x5a0>
 80051fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d008      	beq.n	8005218 <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800520e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 f853 	bl	80052bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005216:	e02d      	b.n	8005274 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800521c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00e      	beq.n	8005242 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005228:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800522c:	2b00      	cmp	r3, #0
 800522e:	d008      	beq.n	8005242 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005234:	2b00      	cmp	r3, #0
 8005236:	d01c      	beq.n	8005272 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	4798      	blx	r3
    }
    return;
 8005240:	e017      	b.n	8005272 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800524a:	2b00      	cmp	r3, #0
 800524c:	d012      	beq.n	8005274 <HAL_UART_IRQHandler+0x5fc>
 800524e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00c      	beq.n	8005274 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fcc9 	bl	8005bf2 <UART_EndTransmit_IT>
    return;
 8005260:	e008      	b.n	8005274 <HAL_UART_IRQHandler+0x5fc>
      return;
 8005262:	bf00      	nop
 8005264:	e006      	b.n	8005274 <HAL_UART_IRQHandler+0x5fc>
    return;
 8005266:	bf00      	nop
 8005268:	e004      	b.n	8005274 <HAL_UART_IRQHandler+0x5fc>
      return;
 800526a:	bf00      	nop
 800526c:	e002      	b.n	8005274 <HAL_UART_IRQHandler+0x5fc>
      return;
 800526e:	bf00      	nop
 8005270:	e000      	b.n	8005274 <HAL_UART_IRQHandler+0x5fc>
    return;
 8005272:	bf00      	nop
  }

}
 8005274:	37e8      	adds	r7, #232	@ 0xe8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop

0800527c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	460b      	mov	r3, r1
 80052ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052b0:	bf00      	nop
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b088      	sub	sp, #32
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052d8:	2300      	movs	r3, #0
 80052da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	431a      	orrs	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	431a      	orrs	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	69db      	ldr	r3, [r3, #28]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	4ba6      	ldr	r3, [pc, #664]	@ (8005594 <UART_SetConfig+0x2c4>)
 80052fc:	4013      	ands	r3, r2
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	6812      	ldr	r2, [r2, #0]
 8005302:	6979      	ldr	r1, [r7, #20]
 8005304:	430b      	orrs	r3, r1
 8005306:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	68da      	ldr	r2, [r3, #12]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a1b      	ldr	r3, [r3, #32]
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	4313      	orrs	r3, r2
 800532c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	430a      	orrs	r2, r1
 8005340:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a94      	ldr	r2, [pc, #592]	@ (8005598 <UART_SetConfig+0x2c8>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d120      	bne.n	800538e <UART_SetConfig+0xbe>
 800534c:	4b93      	ldr	r3, [pc, #588]	@ (800559c <UART_SetConfig+0x2cc>)
 800534e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005352:	f003 0303 	and.w	r3, r3, #3
 8005356:	2b03      	cmp	r3, #3
 8005358:	d816      	bhi.n	8005388 <UART_SetConfig+0xb8>
 800535a:	a201      	add	r2, pc, #4	@ (adr r2, 8005360 <UART_SetConfig+0x90>)
 800535c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005360:	08005371 	.word	0x08005371
 8005364:	0800537d 	.word	0x0800537d
 8005368:	08005377 	.word	0x08005377
 800536c:	08005383 	.word	0x08005383
 8005370:	2301      	movs	r3, #1
 8005372:	77fb      	strb	r3, [r7, #31]
 8005374:	e150      	b.n	8005618 <UART_SetConfig+0x348>
 8005376:	2302      	movs	r3, #2
 8005378:	77fb      	strb	r3, [r7, #31]
 800537a:	e14d      	b.n	8005618 <UART_SetConfig+0x348>
 800537c:	2304      	movs	r3, #4
 800537e:	77fb      	strb	r3, [r7, #31]
 8005380:	e14a      	b.n	8005618 <UART_SetConfig+0x348>
 8005382:	2308      	movs	r3, #8
 8005384:	77fb      	strb	r3, [r7, #31]
 8005386:	e147      	b.n	8005618 <UART_SetConfig+0x348>
 8005388:	2310      	movs	r3, #16
 800538a:	77fb      	strb	r3, [r7, #31]
 800538c:	e144      	b.n	8005618 <UART_SetConfig+0x348>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a83      	ldr	r2, [pc, #524]	@ (80055a0 <UART_SetConfig+0x2d0>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d132      	bne.n	80053fe <UART_SetConfig+0x12e>
 8005398:	4b80      	ldr	r3, [pc, #512]	@ (800559c <UART_SetConfig+0x2cc>)
 800539a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800539e:	f003 030c 	and.w	r3, r3, #12
 80053a2:	2b0c      	cmp	r3, #12
 80053a4:	d828      	bhi.n	80053f8 <UART_SetConfig+0x128>
 80053a6:	a201      	add	r2, pc, #4	@ (adr r2, 80053ac <UART_SetConfig+0xdc>)
 80053a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ac:	080053e1 	.word	0x080053e1
 80053b0:	080053f9 	.word	0x080053f9
 80053b4:	080053f9 	.word	0x080053f9
 80053b8:	080053f9 	.word	0x080053f9
 80053bc:	080053ed 	.word	0x080053ed
 80053c0:	080053f9 	.word	0x080053f9
 80053c4:	080053f9 	.word	0x080053f9
 80053c8:	080053f9 	.word	0x080053f9
 80053cc:	080053e7 	.word	0x080053e7
 80053d0:	080053f9 	.word	0x080053f9
 80053d4:	080053f9 	.word	0x080053f9
 80053d8:	080053f9 	.word	0x080053f9
 80053dc:	080053f3 	.word	0x080053f3
 80053e0:	2300      	movs	r3, #0
 80053e2:	77fb      	strb	r3, [r7, #31]
 80053e4:	e118      	b.n	8005618 <UART_SetConfig+0x348>
 80053e6:	2302      	movs	r3, #2
 80053e8:	77fb      	strb	r3, [r7, #31]
 80053ea:	e115      	b.n	8005618 <UART_SetConfig+0x348>
 80053ec:	2304      	movs	r3, #4
 80053ee:	77fb      	strb	r3, [r7, #31]
 80053f0:	e112      	b.n	8005618 <UART_SetConfig+0x348>
 80053f2:	2308      	movs	r3, #8
 80053f4:	77fb      	strb	r3, [r7, #31]
 80053f6:	e10f      	b.n	8005618 <UART_SetConfig+0x348>
 80053f8:	2310      	movs	r3, #16
 80053fa:	77fb      	strb	r3, [r7, #31]
 80053fc:	e10c      	b.n	8005618 <UART_SetConfig+0x348>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a68      	ldr	r2, [pc, #416]	@ (80055a4 <UART_SetConfig+0x2d4>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d120      	bne.n	800544a <UART_SetConfig+0x17a>
 8005408:	4b64      	ldr	r3, [pc, #400]	@ (800559c <UART_SetConfig+0x2cc>)
 800540a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800540e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005412:	2b30      	cmp	r3, #48	@ 0x30
 8005414:	d013      	beq.n	800543e <UART_SetConfig+0x16e>
 8005416:	2b30      	cmp	r3, #48	@ 0x30
 8005418:	d814      	bhi.n	8005444 <UART_SetConfig+0x174>
 800541a:	2b20      	cmp	r3, #32
 800541c:	d009      	beq.n	8005432 <UART_SetConfig+0x162>
 800541e:	2b20      	cmp	r3, #32
 8005420:	d810      	bhi.n	8005444 <UART_SetConfig+0x174>
 8005422:	2b00      	cmp	r3, #0
 8005424:	d002      	beq.n	800542c <UART_SetConfig+0x15c>
 8005426:	2b10      	cmp	r3, #16
 8005428:	d006      	beq.n	8005438 <UART_SetConfig+0x168>
 800542a:	e00b      	b.n	8005444 <UART_SetConfig+0x174>
 800542c:	2300      	movs	r3, #0
 800542e:	77fb      	strb	r3, [r7, #31]
 8005430:	e0f2      	b.n	8005618 <UART_SetConfig+0x348>
 8005432:	2302      	movs	r3, #2
 8005434:	77fb      	strb	r3, [r7, #31]
 8005436:	e0ef      	b.n	8005618 <UART_SetConfig+0x348>
 8005438:	2304      	movs	r3, #4
 800543a:	77fb      	strb	r3, [r7, #31]
 800543c:	e0ec      	b.n	8005618 <UART_SetConfig+0x348>
 800543e:	2308      	movs	r3, #8
 8005440:	77fb      	strb	r3, [r7, #31]
 8005442:	e0e9      	b.n	8005618 <UART_SetConfig+0x348>
 8005444:	2310      	movs	r3, #16
 8005446:	77fb      	strb	r3, [r7, #31]
 8005448:	e0e6      	b.n	8005618 <UART_SetConfig+0x348>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a56      	ldr	r2, [pc, #344]	@ (80055a8 <UART_SetConfig+0x2d8>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d120      	bne.n	8005496 <UART_SetConfig+0x1c6>
 8005454:	4b51      	ldr	r3, [pc, #324]	@ (800559c <UART_SetConfig+0x2cc>)
 8005456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800545a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800545e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005460:	d013      	beq.n	800548a <UART_SetConfig+0x1ba>
 8005462:	2bc0      	cmp	r3, #192	@ 0xc0
 8005464:	d814      	bhi.n	8005490 <UART_SetConfig+0x1c0>
 8005466:	2b80      	cmp	r3, #128	@ 0x80
 8005468:	d009      	beq.n	800547e <UART_SetConfig+0x1ae>
 800546a:	2b80      	cmp	r3, #128	@ 0x80
 800546c:	d810      	bhi.n	8005490 <UART_SetConfig+0x1c0>
 800546e:	2b00      	cmp	r3, #0
 8005470:	d002      	beq.n	8005478 <UART_SetConfig+0x1a8>
 8005472:	2b40      	cmp	r3, #64	@ 0x40
 8005474:	d006      	beq.n	8005484 <UART_SetConfig+0x1b4>
 8005476:	e00b      	b.n	8005490 <UART_SetConfig+0x1c0>
 8005478:	2300      	movs	r3, #0
 800547a:	77fb      	strb	r3, [r7, #31]
 800547c:	e0cc      	b.n	8005618 <UART_SetConfig+0x348>
 800547e:	2302      	movs	r3, #2
 8005480:	77fb      	strb	r3, [r7, #31]
 8005482:	e0c9      	b.n	8005618 <UART_SetConfig+0x348>
 8005484:	2304      	movs	r3, #4
 8005486:	77fb      	strb	r3, [r7, #31]
 8005488:	e0c6      	b.n	8005618 <UART_SetConfig+0x348>
 800548a:	2308      	movs	r3, #8
 800548c:	77fb      	strb	r3, [r7, #31]
 800548e:	e0c3      	b.n	8005618 <UART_SetConfig+0x348>
 8005490:	2310      	movs	r3, #16
 8005492:	77fb      	strb	r3, [r7, #31]
 8005494:	e0c0      	b.n	8005618 <UART_SetConfig+0x348>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a44      	ldr	r2, [pc, #272]	@ (80055ac <UART_SetConfig+0x2dc>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d125      	bne.n	80054ec <UART_SetConfig+0x21c>
 80054a0:	4b3e      	ldr	r3, [pc, #248]	@ (800559c <UART_SetConfig+0x2cc>)
 80054a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054ae:	d017      	beq.n	80054e0 <UART_SetConfig+0x210>
 80054b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054b4:	d817      	bhi.n	80054e6 <UART_SetConfig+0x216>
 80054b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054ba:	d00b      	beq.n	80054d4 <UART_SetConfig+0x204>
 80054bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054c0:	d811      	bhi.n	80054e6 <UART_SetConfig+0x216>
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d003      	beq.n	80054ce <UART_SetConfig+0x1fe>
 80054c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ca:	d006      	beq.n	80054da <UART_SetConfig+0x20a>
 80054cc:	e00b      	b.n	80054e6 <UART_SetConfig+0x216>
 80054ce:	2300      	movs	r3, #0
 80054d0:	77fb      	strb	r3, [r7, #31]
 80054d2:	e0a1      	b.n	8005618 <UART_SetConfig+0x348>
 80054d4:	2302      	movs	r3, #2
 80054d6:	77fb      	strb	r3, [r7, #31]
 80054d8:	e09e      	b.n	8005618 <UART_SetConfig+0x348>
 80054da:	2304      	movs	r3, #4
 80054dc:	77fb      	strb	r3, [r7, #31]
 80054de:	e09b      	b.n	8005618 <UART_SetConfig+0x348>
 80054e0:	2308      	movs	r3, #8
 80054e2:	77fb      	strb	r3, [r7, #31]
 80054e4:	e098      	b.n	8005618 <UART_SetConfig+0x348>
 80054e6:	2310      	movs	r3, #16
 80054e8:	77fb      	strb	r3, [r7, #31]
 80054ea:	e095      	b.n	8005618 <UART_SetConfig+0x348>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a2f      	ldr	r2, [pc, #188]	@ (80055b0 <UART_SetConfig+0x2e0>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d125      	bne.n	8005542 <UART_SetConfig+0x272>
 80054f6:	4b29      	ldr	r3, [pc, #164]	@ (800559c <UART_SetConfig+0x2cc>)
 80054f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005500:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005504:	d017      	beq.n	8005536 <UART_SetConfig+0x266>
 8005506:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800550a:	d817      	bhi.n	800553c <UART_SetConfig+0x26c>
 800550c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005510:	d00b      	beq.n	800552a <UART_SetConfig+0x25a>
 8005512:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005516:	d811      	bhi.n	800553c <UART_SetConfig+0x26c>
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <UART_SetConfig+0x254>
 800551c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005520:	d006      	beq.n	8005530 <UART_SetConfig+0x260>
 8005522:	e00b      	b.n	800553c <UART_SetConfig+0x26c>
 8005524:	2301      	movs	r3, #1
 8005526:	77fb      	strb	r3, [r7, #31]
 8005528:	e076      	b.n	8005618 <UART_SetConfig+0x348>
 800552a:	2302      	movs	r3, #2
 800552c:	77fb      	strb	r3, [r7, #31]
 800552e:	e073      	b.n	8005618 <UART_SetConfig+0x348>
 8005530:	2304      	movs	r3, #4
 8005532:	77fb      	strb	r3, [r7, #31]
 8005534:	e070      	b.n	8005618 <UART_SetConfig+0x348>
 8005536:	2308      	movs	r3, #8
 8005538:	77fb      	strb	r3, [r7, #31]
 800553a:	e06d      	b.n	8005618 <UART_SetConfig+0x348>
 800553c:	2310      	movs	r3, #16
 800553e:	77fb      	strb	r3, [r7, #31]
 8005540:	e06a      	b.n	8005618 <UART_SetConfig+0x348>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a1b      	ldr	r2, [pc, #108]	@ (80055b4 <UART_SetConfig+0x2e4>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d138      	bne.n	80055be <UART_SetConfig+0x2ee>
 800554c:	4b13      	ldr	r3, [pc, #76]	@ (800559c <UART_SetConfig+0x2cc>)
 800554e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005552:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005556:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800555a:	d017      	beq.n	800558c <UART_SetConfig+0x2bc>
 800555c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005560:	d82a      	bhi.n	80055b8 <UART_SetConfig+0x2e8>
 8005562:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005566:	d00b      	beq.n	8005580 <UART_SetConfig+0x2b0>
 8005568:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800556c:	d824      	bhi.n	80055b8 <UART_SetConfig+0x2e8>
 800556e:	2b00      	cmp	r3, #0
 8005570:	d003      	beq.n	800557a <UART_SetConfig+0x2aa>
 8005572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005576:	d006      	beq.n	8005586 <UART_SetConfig+0x2b6>
 8005578:	e01e      	b.n	80055b8 <UART_SetConfig+0x2e8>
 800557a:	2300      	movs	r3, #0
 800557c:	77fb      	strb	r3, [r7, #31]
 800557e:	e04b      	b.n	8005618 <UART_SetConfig+0x348>
 8005580:	2302      	movs	r3, #2
 8005582:	77fb      	strb	r3, [r7, #31]
 8005584:	e048      	b.n	8005618 <UART_SetConfig+0x348>
 8005586:	2304      	movs	r3, #4
 8005588:	77fb      	strb	r3, [r7, #31]
 800558a:	e045      	b.n	8005618 <UART_SetConfig+0x348>
 800558c:	2308      	movs	r3, #8
 800558e:	77fb      	strb	r3, [r7, #31]
 8005590:	e042      	b.n	8005618 <UART_SetConfig+0x348>
 8005592:	bf00      	nop
 8005594:	efff69f3 	.word	0xefff69f3
 8005598:	40011000 	.word	0x40011000
 800559c:	40023800 	.word	0x40023800
 80055a0:	40004400 	.word	0x40004400
 80055a4:	40004800 	.word	0x40004800
 80055a8:	40004c00 	.word	0x40004c00
 80055ac:	40005000 	.word	0x40005000
 80055b0:	40011400 	.word	0x40011400
 80055b4:	40007800 	.word	0x40007800
 80055b8:	2310      	movs	r3, #16
 80055ba:	77fb      	strb	r3, [r7, #31]
 80055bc:	e02c      	b.n	8005618 <UART_SetConfig+0x348>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a72      	ldr	r2, [pc, #456]	@ (800578c <UART_SetConfig+0x4bc>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d125      	bne.n	8005614 <UART_SetConfig+0x344>
 80055c8:	4b71      	ldr	r3, [pc, #452]	@ (8005790 <UART_SetConfig+0x4c0>)
 80055ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ce:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80055d2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80055d6:	d017      	beq.n	8005608 <UART_SetConfig+0x338>
 80055d8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80055dc:	d817      	bhi.n	800560e <UART_SetConfig+0x33e>
 80055de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055e2:	d00b      	beq.n	80055fc <UART_SetConfig+0x32c>
 80055e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055e8:	d811      	bhi.n	800560e <UART_SetConfig+0x33e>
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d003      	beq.n	80055f6 <UART_SetConfig+0x326>
 80055ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055f2:	d006      	beq.n	8005602 <UART_SetConfig+0x332>
 80055f4:	e00b      	b.n	800560e <UART_SetConfig+0x33e>
 80055f6:	2300      	movs	r3, #0
 80055f8:	77fb      	strb	r3, [r7, #31]
 80055fa:	e00d      	b.n	8005618 <UART_SetConfig+0x348>
 80055fc:	2302      	movs	r3, #2
 80055fe:	77fb      	strb	r3, [r7, #31]
 8005600:	e00a      	b.n	8005618 <UART_SetConfig+0x348>
 8005602:	2304      	movs	r3, #4
 8005604:	77fb      	strb	r3, [r7, #31]
 8005606:	e007      	b.n	8005618 <UART_SetConfig+0x348>
 8005608:	2308      	movs	r3, #8
 800560a:	77fb      	strb	r3, [r7, #31]
 800560c:	e004      	b.n	8005618 <UART_SetConfig+0x348>
 800560e:	2310      	movs	r3, #16
 8005610:	77fb      	strb	r3, [r7, #31]
 8005612:	e001      	b.n	8005618 <UART_SetConfig+0x348>
 8005614:	2310      	movs	r3, #16
 8005616:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	69db      	ldr	r3, [r3, #28]
 800561c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005620:	d15b      	bne.n	80056da <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005622:	7ffb      	ldrb	r3, [r7, #31]
 8005624:	2b08      	cmp	r3, #8
 8005626:	d828      	bhi.n	800567a <UART_SetConfig+0x3aa>
 8005628:	a201      	add	r2, pc, #4	@ (adr r2, 8005630 <UART_SetConfig+0x360>)
 800562a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800562e:	bf00      	nop
 8005630:	08005655 	.word	0x08005655
 8005634:	0800565d 	.word	0x0800565d
 8005638:	08005665 	.word	0x08005665
 800563c:	0800567b 	.word	0x0800567b
 8005640:	0800566b 	.word	0x0800566b
 8005644:	0800567b 	.word	0x0800567b
 8005648:	0800567b 	.word	0x0800567b
 800564c:	0800567b 	.word	0x0800567b
 8005650:	08005673 	.word	0x08005673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005654:	f7fd ff58 	bl	8003508 <HAL_RCC_GetPCLK1Freq>
 8005658:	61b8      	str	r0, [r7, #24]
        break;
 800565a:	e013      	b.n	8005684 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800565c:	f7fd ff68 	bl	8003530 <HAL_RCC_GetPCLK2Freq>
 8005660:	61b8      	str	r0, [r7, #24]
        break;
 8005662:	e00f      	b.n	8005684 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005664:	4b4b      	ldr	r3, [pc, #300]	@ (8005794 <UART_SetConfig+0x4c4>)
 8005666:	61bb      	str	r3, [r7, #24]
        break;
 8005668:	e00c      	b.n	8005684 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800566a:	f7fd fe3d 	bl	80032e8 <HAL_RCC_GetSysClockFreq>
 800566e:	61b8      	str	r0, [r7, #24]
        break;
 8005670:	e008      	b.n	8005684 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005676:	61bb      	str	r3, [r7, #24]
        break;
 8005678:	e004      	b.n	8005684 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800567a:	2300      	movs	r3, #0
 800567c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	77bb      	strb	r3, [r7, #30]
        break;
 8005682:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d074      	beq.n	8005774 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	005a      	lsls	r2, r3, #1
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	085b      	lsrs	r3, r3, #1
 8005694:	441a      	add	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	fbb2 f3f3 	udiv	r3, r2, r3
 800569e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	2b0f      	cmp	r3, #15
 80056a4:	d916      	bls.n	80056d4 <UART_SetConfig+0x404>
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056ac:	d212      	bcs.n	80056d4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	f023 030f 	bic.w	r3, r3, #15
 80056b6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	085b      	lsrs	r3, r3, #1
 80056bc:	b29b      	uxth	r3, r3
 80056be:	f003 0307 	and.w	r3, r3, #7
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	89fb      	ldrh	r3, [r7, #14]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	89fa      	ldrh	r2, [r7, #14]
 80056d0:	60da      	str	r2, [r3, #12]
 80056d2:	e04f      	b.n	8005774 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	77bb      	strb	r3, [r7, #30]
 80056d8:	e04c      	b.n	8005774 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056da:	7ffb      	ldrb	r3, [r7, #31]
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d828      	bhi.n	8005732 <UART_SetConfig+0x462>
 80056e0:	a201      	add	r2, pc, #4	@ (adr r2, 80056e8 <UART_SetConfig+0x418>)
 80056e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e6:	bf00      	nop
 80056e8:	0800570d 	.word	0x0800570d
 80056ec:	08005715 	.word	0x08005715
 80056f0:	0800571d 	.word	0x0800571d
 80056f4:	08005733 	.word	0x08005733
 80056f8:	08005723 	.word	0x08005723
 80056fc:	08005733 	.word	0x08005733
 8005700:	08005733 	.word	0x08005733
 8005704:	08005733 	.word	0x08005733
 8005708:	0800572b 	.word	0x0800572b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800570c:	f7fd fefc 	bl	8003508 <HAL_RCC_GetPCLK1Freq>
 8005710:	61b8      	str	r0, [r7, #24]
        break;
 8005712:	e013      	b.n	800573c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005714:	f7fd ff0c 	bl	8003530 <HAL_RCC_GetPCLK2Freq>
 8005718:	61b8      	str	r0, [r7, #24]
        break;
 800571a:	e00f      	b.n	800573c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800571c:	4b1d      	ldr	r3, [pc, #116]	@ (8005794 <UART_SetConfig+0x4c4>)
 800571e:	61bb      	str	r3, [r7, #24]
        break;
 8005720:	e00c      	b.n	800573c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005722:	f7fd fde1 	bl	80032e8 <HAL_RCC_GetSysClockFreq>
 8005726:	61b8      	str	r0, [r7, #24]
        break;
 8005728:	e008      	b.n	800573c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800572a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800572e:	61bb      	str	r3, [r7, #24]
        break;
 8005730:	e004      	b.n	800573c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005732:	2300      	movs	r3, #0
 8005734:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	77bb      	strb	r3, [r7, #30]
        break;
 800573a:	bf00      	nop
    }

    if (pclk != 0U)
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d018      	beq.n	8005774 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	085a      	lsrs	r2, r3, #1
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	441a      	add	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	fbb2 f3f3 	udiv	r3, r2, r3
 8005754:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	2b0f      	cmp	r3, #15
 800575a:	d909      	bls.n	8005770 <UART_SetConfig+0x4a0>
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005762:	d205      	bcs.n	8005770 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	b29a      	uxth	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	60da      	str	r2, [r3, #12]
 800576e:	e001      	b.n	8005774 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005780:	7fbb      	ldrb	r3, [r7, #30]
}
 8005782:	4618      	mov	r0, r3
 8005784:	3720      	adds	r7, #32
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40007c00 	.word	0x40007c00
 8005790:	40023800 	.word	0x40023800
 8005794:	00f42400 	.word	0x00f42400

08005798 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	f003 0308 	and.w	r3, r3, #8
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00a      	beq.n	80057c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	430a      	orrs	r2, r1
 80057c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00a      	beq.n	80057e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	430a      	orrs	r2, r1
 80057e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e8:	f003 0302 	and.w	r3, r3, #2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d00a      	beq.n	8005806 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800580a:	f003 0304 	and.w	r3, r3, #4
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00a      	beq.n	8005828 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	430a      	orrs	r2, r1
 8005826:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800582c:	f003 0310 	and.w	r3, r3, #16
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00a      	beq.n	800584a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584e:	f003 0320 	and.w	r3, r3, #32
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	430a      	orrs	r2, r1
 800586a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005874:	2b00      	cmp	r3, #0
 8005876:	d01a      	beq.n	80058ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	430a      	orrs	r2, r1
 800588c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005892:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005896:	d10a      	bne.n	80058ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	430a      	orrs	r2, r1
 80058ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00a      	beq.n	80058d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	430a      	orrs	r2, r1
 80058ce:	605a      	str	r2, [r3, #4]
  }
}
 80058d0:	bf00      	nop
 80058d2:	370c      	adds	r7, #12
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr

080058dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b098      	sub	sp, #96	@ 0x60
 80058e0:	af02      	add	r7, sp, #8
 80058e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058ec:	f7fc fdc8 	bl	8002480 <HAL_GetTick>
 80058f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0308 	and.w	r3, r3, #8
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d12e      	bne.n	800595e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005900:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005908:	2200      	movs	r2, #0
 800590a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 f88c 	bl	8005a2c <UART_WaitOnFlagUntilTimeout>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d021      	beq.n	800595e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005922:	e853 3f00 	ldrex	r3, [r3]
 8005926:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800592a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800592e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	461a      	mov	r2, r3
 8005936:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005938:	647b      	str	r3, [r7, #68]	@ 0x44
 800593a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800593e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005940:	e841 2300 	strex	r3, r2, [r1]
 8005944:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e6      	bne.n	800591a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2220      	movs	r2, #32
 8005950:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e062      	b.n	8005a24 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0304 	and.w	r3, r3, #4
 8005968:	2b04      	cmp	r3, #4
 800596a:	d149      	bne.n	8005a00 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800596c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005970:	9300      	str	r3, [sp, #0]
 8005972:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005974:	2200      	movs	r2, #0
 8005976:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f856 	bl	8005a2c <UART_WaitOnFlagUntilTimeout>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d03c      	beq.n	8005a00 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598e:	e853 3f00 	ldrex	r3, [r3]
 8005992:	623b      	str	r3, [r7, #32]
   return(result);
 8005994:	6a3b      	ldr	r3, [r7, #32]
 8005996:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800599a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	461a      	mov	r2, r3
 80059a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80059a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059ac:	e841 2300 	strex	r3, r2, [r1]
 80059b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1e6      	bne.n	8005986 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	3308      	adds	r3, #8
 80059be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	e853 3f00 	ldrex	r3, [r3]
 80059c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f023 0301 	bic.w	r3, r3, #1
 80059ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	3308      	adds	r3, #8
 80059d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059d8:	61fa      	str	r2, [r7, #28]
 80059da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059dc:	69b9      	ldr	r1, [r7, #24]
 80059de:	69fa      	ldr	r2, [r7, #28]
 80059e0:	e841 2300 	strex	r3, r2, [r1]
 80059e4:	617b      	str	r3, [r7, #20]
   return(result);
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e5      	bne.n	80059b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e011      	b.n	8005a24 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2220      	movs	r2, #32
 8005a04:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2220      	movs	r2, #32
 8005a0a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3758      	adds	r7, #88	@ 0x58
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	603b      	str	r3, [r7, #0]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a3c:	e04f      	b.n	8005ade <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a44:	d04b      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a46:	f7fc fd1b 	bl	8002480 <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d302      	bcc.n	8005a5c <UART_WaitOnFlagUntilTimeout+0x30>
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e04e      	b.n	8005afe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0304 	and.w	r3, r3, #4
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d037      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	2b80      	cmp	r3, #128	@ 0x80
 8005a72:	d034      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2b40      	cmp	r3, #64	@ 0x40
 8005a78:	d031      	beq.n	8005ade <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	f003 0308 	and.w	r3, r3, #8
 8005a84:	2b08      	cmp	r3, #8
 8005a86:	d110      	bne.n	8005aaa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	2208      	movs	r2, #8
 8005a8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a90:	68f8      	ldr	r0, [r7, #12]
 8005a92:	f000 f838 	bl	8005b06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2208      	movs	r2, #8
 8005a9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e029      	b.n	8005afe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	69db      	ldr	r3, [r3, #28]
 8005ab0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ab4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ab8:	d111      	bne.n	8005ade <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ac2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 f81e 	bl	8005b06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2220      	movs	r2, #32
 8005ace:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e00f      	b.n	8005afe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	69da      	ldr	r2, [r3, #28]
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	bf0c      	ite	eq
 8005aee:	2301      	moveq	r3, #1
 8005af0:	2300      	movne	r3, #0
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	461a      	mov	r2, r3
 8005af6:	79fb      	ldrb	r3, [r7, #7]
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d0a0      	beq.n	8005a3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b06:	b480      	push	{r7}
 8005b08:	b095      	sub	sp, #84	@ 0x54
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b16:	e853 3f00 	ldrex	r3, [r3]
 8005b1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b2e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b34:	e841 2300 	strex	r3, r2, [r1]
 8005b38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d1e6      	bne.n	8005b0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	3308      	adds	r3, #8
 8005b46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b48:	6a3b      	ldr	r3, [r7, #32]
 8005b4a:	e853 3f00 	ldrex	r3, [r3]
 8005b4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	f023 0301 	bic.w	r3, r3, #1
 8005b56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	3308      	adds	r3, #8
 8005b5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b68:	e841 2300 	strex	r3, r2, [r1]
 8005b6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1e5      	bne.n	8005b40 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d118      	bne.n	8005bae <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	e853 3f00 	ldrex	r3, [r3]
 8005b88:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	f023 0310 	bic.w	r3, r3, #16
 8005b90:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	461a      	mov	r2, r3
 8005b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b9a:	61bb      	str	r3, [r7, #24]
 8005b9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9e:	6979      	ldr	r1, [r7, #20]
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	e841 2300 	strex	r3, r2, [r1]
 8005ba6:	613b      	str	r3, [r7, #16]
   return(result);
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1e6      	bne.n	8005b7c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2220      	movs	r2, #32
 8005bb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005bc2:	bf00      	nop
 8005bc4:	3754      	adds	r7, #84	@ 0x54
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b084      	sub	sp, #16
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bda:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	f7ff fb53 	bl	8005290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005bea:	bf00      	nop
 8005bec:	3710      	adds	r7, #16
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b088      	sub	sp, #32
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	e853 3f00 	ldrex	r3, [r3]
 8005c06:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c0e:	61fb      	str	r3, [r7, #28]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	461a      	mov	r2, r3
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	61bb      	str	r3, [r7, #24]
 8005c1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c1c:	6979      	ldr	r1, [r7, #20]
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	e841 2300 	strex	r3, r2, [r1]
 8005c24:	613b      	str	r3, [r7, #16]
   return(result);
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1e6      	bne.n	8005bfa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2220      	movs	r2, #32
 8005c30:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f7ff fb1f 	bl	800527c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c3e:	bf00      	nop
 8005c40:	3720      	adds	r7, #32
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
	...

08005c48 <_strtol_l.isra.0>:
 8005c48:	2b24      	cmp	r3, #36	@ 0x24
 8005c4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c4e:	4686      	mov	lr, r0
 8005c50:	4690      	mov	r8, r2
 8005c52:	d801      	bhi.n	8005c58 <_strtol_l.isra.0+0x10>
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d106      	bne.n	8005c66 <_strtol_l.isra.0+0x1e>
 8005c58:	f000 f8b8 	bl	8005dcc <__errno>
 8005c5c:	2316      	movs	r3, #22
 8005c5e:	6003      	str	r3, [r0, #0]
 8005c60:	2000      	movs	r0, #0
 8005c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c66:	4834      	ldr	r0, [pc, #208]	@ (8005d38 <_strtol_l.isra.0+0xf0>)
 8005c68:	460d      	mov	r5, r1
 8005c6a:	462a      	mov	r2, r5
 8005c6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c70:	5d06      	ldrb	r6, [r0, r4]
 8005c72:	f016 0608 	ands.w	r6, r6, #8
 8005c76:	d1f8      	bne.n	8005c6a <_strtol_l.isra.0+0x22>
 8005c78:	2c2d      	cmp	r4, #45	@ 0x2d
 8005c7a:	d110      	bne.n	8005c9e <_strtol_l.isra.0+0x56>
 8005c7c:	782c      	ldrb	r4, [r5, #0]
 8005c7e:	2601      	movs	r6, #1
 8005c80:	1c95      	adds	r5, r2, #2
 8005c82:	f033 0210 	bics.w	r2, r3, #16
 8005c86:	d115      	bne.n	8005cb4 <_strtol_l.isra.0+0x6c>
 8005c88:	2c30      	cmp	r4, #48	@ 0x30
 8005c8a:	d10d      	bne.n	8005ca8 <_strtol_l.isra.0+0x60>
 8005c8c:	782a      	ldrb	r2, [r5, #0]
 8005c8e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005c92:	2a58      	cmp	r2, #88	@ 0x58
 8005c94:	d108      	bne.n	8005ca8 <_strtol_l.isra.0+0x60>
 8005c96:	786c      	ldrb	r4, [r5, #1]
 8005c98:	3502      	adds	r5, #2
 8005c9a:	2310      	movs	r3, #16
 8005c9c:	e00a      	b.n	8005cb4 <_strtol_l.isra.0+0x6c>
 8005c9e:	2c2b      	cmp	r4, #43	@ 0x2b
 8005ca0:	bf04      	itt	eq
 8005ca2:	782c      	ldrbeq	r4, [r5, #0]
 8005ca4:	1c95      	addeq	r5, r2, #2
 8005ca6:	e7ec      	b.n	8005c82 <_strtol_l.isra.0+0x3a>
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1f6      	bne.n	8005c9a <_strtol_l.isra.0+0x52>
 8005cac:	2c30      	cmp	r4, #48	@ 0x30
 8005cae:	bf14      	ite	ne
 8005cb0:	230a      	movne	r3, #10
 8005cb2:	2308      	moveq	r3, #8
 8005cb4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005cb8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	fbbc f9f3 	udiv	r9, ip, r3
 8005cc2:	4610      	mov	r0, r2
 8005cc4:	fb03 ca19 	mls	sl, r3, r9, ip
 8005cc8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005ccc:	2f09      	cmp	r7, #9
 8005cce:	d80f      	bhi.n	8005cf0 <_strtol_l.isra.0+0xa8>
 8005cd0:	463c      	mov	r4, r7
 8005cd2:	42a3      	cmp	r3, r4
 8005cd4:	dd1b      	ble.n	8005d0e <_strtol_l.isra.0+0xc6>
 8005cd6:	1c57      	adds	r7, r2, #1
 8005cd8:	d007      	beq.n	8005cea <_strtol_l.isra.0+0xa2>
 8005cda:	4581      	cmp	r9, r0
 8005cdc:	d314      	bcc.n	8005d08 <_strtol_l.isra.0+0xc0>
 8005cde:	d101      	bne.n	8005ce4 <_strtol_l.isra.0+0x9c>
 8005ce0:	45a2      	cmp	sl, r4
 8005ce2:	db11      	blt.n	8005d08 <_strtol_l.isra.0+0xc0>
 8005ce4:	fb00 4003 	mla	r0, r0, r3, r4
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005cee:	e7eb      	b.n	8005cc8 <_strtol_l.isra.0+0x80>
 8005cf0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005cf4:	2f19      	cmp	r7, #25
 8005cf6:	d801      	bhi.n	8005cfc <_strtol_l.isra.0+0xb4>
 8005cf8:	3c37      	subs	r4, #55	@ 0x37
 8005cfa:	e7ea      	b.n	8005cd2 <_strtol_l.isra.0+0x8a>
 8005cfc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005d00:	2f19      	cmp	r7, #25
 8005d02:	d804      	bhi.n	8005d0e <_strtol_l.isra.0+0xc6>
 8005d04:	3c57      	subs	r4, #87	@ 0x57
 8005d06:	e7e4      	b.n	8005cd2 <_strtol_l.isra.0+0x8a>
 8005d08:	f04f 32ff 	mov.w	r2, #4294967295
 8005d0c:	e7ed      	b.n	8005cea <_strtol_l.isra.0+0xa2>
 8005d0e:	1c53      	adds	r3, r2, #1
 8005d10:	d108      	bne.n	8005d24 <_strtol_l.isra.0+0xdc>
 8005d12:	2322      	movs	r3, #34	@ 0x22
 8005d14:	f8ce 3000 	str.w	r3, [lr]
 8005d18:	4660      	mov	r0, ip
 8005d1a:	f1b8 0f00 	cmp.w	r8, #0
 8005d1e:	d0a0      	beq.n	8005c62 <_strtol_l.isra.0+0x1a>
 8005d20:	1e69      	subs	r1, r5, #1
 8005d22:	e006      	b.n	8005d32 <_strtol_l.isra.0+0xea>
 8005d24:	b106      	cbz	r6, 8005d28 <_strtol_l.isra.0+0xe0>
 8005d26:	4240      	negs	r0, r0
 8005d28:	f1b8 0f00 	cmp.w	r8, #0
 8005d2c:	d099      	beq.n	8005c62 <_strtol_l.isra.0+0x1a>
 8005d2e:	2a00      	cmp	r2, #0
 8005d30:	d1f6      	bne.n	8005d20 <_strtol_l.isra.0+0xd8>
 8005d32:	f8c8 1000 	str.w	r1, [r8]
 8005d36:	e794      	b.n	8005c62 <_strtol_l.isra.0+0x1a>
 8005d38:	08006ab9 	.word	0x08006ab9

08005d3c <strtol>:
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	460a      	mov	r2, r1
 8005d40:	4601      	mov	r1, r0
 8005d42:	4802      	ldr	r0, [pc, #8]	@ (8005d4c <strtol+0x10>)
 8005d44:	6800      	ldr	r0, [r0, #0]
 8005d46:	f7ff bf7f 	b.w	8005c48 <_strtol_l.isra.0>
 8005d4a:	bf00      	nop
 8005d4c:	2000000c 	.word	0x2000000c

08005d50 <sniprintf>:
 8005d50:	b40c      	push	{r2, r3}
 8005d52:	b530      	push	{r4, r5, lr}
 8005d54:	4b18      	ldr	r3, [pc, #96]	@ (8005db8 <sniprintf+0x68>)
 8005d56:	1e0c      	subs	r4, r1, #0
 8005d58:	681d      	ldr	r5, [r3, #0]
 8005d5a:	b09d      	sub	sp, #116	@ 0x74
 8005d5c:	da08      	bge.n	8005d70 <sniprintf+0x20>
 8005d5e:	238b      	movs	r3, #139	@ 0x8b
 8005d60:	602b      	str	r3, [r5, #0]
 8005d62:	f04f 30ff 	mov.w	r0, #4294967295
 8005d66:	b01d      	add	sp, #116	@ 0x74
 8005d68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d6c:	b002      	add	sp, #8
 8005d6e:	4770      	bx	lr
 8005d70:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d74:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d78:	f04f 0300 	mov.w	r3, #0
 8005d7c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005d7e:	bf14      	ite	ne
 8005d80:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d84:	4623      	moveq	r3, r4
 8005d86:	9304      	str	r3, [sp, #16]
 8005d88:	9307      	str	r3, [sp, #28]
 8005d8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d8e:	9002      	str	r0, [sp, #8]
 8005d90:	9006      	str	r0, [sp, #24]
 8005d92:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d96:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d98:	ab21      	add	r3, sp, #132	@ 0x84
 8005d9a:	a902      	add	r1, sp, #8
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	9301      	str	r3, [sp, #4]
 8005da0:	f000 f9a2 	bl	80060e8 <_svfiprintf_r>
 8005da4:	1c43      	adds	r3, r0, #1
 8005da6:	bfbc      	itt	lt
 8005da8:	238b      	movlt	r3, #139	@ 0x8b
 8005daa:	602b      	strlt	r3, [r5, #0]
 8005dac:	2c00      	cmp	r4, #0
 8005dae:	d0da      	beq.n	8005d66 <sniprintf+0x16>
 8005db0:	9b02      	ldr	r3, [sp, #8]
 8005db2:	2200      	movs	r2, #0
 8005db4:	701a      	strb	r2, [r3, #0]
 8005db6:	e7d6      	b.n	8005d66 <sniprintf+0x16>
 8005db8:	2000000c 	.word	0x2000000c

08005dbc <memset>:
 8005dbc:	4402      	add	r2, r0
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d100      	bne.n	8005dc6 <memset+0xa>
 8005dc4:	4770      	bx	lr
 8005dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8005dca:	e7f9      	b.n	8005dc0 <memset+0x4>

08005dcc <__errno>:
 8005dcc:	4b01      	ldr	r3, [pc, #4]	@ (8005dd4 <__errno+0x8>)
 8005dce:	6818      	ldr	r0, [r3, #0]
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	2000000c 	.word	0x2000000c

08005dd8 <__libc_init_array>:
 8005dd8:	b570      	push	{r4, r5, r6, lr}
 8005dda:	4d0d      	ldr	r5, [pc, #52]	@ (8005e10 <__libc_init_array+0x38>)
 8005ddc:	4c0d      	ldr	r4, [pc, #52]	@ (8005e14 <__libc_init_array+0x3c>)
 8005dde:	1b64      	subs	r4, r4, r5
 8005de0:	10a4      	asrs	r4, r4, #2
 8005de2:	2600      	movs	r6, #0
 8005de4:	42a6      	cmp	r6, r4
 8005de6:	d109      	bne.n	8005dfc <__libc_init_array+0x24>
 8005de8:	4d0b      	ldr	r5, [pc, #44]	@ (8005e18 <__libc_init_array+0x40>)
 8005dea:	4c0c      	ldr	r4, [pc, #48]	@ (8005e1c <__libc_init_array+0x44>)
 8005dec:	f000 fc64 	bl	80066b8 <_init>
 8005df0:	1b64      	subs	r4, r4, r5
 8005df2:	10a4      	asrs	r4, r4, #2
 8005df4:	2600      	movs	r6, #0
 8005df6:	42a6      	cmp	r6, r4
 8005df8:	d105      	bne.n	8005e06 <__libc_init_array+0x2e>
 8005dfa:	bd70      	pop	{r4, r5, r6, pc}
 8005dfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e00:	4798      	blx	r3
 8005e02:	3601      	adds	r6, #1
 8005e04:	e7ee      	b.n	8005de4 <__libc_init_array+0xc>
 8005e06:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e0a:	4798      	blx	r3
 8005e0c:	3601      	adds	r6, #1
 8005e0e:	e7f2      	b.n	8005df6 <__libc_init_array+0x1e>
 8005e10:	08006bf4 	.word	0x08006bf4
 8005e14:	08006bf4 	.word	0x08006bf4
 8005e18:	08006bf4 	.word	0x08006bf4
 8005e1c:	08006bf8 	.word	0x08006bf8

08005e20 <__retarget_lock_acquire_recursive>:
 8005e20:	4770      	bx	lr

08005e22 <__retarget_lock_release_recursive>:
 8005e22:	4770      	bx	lr

08005e24 <memcpy>:
 8005e24:	440a      	add	r2, r1
 8005e26:	4291      	cmp	r1, r2
 8005e28:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e2c:	d100      	bne.n	8005e30 <memcpy+0xc>
 8005e2e:	4770      	bx	lr
 8005e30:	b510      	push	{r4, lr}
 8005e32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e3a:	4291      	cmp	r1, r2
 8005e3c:	d1f9      	bne.n	8005e32 <memcpy+0xe>
 8005e3e:	bd10      	pop	{r4, pc}

08005e40 <_free_r>:
 8005e40:	b538      	push	{r3, r4, r5, lr}
 8005e42:	4605      	mov	r5, r0
 8005e44:	2900      	cmp	r1, #0
 8005e46:	d041      	beq.n	8005ecc <_free_r+0x8c>
 8005e48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e4c:	1f0c      	subs	r4, r1, #4
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	bfb8      	it	lt
 8005e52:	18e4      	addlt	r4, r4, r3
 8005e54:	f000 f8e0 	bl	8006018 <__malloc_lock>
 8005e58:	4a1d      	ldr	r2, [pc, #116]	@ (8005ed0 <_free_r+0x90>)
 8005e5a:	6813      	ldr	r3, [r2, #0]
 8005e5c:	b933      	cbnz	r3, 8005e6c <_free_r+0x2c>
 8005e5e:	6063      	str	r3, [r4, #4]
 8005e60:	6014      	str	r4, [r2, #0]
 8005e62:	4628      	mov	r0, r5
 8005e64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e68:	f000 b8dc 	b.w	8006024 <__malloc_unlock>
 8005e6c:	42a3      	cmp	r3, r4
 8005e6e:	d908      	bls.n	8005e82 <_free_r+0x42>
 8005e70:	6820      	ldr	r0, [r4, #0]
 8005e72:	1821      	adds	r1, r4, r0
 8005e74:	428b      	cmp	r3, r1
 8005e76:	bf01      	itttt	eq
 8005e78:	6819      	ldreq	r1, [r3, #0]
 8005e7a:	685b      	ldreq	r3, [r3, #4]
 8005e7c:	1809      	addeq	r1, r1, r0
 8005e7e:	6021      	streq	r1, [r4, #0]
 8005e80:	e7ed      	b.n	8005e5e <_free_r+0x1e>
 8005e82:	461a      	mov	r2, r3
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	b10b      	cbz	r3, 8005e8c <_free_r+0x4c>
 8005e88:	42a3      	cmp	r3, r4
 8005e8a:	d9fa      	bls.n	8005e82 <_free_r+0x42>
 8005e8c:	6811      	ldr	r1, [r2, #0]
 8005e8e:	1850      	adds	r0, r2, r1
 8005e90:	42a0      	cmp	r0, r4
 8005e92:	d10b      	bne.n	8005eac <_free_r+0x6c>
 8005e94:	6820      	ldr	r0, [r4, #0]
 8005e96:	4401      	add	r1, r0
 8005e98:	1850      	adds	r0, r2, r1
 8005e9a:	4283      	cmp	r3, r0
 8005e9c:	6011      	str	r1, [r2, #0]
 8005e9e:	d1e0      	bne.n	8005e62 <_free_r+0x22>
 8005ea0:	6818      	ldr	r0, [r3, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	6053      	str	r3, [r2, #4]
 8005ea6:	4408      	add	r0, r1
 8005ea8:	6010      	str	r0, [r2, #0]
 8005eaa:	e7da      	b.n	8005e62 <_free_r+0x22>
 8005eac:	d902      	bls.n	8005eb4 <_free_r+0x74>
 8005eae:	230c      	movs	r3, #12
 8005eb0:	602b      	str	r3, [r5, #0]
 8005eb2:	e7d6      	b.n	8005e62 <_free_r+0x22>
 8005eb4:	6820      	ldr	r0, [r4, #0]
 8005eb6:	1821      	adds	r1, r4, r0
 8005eb8:	428b      	cmp	r3, r1
 8005eba:	bf04      	itt	eq
 8005ebc:	6819      	ldreq	r1, [r3, #0]
 8005ebe:	685b      	ldreq	r3, [r3, #4]
 8005ec0:	6063      	str	r3, [r4, #4]
 8005ec2:	bf04      	itt	eq
 8005ec4:	1809      	addeq	r1, r1, r0
 8005ec6:	6021      	streq	r1, [r4, #0]
 8005ec8:	6054      	str	r4, [r2, #4]
 8005eca:	e7ca      	b.n	8005e62 <_free_r+0x22>
 8005ecc:	bd38      	pop	{r3, r4, r5, pc}
 8005ece:	bf00      	nop
 8005ed0:	200002b4 	.word	0x200002b4

08005ed4 <sbrk_aligned>:
 8005ed4:	b570      	push	{r4, r5, r6, lr}
 8005ed6:	4e0f      	ldr	r6, [pc, #60]	@ (8005f14 <sbrk_aligned+0x40>)
 8005ed8:	460c      	mov	r4, r1
 8005eda:	6831      	ldr	r1, [r6, #0]
 8005edc:	4605      	mov	r5, r0
 8005ede:	b911      	cbnz	r1, 8005ee6 <sbrk_aligned+0x12>
 8005ee0:	f000 fba4 	bl	800662c <_sbrk_r>
 8005ee4:	6030      	str	r0, [r6, #0]
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	4628      	mov	r0, r5
 8005eea:	f000 fb9f 	bl	800662c <_sbrk_r>
 8005eee:	1c43      	adds	r3, r0, #1
 8005ef0:	d103      	bne.n	8005efa <sbrk_aligned+0x26>
 8005ef2:	f04f 34ff 	mov.w	r4, #4294967295
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	bd70      	pop	{r4, r5, r6, pc}
 8005efa:	1cc4      	adds	r4, r0, #3
 8005efc:	f024 0403 	bic.w	r4, r4, #3
 8005f00:	42a0      	cmp	r0, r4
 8005f02:	d0f8      	beq.n	8005ef6 <sbrk_aligned+0x22>
 8005f04:	1a21      	subs	r1, r4, r0
 8005f06:	4628      	mov	r0, r5
 8005f08:	f000 fb90 	bl	800662c <_sbrk_r>
 8005f0c:	3001      	adds	r0, #1
 8005f0e:	d1f2      	bne.n	8005ef6 <sbrk_aligned+0x22>
 8005f10:	e7ef      	b.n	8005ef2 <sbrk_aligned+0x1e>
 8005f12:	bf00      	nop
 8005f14:	200002b0 	.word	0x200002b0

08005f18 <_malloc_r>:
 8005f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f1c:	1ccd      	adds	r5, r1, #3
 8005f1e:	f025 0503 	bic.w	r5, r5, #3
 8005f22:	3508      	adds	r5, #8
 8005f24:	2d0c      	cmp	r5, #12
 8005f26:	bf38      	it	cc
 8005f28:	250c      	movcc	r5, #12
 8005f2a:	2d00      	cmp	r5, #0
 8005f2c:	4606      	mov	r6, r0
 8005f2e:	db01      	blt.n	8005f34 <_malloc_r+0x1c>
 8005f30:	42a9      	cmp	r1, r5
 8005f32:	d904      	bls.n	8005f3e <_malloc_r+0x26>
 8005f34:	230c      	movs	r3, #12
 8005f36:	6033      	str	r3, [r6, #0]
 8005f38:	2000      	movs	r0, #0
 8005f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006014 <_malloc_r+0xfc>
 8005f42:	f000 f869 	bl	8006018 <__malloc_lock>
 8005f46:	f8d8 3000 	ldr.w	r3, [r8]
 8005f4a:	461c      	mov	r4, r3
 8005f4c:	bb44      	cbnz	r4, 8005fa0 <_malloc_r+0x88>
 8005f4e:	4629      	mov	r1, r5
 8005f50:	4630      	mov	r0, r6
 8005f52:	f7ff ffbf 	bl	8005ed4 <sbrk_aligned>
 8005f56:	1c43      	adds	r3, r0, #1
 8005f58:	4604      	mov	r4, r0
 8005f5a:	d158      	bne.n	800600e <_malloc_r+0xf6>
 8005f5c:	f8d8 4000 	ldr.w	r4, [r8]
 8005f60:	4627      	mov	r7, r4
 8005f62:	2f00      	cmp	r7, #0
 8005f64:	d143      	bne.n	8005fee <_malloc_r+0xd6>
 8005f66:	2c00      	cmp	r4, #0
 8005f68:	d04b      	beq.n	8006002 <_malloc_r+0xea>
 8005f6a:	6823      	ldr	r3, [r4, #0]
 8005f6c:	4639      	mov	r1, r7
 8005f6e:	4630      	mov	r0, r6
 8005f70:	eb04 0903 	add.w	r9, r4, r3
 8005f74:	f000 fb5a 	bl	800662c <_sbrk_r>
 8005f78:	4581      	cmp	r9, r0
 8005f7a:	d142      	bne.n	8006002 <_malloc_r+0xea>
 8005f7c:	6821      	ldr	r1, [r4, #0]
 8005f7e:	1a6d      	subs	r5, r5, r1
 8005f80:	4629      	mov	r1, r5
 8005f82:	4630      	mov	r0, r6
 8005f84:	f7ff ffa6 	bl	8005ed4 <sbrk_aligned>
 8005f88:	3001      	adds	r0, #1
 8005f8a:	d03a      	beq.n	8006002 <_malloc_r+0xea>
 8005f8c:	6823      	ldr	r3, [r4, #0]
 8005f8e:	442b      	add	r3, r5
 8005f90:	6023      	str	r3, [r4, #0]
 8005f92:	f8d8 3000 	ldr.w	r3, [r8]
 8005f96:	685a      	ldr	r2, [r3, #4]
 8005f98:	bb62      	cbnz	r2, 8005ff4 <_malloc_r+0xdc>
 8005f9a:	f8c8 7000 	str.w	r7, [r8]
 8005f9e:	e00f      	b.n	8005fc0 <_malloc_r+0xa8>
 8005fa0:	6822      	ldr	r2, [r4, #0]
 8005fa2:	1b52      	subs	r2, r2, r5
 8005fa4:	d420      	bmi.n	8005fe8 <_malloc_r+0xd0>
 8005fa6:	2a0b      	cmp	r2, #11
 8005fa8:	d917      	bls.n	8005fda <_malloc_r+0xc2>
 8005faa:	1961      	adds	r1, r4, r5
 8005fac:	42a3      	cmp	r3, r4
 8005fae:	6025      	str	r5, [r4, #0]
 8005fb0:	bf18      	it	ne
 8005fb2:	6059      	strne	r1, [r3, #4]
 8005fb4:	6863      	ldr	r3, [r4, #4]
 8005fb6:	bf08      	it	eq
 8005fb8:	f8c8 1000 	streq.w	r1, [r8]
 8005fbc:	5162      	str	r2, [r4, r5]
 8005fbe:	604b      	str	r3, [r1, #4]
 8005fc0:	4630      	mov	r0, r6
 8005fc2:	f000 f82f 	bl	8006024 <__malloc_unlock>
 8005fc6:	f104 000b 	add.w	r0, r4, #11
 8005fca:	1d23      	adds	r3, r4, #4
 8005fcc:	f020 0007 	bic.w	r0, r0, #7
 8005fd0:	1ac2      	subs	r2, r0, r3
 8005fd2:	bf1c      	itt	ne
 8005fd4:	1a1b      	subne	r3, r3, r0
 8005fd6:	50a3      	strne	r3, [r4, r2]
 8005fd8:	e7af      	b.n	8005f3a <_malloc_r+0x22>
 8005fda:	6862      	ldr	r2, [r4, #4]
 8005fdc:	42a3      	cmp	r3, r4
 8005fde:	bf0c      	ite	eq
 8005fe0:	f8c8 2000 	streq.w	r2, [r8]
 8005fe4:	605a      	strne	r2, [r3, #4]
 8005fe6:	e7eb      	b.n	8005fc0 <_malloc_r+0xa8>
 8005fe8:	4623      	mov	r3, r4
 8005fea:	6864      	ldr	r4, [r4, #4]
 8005fec:	e7ae      	b.n	8005f4c <_malloc_r+0x34>
 8005fee:	463c      	mov	r4, r7
 8005ff0:	687f      	ldr	r7, [r7, #4]
 8005ff2:	e7b6      	b.n	8005f62 <_malloc_r+0x4a>
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	42a3      	cmp	r3, r4
 8005ffa:	d1fb      	bne.n	8005ff4 <_malloc_r+0xdc>
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	6053      	str	r3, [r2, #4]
 8006000:	e7de      	b.n	8005fc0 <_malloc_r+0xa8>
 8006002:	230c      	movs	r3, #12
 8006004:	6033      	str	r3, [r6, #0]
 8006006:	4630      	mov	r0, r6
 8006008:	f000 f80c 	bl	8006024 <__malloc_unlock>
 800600c:	e794      	b.n	8005f38 <_malloc_r+0x20>
 800600e:	6005      	str	r5, [r0, #0]
 8006010:	e7d6      	b.n	8005fc0 <_malloc_r+0xa8>
 8006012:	bf00      	nop
 8006014:	200002b4 	.word	0x200002b4

08006018 <__malloc_lock>:
 8006018:	4801      	ldr	r0, [pc, #4]	@ (8006020 <__malloc_lock+0x8>)
 800601a:	f7ff bf01 	b.w	8005e20 <__retarget_lock_acquire_recursive>
 800601e:	bf00      	nop
 8006020:	200002ac 	.word	0x200002ac

08006024 <__malloc_unlock>:
 8006024:	4801      	ldr	r0, [pc, #4]	@ (800602c <__malloc_unlock+0x8>)
 8006026:	f7ff befc 	b.w	8005e22 <__retarget_lock_release_recursive>
 800602a:	bf00      	nop
 800602c:	200002ac 	.word	0x200002ac

08006030 <__ssputs_r>:
 8006030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006034:	688e      	ldr	r6, [r1, #8]
 8006036:	461f      	mov	r7, r3
 8006038:	42be      	cmp	r6, r7
 800603a:	680b      	ldr	r3, [r1, #0]
 800603c:	4682      	mov	sl, r0
 800603e:	460c      	mov	r4, r1
 8006040:	4690      	mov	r8, r2
 8006042:	d82d      	bhi.n	80060a0 <__ssputs_r+0x70>
 8006044:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006048:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800604c:	d026      	beq.n	800609c <__ssputs_r+0x6c>
 800604e:	6965      	ldr	r5, [r4, #20]
 8006050:	6909      	ldr	r1, [r1, #16]
 8006052:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006056:	eba3 0901 	sub.w	r9, r3, r1
 800605a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800605e:	1c7b      	adds	r3, r7, #1
 8006060:	444b      	add	r3, r9
 8006062:	106d      	asrs	r5, r5, #1
 8006064:	429d      	cmp	r5, r3
 8006066:	bf38      	it	cc
 8006068:	461d      	movcc	r5, r3
 800606a:	0553      	lsls	r3, r2, #21
 800606c:	d527      	bpl.n	80060be <__ssputs_r+0x8e>
 800606e:	4629      	mov	r1, r5
 8006070:	f7ff ff52 	bl	8005f18 <_malloc_r>
 8006074:	4606      	mov	r6, r0
 8006076:	b360      	cbz	r0, 80060d2 <__ssputs_r+0xa2>
 8006078:	6921      	ldr	r1, [r4, #16]
 800607a:	464a      	mov	r2, r9
 800607c:	f7ff fed2 	bl	8005e24 <memcpy>
 8006080:	89a3      	ldrh	r3, [r4, #12]
 8006082:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800608a:	81a3      	strh	r3, [r4, #12]
 800608c:	6126      	str	r6, [r4, #16]
 800608e:	6165      	str	r5, [r4, #20]
 8006090:	444e      	add	r6, r9
 8006092:	eba5 0509 	sub.w	r5, r5, r9
 8006096:	6026      	str	r6, [r4, #0]
 8006098:	60a5      	str	r5, [r4, #8]
 800609a:	463e      	mov	r6, r7
 800609c:	42be      	cmp	r6, r7
 800609e:	d900      	bls.n	80060a2 <__ssputs_r+0x72>
 80060a0:	463e      	mov	r6, r7
 80060a2:	6820      	ldr	r0, [r4, #0]
 80060a4:	4632      	mov	r2, r6
 80060a6:	4641      	mov	r1, r8
 80060a8:	f000 faa6 	bl	80065f8 <memmove>
 80060ac:	68a3      	ldr	r3, [r4, #8]
 80060ae:	1b9b      	subs	r3, r3, r6
 80060b0:	60a3      	str	r3, [r4, #8]
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	4433      	add	r3, r6
 80060b6:	6023      	str	r3, [r4, #0]
 80060b8:	2000      	movs	r0, #0
 80060ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060be:	462a      	mov	r2, r5
 80060c0:	f000 fac4 	bl	800664c <_realloc_r>
 80060c4:	4606      	mov	r6, r0
 80060c6:	2800      	cmp	r0, #0
 80060c8:	d1e0      	bne.n	800608c <__ssputs_r+0x5c>
 80060ca:	6921      	ldr	r1, [r4, #16]
 80060cc:	4650      	mov	r0, sl
 80060ce:	f7ff feb7 	bl	8005e40 <_free_r>
 80060d2:	230c      	movs	r3, #12
 80060d4:	f8ca 3000 	str.w	r3, [sl]
 80060d8:	89a3      	ldrh	r3, [r4, #12]
 80060da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80060de:	81a3      	strh	r3, [r4, #12]
 80060e0:	f04f 30ff 	mov.w	r0, #4294967295
 80060e4:	e7e9      	b.n	80060ba <__ssputs_r+0x8a>
	...

080060e8 <_svfiprintf_r>:
 80060e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ec:	4698      	mov	r8, r3
 80060ee:	898b      	ldrh	r3, [r1, #12]
 80060f0:	061b      	lsls	r3, r3, #24
 80060f2:	b09d      	sub	sp, #116	@ 0x74
 80060f4:	4607      	mov	r7, r0
 80060f6:	460d      	mov	r5, r1
 80060f8:	4614      	mov	r4, r2
 80060fa:	d510      	bpl.n	800611e <_svfiprintf_r+0x36>
 80060fc:	690b      	ldr	r3, [r1, #16]
 80060fe:	b973      	cbnz	r3, 800611e <_svfiprintf_r+0x36>
 8006100:	2140      	movs	r1, #64	@ 0x40
 8006102:	f7ff ff09 	bl	8005f18 <_malloc_r>
 8006106:	6028      	str	r0, [r5, #0]
 8006108:	6128      	str	r0, [r5, #16]
 800610a:	b930      	cbnz	r0, 800611a <_svfiprintf_r+0x32>
 800610c:	230c      	movs	r3, #12
 800610e:	603b      	str	r3, [r7, #0]
 8006110:	f04f 30ff 	mov.w	r0, #4294967295
 8006114:	b01d      	add	sp, #116	@ 0x74
 8006116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800611a:	2340      	movs	r3, #64	@ 0x40
 800611c:	616b      	str	r3, [r5, #20]
 800611e:	2300      	movs	r3, #0
 8006120:	9309      	str	r3, [sp, #36]	@ 0x24
 8006122:	2320      	movs	r3, #32
 8006124:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006128:	f8cd 800c 	str.w	r8, [sp, #12]
 800612c:	2330      	movs	r3, #48	@ 0x30
 800612e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80062cc <_svfiprintf_r+0x1e4>
 8006132:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006136:	f04f 0901 	mov.w	r9, #1
 800613a:	4623      	mov	r3, r4
 800613c:	469a      	mov	sl, r3
 800613e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006142:	b10a      	cbz	r2, 8006148 <_svfiprintf_r+0x60>
 8006144:	2a25      	cmp	r2, #37	@ 0x25
 8006146:	d1f9      	bne.n	800613c <_svfiprintf_r+0x54>
 8006148:	ebba 0b04 	subs.w	fp, sl, r4
 800614c:	d00b      	beq.n	8006166 <_svfiprintf_r+0x7e>
 800614e:	465b      	mov	r3, fp
 8006150:	4622      	mov	r2, r4
 8006152:	4629      	mov	r1, r5
 8006154:	4638      	mov	r0, r7
 8006156:	f7ff ff6b 	bl	8006030 <__ssputs_r>
 800615a:	3001      	adds	r0, #1
 800615c:	f000 80a7 	beq.w	80062ae <_svfiprintf_r+0x1c6>
 8006160:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006162:	445a      	add	r2, fp
 8006164:	9209      	str	r2, [sp, #36]	@ 0x24
 8006166:	f89a 3000 	ldrb.w	r3, [sl]
 800616a:	2b00      	cmp	r3, #0
 800616c:	f000 809f 	beq.w	80062ae <_svfiprintf_r+0x1c6>
 8006170:	2300      	movs	r3, #0
 8006172:	f04f 32ff 	mov.w	r2, #4294967295
 8006176:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800617a:	f10a 0a01 	add.w	sl, sl, #1
 800617e:	9304      	str	r3, [sp, #16]
 8006180:	9307      	str	r3, [sp, #28]
 8006182:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006186:	931a      	str	r3, [sp, #104]	@ 0x68
 8006188:	4654      	mov	r4, sl
 800618a:	2205      	movs	r2, #5
 800618c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006190:	484e      	ldr	r0, [pc, #312]	@ (80062cc <_svfiprintf_r+0x1e4>)
 8006192:	f7fa f85d 	bl	8000250 <memchr>
 8006196:	9a04      	ldr	r2, [sp, #16]
 8006198:	b9d8      	cbnz	r0, 80061d2 <_svfiprintf_r+0xea>
 800619a:	06d0      	lsls	r0, r2, #27
 800619c:	bf44      	itt	mi
 800619e:	2320      	movmi	r3, #32
 80061a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061a4:	0711      	lsls	r1, r2, #28
 80061a6:	bf44      	itt	mi
 80061a8:	232b      	movmi	r3, #43	@ 0x2b
 80061aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061ae:	f89a 3000 	ldrb.w	r3, [sl]
 80061b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80061b4:	d015      	beq.n	80061e2 <_svfiprintf_r+0xfa>
 80061b6:	9a07      	ldr	r2, [sp, #28]
 80061b8:	4654      	mov	r4, sl
 80061ba:	2000      	movs	r0, #0
 80061bc:	f04f 0c0a 	mov.w	ip, #10
 80061c0:	4621      	mov	r1, r4
 80061c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061c6:	3b30      	subs	r3, #48	@ 0x30
 80061c8:	2b09      	cmp	r3, #9
 80061ca:	d94b      	bls.n	8006264 <_svfiprintf_r+0x17c>
 80061cc:	b1b0      	cbz	r0, 80061fc <_svfiprintf_r+0x114>
 80061ce:	9207      	str	r2, [sp, #28]
 80061d0:	e014      	b.n	80061fc <_svfiprintf_r+0x114>
 80061d2:	eba0 0308 	sub.w	r3, r0, r8
 80061d6:	fa09 f303 	lsl.w	r3, r9, r3
 80061da:	4313      	orrs	r3, r2
 80061dc:	9304      	str	r3, [sp, #16]
 80061de:	46a2      	mov	sl, r4
 80061e0:	e7d2      	b.n	8006188 <_svfiprintf_r+0xa0>
 80061e2:	9b03      	ldr	r3, [sp, #12]
 80061e4:	1d19      	adds	r1, r3, #4
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	9103      	str	r1, [sp, #12]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	bfbb      	ittet	lt
 80061ee:	425b      	neglt	r3, r3
 80061f0:	f042 0202 	orrlt.w	r2, r2, #2
 80061f4:	9307      	strge	r3, [sp, #28]
 80061f6:	9307      	strlt	r3, [sp, #28]
 80061f8:	bfb8      	it	lt
 80061fa:	9204      	strlt	r2, [sp, #16]
 80061fc:	7823      	ldrb	r3, [r4, #0]
 80061fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8006200:	d10a      	bne.n	8006218 <_svfiprintf_r+0x130>
 8006202:	7863      	ldrb	r3, [r4, #1]
 8006204:	2b2a      	cmp	r3, #42	@ 0x2a
 8006206:	d132      	bne.n	800626e <_svfiprintf_r+0x186>
 8006208:	9b03      	ldr	r3, [sp, #12]
 800620a:	1d1a      	adds	r2, r3, #4
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	9203      	str	r2, [sp, #12]
 8006210:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006214:	3402      	adds	r4, #2
 8006216:	9305      	str	r3, [sp, #20]
 8006218:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80062dc <_svfiprintf_r+0x1f4>
 800621c:	7821      	ldrb	r1, [r4, #0]
 800621e:	2203      	movs	r2, #3
 8006220:	4650      	mov	r0, sl
 8006222:	f7fa f815 	bl	8000250 <memchr>
 8006226:	b138      	cbz	r0, 8006238 <_svfiprintf_r+0x150>
 8006228:	9b04      	ldr	r3, [sp, #16]
 800622a:	eba0 000a 	sub.w	r0, r0, sl
 800622e:	2240      	movs	r2, #64	@ 0x40
 8006230:	4082      	lsls	r2, r0
 8006232:	4313      	orrs	r3, r2
 8006234:	3401      	adds	r4, #1
 8006236:	9304      	str	r3, [sp, #16]
 8006238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800623c:	4824      	ldr	r0, [pc, #144]	@ (80062d0 <_svfiprintf_r+0x1e8>)
 800623e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006242:	2206      	movs	r2, #6
 8006244:	f7fa f804 	bl	8000250 <memchr>
 8006248:	2800      	cmp	r0, #0
 800624a:	d036      	beq.n	80062ba <_svfiprintf_r+0x1d2>
 800624c:	4b21      	ldr	r3, [pc, #132]	@ (80062d4 <_svfiprintf_r+0x1ec>)
 800624e:	bb1b      	cbnz	r3, 8006298 <_svfiprintf_r+0x1b0>
 8006250:	9b03      	ldr	r3, [sp, #12]
 8006252:	3307      	adds	r3, #7
 8006254:	f023 0307 	bic.w	r3, r3, #7
 8006258:	3308      	adds	r3, #8
 800625a:	9303      	str	r3, [sp, #12]
 800625c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800625e:	4433      	add	r3, r6
 8006260:	9309      	str	r3, [sp, #36]	@ 0x24
 8006262:	e76a      	b.n	800613a <_svfiprintf_r+0x52>
 8006264:	fb0c 3202 	mla	r2, ip, r2, r3
 8006268:	460c      	mov	r4, r1
 800626a:	2001      	movs	r0, #1
 800626c:	e7a8      	b.n	80061c0 <_svfiprintf_r+0xd8>
 800626e:	2300      	movs	r3, #0
 8006270:	3401      	adds	r4, #1
 8006272:	9305      	str	r3, [sp, #20]
 8006274:	4619      	mov	r1, r3
 8006276:	f04f 0c0a 	mov.w	ip, #10
 800627a:	4620      	mov	r0, r4
 800627c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006280:	3a30      	subs	r2, #48	@ 0x30
 8006282:	2a09      	cmp	r2, #9
 8006284:	d903      	bls.n	800628e <_svfiprintf_r+0x1a6>
 8006286:	2b00      	cmp	r3, #0
 8006288:	d0c6      	beq.n	8006218 <_svfiprintf_r+0x130>
 800628a:	9105      	str	r1, [sp, #20]
 800628c:	e7c4      	b.n	8006218 <_svfiprintf_r+0x130>
 800628e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006292:	4604      	mov	r4, r0
 8006294:	2301      	movs	r3, #1
 8006296:	e7f0      	b.n	800627a <_svfiprintf_r+0x192>
 8006298:	ab03      	add	r3, sp, #12
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	462a      	mov	r2, r5
 800629e:	4b0e      	ldr	r3, [pc, #56]	@ (80062d8 <_svfiprintf_r+0x1f0>)
 80062a0:	a904      	add	r1, sp, #16
 80062a2:	4638      	mov	r0, r7
 80062a4:	f3af 8000 	nop.w
 80062a8:	1c42      	adds	r2, r0, #1
 80062aa:	4606      	mov	r6, r0
 80062ac:	d1d6      	bne.n	800625c <_svfiprintf_r+0x174>
 80062ae:	89ab      	ldrh	r3, [r5, #12]
 80062b0:	065b      	lsls	r3, r3, #25
 80062b2:	f53f af2d 	bmi.w	8006110 <_svfiprintf_r+0x28>
 80062b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062b8:	e72c      	b.n	8006114 <_svfiprintf_r+0x2c>
 80062ba:	ab03      	add	r3, sp, #12
 80062bc:	9300      	str	r3, [sp, #0]
 80062be:	462a      	mov	r2, r5
 80062c0:	4b05      	ldr	r3, [pc, #20]	@ (80062d8 <_svfiprintf_r+0x1f0>)
 80062c2:	a904      	add	r1, sp, #16
 80062c4:	4638      	mov	r0, r7
 80062c6:	f000 f879 	bl	80063bc <_printf_i>
 80062ca:	e7ed      	b.n	80062a8 <_svfiprintf_r+0x1c0>
 80062cc:	08006bb9 	.word	0x08006bb9
 80062d0:	08006bc3 	.word	0x08006bc3
 80062d4:	00000000 	.word	0x00000000
 80062d8:	08006031 	.word	0x08006031
 80062dc:	08006bbf 	.word	0x08006bbf

080062e0 <_printf_common>:
 80062e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e4:	4616      	mov	r6, r2
 80062e6:	4698      	mov	r8, r3
 80062e8:	688a      	ldr	r2, [r1, #8]
 80062ea:	690b      	ldr	r3, [r1, #16]
 80062ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062f0:	4293      	cmp	r3, r2
 80062f2:	bfb8      	it	lt
 80062f4:	4613      	movlt	r3, r2
 80062f6:	6033      	str	r3, [r6, #0]
 80062f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062fc:	4607      	mov	r7, r0
 80062fe:	460c      	mov	r4, r1
 8006300:	b10a      	cbz	r2, 8006306 <_printf_common+0x26>
 8006302:	3301      	adds	r3, #1
 8006304:	6033      	str	r3, [r6, #0]
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	0699      	lsls	r1, r3, #26
 800630a:	bf42      	ittt	mi
 800630c:	6833      	ldrmi	r3, [r6, #0]
 800630e:	3302      	addmi	r3, #2
 8006310:	6033      	strmi	r3, [r6, #0]
 8006312:	6825      	ldr	r5, [r4, #0]
 8006314:	f015 0506 	ands.w	r5, r5, #6
 8006318:	d106      	bne.n	8006328 <_printf_common+0x48>
 800631a:	f104 0a19 	add.w	sl, r4, #25
 800631e:	68e3      	ldr	r3, [r4, #12]
 8006320:	6832      	ldr	r2, [r6, #0]
 8006322:	1a9b      	subs	r3, r3, r2
 8006324:	42ab      	cmp	r3, r5
 8006326:	dc26      	bgt.n	8006376 <_printf_common+0x96>
 8006328:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800632c:	6822      	ldr	r2, [r4, #0]
 800632e:	3b00      	subs	r3, #0
 8006330:	bf18      	it	ne
 8006332:	2301      	movne	r3, #1
 8006334:	0692      	lsls	r2, r2, #26
 8006336:	d42b      	bmi.n	8006390 <_printf_common+0xb0>
 8006338:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800633c:	4641      	mov	r1, r8
 800633e:	4638      	mov	r0, r7
 8006340:	47c8      	blx	r9
 8006342:	3001      	adds	r0, #1
 8006344:	d01e      	beq.n	8006384 <_printf_common+0xa4>
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	6922      	ldr	r2, [r4, #16]
 800634a:	f003 0306 	and.w	r3, r3, #6
 800634e:	2b04      	cmp	r3, #4
 8006350:	bf02      	ittt	eq
 8006352:	68e5      	ldreq	r5, [r4, #12]
 8006354:	6833      	ldreq	r3, [r6, #0]
 8006356:	1aed      	subeq	r5, r5, r3
 8006358:	68a3      	ldr	r3, [r4, #8]
 800635a:	bf0c      	ite	eq
 800635c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006360:	2500      	movne	r5, #0
 8006362:	4293      	cmp	r3, r2
 8006364:	bfc4      	itt	gt
 8006366:	1a9b      	subgt	r3, r3, r2
 8006368:	18ed      	addgt	r5, r5, r3
 800636a:	2600      	movs	r6, #0
 800636c:	341a      	adds	r4, #26
 800636e:	42b5      	cmp	r5, r6
 8006370:	d11a      	bne.n	80063a8 <_printf_common+0xc8>
 8006372:	2000      	movs	r0, #0
 8006374:	e008      	b.n	8006388 <_printf_common+0xa8>
 8006376:	2301      	movs	r3, #1
 8006378:	4652      	mov	r2, sl
 800637a:	4641      	mov	r1, r8
 800637c:	4638      	mov	r0, r7
 800637e:	47c8      	blx	r9
 8006380:	3001      	adds	r0, #1
 8006382:	d103      	bne.n	800638c <_printf_common+0xac>
 8006384:	f04f 30ff 	mov.w	r0, #4294967295
 8006388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800638c:	3501      	adds	r5, #1
 800638e:	e7c6      	b.n	800631e <_printf_common+0x3e>
 8006390:	18e1      	adds	r1, r4, r3
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	2030      	movs	r0, #48	@ 0x30
 8006396:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800639a:	4422      	add	r2, r4
 800639c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063a4:	3302      	adds	r3, #2
 80063a6:	e7c7      	b.n	8006338 <_printf_common+0x58>
 80063a8:	2301      	movs	r3, #1
 80063aa:	4622      	mov	r2, r4
 80063ac:	4641      	mov	r1, r8
 80063ae:	4638      	mov	r0, r7
 80063b0:	47c8      	blx	r9
 80063b2:	3001      	adds	r0, #1
 80063b4:	d0e6      	beq.n	8006384 <_printf_common+0xa4>
 80063b6:	3601      	adds	r6, #1
 80063b8:	e7d9      	b.n	800636e <_printf_common+0x8e>
	...

080063bc <_printf_i>:
 80063bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063c0:	7e0f      	ldrb	r7, [r1, #24]
 80063c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063c4:	2f78      	cmp	r7, #120	@ 0x78
 80063c6:	4691      	mov	r9, r2
 80063c8:	4680      	mov	r8, r0
 80063ca:	460c      	mov	r4, r1
 80063cc:	469a      	mov	sl, r3
 80063ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80063d2:	d807      	bhi.n	80063e4 <_printf_i+0x28>
 80063d4:	2f62      	cmp	r7, #98	@ 0x62
 80063d6:	d80a      	bhi.n	80063ee <_printf_i+0x32>
 80063d8:	2f00      	cmp	r7, #0
 80063da:	f000 80d1 	beq.w	8006580 <_printf_i+0x1c4>
 80063de:	2f58      	cmp	r7, #88	@ 0x58
 80063e0:	f000 80b8 	beq.w	8006554 <_printf_i+0x198>
 80063e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063ec:	e03a      	b.n	8006464 <_printf_i+0xa8>
 80063ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063f2:	2b15      	cmp	r3, #21
 80063f4:	d8f6      	bhi.n	80063e4 <_printf_i+0x28>
 80063f6:	a101      	add	r1, pc, #4	@ (adr r1, 80063fc <_printf_i+0x40>)
 80063f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063fc:	08006455 	.word	0x08006455
 8006400:	08006469 	.word	0x08006469
 8006404:	080063e5 	.word	0x080063e5
 8006408:	080063e5 	.word	0x080063e5
 800640c:	080063e5 	.word	0x080063e5
 8006410:	080063e5 	.word	0x080063e5
 8006414:	08006469 	.word	0x08006469
 8006418:	080063e5 	.word	0x080063e5
 800641c:	080063e5 	.word	0x080063e5
 8006420:	080063e5 	.word	0x080063e5
 8006424:	080063e5 	.word	0x080063e5
 8006428:	08006567 	.word	0x08006567
 800642c:	08006493 	.word	0x08006493
 8006430:	08006521 	.word	0x08006521
 8006434:	080063e5 	.word	0x080063e5
 8006438:	080063e5 	.word	0x080063e5
 800643c:	08006589 	.word	0x08006589
 8006440:	080063e5 	.word	0x080063e5
 8006444:	08006493 	.word	0x08006493
 8006448:	080063e5 	.word	0x080063e5
 800644c:	080063e5 	.word	0x080063e5
 8006450:	08006529 	.word	0x08006529
 8006454:	6833      	ldr	r3, [r6, #0]
 8006456:	1d1a      	adds	r2, r3, #4
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6032      	str	r2, [r6, #0]
 800645c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006460:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006464:	2301      	movs	r3, #1
 8006466:	e09c      	b.n	80065a2 <_printf_i+0x1e6>
 8006468:	6833      	ldr	r3, [r6, #0]
 800646a:	6820      	ldr	r0, [r4, #0]
 800646c:	1d19      	adds	r1, r3, #4
 800646e:	6031      	str	r1, [r6, #0]
 8006470:	0606      	lsls	r6, r0, #24
 8006472:	d501      	bpl.n	8006478 <_printf_i+0xbc>
 8006474:	681d      	ldr	r5, [r3, #0]
 8006476:	e003      	b.n	8006480 <_printf_i+0xc4>
 8006478:	0645      	lsls	r5, r0, #25
 800647a:	d5fb      	bpl.n	8006474 <_printf_i+0xb8>
 800647c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006480:	2d00      	cmp	r5, #0
 8006482:	da03      	bge.n	800648c <_printf_i+0xd0>
 8006484:	232d      	movs	r3, #45	@ 0x2d
 8006486:	426d      	negs	r5, r5
 8006488:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800648c:	4858      	ldr	r0, [pc, #352]	@ (80065f0 <_printf_i+0x234>)
 800648e:	230a      	movs	r3, #10
 8006490:	e011      	b.n	80064b6 <_printf_i+0xfa>
 8006492:	6821      	ldr	r1, [r4, #0]
 8006494:	6833      	ldr	r3, [r6, #0]
 8006496:	0608      	lsls	r0, r1, #24
 8006498:	f853 5b04 	ldr.w	r5, [r3], #4
 800649c:	d402      	bmi.n	80064a4 <_printf_i+0xe8>
 800649e:	0649      	lsls	r1, r1, #25
 80064a0:	bf48      	it	mi
 80064a2:	b2ad      	uxthmi	r5, r5
 80064a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80064a6:	4852      	ldr	r0, [pc, #328]	@ (80065f0 <_printf_i+0x234>)
 80064a8:	6033      	str	r3, [r6, #0]
 80064aa:	bf14      	ite	ne
 80064ac:	230a      	movne	r3, #10
 80064ae:	2308      	moveq	r3, #8
 80064b0:	2100      	movs	r1, #0
 80064b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064b6:	6866      	ldr	r6, [r4, #4]
 80064b8:	60a6      	str	r6, [r4, #8]
 80064ba:	2e00      	cmp	r6, #0
 80064bc:	db05      	blt.n	80064ca <_printf_i+0x10e>
 80064be:	6821      	ldr	r1, [r4, #0]
 80064c0:	432e      	orrs	r6, r5
 80064c2:	f021 0104 	bic.w	r1, r1, #4
 80064c6:	6021      	str	r1, [r4, #0]
 80064c8:	d04b      	beq.n	8006562 <_printf_i+0x1a6>
 80064ca:	4616      	mov	r6, r2
 80064cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80064d0:	fb03 5711 	mls	r7, r3, r1, r5
 80064d4:	5dc7      	ldrb	r7, [r0, r7]
 80064d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064da:	462f      	mov	r7, r5
 80064dc:	42bb      	cmp	r3, r7
 80064de:	460d      	mov	r5, r1
 80064e0:	d9f4      	bls.n	80064cc <_printf_i+0x110>
 80064e2:	2b08      	cmp	r3, #8
 80064e4:	d10b      	bne.n	80064fe <_printf_i+0x142>
 80064e6:	6823      	ldr	r3, [r4, #0]
 80064e8:	07df      	lsls	r7, r3, #31
 80064ea:	d508      	bpl.n	80064fe <_printf_i+0x142>
 80064ec:	6923      	ldr	r3, [r4, #16]
 80064ee:	6861      	ldr	r1, [r4, #4]
 80064f0:	4299      	cmp	r1, r3
 80064f2:	bfde      	ittt	le
 80064f4:	2330      	movle	r3, #48	@ 0x30
 80064f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064fe:	1b92      	subs	r2, r2, r6
 8006500:	6122      	str	r2, [r4, #16]
 8006502:	f8cd a000 	str.w	sl, [sp]
 8006506:	464b      	mov	r3, r9
 8006508:	aa03      	add	r2, sp, #12
 800650a:	4621      	mov	r1, r4
 800650c:	4640      	mov	r0, r8
 800650e:	f7ff fee7 	bl	80062e0 <_printf_common>
 8006512:	3001      	adds	r0, #1
 8006514:	d14a      	bne.n	80065ac <_printf_i+0x1f0>
 8006516:	f04f 30ff 	mov.w	r0, #4294967295
 800651a:	b004      	add	sp, #16
 800651c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	f043 0320 	orr.w	r3, r3, #32
 8006526:	6023      	str	r3, [r4, #0]
 8006528:	4832      	ldr	r0, [pc, #200]	@ (80065f4 <_printf_i+0x238>)
 800652a:	2778      	movs	r7, #120	@ 0x78
 800652c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006530:	6823      	ldr	r3, [r4, #0]
 8006532:	6831      	ldr	r1, [r6, #0]
 8006534:	061f      	lsls	r7, r3, #24
 8006536:	f851 5b04 	ldr.w	r5, [r1], #4
 800653a:	d402      	bmi.n	8006542 <_printf_i+0x186>
 800653c:	065f      	lsls	r7, r3, #25
 800653e:	bf48      	it	mi
 8006540:	b2ad      	uxthmi	r5, r5
 8006542:	6031      	str	r1, [r6, #0]
 8006544:	07d9      	lsls	r1, r3, #31
 8006546:	bf44      	itt	mi
 8006548:	f043 0320 	orrmi.w	r3, r3, #32
 800654c:	6023      	strmi	r3, [r4, #0]
 800654e:	b11d      	cbz	r5, 8006558 <_printf_i+0x19c>
 8006550:	2310      	movs	r3, #16
 8006552:	e7ad      	b.n	80064b0 <_printf_i+0xf4>
 8006554:	4826      	ldr	r0, [pc, #152]	@ (80065f0 <_printf_i+0x234>)
 8006556:	e7e9      	b.n	800652c <_printf_i+0x170>
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	f023 0320 	bic.w	r3, r3, #32
 800655e:	6023      	str	r3, [r4, #0]
 8006560:	e7f6      	b.n	8006550 <_printf_i+0x194>
 8006562:	4616      	mov	r6, r2
 8006564:	e7bd      	b.n	80064e2 <_printf_i+0x126>
 8006566:	6833      	ldr	r3, [r6, #0]
 8006568:	6825      	ldr	r5, [r4, #0]
 800656a:	6961      	ldr	r1, [r4, #20]
 800656c:	1d18      	adds	r0, r3, #4
 800656e:	6030      	str	r0, [r6, #0]
 8006570:	062e      	lsls	r6, r5, #24
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	d501      	bpl.n	800657a <_printf_i+0x1be>
 8006576:	6019      	str	r1, [r3, #0]
 8006578:	e002      	b.n	8006580 <_printf_i+0x1c4>
 800657a:	0668      	lsls	r0, r5, #25
 800657c:	d5fb      	bpl.n	8006576 <_printf_i+0x1ba>
 800657e:	8019      	strh	r1, [r3, #0]
 8006580:	2300      	movs	r3, #0
 8006582:	6123      	str	r3, [r4, #16]
 8006584:	4616      	mov	r6, r2
 8006586:	e7bc      	b.n	8006502 <_printf_i+0x146>
 8006588:	6833      	ldr	r3, [r6, #0]
 800658a:	1d1a      	adds	r2, r3, #4
 800658c:	6032      	str	r2, [r6, #0]
 800658e:	681e      	ldr	r6, [r3, #0]
 8006590:	6862      	ldr	r2, [r4, #4]
 8006592:	2100      	movs	r1, #0
 8006594:	4630      	mov	r0, r6
 8006596:	f7f9 fe5b 	bl	8000250 <memchr>
 800659a:	b108      	cbz	r0, 80065a0 <_printf_i+0x1e4>
 800659c:	1b80      	subs	r0, r0, r6
 800659e:	6060      	str	r0, [r4, #4]
 80065a0:	6863      	ldr	r3, [r4, #4]
 80065a2:	6123      	str	r3, [r4, #16]
 80065a4:	2300      	movs	r3, #0
 80065a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065aa:	e7aa      	b.n	8006502 <_printf_i+0x146>
 80065ac:	6923      	ldr	r3, [r4, #16]
 80065ae:	4632      	mov	r2, r6
 80065b0:	4649      	mov	r1, r9
 80065b2:	4640      	mov	r0, r8
 80065b4:	47d0      	blx	sl
 80065b6:	3001      	adds	r0, #1
 80065b8:	d0ad      	beq.n	8006516 <_printf_i+0x15a>
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	079b      	lsls	r3, r3, #30
 80065be:	d413      	bmi.n	80065e8 <_printf_i+0x22c>
 80065c0:	68e0      	ldr	r0, [r4, #12]
 80065c2:	9b03      	ldr	r3, [sp, #12]
 80065c4:	4298      	cmp	r0, r3
 80065c6:	bfb8      	it	lt
 80065c8:	4618      	movlt	r0, r3
 80065ca:	e7a6      	b.n	800651a <_printf_i+0x15e>
 80065cc:	2301      	movs	r3, #1
 80065ce:	4632      	mov	r2, r6
 80065d0:	4649      	mov	r1, r9
 80065d2:	4640      	mov	r0, r8
 80065d4:	47d0      	blx	sl
 80065d6:	3001      	adds	r0, #1
 80065d8:	d09d      	beq.n	8006516 <_printf_i+0x15a>
 80065da:	3501      	adds	r5, #1
 80065dc:	68e3      	ldr	r3, [r4, #12]
 80065de:	9903      	ldr	r1, [sp, #12]
 80065e0:	1a5b      	subs	r3, r3, r1
 80065e2:	42ab      	cmp	r3, r5
 80065e4:	dcf2      	bgt.n	80065cc <_printf_i+0x210>
 80065e6:	e7eb      	b.n	80065c0 <_printf_i+0x204>
 80065e8:	2500      	movs	r5, #0
 80065ea:	f104 0619 	add.w	r6, r4, #25
 80065ee:	e7f5      	b.n	80065dc <_printf_i+0x220>
 80065f0:	08006bca 	.word	0x08006bca
 80065f4:	08006bdb 	.word	0x08006bdb

080065f8 <memmove>:
 80065f8:	4288      	cmp	r0, r1
 80065fa:	b510      	push	{r4, lr}
 80065fc:	eb01 0402 	add.w	r4, r1, r2
 8006600:	d902      	bls.n	8006608 <memmove+0x10>
 8006602:	4284      	cmp	r4, r0
 8006604:	4623      	mov	r3, r4
 8006606:	d807      	bhi.n	8006618 <memmove+0x20>
 8006608:	1e43      	subs	r3, r0, #1
 800660a:	42a1      	cmp	r1, r4
 800660c:	d008      	beq.n	8006620 <memmove+0x28>
 800660e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006612:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006616:	e7f8      	b.n	800660a <memmove+0x12>
 8006618:	4402      	add	r2, r0
 800661a:	4601      	mov	r1, r0
 800661c:	428a      	cmp	r2, r1
 800661e:	d100      	bne.n	8006622 <memmove+0x2a>
 8006620:	bd10      	pop	{r4, pc}
 8006622:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006626:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800662a:	e7f7      	b.n	800661c <memmove+0x24>

0800662c <_sbrk_r>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	4d06      	ldr	r5, [pc, #24]	@ (8006648 <_sbrk_r+0x1c>)
 8006630:	2300      	movs	r3, #0
 8006632:	4604      	mov	r4, r0
 8006634:	4608      	mov	r0, r1
 8006636:	602b      	str	r3, [r5, #0]
 8006638:	f7fb fe60 	bl	80022fc <_sbrk>
 800663c:	1c43      	adds	r3, r0, #1
 800663e:	d102      	bne.n	8006646 <_sbrk_r+0x1a>
 8006640:	682b      	ldr	r3, [r5, #0]
 8006642:	b103      	cbz	r3, 8006646 <_sbrk_r+0x1a>
 8006644:	6023      	str	r3, [r4, #0]
 8006646:	bd38      	pop	{r3, r4, r5, pc}
 8006648:	200002a8 	.word	0x200002a8

0800664c <_realloc_r>:
 800664c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006650:	4607      	mov	r7, r0
 8006652:	4614      	mov	r4, r2
 8006654:	460d      	mov	r5, r1
 8006656:	b921      	cbnz	r1, 8006662 <_realloc_r+0x16>
 8006658:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800665c:	4611      	mov	r1, r2
 800665e:	f7ff bc5b 	b.w	8005f18 <_malloc_r>
 8006662:	b92a      	cbnz	r2, 8006670 <_realloc_r+0x24>
 8006664:	f7ff fbec 	bl	8005e40 <_free_r>
 8006668:	4625      	mov	r5, r4
 800666a:	4628      	mov	r0, r5
 800666c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006670:	f000 f81a 	bl	80066a8 <_malloc_usable_size_r>
 8006674:	4284      	cmp	r4, r0
 8006676:	4606      	mov	r6, r0
 8006678:	d802      	bhi.n	8006680 <_realloc_r+0x34>
 800667a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800667e:	d8f4      	bhi.n	800666a <_realloc_r+0x1e>
 8006680:	4621      	mov	r1, r4
 8006682:	4638      	mov	r0, r7
 8006684:	f7ff fc48 	bl	8005f18 <_malloc_r>
 8006688:	4680      	mov	r8, r0
 800668a:	b908      	cbnz	r0, 8006690 <_realloc_r+0x44>
 800668c:	4645      	mov	r5, r8
 800668e:	e7ec      	b.n	800666a <_realloc_r+0x1e>
 8006690:	42b4      	cmp	r4, r6
 8006692:	4622      	mov	r2, r4
 8006694:	4629      	mov	r1, r5
 8006696:	bf28      	it	cs
 8006698:	4632      	movcs	r2, r6
 800669a:	f7ff fbc3 	bl	8005e24 <memcpy>
 800669e:	4629      	mov	r1, r5
 80066a0:	4638      	mov	r0, r7
 80066a2:	f7ff fbcd 	bl	8005e40 <_free_r>
 80066a6:	e7f1      	b.n	800668c <_realloc_r+0x40>

080066a8 <_malloc_usable_size_r>:
 80066a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066ac:	1f18      	subs	r0, r3, #4
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	bfbc      	itt	lt
 80066b2:	580b      	ldrlt	r3, [r1, r0]
 80066b4:	18c0      	addlt	r0, r0, r3
 80066b6:	4770      	bx	lr

080066b8 <_init>:
 80066b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ba:	bf00      	nop
 80066bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066be:	bc08      	pop	{r3}
 80066c0:	469e      	mov	lr, r3
 80066c2:	4770      	bx	lr

080066c4 <_fini>:
 80066c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c6:	bf00      	nop
 80066c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ca:	bc08      	pop	{r3}
 80066cc:	469e      	mov	lr, r3
 80066ce:	4770      	bx	lr
