library verilog;
use verilog.vl_types.all;
entity uartrx is
    port(
        clk             : in     vl_logic;
        n_rst           : in     vl_logic;
        serial_in       : in     vl_logic;
        rx_data         : out    vl_logic_vector(863 downto 0);
        data_ready      : out    vl_logic
    );
end uartrx;
