#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr 23 16:15:11 2024
# Process ID: 107934
# Current directory: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga
# Command line: vivado
# Log file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/vivado.log
# Journal file: /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_dti_uart'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 6551.098 ; gain = 228.102 ; free physical = 211174 ; free virtual = 253492
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:00 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Skipping module dti_uart
-- Skipping module transmitter
-- Skipping module receiver
-- Skipping module register_block
-- Skipping module rb_regs
-- Skipping module rb_apb_bridge
-- Skipping module baudrate_gen
-- Skipping module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:16:00 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:00 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_types because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze_isa after microblaze_v10_0_6.microblaze_types is recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_isa because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze after microblaze_v10_0_6.microblaze_isa, microblaze_v10_0_6.microblaze_types are recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(57): (vcom-1195) Cannot find expanded name "microblaze_v10_0_6.MicroBlaze".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(59): VHDL Compiler exiting
End time: 16:16:00 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:00 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(100): (vlog-2388) 'clk_core_design_uart_clk_wiz_1_0' already declared in this scope (design_uart_clk_wiz_1_0_clk_wiz) at ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(99).
-- Skipping module design_uart_clk_wiz_1_0
End time: 16:16:00 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:00 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile proc_sys_reset_v5_0_12.proc_sys_reset after unisim.vcomponents is recompiled.
** Error: (vcom-13) Recompile proc_sys_reset_v5_0_12.proc_sys_reset because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(57): (vcom-1195) Cannot find expanded name "proc_sys_reset_v5_0_12.proc_sys_reset".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(59): VHDL Compiler exiting
End time: 16:16:01 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 4, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:01 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Skipping module design_uart_lmb_bram_0
-- Skipping module design_uart
-- Skipping module design_uart_axi_interconnect_0_0
-- Skipping module m00_couplers_imp_1Y546N3
-- Skipping module m01_couplers_imp_RHKBGH
-- Skipping module microblaze_0_local_memory_imp_UXHIJP
-- Skipping module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:16:01 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:01 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart_tx_load_sm because ieee.std_logic_1164, std.textio have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile lib_pkg_v1_0_2.lib_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f after lib_pkg_v1_0_2.lib_pkg is recompiled.
** Error: (vcom-13) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.tx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.rx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.uart16550 after axi_uart16550_v2_0_18.xuart_tx_load_sm, axi_uart16550_v2_0_18.rx16550, axi_uart16550_v2_0_18.tx16550, axi_uart16550_v2_0_18.tx_fifo_block, lib_pkg_v1_0_2.lib_pkg, axi_uart16550_v2_0_18.rx_fifo_block, unisim.vcomponents are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.ipic_if because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.xuart after axi_uart16550_v2_0_18.uart16550, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_uart16550_v2_0_18.ipic_if are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.ipif_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif after axi_lite_ipif_v3_0_4.ipif_pkg is recompiled.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.axi_uart16550 after axi_uart16550_v2_0_18.xuart, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_lite_ipif_v3_0_4.ipif_pkg, axi_lite_ipif_v3_0_4.axi_lite_ipif are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.axi_uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(57): (vcom-1195) Cannot find expanded name "axi_uart16550_v2_0_18.axi_uart16550".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(59): VHDL Compiler exiting
End time: 16:16:01 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 22, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:01 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Skipping module design_uart_xbar_0
-- Skipping module design_uart_wrapper
-- Skipping module uart_rx
-- Skipping module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:16:01 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:01 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Skipping module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:16:01 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:16:01 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:16:01 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
pwd
/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {questa.elaborate.acc} -value {acc} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:08 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:24:08 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:08 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_types because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze_isa after microblaze_v10_0_6.microblaze_types is recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_isa because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze after microblaze_v10_0_6.microblaze_isa, microblaze_v10_0_6.microblaze_types are recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(57): (vcom-1195) Cannot find expanded name "microblaze_v10_0_6.MicroBlaze".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(59): VHDL Compiler exiting
End time: 16:24:08 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:08 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(100): (vlog-2388) 'clk_core_design_uart_clk_wiz_1_0' already declared in this scope (design_uart_clk_wiz_1_0_clk_wiz) at ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(99).
-- Compiling module design_uart_clk_wiz_1_0
End time: 16:24:08 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:08 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile proc_sys_reset_v5_0_12.proc_sys_reset after unisim.vcomponents is recompiled.
** Error: (vcom-13) Recompile proc_sys_reset_v5_0_12.proc_sys_reset because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(57): (vcom-1195) Cannot find expanded name "proc_sys_reset_v5_0_12.proc_sys_reset".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(59): VHDL Compiler exiting
End time: 16:24:08 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 4, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:08 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:24:08 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:09 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart_tx_load_sm because ieee.std_logic_1164, std.textio have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile lib_pkg_v1_0_2.lib_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f after lib_pkg_v1_0_2.lib_pkg is recompiled.
** Error: (vcom-13) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.tx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.rx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.uart16550 after axi_uart16550_v2_0_18.xuart_tx_load_sm, axi_uart16550_v2_0_18.rx16550, axi_uart16550_v2_0_18.tx16550, axi_uart16550_v2_0_18.tx_fifo_block, lib_pkg_v1_0_2.lib_pkg, axi_uart16550_v2_0_18.rx_fifo_block, unisim.vcomponents are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.ipic_if because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.xuart after axi_uart16550_v2_0_18.uart16550, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_uart16550_v2_0_18.ipic_if are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.ipif_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif after axi_lite_ipif_v3_0_4.ipif_pkg is recompiled.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.axi_uart16550 after axi_uart16550_v2_0_18.xuart, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_lite_ipif_v3_0_4.ipif_pkg, axi_lite_ipif_v3_0_4.axi_lite_ipif are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.axi_uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(57): (vcom-1195) Cannot find expanded name "axi_uart16550_v2_0_18.axi_uart16550".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(59): VHDL Compiler exiting
End time: 16:24:09 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 22, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:09 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:24:09 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:09 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:24:09 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:24:09 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:24:09 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {questa.elaborate.acc} -value {acc=npr} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:36 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:28:36 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:36 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_types because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze_isa after microblaze_v10_0_6.microblaze_types is recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_isa because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze after microblaze_v10_0_6.microblaze_isa, microblaze_v10_0_6.microblaze_types are recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(57): (vcom-1195) Cannot find expanded name "microblaze_v10_0_6.MicroBlaze".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(59): VHDL Compiler exiting
End time: 16:28:37 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 6, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:37 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(100): (vlog-2388) 'clk_core_design_uart_clk_wiz_1_0' already declared in this scope (design_uart_clk_wiz_1_0_clk_wiz) at ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(99).
-- Compiling module design_uart_clk_wiz_1_0
End time: 16:28:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:37 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile proc_sys_reset_v5_0_12.proc_sys_reset after unisim.vcomponents is recompiled.
** Error: (vcom-13) Recompile proc_sys_reset_v5_0_12.proc_sys_reset because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(57): (vcom-1195) Cannot find expanded name "proc_sys_reset_v5_0_12.proc_sys_reset".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(59): VHDL Compiler exiting
End time: 16:28:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 4, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:37 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:28:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:37 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart_tx_load_sm because ieee.std_logic_1164, std.textio have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile lib_pkg_v1_0_2.lib_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f after lib_pkg_v1_0_2.lib_pkg is recompiled.
** Error: (vcom-13) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.tx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.rx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.uart16550 after axi_uart16550_v2_0_18.xuart_tx_load_sm, axi_uart16550_v2_0_18.rx16550, axi_uart16550_v2_0_18.tx16550, axi_uart16550_v2_0_18.tx_fifo_block, lib_pkg_v1_0_2.lib_pkg, axi_uart16550_v2_0_18.rx_fifo_block, unisim.vcomponents are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.ipic_if because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.xuart after axi_uart16550_v2_0_18.uart16550, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_uart16550_v2_0_18.ipic_if are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.ipif_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif after axi_lite_ipif_v3_0_4.ipif_pkg is recompiled.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.axi_uart16550 after axi_uart16550_v2_0_18.xuart, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_lite_ipif_v3_0_4.ipif_pkg, axi_lite_ipif_v3_0_4.axi_lite_ipif are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.axi_uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(57): (vcom-1195) Cannot find expanded name "axi_uart16550_v2_0_18.axi_uart16550".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(59): VHDL Compiler exiting
End time: 16:28:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 22, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:37 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:28:38 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:38 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:28:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:28:38 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:28:38 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:36 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:30:36 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:36 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_types because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze_isa after microblaze_v10_0_6.microblaze_types is recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_isa because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze after microblaze_v10_0_6.microblaze_isa, microblaze_v10_0_6.microblaze_types are recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(57): (vcom-1195) Cannot find expanded name "microblaze_v10_0_6.MicroBlaze".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(59): VHDL Compiler exiting
End time: 16:30:36 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:36 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(100): (vlog-2388) 'clk_core_design_uart_clk_wiz_1_0' already declared in this scope (design_uart_clk_wiz_1_0_clk_wiz) at ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(99).
-- Compiling module design_uart_clk_wiz_1_0
End time: 16:30:36 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:36 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile proc_sys_reset_v5_0_12.proc_sys_reset after unisim.vcomponents is recompiled.
** Error: (vcom-13) Recompile proc_sys_reset_v5_0_12.proc_sys_reset because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(57): (vcom-1195) Cannot find expanded name "proc_sys_reset_v5_0_12.proc_sys_reset".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(59): VHDL Compiler exiting
End time: 16:30:36 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 4, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:36 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:30:37 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:37 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart_tx_load_sm because ieee.std_logic_1164, std.textio have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile lib_pkg_v1_0_2.lib_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f after lib_pkg_v1_0_2.lib_pkg is recompiled.
** Error: (vcom-13) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.tx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.rx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.uart16550 after axi_uart16550_v2_0_18.xuart_tx_load_sm, axi_uart16550_v2_0_18.rx16550, axi_uart16550_v2_0_18.tx16550, axi_uart16550_v2_0_18.tx_fifo_block, lib_pkg_v1_0_2.lib_pkg, axi_uart16550_v2_0_18.rx_fifo_block, unisim.vcomponents are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.ipic_if because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.xuart after axi_uart16550_v2_0_18.uart16550, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_uart16550_v2_0_18.ipic_if are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.ipif_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif after axi_lite_ipif_v3_0_4.ipif_pkg is recompiled.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.axi_uart16550 after axi_uart16550_v2_0_18.xuart, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_lite_ipif_v3_0_4.ipif_pkg, axi_lite_ipif_v3_0_4.axi_lite_ipif are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.axi_uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(57): (vcom-1195) Cannot find expanded name "axi_uart16550_v2_0_18.axi_uart16550".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(59): VHDL Compiler exiting
End time: 16:30:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 22, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:37 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:30:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:37 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:30:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:30:37 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:30:37 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:46 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:32:46 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:46 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_types because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze_isa after microblaze_v10_0_6.microblaze_types is recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_isa because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze after microblaze_v10_0_6.microblaze_isa, microblaze_v10_0_6.microblaze_types are recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(57): (vcom-1195) Cannot find expanded name "microblaze_v10_0_6.MicroBlaze".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(59): VHDL Compiler exiting
End time: 16:32:47 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 6, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:47 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(100): (vlog-2388) 'clk_core_design_uart_clk_wiz_1_0' already declared in this scope (design_uart_clk_wiz_1_0_clk_wiz) at ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(99).
-- Compiling module design_uart_clk_wiz_1_0
End time: 16:32:47 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:47 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile proc_sys_reset_v5_0_12.proc_sys_reset after unisim.vcomponents is recompiled.
** Error: (vcom-13) Recompile proc_sys_reset_v5_0_12.proc_sys_reset because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(57): (vcom-1195) Cannot find expanded name "proc_sys_reset_v5_0_12.proc_sys_reset".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(59): VHDL Compiler exiting
End time: 16:32:47 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 4, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:47 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:32:47 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:47 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart_tx_load_sm because ieee.std_logic_1164, std.textio have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile lib_pkg_v1_0_2.lib_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f after lib_pkg_v1_0_2.lib_pkg is recompiled.
** Error: (vcom-13) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.tx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.rx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.uart16550 after axi_uart16550_v2_0_18.xuart_tx_load_sm, axi_uart16550_v2_0_18.rx16550, axi_uart16550_v2_0_18.tx16550, axi_uart16550_v2_0_18.tx_fifo_block, lib_pkg_v1_0_2.lib_pkg, axi_uart16550_v2_0_18.rx_fifo_block, unisim.vcomponents are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.ipic_if because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.xuart after axi_uart16550_v2_0_18.uart16550, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_uart16550_v2_0_18.ipic_if are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.ipif_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif after axi_lite_ipif_v3_0_4.ipif_pkg is recompiled.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.axi_uart16550 after axi_uart16550_v2_0_18.xuart, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_lite_ipif_v3_0_4.ipif_pkg, axi_lite_ipif_v3_0_4.axi_lite_ipif are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.axi_uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(57): (vcom-1195) Cannot find expanded name "axi_uart16550_v2_0_18.axi_uart16550".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(59): VHDL Compiler exiting
End time: 16:32:47 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 22, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:47 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:32:47 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:47 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:32:48 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:32:48 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:32:48 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/new_data6/workspace/huyvq0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_uart_top'...
Generating merged BMM file for the design top 'dti_uart_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_uart_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:51 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 16:34:51 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:51 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_types because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze_isa after microblaze_v10_0_6.microblaze_types is recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze_isa because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile microblaze_v10_0_6.microblaze after microblaze_v10_0_6.microblaze_isa, microblaze_v10_0_6.microblaze_types are recompiled.
** Error: (vcom-13) Recompile microblaze_v10_0_6.microblaze because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(57): (vcom-1195) Cannot find expanded name "microblaze_v10_0_6.MicroBlaze".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd(59): VHDL Compiler exiting
End time: 16:34:51 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 6, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:51 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(100): (vlog-2388) 'clk_core_design_uart_clk_wiz_1_0' already declared in this scope (design_uart_clk_wiz_1_0_clk_wiz) at ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v(99).
-- Compiling module design_uart_clk_wiz_1_0
End time: 16:34:51 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:51 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile proc_sys_reset_v5_0_12.proc_sys_reset after unisim.vcomponents is recompiled.
** Error: (vcom-13) Recompile proc_sys_reset_v5_0_12.proc_sys_reset because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(57): (vcom-1195) Cannot find expanded name "proc_sys_reset_v5_0_12.proc_sys_reset".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd(59): VHDL Compiler exiting
End time: 16:34:51 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 4, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:51 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 16:34:52 on Apr 23,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:52 on Apr 23,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart_tx_load_sm because ieee.std_logic_1164, std.textio have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith have changed.
** Error: (vcom-13) Recompile lib_pkg_v1_0_2.lib_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f after lib_pkg_v1_0_2.lib_pkg is recompiled.
** Error: (vcom-13) Recompile lib_srl_fifo_v1_0_2.srl_fifo_rbu_f because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.tx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.tx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.rx_fifo_block after lib_srl_fifo_v1_0_2.srl_fifo_rbu_f, lib_pkg_v1_0_2.lib_pkg are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.rx_fifo_block because ieee.std_logic_1164, std.textio, ieee.numeric_std, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error: (vcom-13) Recompile unisim.vcomponents because ieee.std_logic_1164, std.textio, ieee.numeric_std have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.uart16550 after axi_uart16550_v2_0_18.xuart_tx_load_sm, axi_uart16550_v2_0_18.rx16550, axi_uart16550_v2_0_18.tx16550, axi_uart16550_v2_0_18.tx_fifo_block, lib_pkg_v1_0_2.lib_pkg, axi_uart16550_v2_0_18.rx_fifo_block, unisim.vcomponents are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.ipic_if because ieee.std_logic_1164, std.textio have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.xuart after axi_uart16550_v2_0_18.uart16550, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_uart16550_v2_0_18.ipic_if are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.xuart because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std have changed.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.ipif_pkg because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned have changed.
** Error (suppressible): (vcom-12) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif after axi_lite_ipif_v3_0_4.ipif_pkg is recompiled.
** Error: (vcom-13) Recompile axi_lite_ipif_v3_0_4.axi_lite_ipif because ieee.std_logic_1164, std.textio, ieee.std_logic_unsigned, ieee.std_logic_arith, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): (vcom-12) Recompile axi_uart16550_v2_0_18.axi_uart16550 after axi_uart16550_v2_0_18.xuart, lib_pkg_v1_0_2.lib_pkg, unisim.vcomponents, axi_lite_ipif_v3_0_4.ipif_pkg, axi_lite_ipif_v3_0_4.axi_lite_ipif are recompiled.
** Error: (vcom-13) Recompile axi_uart16550_v2_0_18.axi_uart16550 because ieee.std_logic_1164, std.textio, ieee.std_logic_arith, ieee.std_logic_unsigned, ieee.numeric_std, ieee.std_logic_misc, synopsys.attributes have changed.
** Error (suppressible): ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(57): (vcom-1195) Cannot find expanded name "axi_uart16550_v2_0_18.axi_uart16550".
** Note: ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd(59): VHDL Compiler exiting
End time: 16:34:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 22, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:52 on Apr 23,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 16:34:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:52 on Apr 23,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 16:34:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 16:34:52 on Apr 23,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:34:52 on Apr 23,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-99] Step results log file:'/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/new_data6/workspace/hautx0/Intern_SIP_08_04_2024/sip_2024_apr/dti_uart/fpga/dti_uart_top/dti_uart_top/dti_uart_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 16:35:10 2024...
