Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec 15 20:07:08 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file radix_sorter_timing_summary_routed.rpt -pb radix_sorter_timing_summary_routed.pb -rpx radix_sorter_timing_summary_routed.rpx -warn_on_violation
| Design       : radix_sorter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.395        0.000                      0                 1258        0.096        0.000                      0                 1258        1.250        0.000                       0                   431  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.395        0.000                      0                 1258        0.096        0.000                      0                 1258        1.250        0.000                       0                   431  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.247ns (29.520%)  route 2.977ns (70.480%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.494     8.533    sort_state[0]_i_4_n_0
    SLICE_X105Y40        LUT6 (Prop_lut6_I0_O)        0.124     8.657 r  right_in[31]_i_1/O
                         net (fo=32, routed)          0.690     9.347    right_in
    SLICE_X105Y40        FDRE                                         r  right_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.624     9.526    CLK_IBUF_BUFG
    SLICE_X105Y40        FDRE                                         r  right_in_reg[1]/C
                         clock pessimism              0.457     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X105Y40        FDRE (Setup_fdre_C_CE)      -0.205     9.742    right_in_reg[1]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_in_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.247ns (29.520%)  route 2.977ns (70.480%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.494     8.533    sort_state[0]_i_4_n_0
    SLICE_X105Y40        LUT6 (Prop_lut6_I0_O)        0.124     8.657 r  right_in[31]_i_1/O
                         net (fo=32, routed)          0.690     9.347    right_in
    SLICE_X105Y40        FDRE                                         r  right_in_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.624     9.526    CLK_IBUF_BUFG
    SLICE_X105Y40        FDRE                                         r  right_in_reg[28]/C
                         clock pessimism              0.457     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X105Y40        FDRE (Setup_fdre_C_CE)      -0.205     9.742    right_in_reg[28]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_in_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.247ns (29.520%)  route 2.977ns (70.480%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.494     8.533    sort_state[0]_i_4_n_0
    SLICE_X105Y40        LUT6 (Prop_lut6_I0_O)        0.124     8.657 r  right_in[31]_i_1/O
                         net (fo=32, routed)          0.690     9.347    right_in
    SLICE_X105Y40        FDRE                                         r  right_in_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.624     9.526    CLK_IBUF_BUFG
    SLICE_X105Y40        FDRE                                         r  right_in_reg[29]/C
                         clock pessimism              0.457     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X105Y40        FDRE (Setup_fdre_C_CE)      -0.205     9.742    right_in_reg[29]
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            left_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.247ns (28.782%)  route 3.086ns (71.218%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 9.600 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 f  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 f  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 f  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.724     8.763    sort_state[0]_i_4_n_0
    SLICE_X106Y39        LUT5 (Prop_lut5_I1_O)        0.124     8.887 r  left_addr[3]_i_1/O
                         net (fo=4, routed)           0.568     9.455    left_addr[3]_i_1_n_0
    SLICE_X107Y39        FDRE                                         r  left_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.698     9.600    CLK_IBUF_BUFG
    SLICE_X107Y39        FDRE                                         r  left_addr_reg[1]/C
                         clock pessimism              0.498    10.098    
                         clock uncertainty           -0.035    10.062    
    SLICE_X107Y39        FDRE (Setup_fdre_C_CE)      -0.205     9.857    left_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.857    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.247ns (31.273%)  route 2.741ns (68.727%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.602     8.641    sort_state[0]_i_4_n_0
    SLICE_X103Y39        LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  right_addr[3]_i_1/O
                         net (fo=4, routed)           0.345     9.110    right_addr[3]_i_1_n_0
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.624     9.526    CLK_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[0]/C
                         clock pessimism              0.457     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X105Y39        FDRE (Setup_fdre_C_R)       -0.429     9.518    right_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.247ns (31.273%)  route 2.741ns (68.727%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.602     8.641    sort_state[0]_i_4_n_0
    SLICE_X103Y39        LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  right_addr[3]_i_1/O
                         net (fo=4, routed)           0.345     9.110    right_addr[3]_i_1_n_0
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.624     9.526    CLK_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[1]/C
                         clock pessimism              0.457     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X105Y39        FDRE (Setup_fdre_C_R)       -0.429     9.518    right_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.247ns (31.273%)  route 2.741ns (68.727%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.602     8.641    sort_state[0]_i_4_n_0
    SLICE_X103Y39        LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  right_addr[3]_i_1/O
                         net (fo=4, routed)           0.345     9.110    right_addr[3]_i_1_n_0
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.624     9.526    CLK_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[2]/C
                         clock pessimism              0.457     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X105Y39        FDRE (Setup_fdre_C_R)       -0.429     9.518    right_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.247ns (31.273%)  route 2.741ns (68.727%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 9.526 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.602     8.641    sort_state[0]_i_4_n_0
    SLICE_X103Y39        LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  right_addr[3]_i_1/O
                         net (fo=4, routed)           0.345     9.110    right_addr[3]_i_1_n_0
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.624     9.526    CLK_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[3]/C
                         clock pessimism              0.457     9.983    
                         clock uncertainty           -0.035     9.947    
    SLICE_X105Y39        FDRE (Setup_fdre_C_R)       -0.429     9.518    right_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.247ns (30.472%)  route 2.845ns (69.528%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 9.525 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.494     8.533    sort_state[0]_i_4_n_0
    SLICE_X105Y40        LUT6 (Prop_lut6_I0_O)        0.124     8.657 r  right_in[31]_i_1/O
                         net (fo=32, routed)          0.558     9.215    right_in
    SLICE_X105Y38        FDRE                                         r  right_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.623     9.525    CLK_IBUF_BUFG
    SLICE_X105Y38        FDRE                                         r  right_in_reg[16]/C
                         clock pessimism              0.457     9.982    
                         clock uncertainty           -0.035     9.946    
    SLICE_X105Y38        FDRE (Setup_fdre_C_CE)      -0.205     9.741    right_in_reg[16]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 bin_iteration_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            right_in_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.247ns (30.472%)  route 2.845ns (69.528%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 9.525 - 5.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.879     5.123    CLK_IBUF_BUFG
    SLICE_X106Y40        FDRE                                         r  bin_iteration_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y40        FDRE (Prop_fdre_C_Q)         0.456     5.579 r  bin_iteration_reg[0]/Q
                         net (fo=14, routed)          1.152     6.731    bin_iteration_reg_n_0_[0]
    SLICE_X103Y39        LUT6 (Prop_lut6_I4_O)        0.124     6.855 r  sort_state[0]_i_14/O
                         net (fo=1, routed)           0.000     6.855    sort_state[0]_i_14_n_0
    SLICE_X103Y39        MUXF7 (Prop_muxf7_I1_O)      0.245     7.100 r  sort_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.641     7.741    sort_state_reg[0]_i_8_n_0
    SLICE_X103Y40        LUT6 (Prop_lut6_I1_O)        0.298     8.039 r  sort_state[0]_i_4/O
                         net (fo=16, routed)          0.494     8.533    sort_state[0]_i_4_n_0
    SLICE_X105Y40        LUT6 (Prop_lut6_I0_O)        0.124     8.657 r  right_in[31]_i_1/O
                         net (fo=32, routed)          0.558     9.215    right_in
    SLICE_X105Y38        FDRE                                         r  right_in_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.623     9.525    CLK_IBUF_BUFG
    SLICE_X105Y38        FDRE                                         r  right_in_reg[17]/C
                         clock pessimism              0.457     9.982    
                         clock uncertainty           -0.035     9.946    
    SLICE_X105Y38        FDRE (Setup_fdre_C_CE)      -0.205     9.741    right_in_reg[17]
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 right_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.612     1.478    CLK_IBUF_BUFG
    SLICE_X105Y38        FDRE                                         r  right_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y38        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  right_in_reg[19]/Q
                         net (fo=1, routed)           0.116     1.735    bin_right/memory_reg_0_15_19_19/D
    SLICE_X102Y38        RAMS32                                       r  bin_right/memory_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.882     1.997    bin_right/memory_reg_0_15_19_19/WCLK
    SLICE_X102Y38        RAMS32                                       r  bin_right/memory_reg_0_15_19_19/SP/CLK
                         clock pessimism             -0.482     1.515    
    SLICE_X102Y38        RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.639    bin_right/memory_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 left_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg_0_15_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.611     1.477    CLK_IBUF_BUFG
    SLICE_X103Y37        FDRE                                         r  left_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y37        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  left_in_reg[20]/Q
                         net (fo=1, routed)           0.117     1.735    bin_left/memory_reg_0_15_20_20/D
    SLICE_X104Y37        RAMS32                                       r  bin_left/memory_reg_0_15_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.880     1.995    bin_left/memory_reg_0_15_20_20/WCLK
    SLICE_X104Y37        RAMS32                                       r  bin_left/memory_reg_0_15_20_20/SP/CLK
                         clock pessimism             -0.482     1.513    
    SLICE_X104Y37        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.634    bin_left/memory_reg_0_15_20_20/SP
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 memory_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memory/memory_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.641     1.507    CLK_IBUF_BUFG
    SLICE_X110Y41        FDRE                                         r  memory_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y41        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  memory_in_reg[14]/Q
                         net (fo=1, routed)           0.117     1.766    memory/memory_reg_0_15_14_14/D
    SLICE_X108Y41        RAMS32                                       r  memory/memory_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.911     2.026    memory/memory_reg_0_15_14_14/WCLK
    SLICE_X108Y41        RAMS32                                       r  memory/memory_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.482     1.544    
    SLICE_X108Y41        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.664    memory/memory_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 right_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.613     1.479    CLK_IBUF_BUFG
    SLICE_X105Y41        FDRE                                         r  right_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y41        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  right_in_reg[8]/Q
                         net (fo=1, routed)           0.059     1.666    bin_right/memory_reg_0_15_8_8/D
    SLICE_X104Y41        RAMS32                                       r  bin_right/memory_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.883     1.998    bin_right/memory_reg_0_15_8_8/WCLK
    SLICE_X104Y41        RAMS32                                       r  bin_right/memory_reg_0_15_8_8/SP/CLK
                         clock pessimism             -0.506     1.492    
    SLICE_X104Y41        RAMS32 (Hold_rams32_CLK_I)
                                                      0.071     1.563    bin_right/memory_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 right_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.613     1.479    CLK_IBUF_BUFG
    SLICE_X105Y41        FDRE                                         r  right_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y41        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  right_in_reg[6]/Q
                         net (fo=1, routed)           0.059     1.667    bin_right/memory_reg_0_15_6_6/D
    SLICE_X104Y41        RAMS32                                       r  bin_right/memory_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.883     1.998    bin_right/memory_reg_0_15_6_6/WCLK
    SLICE_X104Y41        RAMS32                                       r  bin_right/memory_reg_0_15_6_6/SP/CLK
                         clock pessimism             -0.506     1.492    
    SLICE_X104Y41        RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     1.560    bin_right/memory_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 right_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_0_15_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.613     1.479    CLK_IBUF_BUFG
    SLICE_X105Y41        FDRE                                         r  right_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y41        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  right_in_reg[7]/Q
                         net (fo=1, routed)           0.059     1.666    bin_right/memory_reg_0_15_7_7/D
    SLICE_X104Y41        RAMS32                                       r  bin_right/memory_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.883     1.998    bin_right/memory_reg_0_15_7_7/WCLK
    SLICE_X104Y41        RAMS32                                       r  bin_right/memory_reg_0_15_7_7/SP/CLK
                         clock pessimism             -0.506     1.492    
    SLICE_X104Y41        RAMS32 (Hold_rams32_CLK_I)
                                                      0.067     1.559    bin_right/memory_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 right_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.640     1.506    CLK_IBUF_BUFG
    SLICE_X106Y41        FDRE                                         r  right_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y41        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  right_in_reg[31]/Q
                         net (fo=1, routed)           0.105     1.752    bin_right/memory_reg_0_15_31_31/D
    SLICE_X108Y40        RAMS32                                       r  bin_right/memory_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.911     2.026    bin_right/memory_reg_0_15_31_31/WCLK
    SLICE_X108Y40        RAMS32                                       r  bin_right/memory_reg_0_15_31_31/SP/CLK
                         clock pessimism             -0.504     1.522    
    SLICE_X108Y40        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.643    bin_right/memory_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 left_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_left/memory_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.613     1.479    CLK_IBUF_BUFG
    SLICE_X103Y42        FDRE                                         r  left_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        FDRE (Prop_fdre_C_Q)         0.128     1.607 r  left_in_reg[5]/Q
                         net (fo=1, routed)           0.059     1.667    bin_left/memory_reg_0_15_5_5/D
    SLICE_X102Y42        RAMS32                                       r  bin_left/memory_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.883     1.998    bin_left/memory_reg_0_15_5_5/WCLK
    SLICE_X102Y42        RAMS32                                       r  bin_left/memory_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.506     1.492    
    SLICE_X102Y42        RAMS32 (Hold_rams32_CLK_I)
                                                      0.060     1.552    bin_left/memory_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 right_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_0_15_17_17/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.629%)  route 0.319ns (69.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.612     1.478    CLK_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  right_addr_reg[1]/Q
                         net (fo=32, routed)          0.319     1.939    bin_right/memory_reg_0_15_17_17/A1
    SLICE_X102Y38        RAMS32                                       r  bin_right/memory_reg_0_15_17_17/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.882     1.997    bin_right/memory_reg_0_15_17_17/WCLK
    SLICE_X102Y38        RAMS32                                       r  bin_right/memory_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.482     1.515    
    SLICE_X102Y38        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.824    bin_right/memory_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 right_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_right/memory_reg_0_15_18_18/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.629%)  route 0.319ns (69.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.612     1.478    CLK_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  right_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y39        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  right_addr_reg[1]/Q
                         net (fo=32, routed)          0.319     1.939    bin_right/memory_reg_0_15_18_18/A1
    SLICE_X102Y38        RAMS32                                       r  bin_right/memory_reg_0_15_18_18/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.882     1.997    bin_right/memory_reg_0_15_18_18/WCLK
    SLICE_X102Y38        RAMS32                                       r  bin_right/memory_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.482     1.515    
    SLICE_X102Y38        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.824    bin_right/memory_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X112Y39   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X111Y39   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X112Y39   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X112Y45   OUT_DATA_reg[30]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X112Y45   OUT_DATA_reg[31]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X110Y43   OUT_DATA_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X110Y43   OUT_DATA_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X110Y43   OUT_DATA_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X112Y45   OUT_DATA_reg[6]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y43   bin_right/memory_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y43   bin_right/memory_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y43   bin_right/memory_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y43   bin_right/memory_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y43   bin_left/memory_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y43   bin_left/memory_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y43   bin_left/memory_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y43   bin_left/memory_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y44   bin_left/memory_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y44   bin_left/memory_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y39   bin_left/memory_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y39   bin_left/memory_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y39   bin_left/memory_reg_0_15_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X104Y39   bin_left/memory_reg_0_15_27_27/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y38   bin_right/memory_reg_0_15_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y38   bin_right/memory_reg_0_15_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X102Y38   bin_right/memory_reg_0_15_19_19/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y37   memory/memory_reg_0_15_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y37   memory/memory_reg_0_15_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         2.500       1.250      SLICE_X108Y37   memory/memory_reg_0_15_22_22/SP/CLK



