- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx941
- [Device 0049]
- Activation: true
  ActivationComputeDataType: 0
  ActivationHPA: true
  ActivationType: all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: [0, 4]
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 4
  DestDataType: 4
  Fp16AltImpl: false
  GroupedGemm: true
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StridedBatched: true
  TLUA: true
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 0
  TransposeB: 0
  UseBeta: true
  UseBias: true
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleDVec: true
- - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12832
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 640
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x16x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT2_1_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14880
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 640
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 14336
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 192
    MacroTile1: 16
    MacroTileA: 192
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 12
    NumLoadsB: 1
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x16x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT3_1_NEPBS2_NLCA3_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 1
    ThreadTileA: 12
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 6208
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x32x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT1_1_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7232
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x32x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT2_1_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 768
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12352
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11264
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 32
    MacroTileA: 96
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 3
    NumLoadsB: 1
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x32x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT3_1_NEPBS2_NLCA3_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 1
    ThreadTileA: 12
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13440
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 32
    MacroTileA: 128
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x32x32_MI32x32x8x1_SN_1LDSB0_GRVW4_LPB8_LRVW8_MIWT1_1_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1280
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14400
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 160
    MacroTile1: 32
    MacroTileA: 160
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 5
    NumLoadsB: 1
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x32x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT5_1_NEPBS2_NLCA5_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 1
    ThreadTileA: 20
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15424
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 14336
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 1]
    MIWaveTileA: 6
    MIWaveTileB: 1
    MacroTile0: 192
    MacroTile1: 32
    MacroTileA: 192
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 6
    NumLoadsB: 1
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x32x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT6_1_NEPBS2_NLCA3_PLR3_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 1
    ThreadTileA: 24
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7776
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1664
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 64
    MacroTile1: 48
    MacroTileA: 64
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x48x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT1_3_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13920
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 1664
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x48x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT2_3_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15968
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 1664
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 14336
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MacroTile0: 192
    MacroTile1: 48
    MacroTileA: 192
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 12
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x48x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT3_3_NEPBS2_NLCA3_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 3
    ThreadTileA: 12
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 6784
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 512
    LdsOffsetB_Blk: 4608
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT16x64x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT1_1_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7296
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 5120
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x64x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT2_1_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 384
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7808
    LdsNumElementsAlignedA: 1536
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1536
    LdsOffsetB_Blk: 5632
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 48
    MacroTile1: 64
    MacroTileA: 48
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT48x64x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT3_1_NEPBS2_NLCA3_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 1
    ThreadTileA: 12
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12544
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x64x32_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT1_1_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 640
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12928
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 10752
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 80
    MacroTile1: 64
    MacroTileA: 80
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT80x64x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT5_1_NEPBS2_NLCA5_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 1
    ThreadTileA: 20
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 768
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13440
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11264
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [6, 1]
    MIWaveTileA: 6
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 64
    MacroTileA: 96
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 3
    NumLoadsB: 2
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x64x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT6_1_NEPBS2_NLCA3_PLR3_SVW2_VW2_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 1
    ThreadTileA: 24
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 896
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13952
    LdsNumElementsAlignedA: 3584
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3584
    LdsOffsetB_Blk: 11776
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [7, 1]
    MIWaveTileA: 7
    MIWaveTileB: 1
    MacroTile0: 112
    MacroTile1: 64
    MacroTileA: 112
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 28
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 7
    NumLoadsB: 4
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT112x64x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT7_1_NEPBS2_NLCA7_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 1
    ThreadTileA: 28
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 64
    LVCA: 16
    LVCB: 4
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 18
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x64x32_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT2_1_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1152
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14976
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 12800
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [9, 1]
    MIWaveTileA: 9
    MIWaveTileB: 1
    MacroTile0: 144
    MacroTile1: 64
    MacroTileA: 144
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 9
    NumLoadsB: 4
    NumLoadsCoalescedA: 9
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 19
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT144x64x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT9_1_NEPBS2_NLCA9_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 36
    ThreadTile1: 1
    ThreadTileA: 36
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1280
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15488
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [10, 1]
    MIWaveTileA: 10
    MIWaveTileB: 1
    MacroTile0: 160
    MacroTile1: 64
    MacroTileA: 160
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 5
    NumLoadsB: 2
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 20
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x64x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT10_1_NEPBS2_NLCA5_PLR3_SVW2_VW2_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 40
    ThreadTile1: 1
    ThreadTileA: 40
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1408
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16000
    LdsNumElementsAlignedA: 5632
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5632
    LdsOffsetB_Blk: 13824
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [11, 1]
    MIWaveTileA: 11
    MIWaveTileB: 1
    MacroTile0: 176
    MacroTile1: 64
    MacroTileA: 176
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 44
    NumGlobalWriteVectorsPerThread: 44
    NumLoadsA: 11
    NumLoadsB: 4
    NumLoadsCoalescedA: 11
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 21
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT176x64x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT11_1_NEPBS2_NLCA11_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 44
    ThreadTile1: 1
    ThreadTileA: 44
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 8448
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 192
    MacroTile1: 64
    MacroTileA: 192
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 3
    NumLoadsB: 1
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 22
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x64x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT3_1_NEPBS2_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 1
    ThreadTileA: 48
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 10496
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 256
    MacroTile1: 64
    MacroTileA: 256
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 23
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x64x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_2_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12960
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2816
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 64
    MacroTile1: 80
    MacroTileA: 64
    MacroTileB: 80
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 24
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x80x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT1_5_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15008
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2816
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 128
    MacroTile1: 80
    MacroTileA: 128
    MacroTileB: 80
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 25
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x80x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT2_5_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 5
    ThreadTileA: 8
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12480
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 3328
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 9216
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 32
    MacroTile1: 96
    MacroTileA: 32
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 1
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 26
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x96x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT1_3_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13504
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 3328
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 27
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x96x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT2_3_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 768
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14528
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 3328
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11264
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MacroTile0: 96
    MacroTile1: 96
    MacroTileA: 96
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 3
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 28
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x96x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT3_3_NEPBS2_NLCA3_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 3
    ThreadTileA: 12
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15744
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 3456
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 29
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x96x32_MI32x32x8x1_SN_1LDSB0_GRVW4_LPB8_LRVW8_MIWT1_3_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 64
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 11648
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 3456
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 256
    MacroTile1: 96
    MacroTileA: 256
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 30
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x96x32_MI32x32x8x1_SN_1LDSB1_GRVW4_LPB8_LRVW8_MIWT2_3_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 3
    ThreadTileA: 32
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14048
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 3840
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MacroTile0: 64
    MacroTile1: 112
    MacroTileA: 64
    MacroTileB: 112
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 28
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 31
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x112x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT1_7_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 7
    ThreadTileA: 4
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16096
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 3840
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MacroTile0: 128
    MacroTile1: 112
    MacroTileA: 128
    MacroTileB: 112
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 56
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 32
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x112x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT2_7_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 7
    ThreadTileA: 8
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13056
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 4352
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 512
    LdsOffsetB_Blk: 8704
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MacroTile0: 16
    MacroTile1: 128
    MacroTileA: 16
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 33
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT16x128x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT1_2_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13824
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 9216
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 128
    MacroTileA: 32
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 34
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x128x32_MI32x32x8x1_SN_1LDSB0_GRVW4_LPB8_LRVW8_MIWT1_1_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 384
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14080
    LdsNumElementsAlignedA: 1536
    LdsNumElementsAlignedB: 4352
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1536
    LdsOffsetB_Blk: 9728
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 2]
    MIWaveTileA: 3
    MIWaveTileB: 2
    MacroTile0: 48
    MacroTile1: 128
    MacroTileA: 48
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 3
    NumLoadsB: 8
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 35
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT48x128x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT3_2_NEPBS2_NLCA3_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 2
    ThreadTileA: 12
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14848
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 36
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x128x32_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT2_1_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 640
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15104
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 4352
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 10752
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 2]
    MIWaveTileA: 5
    MIWaveTileB: 2
    MacroTile0: 80
    MacroTile1: 128
    MacroTileA: 80
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 40
    NumLoadsA: 5
    NumLoadsB: 8
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 37
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT80x128x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT5_2_NEPBS2_NLCA5_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 2
    ThreadTileA: 20
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15872
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11264
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 128
    MacroTileA: 96
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 38
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x128x32_MI32x32x8x1_SN_1LDSB0_GRVW4_LPB8_LRVW8_MIWT3_1_NEPBS2_NLCA3_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 1
    ThreadTileA: 48
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 896
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16128
    LdsNumElementsAlignedA: 3584
    LdsNumElementsAlignedB: 4352
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3584
    LdsOffsetB_Blk: 11776
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [7, 2]
    MIWaveTileA: 7
    MIWaveTileB: 2
    MacroTile0: 112
    MacroTile1: 128
    MacroTileA: 112
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 56
    NumGlobalWriteVectorsPerThread: 56
    NumLoadsA: 7
    NumLoadsB: 8
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 39
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT112x128x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT7_2_NEPBS2_NLCA7_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 2
    ThreadTileA: 28
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 64
    LVCA: 16
    LVCB: 4
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 40
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x128x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_2_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9728
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 21504
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 160
    MacroTile1: 128
    MacroTileA: 160
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 41
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x128x32_MI32x32x8x1_SN_1LDSB1_GRVW4_LPB8_LRVW8_MIWT5_1_NEPBS2_NLCA5_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 1
    ThreadTileA: 80
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 10752
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [6, 1]
    MIWaveTileA: 6
    MIWaveTileB: 1
    MacroTile0: 192
    MacroTile1: 128
    MacroTileA: 192
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 3
    NumLoadsB: 2
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 42
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x128x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT6_1_NEPBS2_NLCA3_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 96
    ThreadTile1: 1
    ThreadTileA: 96
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 11776
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 23552
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [7, 1]
    MIWaveTileA: 7
    MIWaveTileB: 1
    MacroTile0: 224
    MacroTile1: 128
    MacroTileA: 224
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 7
    NumLoadsB: 4
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 43
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x128x32_MI32x32x8x1_SN_1LDSB1_GRVW4_LPB8_LRVW8_MIWT7_1_NEPBS2_NLCA7_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 112
    ThreadTile1: 1
    ThreadTileA: 112
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12800
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 44
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x128x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT4_2_NEPBS2_NLCA1_PLR5_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15136
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 4992
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 9]
    MIWaveTileA: 1
    MIWaveTileB: 9
    MacroTile0: 64
    MacroTile1: 144
    MacroTileA: 64
    MacroTileB: 144
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 4
    NumLoadsB: 9
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 9
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 45
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x144x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT1_9_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 9
    ThreadTileA: 4
    ThreadTileB: 9
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 128
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29472
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 4992
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 9]
    MIWaveTileA: 4
    MIWaveTileB: 9
    MacroTile0: 256
    MacroTile1: 144
    MacroTileA: 256
    MacroTileB: 144
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 16
    NumLoadsB: 9
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 9
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 46
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x144x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT4_9_NEPBS0_NLCA1_PLR3_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 9
    ThreadTileA: 16
    ThreadTileB: 9
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14656
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 5504
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 9216
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 32
    MacroTile1: 160
    MacroTileA: 32
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 1
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 47
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x160x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT1_5_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15680
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 5504
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 64
    MacroTile1: 160
    MacroTileA: 64
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 2
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 48
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x160x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT2_5_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 5
    ThreadTileA: 8
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9856
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 5760
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 128
    MacroTile1: 160
    MacroTileA: 128
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 49
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x160x32_MI32x32x8x1_SN_1LDSB1_GRVW4_LPB8_LRVW8_MIWT1_5_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1792
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 28992
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 5504
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 23552
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [7, 5]
    MIWaveTileA: 7
    MIWaveTileB: 5
    MacroTile0: 224
    MacroTile1: 160
    MacroTileA: 224
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 140
    NumGlobalWriteVectorsPerThread: 140
    NumLoadsA: 7
    NumLoadsB: 5
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 50
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x160x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT7_5_NEPBS0_NLCA7_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 5
    ThreadTileA: 28
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 64
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30336
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 5760
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 256
    MacroTile1: 160
    MacroTileA: 256
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 51
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x160x32_MI32x32x8x1_SN_1LDSB0_GRVW4_LPB8_LRVW8_MIWT2_5_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 5
    ThreadTileA: 32
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16224
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 6016
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 11]
    MIWaveTileA: 1
    MIWaveTileB: 11
    MacroTile0: 64
    MacroTile1: 176
    MacroTileA: 64
    MacroTileB: 176
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 44
    NumGlobalWriteVectorsPerThread: 44
    NumLoadsA: 4
    NumLoadsB: 11
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 11
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 52
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x176x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT1_11_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 11
    ThreadTileA: 4
    ThreadTileB: 11
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 28512
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 6016
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 11]
    MIWaveTileA: 3
    MIWaveTileB: 11
    MacroTile0: 192
    MacroTile1: 176
    MacroTileA: 192
    MacroTileB: 176
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 132
    NumGlobalWriteVectorsPerThread: 132
    NumLoadsA: 12
    NumLoadsB: 11
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 11
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 53
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x176x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT3_11_NEPBS0_NLCA3_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 11
    ThreadTileA: 12
    ThreadTileB: 11
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 128
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30560
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 6016
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 11]
    MIWaveTileA: 4
    MIWaveTileB: 11
    MacroTile0: 256
    MacroTile1: 176
    MacroTileA: 256
    MacroTileB: 176
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 176
    NumGlobalWriteVectorsPerThread: 44
    NumLoadsA: 16
    NumLoadsB: 11
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 11
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 54
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x176x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT4_11_NEPBS0_NLCA1_PLR3_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 11
    ThreadTileA: 16
    ThreadTileB: 11
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15232
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 512
    LdsOffsetB_Blk: 8704
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 16
    MacroTile1: 192
    MacroTileA: 16
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 1
    NumLoadsB: 12
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 55
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT16x192x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT1_3_NEPBS2_NLCA1_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15744
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 9216
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 32
    MacroTile1: 192
    MacroTileA: 32
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 1
    NumLoadsB: 6
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 56
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x192x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT2_3_NEPBS2_NLCA1_PLR3_SVW2_VW2_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 384
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16256
    LdsNumElementsAlignedA: 1536
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1536
    LdsOffsetB_Blk: 9728
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MacroTile0: 48
    MacroTile1: 192
    MacroTileA: 48
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 3
    NumLoadsB: 12
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 57
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT48x192x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT3_3_NEPBS2_NLCA3_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 3
    ThreadTileA: 12
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 8960
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 6912
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 18432
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 64
    MacroTile1: 192
    MacroTileA: 64
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 1
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 58
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x192x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT1_3_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 64
    LVCA: 16
    LVCB: 4
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 11008
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 6912
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 192
    MacroTileA: 128
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 59
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x192x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_3_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 3
    ThreadTileA: 32
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1408
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 28544
    LdsNumElementsAlignedA: 5632
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5632
    LdsOffsetB_Blk: 22016
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [11, 3]
    MIWaveTileA: 11
    MIWaveTileB: 3
    MacroTile0: 176
    MacroTile1: 192
    MacroTileA: 176
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 132
    NumGlobalWriteVectorsPerThread: 132
    NumLoadsA: 11
    NumLoadsB: 12
    NumLoadsCoalescedA: 11
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 60
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT176x192x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT11_3_NEPBS0_NLCA11_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 44
    ThreadTile1: 3
    ThreadTileA: 44
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29440
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 6912
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MacroTile0: 192
    MacroTile1: 192
    MacroTileA: 192
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 144
    NumLoadsA: 3
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 61
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x192x32_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT3_3_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 3
    ThreadTileA: 48
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1664
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29568
    LdsNumElementsAlignedA: 6656
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6656
    LdsOffsetB_Blk: 23040
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [13, 3]
    MIWaveTileA: 13
    MIWaveTileB: 3
    MacroTile0: 208
    MacroTile1: 192
    MacroTileA: 208
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 156
    NumGlobalWriteVectorsPerThread: 156
    NumLoadsA: 13
    NumLoadsB: 12
    NumLoadsCoalescedA: 13
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 62
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT208x192x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT13_3_NEPBS0_NLCA13_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 52
    ThreadTile1: 3
    ThreadTileA: 52
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1792
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30080
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 23552
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [7, 6]
    MIWaveTileA: 7
    MIWaveTileB: 6
    MacroTile0: 224
    MacroTile1: 192
    MacroTileA: 224
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 168
    NumGlobalWriteVectorsPerThread: 168
    NumLoadsA: 7
    NumLoadsB: 6
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 63
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x192x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT7_6_NEPBS0_NLCA7_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 6
    ThreadTileA: 28
    ThreadTileB: 6
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1920
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30592
    LdsNumElementsAlignedA: 7680
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7680
    LdsOffsetB_Blk: 24064
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [15, 3]
    MIWaveTileA: 15
    MIWaveTileB: 3
    MacroTile0: 240
    MacroTile1: 192
    MacroTileA: 240
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 180
    NumGlobalWriteVectorsPerThread: 180
    NumLoadsA: 15
    NumLoadsB: 12
    NumLoadsCoalescedA: 15
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 64
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT240x192x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT15_3_NEPBS0_NLCA15_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 60
    ThreadTile1: 3
    ThreadTileA: 60
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 31488
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 6912
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MacroTile0: 256
    MacroTile1: 192
    MacroTileA: 256
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 96
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 65
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x192x32_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT2_6_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 6
    ThreadTileA: 32
    ThreadTileB: 6
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29600
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 7168
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 13]
    MIWaveTileA: 3
    MIWaveTileB: 13
    MacroTile0: 192
    MacroTile1: 208
    MacroTileA: 192
    MacroTileB: 208
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 156
    NumGlobalWriteVectorsPerThread: 156
    NumLoadsA: 12
    NumLoadsB: 13
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 13
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 66
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x208x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT3_13_NEPBS0_NLCA3_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 13
    ThreadTileA: 12
    ThreadTileB: 13
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 128
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 31648
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 7168
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 13]
    MIWaveTileA: 4
    MIWaveTileB: 13
    MacroTile0: 256
    MacroTile1: 208
    MacroTileA: 256
    MacroTileB: 208
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 208
    NumGlobalWriteVectorsPerThread: 52
    NumLoadsA: 16
    NumLoadsB: 13
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 13
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 67
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x208x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT4_13_NEPBS0_NLCA1_PLR3_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 13
    ThreadTileA: 16
    ThreadTileB: 13
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12160
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 8064
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MacroTile0: 128
    MacroTile1: 224
    MacroTileA: 128
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 68
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x224x32_MI32x32x8x1_SN_1LDSB1_GRVW4_LPB8_LRVW8_MIWT1_7_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1280
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29120
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 21504
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [5, 7]
    MIWaveTileA: 5
    MIWaveTileB: 7
    MacroTile0: 160
    MacroTile1: 224
    MacroTileA: 160
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 140
    NumGlobalWriteVectorsPerThread: 140
    NumLoadsA: 5
    NumLoadsB: 7
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 69
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x224x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT5_7_NEPBS0_NLCA5_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 7
    ThreadTileA: 20
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30144
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 14]
    MIWaveTileA: 3
    MIWaveTileB: 14
    MacroTile0: 192
    MacroTile1: 224
    MacroTileA: 192
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 168
    NumGlobalWriteVectorsPerThread: 168
    NumLoadsA: 6
    NumLoadsB: 7
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 70
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x224x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT3_14_NEPBS0_NLCA3_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 14
    ThreadTileA: 12
    ThreadTileB: 14
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1792
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 31168
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 23552
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [7, 7]
    MIWaveTileA: 7
    MIWaveTileB: 7
    MacroTile0: 224
    MacroTile1: 224
    MacroTileA: 224
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 196
    NumGlobalWriteVectorsPerThread: 196
    NumLoadsA: 7
    NumLoadsB: 7
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 71
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x224x32_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB4_LRVW4_MIWT7_7_NEPBS0_NLCA7_PLR3_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 7
    ThreadTileA: 28
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 64
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 32640
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8064
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 72
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x224x32_MI32x32x8x1_SN_1LDSB0_GRVW4_LPB8_LRVW8_MIWT2_7_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30688
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 8192
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 15]
    MIWaveTileA: 3
    MIWaveTileB: 15
    MacroTile0: 192
    MacroTile1: 240
    MacroTileA: 192
    MacroTileB: 240
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 180
    NumGlobalWriteVectorsPerThread: 180
    NumLoadsA: 12
    NumLoadsB: 15
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 15
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 73
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x240x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT3_15_NEPBS0_NLCA3_PLR3_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 15
    ThreadTileA: 12
    ThreadTileB: 15
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 2
    LSPB: 16
    LVCA: 128
    LVCB: 16
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 32736
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 15]
    MIWaveTileA: 4
    MIWaveTileB: 15
    MacroTile0: 256
    MacroTile1: 240
    MacroTileA: 256
    MacroTileB: 240
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 240
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 16
    NumLoadsB: 15
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 15
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 74
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x240x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT4_15_NEPBS0_NLCA1_PLR3_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 15
    ThreadTileA: 16
    ThreadTileB: 15
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 11264
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 18432
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 256
    MacroTileA: 64
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 75
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x256x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_2_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12288
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 19456
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 2]
    MIWaveTileA: 3
    MIWaveTileB: 2
    MacroTile0: 96
    MacroTile1: 256
    MacroTileA: 96
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 96
    NumLoadsA: 3
    NumLoadsB: 8
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 76
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x256x32_MI32x32x8x1_SN_1LDSB1_GRVW4_LPB8_LRVW8_MIWT3_2_NEPBS2_NLCA3_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 2
    ThreadTileA: 48
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 16
    LSPB: 64
    LVCA: 16
    LVCB: 4
    LVPA: 2
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 77
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x256x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_4_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1152
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29696
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [9, 4]
    MIWaveTileA: 9
    MIWaveTileB: 4
    MacroTile0: 144
    MacroTile1: 256
    MacroTileA: 144
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 144
    NumLoadsA: 9
    NumLoadsB: 16
    NumLoadsCoalescedA: 9
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 78
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT144x256x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT9_4_NEPBS0_NLCA9_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 36
    ThreadTile1: 4
    ThreadTileA: 36
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30720
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 21504
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 2]
    MIWaveTileA: 5
    MIWaveTileB: 2
    MacroTile0: 160
    MacroTile1: 256
    MacroTileA: 160
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 160
    NumLoadsA: 5
    NumLoadsB: 8
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 79
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x256x32_MI32x32x8x1_SN_1LDSB0_GRVW4_LPB8_LRVW8_MIWT5_2_NEPBS0_NLCA5_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 2
    ThreadTileA: 80
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1408
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30720
    LdsNumElementsAlignedA: 5632
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5632
    LdsOffsetB_Blk: 22016
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [11, 4]
    MIWaveTileA: 11
    MIWaveTileB: 4
    MacroTile0: 176
    MacroTile1: 256
    MacroTileA: 176
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 176
    NumGlobalWriteVectorsPerThread: 176
    NumLoadsA: 11
    NumLoadsB: 16
    NumLoadsCoalescedA: 11
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 80
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT176x256x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT11_4_NEPBS0_NLCA11_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 44
    ThreadTile1: 4
    ThreadTileA: 44
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 32
    LSPA: 32
    LSPB: 64
    LVCA: 8
    LVCB: 4
    LVPA: 4
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 31744
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 4]
    MIWaveTileA: 3
    MIWaveTileB: 4
    MacroTile0: 192
    MacroTile1: 256
    MacroTileA: 192
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 192
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 81
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x256x32_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT3_4_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 4
    ThreadTileA: 48
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1664
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 31744
    LdsNumElementsAlignedA: 6656
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6656
    LdsOffsetB_Blk: 23040
    LdsPadA: 16
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [13, 4]
    MIWaveTileA: 13
    MIWaveTileB: 4
    MacroTile0: 208
    MacroTile1: 256
    MacroTileA: 208
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 208
    NumGlobalWriteVectorsPerThread: 208
    NumLoadsA: 13
    NumLoadsB: 16
    NumLoadsCoalescedA: 13
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 82
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT208x256x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT13_4_NEPBS0_NLCA13_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 52
    ThreadTile1: 4
    ThreadTileA: 52
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 23552
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [7, 2]
    MIWaveTileA: 7
    MIWaveTileB: 2
    MacroTile0: 224
    MacroTile1: 256
    MacroTileA: 224
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 224
    NumLoadsA: 7
    NumLoadsB: 8
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 83
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x256x32_MI32x32x8x1_SN_1LDSB0_GRVW4_LPB8_LRVW8_MIWT7_2_NEPBS0_NLCA7_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 112
    ThreadTile1: 2
    ThreadTileA: 112
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 32
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 16
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 7680
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7680
    LdsOffsetB_Blk: 24064
    LdsPadA: 0
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [15, 4]
    MIWaveTileA: 15
    MIWaveTileB: 4
    MacroTile0: 240
    MacroTile1: 256
    MacroTileA: 240
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 240
    NumGlobalWriteVectorsPerThread: 240
    NumLoadsA: 15
    NumLoadsB: 16
    NumLoadsCoalescedA: 15
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 84
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT240x256x32_MI16x16x16x1_SN_1LDSB0_GRVW2_LPB4_LRVW4_MIWT15_4_NEPBS0_NLCA15_PLR3_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 60
    ThreadTile1: 4
    ThreadTileA: 60
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 32
    LSPA: 8
    LSPB: 64
    LVCA: 32
    LVCB: 4
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 17408
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 8]
    MIWaveTileA: 2
    MIWaveTileB: 8
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 85
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x256x32_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_8_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12800
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 86
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x32x64_MI16x16x16x1_SN_1LDSB0_GRVW8_LPB16_LRVW8_MIWT1_1_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14848
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 87
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x32x64_MI16x16x16x1_SN_1LDSB0_GRVW8_LPB16_LRVW8_MIWT2_1_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 26880
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 32
    MacroTileA: 128
    MacroTileB: 32
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 88
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x32x64_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT1_1_NEPBS0_NLCA1_PLR9_SVW1_VW1_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16128
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 3840
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 64
    MacroTile1: 48
    MacroTileA: 64
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 89
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x48x64_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB16_LRVW8_MIWT1_3_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12032
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 3840
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 90
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x48x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT2_3_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16128
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 3840
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 28672
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MacroTile0: 192
    MacroTile1: 48
    MacroTileA: 192
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 12
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 91
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x48x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_3_NEPBS2_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 3
    ThreadTileA: 12
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20224
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 3840
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 3]
    MIWaveTileA: 4
    MIWaveTileB: 3
    MacroTile0: 256
    MacroTile1: 48
    MacroTileA: 256
    MacroTileB: 48
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 16
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 92
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x48x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT4_3_NEPBS0_NLCA1_PLR5_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14336
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 9216
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 93
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT16x64x64_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB16_LRVW8_MIWT1_1_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15360
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 10240
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 94
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x64x64_MI16x16x16x1_SN_1LDSB0_GRVW8_LPB16_LRVW8_MIWT2_1_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 768
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11264
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 48
    MacroTile1: 64
    MacroTileA: 48
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 95
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT48x64x64_MI16x16x16x1_SN_1LDSB0_GRVW4_LPB16_LRVW8_MIWT3_1_NEPBS2_NLCA3_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 1
    ThreadTileA: 12
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25088
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 96
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x64x64_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT1_1_NEPBS0_NLCA1_PLR9_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16896
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 192
    MacroTile1: 64
    MacroTileA: 192
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 2
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 97
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x64x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT3_1_NEPBS0_NLCA3_PLR9_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 1
    ThreadTileA: 48
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20992
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 256
    MacroTile1: 64
    MacroTileA: 256
    MacroTileB: 64
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 98
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x64x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_2_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 10496
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 6400
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 64
    MacroTile1: 80
    MacroTileA: 64
    MacroTileB: 80
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 99
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x80x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT1_5_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 6400
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 128
    MacroTile1: 80
    MacroTileA: 128
    MacroTileB: 80
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 100
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x80x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT2_5_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 5
    ThreadTileA: 8
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 18688
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 6400
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 5]
    MIWaveTileA: 3
    MIWaveTileB: 5
    MacroTile0: 192
    MacroTile1: 80
    MacroTileA: 192
    MacroTileB: 80
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 60
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 12
    NumLoadsB: 5
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 101
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x80x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_5_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 5
    ThreadTileA: 12
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 22784
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 6400
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 5]
    MIWaveTileA: 4
    MIWaveTileB: 5
    MacroTile0: 256
    MacroTile1: 80
    MacroTileA: 256
    MacroTileB: 80
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 16
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 102
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x80x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT4_5_NEPBS0_NLCA1_PLR5_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 11776
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 103
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x96x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT2_3_NEPBS2_NLCA1_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13824
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MacroTile0: 96
    MacroTile1: 96
    MacroTileA: 96
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 3
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 104
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x96x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT3_3_NEPBS2_NLCA3_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 3
    ThreadTileA: 12
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15104
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 6912
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 105
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x96x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT1_3_NEPBS2_NLCA1_PLR9_SVW1_VW1_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 17920
    LdsNumElementsAlignedA: 10240
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 10240
    LdsOffsetB_Blk: 43008
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [5, 3]
    MIWaveTileA: 5
    MIWaveTileB: 3
    MacroTile0: 160
    MacroTile1: 96
    MacroTileA: 160
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 60
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 5
    NumLoadsB: 3
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 106
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x96x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT5_3_NEPBS0_NLCA5_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 3
    ThreadTileA: 20
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 19968
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 3]
    MIWaveTileA: 6
    MIWaveTileB: 3
    MacroTile0: 192
    MacroTile1: 96
    MacroTileA: 192
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 6
    NumLoadsB: 3
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 107
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x96x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT6_3_NEPBS0_NLCA3_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 3
    ThreadTileA: 24
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3584
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 22016
    LdsNumElementsAlignedA: 14336
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 14336
    LdsOffsetB_Blk: 47104
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [7, 3]
    MIWaveTileA: 7
    MIWaveTileB: 3
    MacroTile0: 224
    MacroTile1: 96
    MacroTileA: 224
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 84
    NumGlobalWriteVectorsPerThread: 84
    NumLoadsA: 7
    NumLoadsB: 3
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 108
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x96x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT7_3_NEPBS0_NLCA7_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 3
    ThreadTileA: 28
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 23296
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 6912
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 256
    MacroTile1: 96
    MacroTileA: 256
    MacroTileB: 96
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 109
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x96x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_3_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 3
    ThreadTileA: 32
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13056
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 8960
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MacroTile0: 64
    MacroTile1: 112
    MacroTileA: 64
    MacroTileB: 112
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 28
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 110
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x112x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT1_7_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 7
    ThreadTileA: 4
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 17152
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8960
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MacroTile0: 128
    MacroTile1: 112
    MacroTileA: 128
    MacroTileB: 112
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 56
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 111
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x112x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT2_7_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 7
    ThreadTileA: 8
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 21248
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 8960
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 7]
    MIWaveTileA: 3
    MIWaveTileB: 7
    MacroTile0: 192
    MacroTile1: 112
    MacroTileA: 192
    MacroTileB: 112
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 84
    NumGlobalWriteVectorsPerThread: 84
    NumLoadsA: 12
    NumLoadsB: 7
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 112
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x112x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_7_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 7
    ThreadTileA: 12
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25344
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 8960
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MacroTile0: 256
    MacroTile1: 112
    MacroTileA: 256
    MacroTileB: 112
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 16
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 113
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x112x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT4_7_NEPBS0_NLCA1_PLR5_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27648
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 18432
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 128
    MacroTileA: 32
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 1
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 114
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x128x64_MI32x32x8x1_SN_1LDSB0_GRVW8_LPB8_LRVW8_MIWT1_1_NEPBS0_NLCA1_PLR9_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15360
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 22528
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 128
    MacroTileA: 96
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 115
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x128x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT3_1_NEPBS2_NLCA3_PLR9_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 1
    ThreadTileA: 48
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 17408
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 116
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x128x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_2_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 19456
    LdsNumElementsAlignedA: 10240
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 10240
    LdsOffsetB_Blk: 43008
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 160
    MacroTile1: 128
    MacroTileA: 160
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 117
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x128x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT5_1_NEPBS0_NLCA5_PLR9_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 1
    ThreadTileA: 80
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 21504
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [6, 1]
    MIWaveTileA: 6
    MIWaveTileB: 1
    MacroTile0: 192
    MacroTile1: 128
    MacroTileA: 192
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 4
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 118
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x128x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT6_1_NEPBS0_NLCA3_PLR9_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 96
    ThreadTile1: 1
    ThreadTileA: 96
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 23552
    LdsNumElementsAlignedA: 14336
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 14336
    LdsOffsetB_Blk: 47104
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [7, 1]
    MIWaveTileA: 7
    MIWaveTileB: 1
    MacroTile0: 224
    MacroTile1: 128
    MacroTileA: 224
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 7
    NumLoadsB: 4
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 119
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x128x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT7_1_NEPBS0_NLCA7_PLR9_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 112
    ThreadTile1: 1
    ThreadTileA: 112
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25600
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 120
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x128x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT4_2_NEPBS0_NLCA1_PLR9_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15616
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 11520
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 20480
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 9]
    MIWaveTileA: 1
    MIWaveTileB: 9
    MacroTile0: 64
    MacroTile1: 144
    MacroTileA: 64
    MacroTileB: 144
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 4
    NumLoadsB: 9
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 9
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 121
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x144x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT1_9_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 9
    ThreadTileA: 4
    ThreadTileB: 9
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 19712
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 11520
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 9]
    MIWaveTileA: 2
    MIWaveTileB: 9
    MacroTile0: 128
    MacroTile1: 144
    MacroTileA: 128
    MacroTileB: 144
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 8
    NumLoadsB: 9
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 9
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 122
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x144x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT2_9_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 9
    ThreadTileA: 8
    ThreadTileB: 9
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 23808
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 11520
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 9]
    MIWaveTileA: 3
    MIWaveTileB: 9
    MacroTile0: 192
    MacroTile1: 144
    MacroTileA: 192
    MacroTileB: 144
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 108
    NumGlobalWriteVectorsPerThread: 108
    NumLoadsA: 12
    NumLoadsB: 9
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 9
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 123
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x144x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_9_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 9
    ThreadTileA: 12
    ThreadTileB: 9
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27904
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 11520
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 9]
    MIWaveTileA: 4
    MIWaveTileB: 9
    MacroTile0: 256
    MacroTile1: 144
    MacroTileA: 256
    MacroTileB: 144
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 16
    NumLoadsB: 9
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 9
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 124
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x144x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT4_9_NEPBS0_NLCA1_PLR5_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 9
    ThreadTileA: 16
    ThreadTileB: 9
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14848
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 12800
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 18432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 32
    MacroTile1: 160
    MacroTileA: 32
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 2
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 1
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 125
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x160x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT1_5_NEPBS2_NLCA1_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16896
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 12800
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 36864
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 64
    MacroTile1: 160
    MacroTileA: 64
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 2
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 126
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x160x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT2_5_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 5
    ThreadTileA: 8
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 18944
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 12800
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 38912
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 5]
    MIWaveTileA: 3
    MIWaveTileB: 5
    MacroTile0: 96
    MacroTile1: 160
    MacroTileA: 96
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 60
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 3
    NumLoadsB: 5
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 127
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x160x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT3_5_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 5
    ThreadTileA: 12
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 19712
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 11520
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 128
    MacroTile1: 160
    MacroTileA: 128
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 128
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x160x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT1_5_NEPBS0_NLCA1_PLR9_SVW1_VW1_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2560
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 23040
    LdsNumElementsAlignedA: 10240
    LdsNumElementsAlignedB: 12800
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 10240
    LdsOffsetB_Blk: 43008
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [5, 5]
    MIWaveTileA: 5
    MIWaveTileB: 5
    MacroTile0: 160
    MacroTile1: 160
    MacroTileA: 160
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 100
    NumGlobalWriteVectorsPerThread: 100
    NumLoadsA: 5
    NumLoadsB: 5
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 129
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x160x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT5_5_NEPBS0_NLCA5_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 5
    ThreadTileA: 20
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25088
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 12800
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 5]
    MIWaveTileA: 6
    MIWaveTileB: 5
    MacroTile0: 192
    MacroTile1: 160
    MacroTileA: 192
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 120
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 6
    NumLoadsB: 5
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 130
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x160x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT6_5_NEPBS0_NLCA3_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 5
    ThreadTileA: 24
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27136
    LdsNumElementsAlignedA: 14336
    LdsNumElementsAlignedB: 12800
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 14336
    LdsOffsetB_Blk: 47104
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [7, 5]
    MIWaveTileA: 7
    MIWaveTileB: 5
    MacroTile0: 224
    MacroTile1: 160
    MacroTileA: 224
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 140
    NumGlobalWriteVectorsPerThread: 140
    NumLoadsA: 7
    NumLoadsB: 5
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 131
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x160x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT7_5_NEPBS0_NLCA7_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 5
    ThreadTileA: 28
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27904
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 11520
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 256
    MacroTile1: 160
    MacroTileA: 256
    MacroTileB: 160
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 132
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x160x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_5_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 5
    ThreadTileA: 32
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 18176
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 14080
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 36864
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 11]
    MIWaveTileA: 1
    MIWaveTileB: 11
    MacroTile0: 64
    MacroTile1: 176
    MacroTileA: 64
    MacroTileB: 176
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 44
    NumGlobalWriteVectorsPerThread: 44
    NumLoadsA: 4
    NumLoadsB: 11
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 11
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 133
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x176x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT1_11_NEPBS0_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 11
    ThreadTileA: 4
    ThreadTileB: 11
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 22272
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 14080
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 11]
    MIWaveTileA: 2
    MIWaveTileB: 11
    MacroTile0: 128
    MacroTile1: 176
    MacroTileA: 128
    MacroTileB: 176
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 88
    NumGlobalWriteVectorsPerThread: 44
    NumLoadsA: 8
    NumLoadsB: 11
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 11
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 134
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x176x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT2_11_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 11
    ThreadTileA: 8
    ThreadTileB: 11
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 26368
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 14080
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 11]
    MIWaveTileA: 3
    MIWaveTileB: 11
    MacroTile0: 192
    MacroTile1: 176
    MacroTileA: 192
    MacroTileB: 176
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 132
    NumGlobalWriteVectorsPerThread: 132
    NumLoadsA: 12
    NumLoadsB: 11
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 11
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 135
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x176x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_11_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 11
    ThreadTileA: 12
    ThreadTileB: 11
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 4
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 4
    LSPB: 16
    LVCA: 64
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 4096
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30464
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 14080
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 11]
    MIWaveTileA: 4
    MIWaveTileB: 11
    MacroTile0: 256
    MacroTile1: 176
    MacroTileA: 256
    MacroTileB: 176
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 176
    NumGlobalWriteVectorsPerThread: 44
    NumLoadsA: 16
    NumLoadsB: 11
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 11
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 136
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x176x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT4_11_NEPBS0_NLCA1_PLR5_SVW4_VW4_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 11
    ThreadTileA: 16
    ThreadTileB: 11
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 4
    VectorWidthA: 4
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 17408
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 34816
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 32
    MacroTile1: 192
    MacroTileA: 32
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 1
    NumLoadsB: 6
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 137
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x192x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT2_3_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 768
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 18432
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 35840
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MacroTile0: 48
    MacroTile1: 192
    MacroTileA: 48
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 36
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 3
    NumLoadsB: 12
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 138
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT48x192x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_3_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 3
    ThreadTileA: 12
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 17920
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 13824
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 36864
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 64
    MacroTile1: 192
    MacroTileA: 64
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 2
    NumLoadsB: 6
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 139
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x192x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT1_3_NEPBS0_NLCA1_PLR9_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1280
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20480
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 37888
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 3]
    MIWaveTileA: 5
    MIWaveTileB: 3
    MacroTile0: 80
    MacroTile1: 192
    MacroTileA: 80
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 60
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 5
    NumLoadsB: 12
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 140
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT80x192x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT5_3_NEPBS0_NLCA5_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 3
    ThreadTileA: 20
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 21504
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 38912
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [6, 3]
    MIWaveTileA: 6
    MIWaveTileB: 3
    MacroTile0: 96
    MacroTile1: 192
    MacroTileA: 96
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 36
    NumLoadsA: 3
    NumLoadsB: 6
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 141
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x192x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT6_3_NEPBS0_NLCA3_PLR5_SVW2_VW2_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 3
    ThreadTileA: 24
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1792
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 22528
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 39936
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [7, 3]
    MIWaveTileA: 7
    MIWaveTileB: 3
    MacroTile0: 112
    MacroTile1: 192
    MacroTileA: 112
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 84
    NumGlobalWriteVectorsPerThread: 84
    NumLoadsA: 7
    NumLoadsB: 12
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 142
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT112x192x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT7_3_NEPBS0_NLCA7_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 3
    ThreadTileA: 28
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 22016
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 13824
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 192
    MacroTileA: 128
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 4
    NumLoadsB: 6
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 143
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x192x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_3_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 3
    ThreadTileA: 32
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2304
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 24576
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [9, 3]
    MIWaveTileA: 9
    MIWaveTileB: 3
    MacroTile0: 144
    MacroTile1: 192
    MacroTileA: 144
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 108
    NumGlobalWriteVectorsPerThread: 108
    NumLoadsA: 9
    NumLoadsB: 12
    NumLoadsCoalescedA: 9
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 144
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT144x192x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT9_3_NEPBS0_NLCA9_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 36
    ThreadTile1: 3
    ThreadTileA: 36
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2560
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25600
    LdsNumElementsAlignedA: 10240
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 10240
    LdsOffsetB_Blk: 43008
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [10, 3]
    MIWaveTileA: 10
    MIWaveTileB: 3
    MacroTile0: 160
    MacroTile1: 192
    MacroTileA: 160
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 120
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 5
    NumLoadsB: 6
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 145
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x192x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT10_3_NEPBS0_NLCA5_PLR5_SVW2_VW2_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 40
    ThreadTile1: 3
    ThreadTileA: 40
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 26624
    LdsNumElementsAlignedA: 11264
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 11264
    LdsOffsetB_Blk: 44032
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [11, 3]
    MIWaveTileA: 11
    MIWaveTileB: 3
    MacroTile0: 176
    MacroTile1: 192
    MacroTileA: 176
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 132
    NumGlobalWriteVectorsPerThread: 132
    NumLoadsA: 11
    NumLoadsB: 12
    NumLoadsCoalescedA: 11
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 146
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT176x192x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT11_3_NEPBS0_NLCA11_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 44
    ThreadTile1: 3
    ThreadTileA: 44
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 26112
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 13824
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 3]
    MIWaveTileA: 3
    MIWaveTileB: 3
    MacroTile0: 192
    MacroTile1: 192
    MacroTileA: 192
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 144
    NumLoadsA: 6
    NumLoadsB: 6
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 147
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x192x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT3_3_NEPBS0_NLCA3_PLR9_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 3
    ThreadTileA: 48
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3584
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29696
    LdsNumElementsAlignedA: 14336
    LdsNumElementsAlignedB: 15360
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 14336
    LdsOffsetB_Blk: 47104
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [7, 6]
    MIWaveTileA: 7
    MIWaveTileB: 6
    MacroTile0: 224
    MacroTile1: 192
    MacroTileA: 224
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 168
    NumGlobalWriteVectorsPerThread: 168
    NumLoadsA: 7
    NumLoadsB: 6
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 148
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x192x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT7_6_NEPBS0_NLCA7_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 6
    ThreadTileA: 28
    ThreadTileB: 6
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30208
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 13824
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MacroTile0: 256
    MacroTile1: 192
    MacroTileA: 256
    MacroTileB: 192
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 96
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 149
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x192x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_6_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 6
    ThreadTileA: 32
    ThreadTileB: 6
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20736
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 16640
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 36864
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 13]
    MIWaveTileA: 1
    MIWaveTileB: 13
    MacroTile0: 64
    MacroTile1: 208
    MacroTileA: 64
    MacroTileB: 208
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 52
    NumGlobalWriteVectorsPerThread: 52
    NumLoadsA: 4
    NumLoadsB: 13
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 13
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 150
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x208x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT1_13_NEPBS0_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 13
    ThreadTileA: 4
    ThreadTileB: 13
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 24832
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16640
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 13]
    MIWaveTileA: 2
    MIWaveTileB: 13
    MacroTile0: 128
    MacroTile1: 208
    MacroTileA: 128
    MacroTileB: 208
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 104
    NumGlobalWriteVectorsPerThread: 52
    NumLoadsA: 8
    NumLoadsB: 13
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 13
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 151
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x208x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT2_13_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 13
    ThreadTileA: 8
    ThreadTileB: 13
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 28928
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 16640
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 13]
    MIWaveTileA: 3
    MIWaveTileB: 13
    MacroTile0: 192
    MacroTile1: 208
    MacroTileA: 192
    MacroTileB: 208
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 156
    NumGlobalWriteVectorsPerThread: 156
    NumLoadsA: 12
    NumLoadsB: 13
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 13
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 152
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x208x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_13_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 13
    ThreadTileA: 12
    ThreadTileB: 13
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 19968
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 17920
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 34816
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MacroTile0: 32
    MacroTile1: 224
    MacroTileA: 32
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 28
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 1
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 153
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x224x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT1_7_NEPBS0_NLCA1_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 7
    ThreadTileA: 4
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 22016
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 17920
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 36864
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MacroTile0: 64
    MacroTile1: 224
    MacroTileA: 64
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 56
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 2
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 154
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x224x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT2_7_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 7
    ThreadTileA: 8
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1536
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 24064
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 17920
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 38912
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 7]
    MIWaveTileA: 3
    MIWaveTileB: 7
    MacroTile0: 96
    MacroTile1: 224
    MacroTileA: 96
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 84
    NumGlobalWriteVectorsPerThread: 84
    NumLoadsA: 3
    NumLoadsB: 7
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 155
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x224x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT3_7_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 7
    ThreadTileA: 12
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 24320
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 16128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 7]
    MIWaveTileA: 1
    MIWaveTileB: 7
    MacroTile0: 128
    MacroTile1: 224
    MacroTileA: 128
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 0
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 156
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x224x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT1_7_NEPBS0_NLCA1_PLR9_SVW1_VW1_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 28160
    LdsNumElementsAlignedA: 10240
    LdsNumElementsAlignedB: 17920
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 10240
    LdsOffsetB_Blk: 43008
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [5, 7]
    MIWaveTileA: 5
    MIWaveTileB: 7
    MacroTile0: 160
    MacroTile1: 224
    MacroTileA: 160
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 140
    NumGlobalWriteVectorsPerThread: 140
    NumLoadsA: 5
    NumLoadsB: 7
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 157
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x224x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT5_7_NEPBS0_NLCA5_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 7
    ThreadTileA: 20
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30208
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 17920
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 14]
    MIWaveTileA: 3
    MIWaveTileB: 14
    MacroTile0: 192
    MacroTile1: 224
    MacroTileA: 192
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 168
    NumGlobalWriteVectorsPerThread: 168
    NumLoadsA: 6
    NumLoadsB: 7
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 158
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x224x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT3_14_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 14
    ThreadTileA: 12
    ThreadTileB: 14
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 32256
    LdsNumElementsAlignedA: 14336
    LdsNumElementsAlignedB: 17920
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 14336
    LdsOffsetB_Blk: 47104
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [7, 7]
    MIWaveTileA: 7
    MIWaveTileB: 7
    MacroTile0: 224
    MacroTile1: 224
    MacroTileA: 224
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 196
    NumGlobalWriteVectorsPerThread: 196
    NumLoadsA: 7
    NumLoadsB: 7
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 159
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x224x64_MI16x16x16x1_SN_1LDSB1_GRVW8_LPB16_LRVW8_MIWT7_7_NEPBS0_NLCA7_PLR5_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 7
    ThreadTileA: 28
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 256
    LSCB: 64
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 32512
    LdsNumElementsAlignedA: 16384
    LdsNumElementsAlignedB: 16128
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16384
    LdsOffsetB_Blk: 49152
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 160
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT256x224x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_7_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG128_2_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 23296
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 19200
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 36864
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 15]
    MIWaveTileA: 1
    MIWaveTileB: 15
    MacroTile0: 64
    MacroTile1: 240
    MacroTileA: 64
    MacroTileB: 240
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 60
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 4
    NumLoadsB: 15
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 15
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 161
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x240x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT1_15_NEPBS0_NLCA1_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 15
    ThreadTileA: 4
    ThreadTileB: 15
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 8
    LSPB: 16
    LVCA: 32
    LVCB: 16
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 2048
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27392
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 19200
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 15]
    MIWaveTileA: 2
    MIWaveTileB: 15
    MacroTile0: 128
    MacroTile1: 240
    MacroTileA: 128
    MacroTileB: 240
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 120
    NumGlobalWriteVectorsPerThread: 60
    NumLoadsA: 8
    NumLoadsB: 15
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 15
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 162
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x240x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT2_15_NEPBS0_NLCA1_PLR5_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 15
    ThreadTileA: 8
    ThreadTileB: 15
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 3072
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 31488
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 19200
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [3, 15]
    MIWaveTileA: 3
    MIWaveTileB: 15
    MacroTile0: 192
    MacroTile1: 240
    MacroTileA: 192
    MacroTileB: 240
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 180
    NumGlobalWriteVectorsPerThread: 180
    NumLoadsA: 12
    NumLoadsB: 15
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 15
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 163
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x240x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_15_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 15
    ThreadTileA: 12
    ThreadTileB: 15
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 21504
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 20480
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 33792
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 4]
    MIWaveTileA: 1
    MIWaveTileB: 4
    MacroTile0: 16
    MacroTile1: 256
    MacroTileA: 16
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 1
    NumLoadsB: 16
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 164
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT16x256x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT1_4_NEPBS0_NLCA1_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 4
    ThreadTileA: 4
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 768
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 23552
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 20480
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 35840
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 4]
    MIWaveTileA: 3
    MIWaveTileB: 4
    MacroTile0: 48
    MacroTile1: 256
    MacroTileA: 48
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 3
    NumLoadsB: 16
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 165
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT48x256x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT3_4_NEPBS0_NLCA3_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 4
    ThreadTileA: 12
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 22528
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 18432
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 36864
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 64
    MacroTile1: 256
    MacroTileA: 64
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 166
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT64x256x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_2_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1280
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25600
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 20480
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 37888
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 4]
    MIWaveTileA: 5
    MIWaveTileB: 4
    MacroTile0: 80
    MacroTile1: 256
    MacroTileA: 80
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 5
    NumLoadsB: 16
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 167
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT80x256x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT5_4_NEPBS0_NLCA5_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 4
    ThreadTileA: 20
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 24576
    LdsNumElementsAlignedA: 6144
    LdsNumElementsAlignedB: 18432
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 6144
    LdsOffsetB_Blk: 38912
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 2]
    MIWaveTileA: 3
    MIWaveTileB: 2
    MacroTile0: 96
    MacroTile1: 256
    MacroTileA: 96
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 96
    NumLoadsA: 3
    NumLoadsB: 8
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 168
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT96x256x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT3_2_NEPBS0_NLCA3_PLR9_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 2
    ThreadTileA: 48
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 1792
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27648
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 20480
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 39936
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [7, 4]
    MIWaveTileA: 7
    MIWaveTileB: 4
    MacroTile0: 112
    MacroTile1: 256
    MacroTileA: 112
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 7
    NumLoadsB: 16
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 169
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT112x256x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT7_4_NEPBS0_NLCA7_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 28
    ThreadTile1: 4
    ThreadTileA: 28
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 2
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 2
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 26624
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 18432
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 40960
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 170
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x256x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT2_4_NEPBS0_NLCA1_PLR9_SVW2_VW2_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 2
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29696
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 20480
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [9, 4]
    MIWaveTileA: 9
    MIWaveTileB: 4
    MacroTile0: 144
    MacroTile1: 256
    MacroTileA: 144
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 144
    NumLoadsA: 9
    NumLoadsB: 16
    NumLoadsCoalescedA: 9
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 171
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT144x256x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT9_4_NEPBS0_NLCA9_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 36
    ThreadTile1: 4
    ThreadTileA: 36
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 28672
    LdsNumElementsAlignedA: 10240
    LdsNumElementsAlignedB: 18432
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 10240
    LdsOffsetB_Blk: 43008
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 2]
    MIWaveTileA: 5
    MIWaveTileB: 2
    MacroTile0: 160
    MacroTile1: 256
    MacroTileA: 160
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 160
    NumLoadsA: 5
    NumLoadsB: 8
    NumLoadsCoalescedA: 5
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 172
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT160x256x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT5_2_NEPBS0_NLCA5_PLR9_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 2
    ThreadTileA: 80
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 16
    LSCB: 64
    LSPA: 64
    LSPB: 16
    LVCA: 4
    LVCB: 16
    LVPA: 16
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 31744
    LdsNumElementsAlignedA: 11264
    LdsNumElementsAlignedB: 20480
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 11264
    LdsOffsetB_Blk: 44032
    LdsPadA: 0
    LdsPadB: 16
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [11, 4]
    MIWaveTileA: 11
    MIWaveTileB: 4
    MacroTile0: 176
    MacroTile1: 256
    MacroTileA: 176
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 176
    NumGlobalWriteVectorsPerThread: 176
    NumLoadsA: 11
    NumLoadsB: 16
    NumLoadsCoalescedA: 11
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 173
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT176x256x64_MI16x16x16x1_SN_1LDSB1_GRVW4_LPB16_LRVW8_MIWT11_4_NEPBS0_NLCA11_PLR5_SVW1_VW1_WG16_16_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 44
    ThreadTile1: 4
    ThreadTileA: 44
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30720
    LdsNumElementsAlignedA: 12288
    LdsNumElementsAlignedB: 18432
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12288
    LdsOffsetB_Blk: 45056
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [3, 4]
    MIWaveTileA: 3
    MIWaveTileB: 4
    MacroTile0: 192
    MacroTile1: 256
    MacroTileA: 192
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 192
    NumLoadsA: 6
    NumLoadsB: 8
    NumLoadsCoalescedA: 3
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 174
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT192x256x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT3_4_NEPBS0_NLCA3_PLR9_SVW1_VW1_WG64_4_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 4
    ThreadTileA: 48
    ThreadTileB: 4
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 0
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: 0
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 64
    LSPB: 32
    LVCA: 4
    LVCB: 8
    LVPA: 8
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 14336
    LdsNumElementsAlignedB: 18432
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 14336
    LdsOffsetB_Blk: 47104
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [7, 2]
    MIWaveTileA: 7
    MIWaveTileB: 2
    MacroTile0: 224
    MacroTile1: 256
    MacroTileA: 224
    MacroTileB: 256
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 0
    NonTemporalD: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 224
    NumLoadsA: 7
    NumLoadsB: 8
    NumLoadsCoalescedA: 7
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 175
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT224x256x64_MI32x32x8x1_SN_1LDSB1_GRVW8_LPB8_LRVW8_MIWT7_2_NEPBS0_NLCA7_PLR9_SVW1_VW1_WG32_8_1
    SourceSwap: 1
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StorePriorityOpt: 0
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 112
    ThreadTile1: 2
    ThreadTileA: 112
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 8
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 32
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 4
    LVCB: 8
    LVPA: 4
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsOffsetBias: 0
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 3
    NonTemporalB: 3
    NonTemporalC: 3
    NonTemporalD: 3
    NonTemporalE: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 176
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT32x16x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPB16_MIWT1_1_NLCA1_PLR5_SVW1_VW1_WG32_4_1
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 8
    WorkGroupReduction: false
    _DepthULds: 64
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 0
    ActivationAlt: false
    ActivationFuncCall: true
    ActivationFused: true
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    BufferLoad: true
    BufferStore: true
    ClusterLocalRead: 1
    CodeObjectVersion: V3
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadPerMfma: 1
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 1
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    ISA: [9, 4, 0]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 32
    LSPA: 2
    LSPB: 4
    LVCA: 64
    LVCB: 32
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12432
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 256
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsOffsetBias: 0
    LdsPadA: 0
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIArchVgpr: false
    MIBlock: [4, 4, 4, 16, 16, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 4
    MacroTileA: 128
    MacroTileB: 4
    MagicDivAlg: 2
    MatrixInstB: 16
    MatrixInstBM: 16
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 4
    MatrixInstN: 4
    MatrixInstruction: [4, 4, 4, 16]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NoTailLoop: false
    NonTemporalA: 3
    NonTemporalB: 3
    NonTemporalC: 3
    NonTemporalD: 3
    NonTemporalE: 0
    NumElementsPerBatchStore: 0
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    OptNoLoadLoop: 1
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      Activation: true
      ActivationComputeDataType: 0
      ActivationHPA: true
      ActivationNoGuard: false
      ActivationType: all
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      BetaOnlyUseBias: false
      BiasDataTypeList: [0, 4]
      BiasSrc: D
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      DataType: 4
      DestDataType: 4
      Fp16AltImpl: false
      Gradient: false
      GroupedGemm: true
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [3, 1, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 0
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StridedBatched: true
      TLUA: true
      TLUB: false
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: 0
      TransposeB: 0
      UseBeta: true
      UseBias: true
      UseE: false
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      UseScaleDVec: true
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 177
    SolutionNameMin: Cijk_Ailk_Bljk_HHS_BH_Bias_GG_AH_SDV_MT128x4x32_MI4x4x4x16_SN_1LDSB0_AFC1_GRVW2_GSU1_LPB8_MIWT1_1_NLCA1_PLR9_SVW1_VW1_WG128_1_1
    SourceSwap: 1
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 1
    SubGroup0: 32
    SubGroup1: 4
    SubGroupA: 32
    SubGroupB: 4
    SuppressNoLoadLoop: false
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: false
    UnrollMajorLDSB: true
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorStore: -1
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 1, 1]
    WorkGroupMapping: 8
    WorkGroupReduction: false
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
- [2, 3, 0, 1]
- - - [8, 1, 1, 8, 512, 512, 512, 512]
    - [0, 0.0]
  - - [8, 2, 1, 8, 512, 512, 512, 512]
    - [1, 0.0]
  - - [8, 3, 1, 8, 512, 512, 512, 512]
    - [2, 0.0]
  - - [8, 4, 1, 8, 512, 512, 512, 512]
    - [3, 0.0]
  - - [8, 5, 1, 8, 512, 512, 512, 512]
    - [4, 0.0]
  - - [8, 6, 1, 8, 512, 512, 512, 512]
    - [5, 0.0]
  - - [8, 7, 1, 8, 512, 512, 512, 512]
    - [6, 0.0]
  - - [8, 8, 1, 8, 512, 512, 512, 512]
    - [7, 0.0]
  - - [8, 9, 1, 8, 512, 512, 512, 512]
    - [8, 0.0]
  - - [8, 10, 1, 8, 512, 512, 512, 512]
    - [9, 0.0]
  - - [8, 11, 1, 8, 512, 512, 512, 512]
    - [10, 0.0]
  - - [8, 12, 1, 8, 512, 512, 512, 512]
    - [11, 0.0]
  - - [8, 13, 1, 8, 512, 512, 512, 512]
    - [12, 0.0]
  - - [8, 14, 1, 8, 512, 512, 512, 512]
    - [13, 0.0]
  - - [8, 15, 1, 8, 512, 512, 512, 512]
    - [14, 0.0]
  - - [8, 16, 1, 8, 512, 512, 512, 512]
    - [15, 0.0]
  - - [8, 17, 1, 8, 512, 512, 512, 512]
    - [16, 0.0]
  - - [8, 18, 1, 8, 512, 512, 512, 512]
    - [17, 0.0]
  - - [8, 19, 1, 8, 512, 512, 512, 512]
    - [18, 0.0]
  - - [8, 20, 1, 8, 512, 512, 512, 512]
    - [19, 0.0]
  - - [8, 21, 1, 8, 512, 512, 512, 512]
    - [20, 0.0]
  - - [8, 22, 1, 8, 512, 512, 512, 512]
    - [21, 0.0]
  - - [8, 23, 1, 8, 512, 512, 512, 512]
    - [22, 0.0]
  - - [8, 24, 1, 8, 512, 512, 512, 512]
    - [23, 0.0]
  - - [8, 25, 1, 8, 512, 512, 512, 512]
    - [24, 0.0]
  - - [8, 26, 1, 8, 512, 512, 512, 512]
    - [25, 0.0]
  - - [8, 27, 1, 8, 512, 512, 512, 512]
    - [26, 0.0]
  - - [8, 28, 1, 8, 512, 512, 512, 512]
    - [27, 0.0]
  - - [8, 29, 1, 8, 512, 512, 512, 512]
    - [28, 0.0]
  - - [8, 30, 1, 8, 512, 512, 512, 512]
    - [29, 0.0]
  - - [8, 31, 1, 8, 512, 512, 512, 512]
    - [30, 0.0]
  - - [8, 32, 1, 8, 512, 512, 512, 512]
    - [31, 0.0]
  - - [8, 33, 1, 8, 512, 512, 512, 512]
    - [32, 0.0]
  - - [8, 34, 1, 8, 512, 512, 512, 512]
    - [33, 0.0]
  - - [8, 35, 1, 8, 512, 512, 512, 512]
    - [34, 0.0]
  - - [8, 36, 1, 8, 512, 512, 512, 512]
    - [35, 0.0]
  - - [8, 37, 1, 8, 512, 512, 512, 512]
    - [36, 0.0]
  - - [8, 38, 1, 8, 512, 512, 512, 512]
    - [37, 0.0]
  - - [8, 39, 1, 8, 512, 512, 512, 512]
    - [38, 0.0]
  - - [8, 40, 1, 8, 512, 512, 512, 512]
    - [39, 0.0]
  - - [8, 41, 1, 8, 512, 512, 512, 512]
    - [40, 0.0]
  - - [8, 42, 1, 8, 512, 512, 512, 512]
    - [41, 0.0]
  - - [8, 43, 1, 8, 512, 512, 512, 512]
    - [42, 0.0]
  - - [8, 44, 1, 8, 512, 512, 512, 512]
    - [43, 0.0]
  - - [8, 45, 1, 8, 512, 512, 512, 512]
    - [44, 0.0]
  - - [8, 46, 1, 8, 512, 512, 512, 512]
    - [45, 0.0]
  - - [8, 47, 1, 8, 512, 512, 512, 512]
    - [46, 0.0]
  - - [8, 48, 1, 8, 512, 512, 512, 512]
    - [47, 0.0]
  - - [8, 49, 1, 8, 512, 512, 512, 512]
    - [48, 0.0]
  - - [8, 50, 1, 8, 512, 512, 512, 512]
    - [49, 0.0]
  - - [8, 51, 1, 8, 512, 512, 512, 512]
    - [50, 0.0]
  - - [8, 52, 1, 8, 512, 512, 512, 512]
    - [51, 0.0]
  - - [8, 53, 1, 8, 512, 512, 512, 512]
    - [52, 0.0]
  - - [8, 54, 1, 8, 512, 512, 512, 512]
    - [53, 0.0]
  - - [8, 55, 1, 8, 512, 512, 512, 512]
    - [54, 0.0]
  - - [8, 56, 1, 8, 512, 512, 512, 512]
    - [55, 0.0]
  - - [8, 57, 1, 8, 512, 512, 512, 512]
    - [56, 0.0]
  - - [8, 58, 1, 8, 512, 512, 512, 512]
    - [57, 0.0]
  - - [8, 59, 1, 8, 512, 512, 512, 512]
    - [58, 0.0]
  - - [8, 60, 1, 8, 512, 512, 512, 512]
    - [59, 0.0]
  - - [8, 61, 1, 8, 512, 512, 512, 512]
    - [60, 0.0]
  - - [8, 62, 1, 8, 512, 512, 512, 512]
    - [61, 0.0]
  - - [8, 63, 1, 8, 512, 512, 512, 512]
    - [62, 0.0]
  - - [8, 64, 1, 8, 512, 512, 512, 512]
    - [63, 0.0]
  - - [8, 65, 1, 8, 512, 512, 512, 512]
    - [64, 0.0]
  - - [8, 66, 1, 8, 512, 512, 512, 512]
    - [65, 0.0]
  - - [8, 67, 1, 8, 512, 512, 512, 512]
    - [66, 0.0]
  - - [8, 68, 1, 8, 512, 512, 512, 512]
    - [67, 0.0]
  - - [8, 69, 1, 8, 512, 512, 512, 512]
    - [68, 0.0]
  - - [8, 70, 1, 8, 512, 512, 512, 512]
    - [69, 0.0]
  - - [8, 71, 1, 8, 512, 512, 512, 512]
    - [70, 0.0]
  - - [8, 72, 1, 8, 512, 512, 512, 512]
    - [71, 0.0]
  - - [8, 73, 1, 8, 512, 512, 512, 512]
    - [72, 0.0]
  - - [8, 74, 1, 8, 512, 512, 512, 512]
    - [73, 0.0]
  - - [8, 75, 1, 8, 512, 512, 512, 512]
    - [74, 0.0]
  - - [8, 76, 1, 8, 512, 512, 512, 512]
    - [75, 0.0]
  - - [8, 77, 1, 8, 512, 512, 512, 512]
    - [76, 0.0]
  - - [8, 78, 1, 8, 512, 512, 512, 512]
    - [77, 0.0]
  - - [8, 79, 1, 8, 512, 512, 512, 512]
    - [78, 0.0]
  - - [8, 80, 1, 8, 512, 512, 512, 512]
    - [79, 0.0]
  - - [8, 81, 1, 8, 512, 512, 512, 512]
    - [80, 0.0]
  - - [8, 82, 1, 8, 512, 512, 512, 512]
    - [81, 0.0]
  - - [8, 83, 1, 8, 512, 512, 512, 512]
    - [82, 0.0]
  - - [8, 84, 1, 8, 512, 512, 512, 512]
    - [83, 0.0]
  - - [8, 85, 1, 8, 512, 512, 512, 512]
    - [84, 0.0]
  - - [8, 86, 1, 8, 512, 512, 512, 512]
    - [85, 0.0]
  - - [8, 87, 1, 8, 512, 512, 512, 512]
    - [86, 0.0]
  - - [8, 88, 1, 8, 512, 512, 512, 512]
    - [87, 0.0]
  - - [8, 89, 1, 8, 512, 512, 512, 512]
    - [88, 0.0]
  - - [8, 90, 1, 8, 512, 512, 512, 512]
    - [89, 0.0]
  - - [8, 91, 1, 8, 512, 512, 512, 512]
    - [90, 0.0]
  - - [8, 92, 1, 8, 512, 512, 512, 512]
    - [91, 0.0]
  - - [8, 93, 1, 8, 512, 512, 512, 512]
    - [92, 0.0]
  - - [8, 94, 1, 8, 512, 512, 512, 512]
    - [93, 0.0]
  - - [8, 95, 1, 8, 512, 512, 512, 512]
    - [94, 0.0]
  - - [8, 96, 1, 8, 512, 512, 512, 512]
    - [95, 0.0]
  - - [8, 97, 1, 8, 512, 512, 512, 512]
    - [96, 0.0]
  - - [8, 98, 1, 8, 512, 512, 512, 512]
    - [97, 0.0]
  - - [8, 99, 1, 8, 512, 512, 512, 512]
    - [98, 0.0]
  - - [8, 100, 1, 8, 512, 512, 512, 512]
    - [99, 0.0]
  - - [8, 101, 1, 8, 512, 512, 512, 512]
    - [100, 0.0]
  - - [8, 102, 1, 8, 512, 512, 512, 512]
    - [101, 0.0]
  - - [8, 103, 1, 8, 512, 512, 512, 512]
    - [102, 0.0]
  - - [8, 104, 1, 8, 512, 512, 512, 512]
    - [103, 0.0]
  - - [8, 105, 1, 8, 512, 512, 512, 512]
    - [104, 0.0]
  - - [8, 106, 1, 8, 512, 512, 512, 512]
    - [105, 0.0]
  - - [8, 107, 1, 8, 512, 512, 512, 512]
    - [106, 0.0]
  - - [8, 108, 1, 8, 512, 512, 512, 512]
    - [107, 0.0]
  - - [8, 109, 1, 8, 512, 512, 512, 512]
    - [108, 0.0]
  - - [8, 110, 1, 8, 512, 512, 512, 512]
    - [109, 0.0]
  - - [8, 111, 1, 8, 512, 512, 512, 512]
    - [110, 0.0]
  - - [8, 112, 1, 8, 512, 512, 512, 512]
    - [111, 0.0]
  - - [8, 113, 1, 8, 512, 512, 512, 512]
    - [112, 0.0]
  - - [8, 114, 1, 8, 512, 512, 512, 512]
    - [113, 0.0]
  - - [8, 115, 1, 8, 512, 512, 512, 512]
    - [114, 0.0]
  - - [8, 116, 1, 8, 512, 512, 512, 512]
    - [115, 0.0]
  - - [8, 117, 1, 8, 512, 512, 512, 512]
    - [116, 0.0]
  - - [8, 118, 1, 8, 512, 512, 512, 512]
    - [117, 0.0]
  - - [8, 119, 1, 8, 512, 512, 512, 512]
    - [118, 0.0]
  - - [8, 120, 1, 8, 512, 512, 512, 512]
    - [119, 0.0]
  - - [8, 121, 1, 8, 512, 512, 512, 512]
    - [120, 0.0]
  - - [8, 122, 1, 8, 512, 512, 512, 512]
    - [121, 0.0]
  - - [8, 123, 1, 8, 512, 512, 512, 512]
    - [122, 0.0]
  - - [8, 124, 1, 8, 512, 512, 512, 512]
    - [123, 0.0]
  - - [8, 125, 1, 8, 512, 512, 512, 512]
    - [124, 0.0]
  - - [8, 126, 1, 8, 512, 512, 512, 512]
    - [125, 0.0]
  - - [8, 127, 1, 8, 512, 512, 512, 512]
    - [126, 0.0]
  - - [8, 128, 1, 8, 512, 512, 512, 512]
    - [127, 0.0]
  - - [8, 129, 1, 8, 512, 512, 512, 512]
    - [128, 0.0]
  - - [8, 130, 1, 8, 512, 512, 512, 512]
    - [129, 0.0]
  - - [8, 131, 1, 8, 512, 512, 512, 512]
    - [130, 0.0]
  - - [8, 132, 1, 8, 512, 512, 512, 512]
    - [131, 0.0]
  - - [8, 133, 1, 8, 512, 512, 512, 512]
    - [132, 0.0]
  - - [8, 134, 1, 8, 512, 512, 512, 512]
    - [133, 0.0]
  - - [8, 135, 1, 8, 512, 512, 512, 512]
    - [134, 0.0]
  - - [8, 136, 1, 8, 512, 512, 512, 512]
    - [135, 0.0]
  - - [8, 137, 1, 8, 512, 512, 512, 512]
    - [136, 0.0]
  - - [8, 138, 1, 8, 512, 512, 512, 512]
    - [137, 0.0]
  - - [8, 139, 1, 8, 512, 512, 512, 512]
    - [138, 0.0]
  - - [8, 140, 1, 8, 512, 512, 512, 512]
    - [139, 0.0]
  - - [8, 141, 1, 8, 512, 512, 512, 512]
    - [140, 0.0]
  - - [8, 142, 1, 8, 512, 512, 512, 512]
    - [141, 0.0]
  - - [8, 143, 1, 8, 512, 512, 512, 512]
    - [142, 0.0]
  - - [8, 144, 1, 8, 512, 512, 512, 512]
    - [143, 0.0]
  - - [8, 145, 1, 8, 512, 512, 512, 512]
    - [144, 0.0]
  - - [8, 146, 1, 8, 512, 512, 512, 512]
    - [145, 0.0]
  - - [8, 147, 1, 8, 512, 512, 512, 512]
    - [146, 0.0]
  - - [8, 148, 1, 8, 512, 512, 512, 512]
    - [147, 0.0]
  - - [8, 149, 1, 8, 512, 512, 512, 512]
    - [148, 0.0]
  - - [8, 150, 1, 8, 512, 512, 512, 512]
    - [149, 0.0]
  - - [8, 151, 1, 8, 512, 512, 512, 512]
    - [150, 0.0]
  - - [8, 152, 1, 8, 512, 512, 512, 512]
    - [151, 0.0]
  - - [8, 153, 1, 8, 512, 512, 512, 512]
    - [152, 0.0]
  - - [8, 154, 1, 8, 512, 512, 512, 512]
    - [153, 0.0]
  - - [8, 155, 1, 8, 512, 512, 512, 512]
    - [154, 0.0]
  - - [8, 156, 1, 8, 512, 512, 512, 512]
    - [155, 0.0]
  - - [8, 157, 1, 8, 512, 512, 512, 512]
    - [156, 0.0]
  - - [8, 158, 1, 8, 512, 512, 512, 512]
    - [157, 0.0]
  - - [8, 159, 1, 8, 512, 512, 512, 512]
    - [158, 0.0]
  - - [8, 160, 1, 8, 512, 512, 512, 512]
    - [159, 0.0]
  - - [8, 161, 1, 8, 512, 512, 512, 512]
    - [160, 0.0]
  - - [8, 162, 1, 8, 512, 512, 512, 512]
    - [161, 0.0]
  - - [8, 163, 1, 8, 512, 512, 512, 512]
    - [162, 0.0]
  - - [8, 164, 1, 8, 512, 512, 512, 512]
    - [163, 0.0]
  - - [8, 165, 1, 8, 512, 512, 512, 512]
    - [164, 0.0]
  - - [8, 166, 1, 8, 512, 512, 512, 512]
    - [165, 0.0]
  - - [8, 167, 1, 8, 512, 512, 512, 512]
    - [166, 0.0]
  - - [8, 168, 1, 8, 512, 512, 512, 512]
    - [167, 0.0]
  - - [8, 169, 1, 8, 512, 512, 512, 512]
    - [168, 0.0]
  - - [8, 170, 1, 8, 512, 512, 512, 512]
    - [169, 0.0]
  - - [8, 171, 1, 8, 512, 512, 512, 512]
    - [170, 0.0]
  - - [8, 172, 1, 8, 512, 512, 512, 512]
    - [171, 0.0]
  - - [8, 173, 1, 8, 512, 512, 512, 512]
    - [172, 0.0]
  - - [8, 174, 1, 8, 512, 512, 512, 512]
    - [173, 0.0]
  - - [8, 175, 1, 8, 512, 512, 512, 512]
    - [174, 0.0]
  - - [8, 176, 1, 8, 512, 512, 512, 512]
    - [175, 0.0]
  - - [9, 1, 1, 8, 512, 512, 512, 512]
    - [176, 0.0]
  - - [9, 2, 1, 8, 512, 512, 512, 512]
    - [177, 0.0]
- null
- null
- DeviceEfficiency
- null
- GridBased
