Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 09:59:20 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_96/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0                 2177        0.013        0.000                      0                 2177        2.278        0.000                       0                  2178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.553}        5.107           195.810         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.004        0.000                      0                 2177        0.013        0.000                      0                 2177        2.278        0.000                       0                  2178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.553ns period=5.107ns})
  Destination:            demux/sel_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.553ns period=5.107ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.107ns  (vclock rise@5.107ns - vclock rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 1.845ns (37.078%)  route 3.131ns (62.922%))
  Logic Levels:           17  (CARRY8=9 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 6.864 - 5.107 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.171ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.155ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2177, routed)        1.274     2.235    demux/CLK
    SLICE_X123Y467       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y467       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.313 r  demux/sel_reg[3]/Q
                         net (fo=86, routed)          0.264     2.577    demux/sel[3]
    SLICE_X122Y467       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     2.773 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=36, routed)          0.440     3.213    demux/p_1_in[5]
    SLICE_X119Y464       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     3.281 r  demux/sel[8]_i_221/O
                         net (fo=2, routed)           0.153     3.434    demux/sel[8]_i_221_n_0
    SLICE_X119Y464       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     3.471 r  demux/sel[8]_i_228/O
                         net (fo=1, routed)           0.025     3.496    demux/sel[8]_i_228_n_0
    SLICE_X119Y464       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.659 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.685    demux/sel_reg[8]_i_191_n_0
    SLICE_X119Y465       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.762 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.320     4.082    demux_n_10
    SLICE_X120Y469       LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     4.155 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.261     4.416    demux/sel[8]_i_64[1]
    SLICE_X120Y467       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     4.596 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.239     4.835    demux_n_86
    SLICE_X119Y468       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.100     4.935 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.169     5.104    sel[8]_i_36_n_0
    SLICE_X119Y468       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.229 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.016     5.245    demux/sel[8]_i_28_0[1]
    SLICE_X119Y468       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.435 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.461    demux/sel_reg[8]_i_20_n_0
    SLICE_X119Y469       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.517 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.518     6.035    demux/O[0]
    SLICE_X122Y469       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.239 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.243     6.482    demux_n_106
    SLICE_X123Y468       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.521 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     6.536    demux/sel_reg[6]_0[6]
    SLICE_X123Y468       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.653 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.679    demux/sel_reg[8]_i_4_n_0
    SLICE_X123Y469       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.735 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.235     6.970    demux/sel_reg[8]_i_3_n_15
    SLICE_X124Y470       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     7.020 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.106     7.126    demux/sel[4]_i_2_n_0
    SLICE_X122Y470       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     7.162 r  demux/sel[4]_i_1/O
                         net (fo=1, routed)           0.049     7.211    demux/sel20_in[4]
    SLICE_X122Y470       FDSE                                         r  demux/sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.107     5.107 r  
    AR14                                              0.000     5.107 r  clk (IN)
                         net (fo=0)                   0.000     5.107    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.466 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.466    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.466 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.753    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.777 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2177, routed)        1.087     6.864    demux/CLK
    SLICE_X122Y470       FDSE                                         r  demux/sel_reg[4]/C
                         clock pessimism              0.361     7.226    
                         clock uncertainty           -0.035     7.190    
    SLICE_X122Y470       FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.215    demux/sel_reg[4]
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 demux/genblk1[57].z_reg[57][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.553ns period=5.107ns})
  Destination:            genblk1[57].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.553ns period=5.107ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.060ns (34.091%)  route 0.116ns (65.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.080ns (routing 0.155ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.171ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2177, routed)        1.080     1.750    demux/CLK
    SLICE_X122Y460       FDRE                                         r  demux/genblk1[57].z_reg[57][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y460       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.810 r  demux/genblk1[57].z_reg[57][3]/Q
                         net (fo=1, routed)           0.116     1.926    genblk1[57].reg_in/D[3]
    SLICE_X123Y458       FDRE                                         r  genblk1[57].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2177, routed)        1.254     2.215    genblk1[57].reg_in/CLK
    SLICE_X123Y458       FDRE                                         r  genblk1[57].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.362     1.854    
    SLICE_X123Y458       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.914    genblk1[57].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.553 }
Period(ns):         5.107
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.107       3.817      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.553       2.278      SLICE_X121Y430  genblk1[326].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.553       2.278      SLICE_X134Y465  demux/genblk1[146].z_reg[146][0]/C



