
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000012  00800200  000016dc  00001770  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016dc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001d  00800212  00800212  00001782  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001782  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000300  00000000  00000000  000017de  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000022d7  00000000  00000000  00001ade  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001121  00000000  00000000  00003db5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000016f5  00000000  00000000  00004ed6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006a0  00000000  00000000  000065cc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000775  00000000  00000000  00006c6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000eb3  00000000  00000000  000073e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000260  00000000  00000000  00008294  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	d0 c0       	rjmp	.+416    	; 0x216 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	04 c4       	rjmp	.+2056   	; 0x88a <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8e c4       	rjmp	.+2332   	; 0x9ba <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	27 c4       	rjmp	.+2126   	; 0x8f8 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	35 c4       	rjmp	.+2154   	; 0x928 <__vector_47>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f8 04       	cpc	r15, r8
      e6:	4a 05       	cpc	r20, r10
      e8:	4a 05       	cpc	r20, r10
      ea:	4a 05       	cpc	r20, r10
      ec:	4a 05       	cpc	r20, r10
      ee:	4a 05       	cpc	r20, r10
      f0:	4a 05       	cpc	r20, r10
      f2:	4a 05       	cpc	r20, r10
      f4:	f8 04       	cpc	r15, r8
      f6:	4a 05       	cpc	r20, r10
      f8:	4a 05       	cpc	r20, r10
      fa:	4a 05       	cpc	r20, r10
      fc:	4a 05       	cpc	r20, r10
      fe:	4a 05       	cpc	r20, r10
     100:	4a 05       	cpc	r20, r10
     102:	4a 05       	cpc	r20, r10
     104:	fa 04       	cpc	r15, r10
     106:	4a 05       	cpc	r20, r10
     108:	4a 05       	cpc	r20, r10
     10a:	4a 05       	cpc	r20, r10
     10c:	4a 05       	cpc	r20, r10
     10e:	4a 05       	cpc	r20, r10
     110:	4a 05       	cpc	r20, r10
     112:	4a 05       	cpc	r20, r10
     114:	4a 05       	cpc	r20, r10
     116:	4a 05       	cpc	r20, r10
     118:	4a 05       	cpc	r20, r10
     11a:	4a 05       	cpc	r20, r10
     11c:	4a 05       	cpc	r20, r10
     11e:	4a 05       	cpc	r20, r10
     120:	4a 05       	cpc	r20, r10
     122:	4a 05       	cpc	r20, r10
     124:	fa 04       	cpc	r15, r10
     126:	4a 05       	cpc	r20, r10
     128:	4a 05       	cpc	r20, r10
     12a:	4a 05       	cpc	r20, r10
     12c:	4a 05       	cpc	r20, r10
     12e:	4a 05       	cpc	r20, r10
     130:	4a 05       	cpc	r20, r10
     132:	4a 05       	cpc	r20, r10
     134:	4a 05       	cpc	r20, r10
     136:	4a 05       	cpc	r20, r10
     138:	4a 05       	cpc	r20, r10
     13a:	4a 05       	cpc	r20, r10
     13c:	4a 05       	cpc	r20, r10
     13e:	4a 05       	cpc	r20, r10
     140:	4a 05       	cpc	r20, r10
     142:	4a 05       	cpc	r20, r10
     144:	46 05       	cpc	r20, r6
     146:	4a 05       	cpc	r20, r10
     148:	4a 05       	cpc	r20, r10
     14a:	4a 05       	cpc	r20, r10
     14c:	4a 05       	cpc	r20, r10
     14e:	4a 05       	cpc	r20, r10
     150:	4a 05       	cpc	r20, r10
     152:	4a 05       	cpc	r20, r10
     154:	23 05       	cpc	r18, r3
     156:	4a 05       	cpc	r20, r10
     158:	4a 05       	cpc	r20, r10
     15a:	4a 05       	cpc	r20, r10
     15c:	4a 05       	cpc	r20, r10
     15e:	4a 05       	cpc	r20, r10
     160:	4a 05       	cpc	r20, r10
     162:	4a 05       	cpc	r20, r10
     164:	4a 05       	cpc	r20, r10
     166:	4a 05       	cpc	r20, r10
     168:	4a 05       	cpc	r20, r10
     16a:	4a 05       	cpc	r20, r10
     16c:	4a 05       	cpc	r20, r10
     16e:	4a 05       	cpc	r20, r10
     170:	4a 05       	cpc	r20, r10
     172:	4a 05       	cpc	r20, r10
     174:	17 05       	cpc	r17, r7
     176:	4a 05       	cpc	r20, r10
     178:	4a 05       	cpc	r20, r10
     17a:	4a 05       	cpc	r20, r10
     17c:	4a 05       	cpc	r20, r10
     17e:	4a 05       	cpc	r20, r10
     180:	4a 05       	cpc	r20, r10
     182:	4a 05       	cpc	r20, r10
     184:	35 05       	cpc	r19, r5

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec ed       	ldi	r30, 0xDC	; 220
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 31       	cpi	r26, 0x12	; 18
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 e1       	ldi	r26, 0x12	; 18
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 32       	cpi	r26, 0x2F	; 47
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	62 d2       	rcall	.+1220   	; 0x686 <main>
     1c2:	0c 94 6c 0b 	jmp	0x16d8	; 0x16d8 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
 * 
 * \return uint8_t
 */
uint8_t IR_read(){
	return ADCH;
}
     1c8:	90 93 13 02 	sts	0x0213, r25
     1cc:	80 93 12 02 	sts	0x0212, r24
     1d0:	8f ee       	ldi	r24, 0xEF	; 239
     1d2:	80 93 7a 00 	sts	0x007A, r24
     1d6:	80 e6       	ldi	r24, 0x60	; 96
     1d8:	80 93 7c 00 	sts	0x007C, r24
     1dc:	08 95       	ret

000001de <IR_blocked>:




uint8_t IR_blocked(uint8_t* IR_vector){
     1de:	fc 01       	movw	r30, r24
	int sum = 0;
	uint8_t blocked = 0;
	for (int i = 0; i < 4; i++){
     1e0:	20 e0       	ldi	r18, 0x00	; 0
     1e2:	30 e0       	ldi	r19, 0x00	; 0




uint8_t IR_blocked(uint8_t* IR_vector){
	int sum = 0;
     1e4:	40 e0       	ldi	r20, 0x00	; 0
     1e6:	50 e0       	ldi	r21, 0x00	; 0
	uint8_t blocked = 0;
	for (int i = 0; i < 4; i++){
		sum += IR_vector[i];
     1e8:	81 91       	ld	r24, Z+
     1ea:	48 0f       	add	r20, r24
     1ec:	51 1d       	adc	r21, r1


uint8_t IR_blocked(uint8_t* IR_vector){
	int sum = 0;
	uint8_t blocked = 0;
	for (int i = 0; i < 4; i++){
     1ee:	2f 5f       	subi	r18, 0xFF	; 255
     1f0:	3f 4f       	sbci	r19, 0xFF	; 255
     1f2:	24 30       	cpi	r18, 0x04	; 4
     1f4:	31 05       	cpc	r19, r1
     1f6:	c1 f7       	brne	.-16     	; 0x1e8 <IR_blocked+0xa>
		sum += IR_vector[i];
	}
	if (sum < 400){
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	40 39       	cpi	r20, 0x90	; 144
     1fc:	51 40       	sbci	r21, 0x01	; 1
     1fe:	0c f0       	brlt	.+2      	; 0x202 <IR_blocked+0x24>
     200:	80 e0       	ldi	r24, 0x00	; 0
		return 1;
	}
	return 0;

}
     202:	08 95       	ret

00000204 <fill_IR_vector>:

void fill_IR_vector(uint8_t* IR_vector){
     204:	fc 01       	movw	r30, r24
 * 
 * 
 * \return uint8_t
 */
uint8_t IR_read(){
	return ADCH;
     206:	90 91 79 00 	lds	r25, 0x0079
}

void fill_IR_vector(uint8_t* IR_vector){
	uint8_t value = IR_read();
	for (uint8_t i = 0; i < 3; i++){
		IR_vector[i+1] = IR_vector[i];
     20a:	80 81       	ld	r24, Z
     20c:	81 83       	std	Z+1, r24	; 0x01
     20e:	82 83       	std	Z+2, r24	; 0x02
     210:	83 83       	std	Z+3, r24	; 0x03
	}
	IR_vector[0] = value;
     212:	90 83       	st	Z, r25
     214:	08 95       	ret

00000216 <__vector_29>:
}


ISR(ADC_vect){
     216:	1f 92       	push	r1
     218:	0f 92       	push	r0
     21a:	0f b6       	in	r0, 0x3f	; 63
     21c:	0f 92       	push	r0
     21e:	11 24       	eor	r1, r1
     220:	0b b6       	in	r0, 0x3b	; 59
     222:	0f 92       	push	r0
     224:	8f 93       	push	r24
     226:	ef 93       	push	r30
     228:	ff 93       	push	r31
	if(ADCFlag_ != NULL)
     22a:	e0 91 12 02 	lds	r30, 0x0212
     22e:	f0 91 13 02 	lds	r31, 0x0213
     232:	30 97       	sbiw	r30, 0x00	; 0
     234:	11 f0       	breq	.+4      	; 0x23a <__vector_29+0x24>
		*ADCFlag_ = 1;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	80 83       	st	Z, r24
 	clear_bit(ADCSRA, ADIF);
     23a:	ea e7       	ldi	r30, 0x7A	; 122
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	8f 7e       	andi	r24, 0xEF	; 239
     242:	80 83       	st	Z, r24
}
     244:	ff 91       	pop	r31
     246:	ef 91       	pop	r30
     248:	8f 91       	pop	r24
     24a:	0f 90       	pop	r0
     24c:	0b be       	out	0x3b, r0	; 59
     24e:	0f 90       	pop	r0
     250:	0f be       	out	0x3f, r0	; 63
     252:	0f 90       	pop	r0
     254:	1f 90       	pop	r1
     256:	18 95       	reti

00000258 <CAN_init>:




CAN_init(){
	MCP2515_init();
     258:	0d d2       	rcall	.+1050   	; 0x674 <MCP2515_init>
	MCP2515_bitModify(MCP_CANCTRL, 0b11100000, MODE_NORMAL); 
     25a:	40 e0       	ldi	r20, 0x00	; 0
     25c:	60 ee       	ldi	r22, 0xE0	; 224
     25e:	8f e0       	ldi	r24, 0x0F	; 15
     260:	e3 c1       	rjmp	.+966    	; 0x628 <MCP2515_bitModify>
     262:	08 95       	ret

00000264 <Can_CAN_receive>:
	}
	MCP2515_bitModify(CANINTF, 0b00000001, 0);
}

void Can_CAN_receive(){
	uint8_t intf = MCP2515_read(CANINTF);
     264:	8c e2       	ldi	r24, 0x2C	; 44
     266:	cd d1       	rcall	.+922    	; 0x602 <MCP2515_read>
	while ((intf & 0b00000011) == 0) {
     268:	83 70       	andi	r24, 0x03	; 3
     26a:	21 f4       	brne	.+8      	; 0x274 <Can_CAN_receive+0x10>
		intf = MCP2515_read(CANINTF);
     26c:	8c e2       	ldi	r24, 0x2C	; 44
     26e:	c9 d1       	rcall	.+914    	; 0x602 <MCP2515_read>
	MCP2515_bitModify(CANINTF, 0b00000001, 0);
}

void Can_CAN_receive(){
	uint8_t intf = MCP2515_read(CANINTF);
	while ((intf & 0b00000011) == 0) {
     270:	83 70       	andi	r24, 0x03	; 3
     272:	e1 f3       	breq	.-8      	; 0x26c <Can_CAN_receive+0x8>
     274:	08 95       	ret

00000276 <CAN_message_recieve>:
	}
	MCP2515_requestToSend(MCP_RTS_TX0);
	
}

void CAN_message_recieve(CAN_message *msg){
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	1f 92       	push	r1
     282:	cd b7       	in	r28, 0x3d	; 61
     284:	de b7       	in	r29, 0x3e	; 62
     286:	8c 01       	movw	r16, r24
	Can_CAN_receive();
     288:	ed df       	rcall	.-38     	; 0x264 <Can_CAN_receive>
	volatile uint8_t intf = MCP2515_read(CANINTF);
     28a:	8c e2       	ldi	r24, 0x2C	; 44
     28c:	ba d1       	rcall	.+884    	; 0x602 <MCP2515_read>
     28e:	89 83       	std	Y+1, r24	; 0x01
	msg->id= MCP2515_read(MCP_RXB0SIDH);
     290:	81 e6       	ldi	r24, 0x61	; 97
     292:	b7 d1       	rcall	.+878    	; 0x602 <MCP2515_read>
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	f8 01       	movw	r30, r16
     298:	91 83       	std	Z+1, r25	; 0x01
     29a:	80 83       	st	Z, r24
	msg->length=MCP2515_read(MCP_RXB0DLC);
     29c:	85 e6       	ldi	r24, 0x65	; 101
     29e:	b1 d1       	rcall	.+866    	; 0x602 <MCP2515_read>
     2a0:	f8 01       	movw	r30, r16
     2a2:	82 83       	std	Z+2, r24	; 0x02
	for(uint8_t i =0; i < msg->length;i++){
     2a4:	88 23       	and	r24, r24
     2a6:	69 f0       	breq	.+26     	; 0x2c2 <CAN_message_recieve+0x4c>
     2a8:	f1 2c       	mov	r15, r1
		msg->data[i]=MCP2515_read(MCP_RXB0D0 + i);
     2aa:	86 e6       	ldi	r24, 0x66	; 102
     2ac:	8f 0d       	add	r24, r15
     2ae:	a9 d1       	rcall	.+850    	; 0x602 <MCP2515_read>
     2b0:	f8 01       	movw	r30, r16
     2b2:	ef 0d       	add	r30, r15
     2b4:	f1 1d       	adc	r31, r1
     2b6:	83 83       	std	Z+3, r24	; 0x03
void CAN_message_recieve(CAN_message *msg){
	Can_CAN_receive();
	volatile uint8_t intf = MCP2515_read(CANINTF);
	msg->id= MCP2515_read(MCP_RXB0SIDH);
	msg->length=MCP2515_read(MCP_RXB0DLC);
	for(uint8_t i =0; i < msg->length;i++){
     2b8:	f3 94       	inc	r15
     2ba:	f8 01       	movw	r30, r16
     2bc:	82 81       	ldd	r24, Z+2	; 0x02
     2be:	f8 16       	cp	r15, r24
     2c0:	a0 f3       	brcs	.-24     	; 0x2aa <CAN_message_recieve+0x34>
		msg->data[i]=MCP2515_read(MCP_RXB0D0 + i);
	}
	MCP2515_bitModify(CANINTF, 0b00000001, 0);
     2c2:	40 e0       	ldi	r20, 0x00	; 0
     2c4:	61 e0       	ldi	r22, 0x01	; 1
     2c6:	8c e2       	ldi	r24, 0x2C	; 44
     2c8:	af d1       	rcall	.+862    	; 0x628 <MCP2515_bitModify>
}
     2ca:	0f 90       	pop	r0
     2cc:	df 91       	pop	r29
     2ce:	cf 91       	pop	r28
     2d0:	1f 91       	pop	r17
     2d2:	0f 91       	pop	r16
     2d4:	ff 90       	pop	r15
     2d6:	08 95       	ret

000002d8 <CONTROLLER_init>:
#include "controller.h"
#include "Motor.h"



void CONTROLLER_init(uint16_t Kp, uint16_t Ki, struct PI *pi){
     2d8:	fa 01       	movw	r30, r20
	 pi->sumError = 0;
     2da:	11 82       	std	Z+1, r1	; 0x01
     2dc:	10 82       	st	Z, r1
	 pi->Kp = Kp;
     2de:	93 83       	std	Z+3, r25	; 0x03
     2e0:	82 83       	std	Z+2, r24	; 0x02
	 pi->Ki = Ki;
     2e2:	75 83       	std	Z+5, r23	; 0x05
     2e4:	64 83       	std	Z+4, r22	; 0x04
     2e6:	08 95       	ret

000002e8 <PI_controller>:
}

double PI_controller(int setPoint, int processValue, PI_data *pi_status){
     2e8:	cf 92       	push	r12
     2ea:	df 92       	push	r13
     2ec:	ef 92       	push	r14
     2ee:	ff 92       	push	r15
     2f0:	0f 93       	push	r16
     2f2:	1f 93       	push	r17
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	8b 01       	movw	r16, r22
     2fa:	ea 01       	movw	r28, r20
	int errors, p_factor, i_factor, temp;
	
	errors = setPoint - processValue*0.01;
     2fc:	bc 01       	movw	r22, r24
     2fe:	88 27       	eor	r24, r24
     300:	77 fd       	sbrc	r23, 7
     302:	80 95       	com	r24
     304:	98 2f       	mov	r25, r24
     306:	95 d4       	rcall	.+2346   	; 0xc32 <__floatsisf>
     308:	6b 01       	movw	r12, r22
     30a:	7c 01       	movw	r14, r24
     30c:	b8 01       	movw	r22, r16
     30e:	88 27       	eor	r24, r24
     310:	77 fd       	sbrc	r23, 7
     312:	80 95       	com	r24
     314:	98 2f       	mov	r25, r24
     316:	8d d4       	rcall	.+2330   	; 0xc32 <__floatsisf>
     318:	2a e0       	ldi	r18, 0x0A	; 10
     31a:	37 ed       	ldi	r19, 0xD7	; 215
     31c:	43 e2       	ldi	r20, 0x23	; 35
     31e:	5c e3       	ldi	r21, 0x3C	; 60
     320:	14 d5       	rcall	.+2600   	; 0xd4a <__mulsf3>
     322:	9b 01       	movw	r18, r22
     324:	ac 01       	movw	r20, r24
     326:	c7 01       	movw	r24, r14
     328:	b6 01       	movw	r22, r12
     32a:	eb d3       	rcall	.+2006   	; 0xb02 <__subsf3>
     32c:	4f d4       	rcall	.+2206   	; 0xbcc <__fixsfsi>
	p_factor = pi_status->Kp * errors;
     32e:	4a 81       	ldd	r20, Y+2	; 0x02
     330:	5b 81       	ldd	r21, Y+3	; 0x03
     332:	46 9f       	mul	r20, r22
     334:	90 01       	movw	r18, r0
     336:	47 9f       	mul	r20, r23
     338:	30 0d       	add	r19, r0
     33a:	56 9f       	mul	r21, r22
     33c:	30 0d       	add	r19, r0
     33e:	11 24       	eor	r1, r1
	
	
	temp = pi_status->sumError + errors;
     340:	08 81       	ld	r16, Y
     342:	19 81       	ldd	r17, Y+1	; 0x01
     344:	06 0f       	add	r16, r22
     346:	17 1f       	adc	r17, r23
	pi_status->sumError = temp;
     348:	19 83       	std	Y+1, r17	; 0x01
     34a:	08 83       	st	Y, r16
	i_factor = pi_status->Ki * pi_status->sumError;
	return (p_factor+0.01*i_factor);
     34c:	b9 01       	movw	r22, r18
     34e:	88 27       	eor	r24, r24
     350:	77 fd       	sbrc	r23, 7
     352:	80 95       	com	r24
     354:	98 2f       	mov	r25, r24
     356:	6d d4       	rcall	.+2266   	; 0xc32 <__floatsisf>
     358:	6b 01       	movw	r12, r22
     35a:	7c 01       	movw	r14, r24
	p_factor = pi_status->Kp * errors;
	
	
	temp = pi_status->sumError + errors;
	pi_status->sumError = temp;
	i_factor = pi_status->Ki * pi_status->sumError;
     35c:	8c 81       	ldd	r24, Y+4	; 0x04
     35e:	9d 81       	ldd	r25, Y+5	; 0x05
     360:	08 9f       	mul	r16, r24
     362:	b0 01       	movw	r22, r0
     364:	09 9f       	mul	r16, r25
     366:	70 0d       	add	r23, r0
     368:	18 9f       	mul	r17, r24
     36a:	70 0d       	add	r23, r0
     36c:	11 24       	eor	r1, r1
	return (p_factor+0.01*i_factor);
     36e:	88 27       	eor	r24, r24
     370:	77 fd       	sbrc	r23, 7
     372:	80 95       	com	r24
     374:	98 2f       	mov	r25, r24
     376:	5d d4       	rcall	.+2234   	; 0xc32 <__floatsisf>
     378:	2a e0       	ldi	r18, 0x0A	; 10
     37a:	37 ed       	ldi	r19, 0xD7	; 215
     37c:	43 e2       	ldi	r20, 0x23	; 35
     37e:	5c e3       	ldi	r21, 0x3C	; 60
     380:	e4 d4       	rcall	.+2504   	; 0xd4a <__mulsf3>
     382:	9b 01       	movw	r18, r22
     384:	ac 01       	movw	r20, r24
     386:	c7 01       	movw	r24, r14
     388:	b6 01       	movw	r22, r12
     38a:	bc d3       	rcall	.+1912   	; 0xb04 <__addsf3>
}
     38c:	df 91       	pop	r29
     38e:	cf 91       	pop	r28
     390:	1f 91       	pop	r17
     392:	0f 91       	pop	r16
     394:	ff 90       	pop	r15
     396:	ef 90       	pop	r14
     398:	df 90       	pop	r13
     39a:	cf 90       	pop	r12
     39c:	08 95       	ret

0000039e <DAC_init>:
#define set_bit(reg, bit ) (reg |= (1 << bit))
#define clear_bit(reg, bit ) (reg &= ~(1 << bit))

void DAC_init(){
	
	TWI_Master_Initialise();
     39e:	e1 d2       	rcall	.+1474   	; 0x962 <TWI_Master_Initialise>
	set_bit(DDRD, PD0);
     3a0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1); // Setter SCL og SDA pins til output
     3a2:	51 9a       	sbi	0x0a, 1	; 10
     3a4:	08 95       	ret

000003a6 <encoderReset>:
}

void encoderReset(){
	clear_bit(PORTH,RST); 
     3a6:	e2 e0       	ldi	r30, 0x02	; 2
     3a8:	f1 e0       	ldi	r31, 0x01	; 1
     3aa:	80 81       	ld	r24, Z
     3ac:	8f 7b       	andi	r24, 0xBF	; 191
     3ae:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3b0:	8a e6       	ldi	r24, 0x6A	; 106
     3b2:	8a 95       	dec	r24
     3b4:	f1 f7       	brne	.-4      	; 0x3b2 <encoderReset+0xc>
     3b6:	00 c0       	rjmp	.+0      	; 0x3b8 <encoderReset+0x12>
	_delay_us(20);
	set_bit(PORTH,RST); 
     3b8:	80 81       	ld	r24, Z
     3ba:	80 64       	ori	r24, 0x40	; 64
     3bc:	80 83       	st	Z, r24
     3be:	08 95       	ret

000003c0 <MOTOR_init>:
}

void MOTOR_init(){
	DAC_init(); //initializes DAC
     3c0:	ee df       	rcall	.-36     	; 0x39e <DAC_init>
	
	set_bit(DDRH, DIR); //SET DIR output	
     3c2:	e1 e0       	ldi	r30, 0x01	; 1
     3c4:	f1 e0       	ldi	r31, 0x01	; 1
     3c6:	80 81       	ld	r24, Z
     3c8:	82 60       	ori	r24, 0x02	; 2
     3ca:	80 83       	st	Z, r24
	set_bit(DDRH, RST); //SET RST output
     3cc:	80 81       	ld	r24, Z
     3ce:	80 64       	ori	r24, 0x40	; 64
     3d0:	80 83       	st	Z, r24
	set_bit(DDRH, OE); //SET OE output
     3d2:	80 81       	ld	r24, Z
     3d4:	80 62       	ori	r24, 0x20	; 32
     3d6:	80 83       	st	Z, r24
	set_bit(DDRH, SEL); //SET SEL output
     3d8:	80 81       	ld	r24, Z
     3da:	88 60       	ori	r24, 0x08	; 8
     3dc:	80 83       	st	Z, r24
	
	set_bit(PORTH, EN); //enables encoder
     3de:	e2 e0       	ldi	r30, 0x02	; 2
     3e0:	f1 e0       	ldi	r31, 0x01	; 1
     3e2:	80 81       	ld	r24, Z
     3e4:	80 61       	ori	r24, 0x10	; 16
     3e6:	80 83       	st	Z, r24
	PORTK = 0x00; //set PORTK input
     3e8:	10 92 08 01 	sts	0x0108, r1
	encoderReset();
     3ec:	dc cf       	rjmp	.-72     	; 0x3a6 <encoderReset>
     3ee:	08 95       	ret

000003f0 <MOTOR_read_pos>:
	
}


int MOTOR_read_pos(){
     3f0:	cf 93       	push	r28
     3f2:	df 93       	push	r29
	int data=0;
	clear_bit(PORTH, OE);
     3f4:	e2 e0       	ldi	r30, 0x02	; 2
     3f6:	f1 e0       	ldi	r31, 0x01	; 1
     3f8:	80 81       	ld	r24, Z
     3fa:	8f 7d       	andi	r24, 0xDF	; 223
     3fc:	80 83       	st	Z, r24
	clear_bit(PORTH,SEL);
     3fe:	80 81       	ld	r24, Z
     400:	87 7f       	andi	r24, 0xF7	; 247
     402:	80 83       	st	Z, r24
     404:	8a e6       	ldi	r24, 0x6A	; 106
     406:	8a 95       	dec	r24
     408:	f1 f7       	brne	.-4      	; 0x406 <MOTOR_read_pos+0x16>
     40a:	00 c0       	rjmp	.+0      	; 0x40c <MOTOR_read_pos+0x1c>
	_delay_us(20);
	data = (PINK << 8); // read msb
     40c:	c0 91 06 01 	lds	r28, 0x0106
     410:	d0 e0       	ldi	r29, 0x00	; 0
     412:	dc 2f       	mov	r29, r28
     414:	cc 27       	eor	r28, r28
	set_bit(PORTH,SEL);
     416:	80 81       	ld	r24, Z
     418:	88 60       	ori	r24, 0x08	; 8
     41a:	80 83       	st	Z, r24
     41c:	8a e6       	ldi	r24, 0x6A	; 106
     41e:	8a 95       	dec	r24
     420:	f1 f7       	brne	.-4      	; 0x41e <MOTOR_read_pos+0x2e>
     422:	00 c0       	rjmp	.+0      	; 0x424 <MOTOR_read_pos+0x34>
	_delay_us(20);
	data |= PINK;
     424:	80 91 06 01 	lds	r24, 0x0106
     428:	c8 2b       	or	r28, r24
	encoderReset();
     42a:	bd df       	rcall	.-134    	; 0x3a6 <encoderReset>
	set_bit(PORTH,OE);
     42c:	e2 e0       	ldi	r30, 0x02	; 2
     42e:	f1 e0       	ldi	r31, 0x01	; 1
     430:	80 81       	ld	r24, Z
     432:	80 62       	ori	r24, 0x20	; 32
     434:	80 83       	st	Z, r24
	return data;  
}
     436:	ce 01       	movw	r24, r28
     438:	df 91       	pop	r29
     43a:	cf 91       	pop	r28
     43c:	08 95       	ret

0000043e <MOTOR_set_speed>:


void MOTOR_set_speed(Joy_pos joystick_data, struct PI pi){
     43e:	cf 92       	push	r12
     440:	df 92       	push	r13
     442:	ef 92       	push	r14
     444:	ff 92       	push	r15
     446:	0f 93       	push	r16
     448:	1f 93       	push	r17
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	cd b7       	in	r28, 0x3d	; 61
     450:	de b7       	in	r29, 0x3e	; 62
     452:	2e 97       	sbiw	r28, 0x0e	; 14
     454:	0f b6       	in	r0, 0x3f	; 63
     456:	f8 94       	cli
     458:	de bf       	out	0x3e, r29	; 62
     45a:	0f be       	out	0x3f, r0	; 63
     45c:	cd bf       	out	0x3d, r28	; 61
     45e:	cd 82       	std	Y+5, r12	; 0x05
     460:	de 82       	std	Y+6, r13	; 0x06
     462:	ef 82       	std	Y+7, r14	; 0x07
     464:	f8 86       	std	Y+8, r15	; 0x08
     466:	09 87       	std	Y+9, r16	; 0x09
     468:	1a 87       	std	Y+10, r17	; 0x0a
     46a:	2b 87       	std	Y+11, r18	; 0x0b
     46c:	3c 87       	std	Y+12, r19	; 0x0c
     46e:	4d 87       	std	Y+13, r20	; 0x0d
     470:	5e 87       	std	Y+14, r21	; 0x0e
	//joystick data between -100 and 100
	//printf("%d \n", joystick_data.x);
	joystick_data = convertjoyPos(joystick_data);
     472:	70 d0       	rcall	.+224    	; 0x554 <convertjoyPos>
     474:	8b 01       	movw	r16, r22
	if (joystick_data.x > 0){
     476:	16 16       	cp	r1, r22
     478:	17 06       	cpc	r1, r23
     47a:	34 f4       	brge	.+12     	; 0x488 <MOTOR_set_speed+0x4a>
		set_bit(PORTH, DIR);
     47c:	e2 e0       	ldi	r30, 0x02	; 2
     47e:	f1 e0       	ldi	r31, 0x01	; 1
     480:	80 81       	ld	r24, Z
     482:	82 60       	ori	r24, 0x02	; 2
     484:	80 83       	st	Z, r24
     486:	05 c0       	rjmp	.+10     	; 0x492 <MOTOR_set_speed+0x54>
	}
	else{
		clear_bit(PORTH, DIR);
     488:	e2 e0       	ldi	r30, 0x02	; 2
     48a:	f1 e0       	ldi	r31, 0x01	; 1
     48c:	80 81       	ld	r24, Z
     48e:	8d 7f       	andi	r24, 0xFD	; 253
     490:	80 83       	st	Z, r24
	}
	uint8_t slaveadr = 0b01010000;
	uint8_t cmdbyte = 0x00;
	uint8_t msg[4];
	msg[0] = slaveadr;
     492:	80 e5       	ldi	r24, 0x50	; 80
     494:	89 83       	std	Y+1, r24	; 0x01
	msg[1] = cmdbyte;
     496:	1a 82       	std	Y+2, r1	; 0x02
	int referanceValue = abs(joystick_data.x);
	int measurementValue = MOTOR_read_pos();
     498:	ab df       	rcall	.-170    	; 0x3f0 <MOTOR_read_pos>
     49a:	bc 01       	movw	r22, r24
	uint8_t slaveadr = 0b01010000;
	uint8_t cmdbyte = 0x00;
	uint8_t msg[4];
	msg[0] = slaveadr;
	msg[1] = cmdbyte;
	int referanceValue = abs(joystick_data.x);
     49c:	c8 01       	movw	r24, r16
     49e:	99 23       	and	r25, r25
     4a0:	24 f4       	brge	.+8      	; 0x4aa <MOTOR_set_speed+0x6c>
     4a2:	88 27       	eor	r24, r24
     4a4:	99 27       	eor	r25, r25
     4a6:	80 1b       	sub	r24, r16
     4a8:	91 0b       	sbc	r25, r17
	int measurementValue = MOTOR_read_pos();
	msg[2] = PI_controller(referanceValue, measurementValue, &pi);
     4aa:	ae 01       	movw	r20, r28
     4ac:	4b 5f       	subi	r20, 0xFB	; 251
     4ae:	5f 4f       	sbci	r21, 0xFF	; 255
     4b0:	1b df       	rcall	.-458    	; 0x2e8 <PI_controller>
     4b2:	91 d3       	rcall	.+1826   	; 0xbd6 <__fixunssfsi>
     4b4:	6b 83       	std	Y+3, r22	; 0x03
	//msg[2] = abs(joystick_data.x); 
	TWI_Start_Transceiver_With_Data(msg, 3);
     4b6:	63 e0       	ldi	r22, 0x03	; 3
     4b8:	70 e0       	ldi	r23, 0x00	; 0
     4ba:	ce 01       	movw	r24, r28
     4bc:	01 96       	adiw	r24, 0x01	; 1
     4be:	5b d2       	rcall	.+1206   	; 0x976 <TWI_Start_Transceiver_With_Data>
	
     4c0:	2e 96       	adiw	r28, 0x0e	; 14
     4c2:	0f b6       	in	r0, 0x3f	; 63
     4c4:	f8 94       	cli
     4c6:	de bf       	out	0x3e, r29	; 62
     4c8:	0f be       	out	0x3f, r0	; 63
     4ca:	cd bf       	out	0x3d, r28	; 61
     4cc:	df 91       	pop	r29
     4ce:	cf 91       	pop	r28
     4d0:	1f 91       	pop	r17
     4d2:	0f 91       	pop	r16
     4d4:	ff 90       	pop	r15
     4d6:	ef 90       	pop	r14
     4d8:	df 90       	pop	r13
     4da:	cf 90       	pop	r12
     4dc:	08 95       	ret

000004de <solenoid_init>:
#define set_bit(reg, bit ) (reg |= (1 << bit))
#define clear_bit(reg, bit ) (reg &= ~(1 << bit))


void solenoid_init(){
	set_bit(DDRF,PF1);
     4de:	81 9a       	sbi	0x10, 1	; 16
     4e0:	08 95       	ret

000004e2 <trigger_solenoid>:
}


void trigger_solenoid(){
	set_bit(PORTF,PF1);
     4e2:	89 9a       	sbi	0x11, 1	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4e4:	2f e7       	ldi	r18, 0x7F	; 127
     4e6:	85 eb       	ldi	r24, 0xB5	; 181
     4e8:	91 e0       	ldi	r25, 0x01	; 1
     4ea:	21 50       	subi	r18, 0x01	; 1
     4ec:	80 40       	sbci	r24, 0x00	; 0
     4ee:	90 40       	sbci	r25, 0x00	; 0
     4f0:	e1 f7       	brne	.-8      	; 0x4ea <trigger_solenoid+0x8>
     4f2:	00 c0       	rjmp	.+0      	; 0x4f4 <trigger_solenoid+0x12>
     4f4:	00 00       	nop
	_delay_ms(35);
	clear_bit(PORTF,PF1);
     4f6:	89 98       	cbi	0x11, 1	; 17
     4f8:	8f e1       	ldi	r24, 0x1F	; 31
     4fa:	9e e4       	ldi	r25, 0x4E	; 78
     4fc:	01 97       	sbiw	r24, 0x01	; 1
     4fe:	f1 f7       	brne	.-4      	; 0x4fc <trigger_solenoid+0x1a>
     500:	00 c0       	rjmp	.+0      	; 0x502 <trigger_solenoid+0x20>
     502:	00 00       	nop
     504:	08 95       	ret

00000506 <calibrate>:
	DIR direction = msg.data[0];
	position.x = msg.data[1];
	position.y = msg.data[2];
	position = convertjoyPos(position);
	printf("direction: %c xpos: %d ypos: %d \n", direction, position.x, position.y);	
}
     506:	fc 01       	movw	r30, r24
     508:	24 81       	ldd	r18, Z+4	; 0x04
     50a:	33 81       	ldd	r19, Z+3	; 0x03
     50c:	63 2f       	mov	r22, r19
     50e:	70 e0       	ldi	r23, 0x00	; 0
     510:	82 2f       	mov	r24, r18
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	08 95       	ret

00000516 <get_joy_pos>:
     516:	ef 92       	push	r14
     518:	ff 92       	push	r15
     51a:	0f 93       	push	r16
     51c:	1f 93       	push	r17
     51e:	cf 93       	push	r28
     520:	df 93       	push	r29
     522:	cd b7       	in	r28, 0x3d	; 61
     524:	de b7       	in	r29, 0x3e	; 62
     526:	2b 97       	sbiw	r28, 0x0b	; 11
     528:	0f b6       	in	r0, 0x3f	; 63
     52a:	f8 94       	cli
     52c:	de bf       	out	0x3e, r29	; 62
     52e:	0f be       	out	0x3f, r0	; 63
     530:	cd bf       	out	0x3d, r28	; 61
     532:	62 2f       	mov	r22, r18
     534:	70 e0       	ldi	r23, 0x00	; 0
     536:	83 2f       	mov	r24, r19
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	2b 96       	adiw	r28, 0x0b	; 11
     53c:	0f b6       	in	r0, 0x3f	; 63
     53e:	f8 94       	cli
     540:	de bf       	out	0x3e, r29	; 62
     542:	0f be       	out	0x3f, r0	; 63
     544:	cd bf       	out	0x3d, r28	; 61
     546:	df 91       	pop	r29
     548:	cf 91       	pop	r28
     54a:	1f 91       	pop	r17
     54c:	0f 91       	pop	r16
     54e:	ff 90       	pop	r15
     550:	ef 90       	pop	r14
     552:	08 95       	ret

00000554 <convertjoyPos>:
     554:	ff 92       	push	r15
     556:	0f 93       	push	r16
     558:	1f 93       	push	r17
     55a:	cf 93       	push	r28
     55c:	df 93       	push	r29
     55e:	8b 01       	movw	r16, r22
     560:	9c 01       	movw	r18, r24
     562:	e0 91 21 02 	lds	r30, 0x0221
     566:	f0 91 22 02 	lds	r31, 0x0222
     56a:	60 91 23 02 	lds	r22, 0x0223
     56e:	70 91 24 02 	lds	r23, 0x0224
     572:	a9 01       	movw	r20, r18
     574:	46 1b       	sub	r20, r22
     576:	57 0b       	sbc	r21, r23
     578:	0f 2e       	mov	r0, r31
     57a:	f4 e6       	ldi	r31, 0x64	; 100
     57c:	ff 2e       	mov	r15, r31
     57e:	f0 2d       	mov	r31, r0
     580:	f4 9e       	mul	r15, r20
     582:	c0 01       	movw	r24, r0
     584:	f5 9e       	mul	r15, r21
     586:	90 0d       	add	r25, r0
     588:	11 24       	eor	r1, r1
     58a:	42 d4       	rcall	.+2180   	; 0xe10 <__divmodhi4>
     58c:	eb 01       	movw	r28, r22
     58e:	0e 1b       	sub	r16, r30
     590:	1f 0b       	sbc	r17, r31
     592:	f0 9e       	mul	r15, r16
     594:	c0 01       	movw	r24, r0
     596:	f1 9e       	mul	r15, r17
     598:	90 0d       	add	r25, r0
     59a:	11 24       	eor	r1, r1
     59c:	bf 01       	movw	r22, r30
     59e:	38 d4       	rcall	.+2160   	; 0xe10 <__divmodhi4>
     5a0:	9b 01       	movw	r18, r22
     5a2:	b9 01       	movw	r22, r18
     5a4:	ce 01       	movw	r24, r28
     5a6:	df 91       	pop	r29
     5a8:	cf 91       	pop	r28
     5aa:	1f 91       	pop	r17
     5ac:	0f 91       	pop	r16
     5ae:	ff 90       	pop	r15
     5b0:	08 95       	ret

000005b2 <set_servo_x_value>:
	position.y *= 100;
	position.y /= initialPosition.y;
	return position;
}

void set_servo_x_value(CAN_message msg){
     5b2:	ef 92       	push	r14
     5b4:	ff 92       	push	r15
     5b6:	0f 93       	push	r16
     5b8:	1f 93       	push	r17
     5ba:	cf 93       	push	r28
     5bc:	df 93       	push	r29
     5be:	cd b7       	in	r28, 0x3d	; 61
     5c0:	de b7       	in	r29, 0x3e	; 62
     5c2:	2b 97       	sbiw	r28, 0x0b	; 11
     5c4:	0f b6       	in	r0, 0x3f	; 63
     5c6:	f8 94       	cli
     5c8:	de bf       	out	0x3e, r29	; 62
     5ca:	0f be       	out	0x3f, r0	; 63
     5cc:	cd bf       	out	0x3d, r28	; 61
	uint8_t slider = msg.data[3];
	int width = (int)(1800 + slider*9);
     5ce:	50 e0       	ldi	r21, 0x00	; 0
     5d0:	ca 01       	movw	r24, r20
     5d2:	88 0f       	add	r24, r24
     5d4:	99 1f       	adc	r25, r25
     5d6:	88 0f       	add	r24, r24
     5d8:	99 1f       	adc	r25, r25
     5da:	88 0f       	add	r24, r24
     5dc:	99 1f       	adc	r25, r25
     5de:	84 0f       	add	r24, r20
     5e0:	95 1f       	adc	r25, r21
	pwm_set_width(width);
     5e2:	88 5f       	subi	r24, 0xF8	; 248
     5e4:	98 4f       	sbci	r25, 0xF8	; 248
     5e6:	12 d1       	rcall	.+548    	; 0x80c <pwm_set_width>
     5e8:	2b 96       	adiw	r28, 0x0b	; 11
     5ea:	0f b6       	in	r0, 0x3f	; 63
     5ec:	f8 94       	cli
     5ee:	de bf       	out	0x3e, r29	; 62
     5f0:	0f be       	out	0x3f, r0	; 63
     5f2:	cd bf       	out	0x3d, r28	; 61
     5f4:	df 91       	pop	r29
     5f6:	cf 91       	pop	r28
     5f8:	1f 91       	pop	r17
     5fa:	0f 91       	pop	r16
     5fc:	ff 90       	pop	r15
     5fe:	ef 90       	pop	r14
     600:	08 95       	ret

00000602 <MCP2515_read>:
	SPI_chipSelect(chipLOW);
	SPI_write(MCP_READ_STATUS);
	uint8_t readStatus = MCP2515_read(SPDR);
	SPI_chipSelect(chipHIGH);
	return readStatus;
}
     602:	cf 93       	push	r28
     604:	c8 2f       	mov	r28, r24
     606:	80 e0       	ldi	r24, 0x00	; 0
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	20 d1       	rcall	.+576    	; 0x84c <SPI_chipSelect>
     60c:	83 e0       	ldi	r24, 0x03	; 3
     60e:	90 e0       	ldi	r25, 0x00	; 0
     610:	08 d1       	rcall	.+528    	; 0x822 <SPI_write>
     612:	8c 2f       	mov	r24, r28
     614:	90 e0       	ldi	r25, 0x00	; 0
     616:	05 d1       	rcall	.+522    	; 0x822 <SPI_write>
     618:	09 d1       	rcall	.+530    	; 0x82c <SPI_read>
     61a:	c8 2f       	mov	r28, r24
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	15 d1       	rcall	.+554    	; 0x84c <SPI_chipSelect>
     622:	8c 2f       	mov	r24, r28
     624:	cf 91       	pop	r28
     626:	08 95       	ret

00000628 <MCP2515_bitModify>:

void MCP2515_bitModify(uint8_t address ,uint8_t maskByte, uint8_t data){
     628:	1f 93       	push	r17
     62a:	cf 93       	push	r28
     62c:	df 93       	push	r29
     62e:	18 2f       	mov	r17, r24
     630:	d6 2f       	mov	r29, r22
     632:	c4 2f       	mov	r28, r20
	SPI_chipSelect(chipLOW);
     634:	80 e0       	ldi	r24, 0x00	; 0
     636:	90 e0       	ldi	r25, 0x00	; 0
     638:	09 d1       	rcall	.+530    	; 0x84c <SPI_chipSelect>
	SPI_write(MCP_BITMOD);
     63a:	85 e0       	ldi	r24, 0x05	; 5
     63c:	90 e0       	ldi	r25, 0x00	; 0
     63e:	f1 d0       	rcall	.+482    	; 0x822 <SPI_write>
	SPI_write(address);
     640:	81 2f       	mov	r24, r17
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	ee d0       	rcall	.+476    	; 0x822 <SPI_write>
	SPI_write(maskByte);
     646:	8d 2f       	mov	r24, r29
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	eb d0       	rcall	.+470    	; 0x822 <SPI_write>
	SPI_write(data);
     64c:	8c 2f       	mov	r24, r28
     64e:	90 e0       	ldi	r25, 0x00	; 0
     650:	e8 d0       	rcall	.+464    	; 0x822 <SPI_write>
	SPI_chipSelect(chipHIGH);
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	fa d0       	rcall	.+500    	; 0x84c <SPI_chipSelect>
}
     658:	df 91       	pop	r29
     65a:	cf 91       	pop	r28
     65c:	1f 91       	pop	r17
     65e:	08 95       	ret

00000660 <MCP2515_reset>:

void MCP2515_reset(){
	SPI_chipSelect(chipLOW);
     660:	80 e0       	ldi	r24, 0x00	; 0
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	f3 d0       	rcall	.+486    	; 0x84c <SPI_chipSelect>
	SPI_write(MCP_RESET);
     666:	80 ec       	ldi	r24, 0xC0	; 192
     668:	90 e0       	ldi	r25, 0x00	; 0
     66a:	db d0       	rcall	.+438    	; 0x822 <SPI_write>
	SPI_chipSelect(chipHIGH);
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	ed c0       	rjmp	.+474    	; 0x84c <SPI_chipSelect>
     672:	08 95       	ret

00000674 <MCP2515_init>:
#define chipLOW 0
#define chipHIGH 1


uint8_t MCP2515_init(){
	SPI_init();
     674:	e1 d0       	rcall	.+450    	; 0x838 <SPI_init>
	MCP2515_reset();
     676:	f4 df       	rcall	.-24     	; 0x660 <MCP2515_reset>
     678:	87 ea       	ldi	r24, 0xA7	; 167
     67a:	91 e6       	ldi	r25, 0x61	; 97
     67c:	01 97       	sbiw	r24, 0x01	; 1
     67e:	f1 f7       	brne	.-4      	; 0x67c <MCP2515_init+0x8>
     680:	00 c0       	rjmp	.+0      	; 0x682 <MCP2515_init+0xe>
     682:	00 00       	nop
	_delay_ms(100);
	
}
     684:	08 95       	ret

00000686 <main>:



	
int main(void)
{	
     686:	cf 93       	push	r28
     688:	df 93       	push	r29
     68a:	cd b7       	in	r28, 0x3d	; 61
     68c:	de b7       	in	r29, 0x3e	; 62
     68e:	6f 97       	sbiw	r28, 0x1f	; 31
     690:	0f b6       	in	r0, 0x3f	; 63
     692:	f8 94       	cli
     694:	de bf       	out	0x3e, r29	; 62
     696:	0f be       	out	0x3f, r0	; 63
     698:	cd bf       	out	0x3d, r28	; 61

	
	volatile uint8_t timerFlag = 0;
     69a:	19 82       	std	Y+1, r1	; 0x01
	volatile uint8_t ADCFlag = 0;
     69c:	1a 82       	std	Y+2, r1	; 0x02
	volatile uint8_t PI_flag = 0;
     69e:	1b 82       	std	Y+3, r1	; 0x03
	volatile int time;
	volatile uint8_t IR_vector[4]; 
	volatile uint8_t score = 0;
     6a0:	18 86       	std	Y+8, r1	; 0x08
	//set_bit(DDRD, 7); // Read Pin Atmega, output
	//set_bit(DDRE, 1); //Adresse Latch Enable
	//clear_bit(DDRB, 6);
	//clear_bit(DDRB, 7);
	//clear_bit(DDRB, 8);
	USART_init();
     6a2:	1e d2       	rcall	.+1084   	; 0xae0 <USART_init>
	CAN_init();
     6a4:	d9 dd       	rcall	.-1102   	; 0x258 <CAN_init>
	ADC_init(&ADCFlag);
     6a6:	ce 01       	movw	r24, r28
     6a8:	02 96       	adiw	r24, 0x02	; 2
     6aa:	8e dd       	rcall	.-1252   	; 0x1c8 <ADC_init>
	volatile CAN_message msg;
	pwm_timer_init();
     6ac:	88 d0       	rcall	.+272    	; 0x7be <pwm_timer_init>
	timer_init(&timerFlag);
     6ae:	ce 01       	movw	r24, r28
     6b0:	01 96       	adiw	r24, 0x01	; 1
     6b2:	d2 d0       	rcall	.+420    	; 0x858 <timer_init>
	score_timer();
     6b4:	07 d1       	rcall	.+526    	; 0x8c4 <score_timer>
	score_reset_time();
     6b6:	1b d1       	rcall	.+566    	; 0x8ee <score_reset_time>
	solenoid_init();
     6b8:	12 df       	rcall	.-476    	; 0x4de <solenoid_init>
	MOTOR_init();
     6ba:	82 de       	rcall	.-764    	; 0x3c0 <MOTOR_init>
	CONTROLLER_init(1, 0, &pi);
     6bc:	ae 01       	movw	r20, r28
     6be:	47 5f       	subi	r20, 0xF7	; 247
     6c0:	5f 4f       	sbci	r21, 0xFF	; 255
     6c2:	60 e0       	ldi	r22, 0x00	; 0
     6c4:	70 e0       	ldi	r23, 0x00	; 0
     6c6:	81 e0       	ldi	r24, 0x01	; 1
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	06 de       	rcall	.-1012   	; 0x2d8 <CONTROLLER_init>
	sei();
     6cc:	78 94       	sei

	volatile int data = 0;
     6ce:	1f 8e       	std	Y+31, r1	; 0x1f
     6d0:	1e 8e       	std	Y+30, r1	; 0x1e
	volatile uint8_t PI_flag = 0;
	volatile int time;
	volatile uint8_t IR_vector[4]; 
	volatile uint8_t score = 0;
	volatile struct PI pi;
	uint8_t ispressed = 0; //solenoid triggermode = semiautomatic
     6d2:	91 2c       	mov	r9, r1
					set_servo_x_value(msg);
					MOTOR_set_speed(get_joy_pos(msg), pi);
				
				if ((msg.data[5] == 1)  && (ispressed == 0)){
					trigger_solenoid();
					ispressed = 1;
     6d4:	88 24       	eor	r8, r8
     6d6:	83 94       	inc	r8
				case JOYSTICK_INIT:
				initialPosition = calibrate(&msg);
				break;
				
				default:
				printf("ID invalid");
     6d8:	0f 2e       	mov	r0, r31
     6da:	f7 e0       	ldi	r31, 0x07	; 7
     6dc:	af 2e       	mov	r10, r31
     6de:	f2 e0       	ldi	r31, 0x02	; 2
     6e0:	bf 2e       	mov	r11, r31
     6e2:	f0 2d       	mov	r31, r0
    while(1)
    {	
		
		
		
		clear_bit(PORTD, PD3);		
     6e4:	5b 98       	cbi	0x0b, 3	; 11
		if (timerFlag){
     6e6:	89 81       	ldd	r24, Y+1	; 0x01
     6e8:	88 23       	and	r24, r24
     6ea:	09 f4       	brne	.+2      	; 0x6ee <main+0x68>
     6ec:	50 c0       	rjmp	.+160    	; 0x78e <main+0x108>
			CAN_message_recieve(&msg);
     6ee:	ce 01       	movw	r24, r28
     6f0:	43 96       	adiw	r24, 0x13	; 19
     6f2:	c1 dd       	rcall	.-1150   	; 0x276 <CAN_message_recieve>
			switch (msg.id) {
     6f4:	8b 89       	ldd	r24, Y+19	; 0x13
     6f6:	9c 89       	ldd	r25, Y+20	; 0x14
     6f8:	00 97       	sbiw	r24, 0x00	; 0
     6fa:	19 f0       	breq	.+6      	; 0x702 <main+0x7c>
     6fc:	01 97       	sbiw	r24, 0x01	; 1
     6fe:	99 f1       	breq	.+102    	; 0x766 <main+0xe0>
     700:	3e c0       	rjmp	.+124    	; 0x77e <main+0xf8>
				case PLAYERINPUT:
					set_servo_x_value(msg);
     702:	eb 88       	ldd	r14, Y+19	; 0x13
     704:	fc 88       	ldd	r15, Y+20	; 0x14
     706:	0d 89       	ldd	r16, Y+21	; 0x15
     708:	1e 89       	ldd	r17, Y+22	; 0x16
     70a:	2f 89       	ldd	r18, Y+23	; 0x17
     70c:	38 8d       	ldd	r19, Y+24	; 0x18
     70e:	49 8d       	ldd	r20, Y+25	; 0x19
     710:	5a 8d       	ldd	r21, Y+26	; 0x1a
     712:	6b 8d       	ldd	r22, Y+27	; 0x1b
     714:	7c 8d       	ldd	r23, Y+28	; 0x1c
     716:	8d 8d       	ldd	r24, Y+29	; 0x1d
     718:	4c df       	rcall	.-360    	; 0x5b2 <set_servo_x_value>
					MOTOR_set_speed(get_joy_pos(msg), pi);
     71a:	eb 88       	ldd	r14, Y+19	; 0x13
     71c:	fc 88       	ldd	r15, Y+20	; 0x14
     71e:	0d 89       	ldd	r16, Y+21	; 0x15
     720:	1e 89       	ldd	r17, Y+22	; 0x16
     722:	2f 89       	ldd	r18, Y+23	; 0x17
     724:	38 8d       	ldd	r19, Y+24	; 0x18
     726:	49 8d       	ldd	r20, Y+25	; 0x19
     728:	5a 8d       	ldd	r21, Y+26	; 0x1a
     72a:	6b 8d       	ldd	r22, Y+27	; 0x1b
     72c:	7c 8d       	ldd	r23, Y+28	; 0x1c
     72e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     730:	f2 de       	rcall	.-540    	; 0x516 <get_joy_pos>
     732:	c9 84       	ldd	r12, Y+9	; 0x09
     734:	da 84       	ldd	r13, Y+10	; 0x0a
     736:	eb 84       	ldd	r14, Y+11	; 0x0b
     738:	fc 84       	ldd	r15, Y+12	; 0x0c
     73a:	0d 85       	ldd	r16, Y+13	; 0x0d
     73c:	1e 85       	ldd	r17, Y+14	; 0x0e
     73e:	2f 85       	ldd	r18, Y+15	; 0x0f
     740:	38 89       	ldd	r19, Y+16	; 0x10
     742:	49 89       	ldd	r20, Y+17	; 0x11
     744:	5a 89       	ldd	r21, Y+18	; 0x12
     746:	7b de       	rcall	.-778    	; 0x43e <MOTOR_set_speed>
				
				if ((msg.data[5] == 1)  && (ispressed == 0)){
     748:	8b 8d       	ldd	r24, Y+27	; 0x1b
     74a:	81 30       	cpi	r24, 0x01	; 1
     74c:	29 f4       	brne	.+10     	; 0x758 <main+0xd2>
     74e:	91 10       	cpse	r9, r1
     750:	03 c0       	rjmp	.+6      	; 0x758 <main+0xd2>
					trigger_solenoid();
     752:	c7 de       	rcall	.-626    	; 0x4e2 <trigger_solenoid>
					ispressed = 1;
     754:	98 2c       	mov	r9, r8
     756:	1a c0       	rjmp	.+52     	; 0x78c <main+0x106>
				}
				else if ((msg.data[5] == 0)  && (ispressed == 1)){
     758:	8b 8d       	ldd	r24, Y+27	; 0x1b
     75a:	81 11       	cpse	r24, r1
     75c:	17 c0       	rjmp	.+46     	; 0x78c <main+0x106>
     75e:	81 e0       	ldi	r24, 0x01	; 1
     760:	98 12       	cpse	r9, r24
     762:	14 c0       	rjmp	.+40     	; 0x78c <main+0x106>
     764:	12 c0       	rjmp	.+36     	; 0x78a <main+0x104>
				
				//	print_joy_pos(message);
				break;
				
				case JOYSTICK_INIT:
				initialPosition = calibrate(&msg);
     766:	ce 01       	movw	r24, r28
     768:	43 96       	adiw	r24, 0x13	; 19
     76a:	cd de       	rcall	.-614    	; 0x506 <calibrate>
     76c:	60 93 21 02 	sts	0x0221, r22
     770:	70 93 22 02 	sts	0x0222, r23
     774:	80 93 23 02 	sts	0x0223, r24
     778:	90 93 24 02 	sts	0x0224, r25
				break;
     77c:	07 c0       	rjmp	.+14     	; 0x78c <main+0x106>
				
				default:
				printf("ID invalid");
     77e:	bf 92       	push	r11
     780:	af 92       	push	r10
     782:	bd d3       	rcall	.+1914   	; 0xefe <printf>
				break;
     784:	0f 90       	pop	r0
     786:	0f 90       	pop	r0
     788:	01 c0       	rjmp	.+2      	; 0x78c <main+0x106>
				if ((msg.data[5] == 1)  && (ispressed == 0)){
					trigger_solenoid();
					ispressed = 1;
				}
				else if ((msg.data[5] == 0)  && (ispressed == 1)){
					ispressed = 0;
     78a:	91 2c       	mov	r9, r1
				default:
				printf("ID invalid");
				break;
			}
			
			timerFlag = 0;
     78c:	19 82       	std	Y+1, r1	; 0x01
		
		}
	
		data = MOTOR_read_pos();
     78e:	30 de       	rcall	.-928    	; 0x3f0 <MOTOR_read_pos>
     790:	9f 8f       	std	Y+31, r25	; 0x1f
     792:	8e 8f       	std	Y+30, r24	; 0x1e
     794:	8f e3       	ldi	r24, 0x3F	; 63
     796:	9c e9       	ldi	r25, 0x9C	; 156
     798:	01 97       	sbiw	r24, 0x01	; 1
     79a:	f1 f7       	brne	.-4      	; 0x798 <main+0x112>
     79c:	00 c0       	rjmp	.+0      	; 0x79e <main+0x118>
     79e:	00 00       	nop
		_delay_ms(10);
		//printf("%d  \n", data);
			
		if (ADCFlag){
     7a0:	8a 81       	ldd	r24, Y+2	; 0x02
     7a2:	88 23       	and	r24, r24
     7a4:	09 f4       	brne	.+2      	; 0x7a8 <main+0x122>
     7a6:	9e cf       	rjmp	.-196    	; 0x6e4 <main+0x5e>
			fill_IR_vector(&IR_vector);
     7a8:	ce 01       	movw	r24, r28
     7aa:	04 96       	adiw	r24, 0x04	; 4
     7ac:	2b dd       	rcall	.-1450   	; 0x204 <fill_IR_vector>
			if (IR_blocked(IR_vector)){
     7ae:	ce 01       	movw	r24, r28
     7b0:	04 96       	adiw	r24, 0x04	; 4
     7b2:	15 dd       	rcall	.-1494   	; 0x1de <IR_blocked>
     7b4:	88 23       	and	r24, r24
     7b6:	09 f4       	brne	.+2      	; 0x7ba <main+0x134>
     7b8:	95 cf       	rjmp	.-214    	; 0x6e4 <main+0x5e>
				//printf("final score: %d \n", score_get_time());
				score_reset_time();
     7ba:	99 d0       	rcall	.+306    	; 0x8ee <score_reset_time>
     7bc:	93 cf       	rjmp	.-218    	; 0x6e4 <main+0x5e>

000007be <pwm_timer_init>:
#define set_bit(reg, bit ) (reg |= (1 << bit))
#define clear_bit(reg, bit ) (reg &= ~(1 << bit))

void pwm_timer_init(){
	
	set_bit(DDRB, PB5); //setter OC1A pin til output
     7be:	25 9a       	sbi	0x04, 5	; 4
	
	
	set_bit(TCCR1B, WGM13);
     7c0:	a1 e8       	ldi	r26, 0x81	; 129
     7c2:	b0 e0       	ldi	r27, 0x00	; 0
     7c4:	8c 91       	ld	r24, X
     7c6:	80 61       	ori	r24, 0x10	; 16
     7c8:	8c 93       	st	X, r24
	set_bit(TCCR1B,WGM12);
     7ca:	8c 91       	ld	r24, X
     7cc:	88 60       	ori	r24, 0x08	; 8
     7ce:	8c 93       	st	X, r24
	set_bit(TCCR1A,WGM11); // SET fast PWM-mode 
     7d0:	e0 e8       	ldi	r30, 0x80	; 128
     7d2:	f0 e0       	ldi	r31, 0x00	; 0
     7d4:	80 81       	ld	r24, Z
     7d6:	82 60       	ori	r24, 0x02	; 2
     7d8:	80 83       	st	Z, r24
	clear_bit(TCCR1A,WGM10);
     7da:	80 81       	ld	r24, Z
     7dc:	8e 7f       	andi	r24, 0xFE	; 254
     7de:	80 83       	st	Z, r24
	//
	clear_bit(TCCR1A, COM1A0);
     7e0:	80 81       	ld	r24, Z
     7e2:	8f 7b       	andi	r24, 0xBF	; 191
     7e4:	80 83       	st	Z, r24
	set_bit(TCCR1A,COM1A1); //Setter non inverted mode...
     7e6:	80 81       	ld	r24, Z
     7e8:	80 68       	ori	r24, 0x80	; 128
     7ea:	80 83       	st	Z, r24
	//
	set_bit(TCCR1B,CS11); //set prescaler 8
     7ec:	8c 91       	ld	r24, X
     7ee:	82 60       	ori	r24, 0x02	; 2
     7f0:	8c 93       	st	X, r24
	//
	ICR1 = 40000; //setter periode til 20ms
     7f2:	80 e4       	ldi	r24, 0x40	; 64
     7f4:	9c e9       	ldi	r25, 0x9C	; 156
     7f6:	90 93 87 00 	sts	0x0087, r25
     7fa:	80 93 86 00 	sts	0x0086, r24
	OCR1A = 3000; // setter flagg
     7fe:	88 eb       	ldi	r24, 0xB8	; 184
     800:	9b e0       	ldi	r25, 0x0B	; 11
     802:	90 93 89 00 	sts	0x0089, r25
     806:	80 93 88 00 	sts	0x0088, r24
     80a:	08 95       	ret

0000080c <pwm_set_width>:
	
}


void pwm_set_width(int width){
	if ((width < 4200) && (width > 1800)){
     80c:	9c 01       	movw	r18, r24
     80e:	29 50       	subi	r18, 0x09	; 9
     810:	37 40       	sbci	r19, 0x07	; 7
     812:	2f 35       	cpi	r18, 0x5F	; 95
     814:	39 40       	sbci	r19, 0x09	; 9
     816:	20 f4       	brcc	.+8      	; 0x820 <pwm_set_width+0x14>
		OCR1A = width;
     818:	90 93 89 00 	sts	0x0089, r25
     81c:	80 93 88 00 	sts	0x0088, r24
     820:	08 95       	ret

00000822 <SPI_write>:


void SPI_write(uint8_t data)
{
	/* Start transmission */
	SPDR = data;
     822:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))/* _delay_ms(20)*/;
     824:	0d b4       	in	r0, 0x2d	; 45
     826:	07 fe       	sbrs	r0, 7
     828:	fd cf       	rjmp	.-6      	; 0x824 <SPI_write+0x2>

}
     82a:	08 95       	ret

0000082c <SPI_read>:


uint8_t SPI_read()
{
	/* Start transmission */
	SPDR = 0x00;
     82c:	1e bc       	out	0x2e, r1	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     82e:	0d b4       	in	r0, 0x2d	; 45
     830:	07 fe       	sbrs	r0, 7
     832:	fd cf       	rjmp	.-6      	; 0x82e <SPI_read+0x2>
	return SPDR;
     834:	8e b5       	in	r24, 0x2e	; 46
}
     836:	08 95       	ret

00000838 <SPI_init>:

void SPI_init(){
	
	/* Set MOSI and SCK output, all others input */
	
	set_bit(DDRB, DDB2);
     838:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, DDB1);
     83a:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, DDB7); //set chip-select
     83c:	27 9a       	sbi	0x04, 7	; 4
	set_bit(PORTB, PB3); //internal pull-up
     83e:	2b 9a       	sbi	0x05, 3	; 5
	clear_bit(DDRB,PB3);
     840:	23 98       	cbi	0x04, 3	; 4
	set_bit(DDRB,PB0);
     842:	20 9a       	sbi	0x04, 0	; 4
	*/
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	
	SPCR |= (1<<SPE)|(1<<MSTR); //|(1<<SPR0);
     844:	8c b5       	in	r24, 0x2c	; 44
     846:	80 65       	ori	r24, 0x50	; 80
     848:	8c bd       	out	0x2c, r24	; 44
     84a:	08 95       	ret

0000084c <SPI_chipSelect>:
// 	set_bit(PORTB, PB0);
}

void SPI_chipSelect(uint8_t select){
	
	if(select == 0){
     84c:	81 11       	cpse	r24, r1
     84e:	02 c0       	rjmp	.+4      	; 0x854 <SPI_chipSelect+0x8>
		clear_bit(PORTB, PB7);
     850:	2f 98       	cbi	0x05, 7	; 5
     852:	08 95       	ret
	}
	
	else{
		set_bit(PORTB, PB7);
     854:	2f 9a       	sbi	0x05, 7	; 5
     856:	08 95       	ret

00000858 <timer_init>:
	OCR4A = value;
	PI_flagPtr_ = PI_flagPtr;
	//interrupt
	set_bit(TIMSK5, OCIE5A);

	sei();
     858:	e1 e9       	ldi	r30, 0x91	; 145
     85a:	f0 e0       	ldi	r31, 0x00	; 0
     85c:	20 81       	ld	r18, Z
     85e:	28 60       	ori	r18, 0x08	; 8
     860:	20 83       	st	Z, r18
     862:	20 81       	ld	r18, Z
     864:	22 60       	ori	r18, 0x02	; 2
     866:	20 83       	st	Z, r18
     868:	2f e3       	ldi	r18, 0x3F	; 63
     86a:	3c e9       	ldi	r19, 0x9C	; 156
     86c:	30 93 99 00 	sts	0x0099, r19
     870:	20 93 98 00 	sts	0x0098, r18
     874:	90 93 19 02 	sts	0x0219, r25
     878:	80 93 18 02 	sts	0x0218, r24
     87c:	e1 e7       	ldi	r30, 0x71	; 113
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	80 81       	ld	r24, Z
     882:	82 60       	ori	r24, 0x02	; 2
     884:	80 83       	st	Z, r24
     886:	78 94       	sei
     888:	08 95       	ret

0000088a <__vector_32>:
     88a:	1f 92       	push	r1
     88c:	0f 92       	push	r0
     88e:	0f b6       	in	r0, 0x3f	; 63
     890:	0f 92       	push	r0
     892:	11 24       	eor	r1, r1
     894:	0b b6       	in	r0, 0x3b	; 59
     896:	0f 92       	push	r0
     898:	8f 93       	push	r24
     89a:	ef 93       	push	r30
     89c:	ff 93       	push	r31
     89e:	e0 91 18 02 	lds	r30, 0x0218
     8a2:	f0 91 19 02 	lds	r31, 0x0219
     8a6:	30 97       	sbiw	r30, 0x00	; 0
     8a8:	11 f0       	breq	.+4      	; 0x8ae <__vector_32+0x24>
     8aa:	81 e0       	ldi	r24, 0x01	; 1
     8ac:	80 83       	st	Z, r24
     8ae:	c1 98       	cbi	0x18, 1	; 24
     8b0:	ff 91       	pop	r31
     8b2:	ef 91       	pop	r30
     8b4:	8f 91       	pop	r24
     8b6:	0f 90       	pop	r0
     8b8:	0b be       	out	0x3b, r0	; 59
     8ba:	0f 90       	pop	r0
     8bc:	0f be       	out	0x3f, r0	; 63
     8be:	0f 90       	pop	r0
     8c0:	1f 90       	pop	r1
     8c2:	18 95       	reti

000008c4 <score_timer>:
     8c4:	e1 ea       	ldi	r30, 0xA1	; 161
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	80 81       	ld	r24, Z
     8ca:	88 60       	ori	r24, 0x08	; 8
     8cc:	80 83       	st	Z, r24
     8ce:	80 81       	ld	r24, Z
     8d0:	82 60       	ori	r24, 0x02	; 2
     8d2:	80 83       	st	Z, r24
     8d4:	8f e3       	ldi	r24, 0x3F	; 63
     8d6:	9d e0       	ldi	r25, 0x0D	; 13
     8d8:	90 93 a9 00 	sts	0x00A9, r25
     8dc:	80 93 a8 00 	sts	0x00A8, r24
     8e0:	e2 e7       	ldi	r30, 0x72	; 114
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	80 81       	ld	r24, Z
     8e6:	82 60       	ori	r24, 0x02	; 2
     8e8:	80 83       	st	Z, r24
     8ea:	78 94       	sei
     8ec:	08 95       	ret

000008ee <score_reset_time>:
     8ee:	10 92 15 02 	sts	0x0215, r1
     8f2:	10 92 14 02 	sts	0x0214, r1
     8f6:	08 95       	ret

000008f8 <__vector_42>:
     8f8:	1f 92       	push	r1
     8fa:	0f 92       	push	r0
     8fc:	0f b6       	in	r0, 0x3f	; 63
     8fe:	0f 92       	push	r0
     900:	11 24       	eor	r1, r1
     902:	8f 93       	push	r24
     904:	9f 93       	push	r25
     906:	80 91 14 02 	lds	r24, 0x0214
     90a:	90 91 15 02 	lds	r25, 0x0215
     90e:	01 96       	adiw	r24, 0x01	; 1
     910:	90 93 15 02 	sts	0x0215, r25
     914:	80 93 14 02 	sts	0x0214, r24
     918:	c9 98       	cbi	0x19, 1	; 25
     91a:	9f 91       	pop	r25
     91c:	8f 91       	pop	r24
     91e:	0f 90       	pop	r0
     920:	0f be       	out	0x3f, r0	; 63
     922:	0f 90       	pop	r0
     924:	1f 90       	pop	r1
     926:	18 95       	reti

00000928 <__vector_47>:
}

ISR(TIMER5_COMPA_vect){
     928:	1f 92       	push	r1
     92a:	0f 92       	push	r0
     92c:	0f b6       	in	r0, 0x3f	; 63
     92e:	0f 92       	push	r0
     930:	11 24       	eor	r1, r1
     932:	0b b6       	in	r0, 0x3b	; 59
     934:	0f 92       	push	r0
     936:	8f 93       	push	r24
     938:	ef 93       	push	r30
     93a:	ff 93       	push	r31
	if(PI_flagPtr_ != NULL){
     93c:	e0 91 16 02 	lds	r30, 0x0216
     940:	f0 91 17 02 	lds	r31, 0x0217
     944:	30 97       	sbiw	r30, 0x00	; 0
     946:	11 f0       	breq	.+4      	; 0x94c <__vector_47+0x24>
		*PI_flagPtr_ = 1;
     948:	81 e0       	ldi	r24, 0x01	; 1
     94a:	80 83       	st	Z, r24
	}

	clear_bit(TIFR5, OCF5A);
     94c:	d1 98       	cbi	0x1a, 1	; 26
     94e:	ff 91       	pop	r31
     950:	ef 91       	pop	r30
     952:	8f 91       	pop	r24
     954:	0f 90       	pop	r0
     956:	0b be       	out	0x3b, r0	; 59
     958:	0f 90       	pop	r0
     95a:	0f be       	out	0x3f, r0	; 63
     95c:	0f 90       	pop	r0
     95e:	1f 90       	pop	r1
     960:	18 95       	reti

00000962 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     962:	8c e0       	ldi	r24, 0x0C	; 12
     964:	80 93 b8 00 	sts	0x00B8, r24
     968:	8f ef       	ldi	r24, 0xFF	; 255
     96a:	80 93 bb 00 	sts	0x00BB, r24
     96e:	84 e0       	ldi	r24, 0x04	; 4
     970:	80 93 bc 00 	sts	0x00BC, r24
     974:	08 95       	ret

00000976 <TWI_Start_Transceiver_With_Data>:
     976:	ec eb       	ldi	r30, 0xBC	; 188
     978:	f0 e0       	ldi	r31, 0x00	; 0
     97a:	20 81       	ld	r18, Z
     97c:	20 fd       	sbrc	r18, 0
     97e:	fd cf       	rjmp	.-6      	; 0x97a <TWI_Start_Transceiver_With_Data+0x4>
     980:	60 93 1c 02 	sts	0x021C, r22
     984:	fc 01       	movw	r30, r24
     986:	20 81       	ld	r18, Z
     988:	20 93 1d 02 	sts	0x021D, r18
     98c:	20 fd       	sbrc	r18, 0
     98e:	0c c0       	rjmp	.+24     	; 0x9a8 <TWI_Start_Transceiver_With_Data+0x32>
     990:	62 30       	cpi	r22, 0x02	; 2
     992:	50 f0       	brcs	.+20     	; 0x9a8 <TWI_Start_Transceiver_With_Data+0x32>
     994:	dc 01       	movw	r26, r24
     996:	11 96       	adiw	r26, 0x01	; 1
     998:	ee e1       	ldi	r30, 0x1E	; 30
     99a:	f2 e0       	ldi	r31, 0x02	; 2
     99c:	81 e0       	ldi	r24, 0x01	; 1
     99e:	9d 91       	ld	r25, X+
     9a0:	91 93       	st	Z+, r25
     9a2:	8f 5f       	subi	r24, 0xFF	; 255
     9a4:	86 13       	cpse	r24, r22
     9a6:	fb cf       	rjmp	.-10     	; 0x99e <TWI_Start_Transceiver_With_Data+0x28>
     9a8:	10 92 1b 02 	sts	0x021B, r1
     9ac:	88 ef       	ldi	r24, 0xF8	; 248
     9ae:	80 93 06 02 	sts	0x0206, r24
     9b2:	85 ea       	ldi	r24, 0xA5	; 165
     9b4:	80 93 bc 00 	sts	0x00BC, r24
     9b8:	08 95       	ret

000009ba <__vector_39>:
application.
****************************************************************************/
//#pragma vector=TWI_vect
//__interrupt void TWI_ISR(void)
ISR(TWI_vect)
{
     9ba:	1f 92       	push	r1
     9bc:	0f 92       	push	r0
     9be:	0f b6       	in	r0, 0x3f	; 63
     9c0:	0f 92       	push	r0
     9c2:	11 24       	eor	r1, r1
     9c4:	0b b6       	in	r0, 0x3b	; 59
     9c6:	0f 92       	push	r0
     9c8:	2f 93       	push	r18
     9ca:	3f 93       	push	r19
     9cc:	8f 93       	push	r24
     9ce:	9f 93       	push	r25
     9d0:	af 93       	push	r26
     9d2:	bf 93       	push	r27
     9d4:	ef 93       	push	r30
     9d6:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     9d8:	80 91 b9 00 	lds	r24, 0x00B9
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	fc 01       	movw	r30, r24
     9e0:	38 97       	sbiw	r30, 0x08	; 8
     9e2:	e1 35       	cpi	r30, 0x51	; 81
     9e4:	f1 05       	cpc	r31, r1
     9e6:	08 f0       	brcs	.+2      	; 0x9ea <__vector_39+0x30>
     9e8:	55 c0       	rjmp	.+170    	; 0xa94 <__vector_39+0xda>
     9ea:	ee 58       	subi	r30, 0x8E	; 142
     9ec:	ff 4f       	sbci	r31, 0xFF	; 255
     9ee:	23 c2       	rjmp	.+1094   	; 0xe36 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     9f0:	10 92 1a 02 	sts	0x021A, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     9f4:	e0 91 1a 02 	lds	r30, 0x021A
     9f8:	80 91 1c 02 	lds	r24, 0x021C
     9fc:	e8 17       	cp	r30, r24
     9fe:	70 f4       	brcc	.+28     	; 0xa1c <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a00:	81 e0       	ldi	r24, 0x01	; 1
     a02:	8e 0f       	add	r24, r30
     a04:	80 93 1a 02 	sts	0x021A, r24
     a08:	f0 e0       	ldi	r31, 0x00	; 0
     a0a:	e3 5e       	subi	r30, 0xE3	; 227
     a0c:	fd 4f       	sbci	r31, 0xFD	; 253
     a0e:	80 81       	ld	r24, Z
     a10:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a14:	85 e8       	ldi	r24, 0x85	; 133
     a16:	80 93 bc 00 	sts	0x00BC, r24
     a1a:	43 c0       	rjmp	.+134    	; 0xaa2 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a1c:	80 91 1b 02 	lds	r24, 0x021B
     a20:	81 60       	ori	r24, 0x01	; 1
     a22:	80 93 1b 02 	sts	0x021B, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a26:	84 e9       	ldi	r24, 0x94	; 148
     a28:	80 93 bc 00 	sts	0x00BC, r24
     a2c:	3a c0       	rjmp	.+116    	; 0xaa2 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a2e:	e0 91 1a 02 	lds	r30, 0x021A
     a32:	81 e0       	ldi	r24, 0x01	; 1
     a34:	8e 0f       	add	r24, r30
     a36:	80 93 1a 02 	sts	0x021A, r24
     a3a:	80 91 bb 00 	lds	r24, 0x00BB
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	e3 5e       	subi	r30, 0xE3	; 227
     a42:	fd 4f       	sbci	r31, 0xFD	; 253
     a44:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a46:	20 91 1a 02 	lds	r18, 0x021A
     a4a:	30 e0       	ldi	r19, 0x00	; 0
     a4c:	80 91 1c 02 	lds	r24, 0x021C
     a50:	90 e0       	ldi	r25, 0x00	; 0
     a52:	01 97       	sbiw	r24, 0x01	; 1
     a54:	28 17       	cp	r18, r24
     a56:	39 07       	cpc	r19, r25
     a58:	24 f4       	brge	.+8      	; 0xa62 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a5a:	85 ec       	ldi	r24, 0xC5	; 197
     a5c:	80 93 bc 00 	sts	0x00BC, r24
     a60:	20 c0       	rjmp	.+64     	; 0xaa2 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a62:	85 e8       	ldi	r24, 0x85	; 133
     a64:	80 93 bc 00 	sts	0x00BC, r24
     a68:	1c c0       	rjmp	.+56     	; 0xaa2 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a6a:	80 91 bb 00 	lds	r24, 0x00BB
     a6e:	e0 91 1a 02 	lds	r30, 0x021A
     a72:	f0 e0       	ldi	r31, 0x00	; 0
     a74:	e3 5e       	subi	r30, 0xE3	; 227
     a76:	fd 4f       	sbci	r31, 0xFD	; 253
     a78:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a7a:	80 91 1b 02 	lds	r24, 0x021B
     a7e:	81 60       	ori	r24, 0x01	; 1
     a80:	80 93 1b 02 	sts	0x021B, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a84:	84 e9       	ldi	r24, 0x94	; 148
     a86:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     a8a:	0b c0       	rjmp	.+22     	; 0xaa2 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a8c:	85 ea       	ldi	r24, 0xA5	; 165
     a8e:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     a92:	07 c0       	rjmp	.+14     	; 0xaa2 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     a94:	80 91 b9 00 	lds	r24, 0x00B9
     a98:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     a9c:	84 e0       	ldi	r24, 0x04	; 4
     a9e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     aa2:	ff 91       	pop	r31
     aa4:	ef 91       	pop	r30
     aa6:	bf 91       	pop	r27
     aa8:	af 91       	pop	r26
     aaa:	9f 91       	pop	r25
     aac:	8f 91       	pop	r24
     aae:	3f 91       	pop	r19
     ab0:	2f 91       	pop	r18
     ab2:	0f 90       	pop	r0
     ab4:	0b be       	out	0x3b, r0	; 59
     ab6:	0f 90       	pop	r0
     ab8:	0f be       	out	0x3f, r0	; 63
     aba:	0f 90       	pop	r0
     abc:	1f 90       	pop	r1
     abe:	18 95       	reti

00000ac0 <USART_receive>:


unsigned char USART_receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) )
     ac0:	e0 ec       	ldi	r30, 0xC0	; 192
     ac2:	f0 e0       	ldi	r31, 0x00	; 0
     ac4:	80 81       	ld	r24, Z
     ac6:	88 23       	and	r24, r24
     ac8:	ec f7       	brge	.-6      	; 0xac4 <USART_receive+0x4>
	;
	/* Get and return received data from buffer */
	return UDR0;
     aca:	80 91 c6 00 	lds	r24, 0x00C6
}
     ace:	08 95       	ret

00000ad0 <USART_transmit>:


void USART_transmit( uint8_t data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) )
     ad0:	e0 ec       	ldi	r30, 0xC0	; 192
     ad2:	f0 e0       	ldi	r31, 0x00	; 0
     ad4:	90 81       	ld	r25, Z
     ad6:	95 ff       	sbrs	r25, 5
     ad8:	fd cf       	rjmp	.-6      	; 0xad4 <USART_transmit+0x4>
	;

	/* Put data into buffer, sends the data */
	UDR0 = data;
     ada:	80 93 c6 00 	sts	0x00C6, r24
     ade:	08 95       	ret

00000ae0 <USART_init>:
// 		// Kopiert:
	//UBRR0H = (unsigned char) (ubrr>>8);
	//UBRR0L = (unsigned char) ubrr;
// 	0x0CF
  
	UBRR0L = 0x067;	
     ae0:	87 e6       	ldi	r24, 0x67	; 103
     ae2:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = 0;
     ae6:	10 92 c5 00 	sts	0x00C5, r1
	// Enabler reciever og transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     aea:	88 e1       	ldi	r24, 0x18	; 24
     aec:	80 93 c1 00 	sts	0x00C1, r24
	
	// Setter til 1stop-bit | Setter til 8-bit data | Initialiserer aksessering til UCSRC-registeret
	UCSR0C = (0<<USBS0)|(3<<UCSZ00); //(1<<URSEL0)|
     af0:	86 e0       	ldi	r24, 0x06	; 6
     af2:	80 93 c2 00 	sts	0x00C2, r24
	
	fdevopen(USART_transmit, USART_receive);
     af6:	60 e6       	ldi	r22, 0x60	; 96
     af8:	75 e0       	ldi	r23, 0x05	; 5
     afa:	88 e6       	ldi	r24, 0x68	; 104
     afc:	95 e0       	ldi	r25, 0x05	; 5
     afe:	b5 c1       	rjmp	.+874    	; 0xe6a <fdevopen>
     b00:	08 95       	ret

00000b02 <__subsf3>:
     b02:	50 58       	subi	r21, 0x80	; 128

00000b04 <__addsf3>:
     b04:	bb 27       	eor	r27, r27
     b06:	aa 27       	eor	r26, r26
     b08:	0e d0       	rcall	.+28     	; 0xb26 <__addsf3x>
     b0a:	e5 c0       	rjmp	.+458    	; 0xcd6 <__fp_round>
     b0c:	d6 d0       	rcall	.+428    	; 0xcba <__fp_pscA>
     b0e:	30 f0       	brcs	.+12     	; 0xb1c <__addsf3+0x18>
     b10:	db d0       	rcall	.+438    	; 0xcc8 <__fp_pscB>
     b12:	20 f0       	brcs	.+8      	; 0xb1c <__addsf3+0x18>
     b14:	31 f4       	brne	.+12     	; 0xb22 <__addsf3+0x1e>
     b16:	9f 3f       	cpi	r25, 0xFF	; 255
     b18:	11 f4       	brne	.+4      	; 0xb1e <__addsf3+0x1a>
     b1a:	1e f4       	brtc	.+6      	; 0xb22 <__addsf3+0x1e>
     b1c:	cb c0       	rjmp	.+406    	; 0xcb4 <__fp_nan>
     b1e:	0e f4       	brtc	.+2      	; 0xb22 <__addsf3+0x1e>
     b20:	e0 95       	com	r30
     b22:	e7 fb       	bst	r30, 7
     b24:	c1 c0       	rjmp	.+386    	; 0xca8 <__fp_inf>

00000b26 <__addsf3x>:
     b26:	e9 2f       	mov	r30, r25
     b28:	e7 d0       	rcall	.+462    	; 0xcf8 <__fp_split3>
     b2a:	80 f3       	brcs	.-32     	; 0xb0c <__addsf3+0x8>
     b2c:	ba 17       	cp	r27, r26
     b2e:	62 07       	cpc	r22, r18
     b30:	73 07       	cpc	r23, r19
     b32:	84 07       	cpc	r24, r20
     b34:	95 07       	cpc	r25, r21
     b36:	18 f0       	brcs	.+6      	; 0xb3e <__addsf3x+0x18>
     b38:	71 f4       	brne	.+28     	; 0xb56 <__addsf3x+0x30>
     b3a:	9e f5       	brtc	.+102    	; 0xba2 <__addsf3x+0x7c>
     b3c:	ff c0       	rjmp	.+510    	; 0xd3c <__fp_zero>
     b3e:	0e f4       	brtc	.+2      	; 0xb42 <__addsf3x+0x1c>
     b40:	e0 95       	com	r30
     b42:	0b 2e       	mov	r0, r27
     b44:	ba 2f       	mov	r27, r26
     b46:	a0 2d       	mov	r26, r0
     b48:	0b 01       	movw	r0, r22
     b4a:	b9 01       	movw	r22, r18
     b4c:	90 01       	movw	r18, r0
     b4e:	0c 01       	movw	r0, r24
     b50:	ca 01       	movw	r24, r20
     b52:	a0 01       	movw	r20, r0
     b54:	11 24       	eor	r1, r1
     b56:	ff 27       	eor	r31, r31
     b58:	59 1b       	sub	r21, r25
     b5a:	99 f0       	breq	.+38     	; 0xb82 <__addsf3x+0x5c>
     b5c:	59 3f       	cpi	r21, 0xF9	; 249
     b5e:	50 f4       	brcc	.+20     	; 0xb74 <__addsf3x+0x4e>
     b60:	50 3e       	cpi	r21, 0xE0	; 224
     b62:	68 f1       	brcs	.+90     	; 0xbbe <__addsf3x+0x98>
     b64:	1a 16       	cp	r1, r26
     b66:	f0 40       	sbci	r31, 0x00	; 0
     b68:	a2 2f       	mov	r26, r18
     b6a:	23 2f       	mov	r18, r19
     b6c:	34 2f       	mov	r19, r20
     b6e:	44 27       	eor	r20, r20
     b70:	58 5f       	subi	r21, 0xF8	; 248
     b72:	f3 cf       	rjmp	.-26     	; 0xb5a <__addsf3x+0x34>
     b74:	46 95       	lsr	r20
     b76:	37 95       	ror	r19
     b78:	27 95       	ror	r18
     b7a:	a7 95       	ror	r26
     b7c:	f0 40       	sbci	r31, 0x00	; 0
     b7e:	53 95       	inc	r21
     b80:	c9 f7       	brne	.-14     	; 0xb74 <__addsf3x+0x4e>
     b82:	7e f4       	brtc	.+30     	; 0xba2 <__addsf3x+0x7c>
     b84:	1f 16       	cp	r1, r31
     b86:	ba 0b       	sbc	r27, r26
     b88:	62 0b       	sbc	r22, r18
     b8a:	73 0b       	sbc	r23, r19
     b8c:	84 0b       	sbc	r24, r20
     b8e:	ba f0       	brmi	.+46     	; 0xbbe <__addsf3x+0x98>
     b90:	91 50       	subi	r25, 0x01	; 1
     b92:	a1 f0       	breq	.+40     	; 0xbbc <__addsf3x+0x96>
     b94:	ff 0f       	add	r31, r31
     b96:	bb 1f       	adc	r27, r27
     b98:	66 1f       	adc	r22, r22
     b9a:	77 1f       	adc	r23, r23
     b9c:	88 1f       	adc	r24, r24
     b9e:	c2 f7       	brpl	.-16     	; 0xb90 <__addsf3x+0x6a>
     ba0:	0e c0       	rjmp	.+28     	; 0xbbe <__addsf3x+0x98>
     ba2:	ba 0f       	add	r27, r26
     ba4:	62 1f       	adc	r22, r18
     ba6:	73 1f       	adc	r23, r19
     ba8:	84 1f       	adc	r24, r20
     baa:	48 f4       	brcc	.+18     	; 0xbbe <__addsf3x+0x98>
     bac:	87 95       	ror	r24
     bae:	77 95       	ror	r23
     bb0:	67 95       	ror	r22
     bb2:	b7 95       	ror	r27
     bb4:	f7 95       	ror	r31
     bb6:	9e 3f       	cpi	r25, 0xFE	; 254
     bb8:	08 f0       	brcs	.+2      	; 0xbbc <__addsf3x+0x96>
     bba:	b3 cf       	rjmp	.-154    	; 0xb22 <__addsf3+0x1e>
     bbc:	93 95       	inc	r25
     bbe:	88 0f       	add	r24, r24
     bc0:	08 f0       	brcs	.+2      	; 0xbc4 <__addsf3x+0x9e>
     bc2:	99 27       	eor	r25, r25
     bc4:	ee 0f       	add	r30, r30
     bc6:	97 95       	ror	r25
     bc8:	87 95       	ror	r24
     bca:	08 95       	ret

00000bcc <__fixsfsi>:
     bcc:	04 d0       	rcall	.+8      	; 0xbd6 <__fixunssfsi>
     bce:	68 94       	set
     bd0:	b1 11       	cpse	r27, r1
     bd2:	b5 c0       	rjmp	.+362    	; 0xd3e <__fp_szero>
     bd4:	08 95       	ret

00000bd6 <__fixunssfsi>:
     bd6:	98 d0       	rcall	.+304    	; 0xd08 <__fp_splitA>
     bd8:	88 f0       	brcs	.+34     	; 0xbfc <__fixunssfsi+0x26>
     bda:	9f 57       	subi	r25, 0x7F	; 127
     bdc:	90 f0       	brcs	.+36     	; 0xc02 <__fixunssfsi+0x2c>
     bde:	b9 2f       	mov	r27, r25
     be0:	99 27       	eor	r25, r25
     be2:	b7 51       	subi	r27, 0x17	; 23
     be4:	a0 f0       	brcs	.+40     	; 0xc0e <__fixunssfsi+0x38>
     be6:	d1 f0       	breq	.+52     	; 0xc1c <__fixunssfsi+0x46>
     be8:	66 0f       	add	r22, r22
     bea:	77 1f       	adc	r23, r23
     bec:	88 1f       	adc	r24, r24
     bee:	99 1f       	adc	r25, r25
     bf0:	1a f0       	brmi	.+6      	; 0xbf8 <__fixunssfsi+0x22>
     bf2:	ba 95       	dec	r27
     bf4:	c9 f7       	brne	.-14     	; 0xbe8 <__fixunssfsi+0x12>
     bf6:	12 c0       	rjmp	.+36     	; 0xc1c <__fixunssfsi+0x46>
     bf8:	b1 30       	cpi	r27, 0x01	; 1
     bfa:	81 f0       	breq	.+32     	; 0xc1c <__fixunssfsi+0x46>
     bfc:	9f d0       	rcall	.+318    	; 0xd3c <__fp_zero>
     bfe:	b1 e0       	ldi	r27, 0x01	; 1
     c00:	08 95       	ret
     c02:	9c c0       	rjmp	.+312    	; 0xd3c <__fp_zero>
     c04:	67 2f       	mov	r22, r23
     c06:	78 2f       	mov	r23, r24
     c08:	88 27       	eor	r24, r24
     c0a:	b8 5f       	subi	r27, 0xF8	; 248
     c0c:	39 f0       	breq	.+14     	; 0xc1c <__fixunssfsi+0x46>
     c0e:	b9 3f       	cpi	r27, 0xF9	; 249
     c10:	cc f3       	brlt	.-14     	; 0xc04 <__fixunssfsi+0x2e>
     c12:	86 95       	lsr	r24
     c14:	77 95       	ror	r23
     c16:	67 95       	ror	r22
     c18:	b3 95       	inc	r27
     c1a:	d9 f7       	brne	.-10     	; 0xc12 <__fixunssfsi+0x3c>
     c1c:	3e f4       	brtc	.+14     	; 0xc2c <__fixunssfsi+0x56>
     c1e:	90 95       	com	r25
     c20:	80 95       	com	r24
     c22:	70 95       	com	r23
     c24:	61 95       	neg	r22
     c26:	7f 4f       	sbci	r23, 0xFF	; 255
     c28:	8f 4f       	sbci	r24, 0xFF	; 255
     c2a:	9f 4f       	sbci	r25, 0xFF	; 255
     c2c:	08 95       	ret

00000c2e <__floatunsisf>:
     c2e:	e8 94       	clt
     c30:	09 c0       	rjmp	.+18     	; 0xc44 <__floatsisf+0x12>

00000c32 <__floatsisf>:
     c32:	97 fb       	bst	r25, 7
     c34:	3e f4       	brtc	.+14     	; 0xc44 <__floatsisf+0x12>
     c36:	90 95       	com	r25
     c38:	80 95       	com	r24
     c3a:	70 95       	com	r23
     c3c:	61 95       	neg	r22
     c3e:	7f 4f       	sbci	r23, 0xFF	; 255
     c40:	8f 4f       	sbci	r24, 0xFF	; 255
     c42:	9f 4f       	sbci	r25, 0xFF	; 255
     c44:	99 23       	and	r25, r25
     c46:	a9 f0       	breq	.+42     	; 0xc72 <__floatsisf+0x40>
     c48:	f9 2f       	mov	r31, r25
     c4a:	96 e9       	ldi	r25, 0x96	; 150
     c4c:	bb 27       	eor	r27, r27
     c4e:	93 95       	inc	r25
     c50:	f6 95       	lsr	r31
     c52:	87 95       	ror	r24
     c54:	77 95       	ror	r23
     c56:	67 95       	ror	r22
     c58:	b7 95       	ror	r27
     c5a:	f1 11       	cpse	r31, r1
     c5c:	f8 cf       	rjmp	.-16     	; 0xc4e <__floatsisf+0x1c>
     c5e:	fa f4       	brpl	.+62     	; 0xc9e <__floatsisf+0x6c>
     c60:	bb 0f       	add	r27, r27
     c62:	11 f4       	brne	.+4      	; 0xc68 <__floatsisf+0x36>
     c64:	60 ff       	sbrs	r22, 0
     c66:	1b c0       	rjmp	.+54     	; 0xc9e <__floatsisf+0x6c>
     c68:	6f 5f       	subi	r22, 0xFF	; 255
     c6a:	7f 4f       	sbci	r23, 0xFF	; 255
     c6c:	8f 4f       	sbci	r24, 0xFF	; 255
     c6e:	9f 4f       	sbci	r25, 0xFF	; 255
     c70:	16 c0       	rjmp	.+44     	; 0xc9e <__floatsisf+0x6c>
     c72:	88 23       	and	r24, r24
     c74:	11 f0       	breq	.+4      	; 0xc7a <__floatsisf+0x48>
     c76:	96 e9       	ldi	r25, 0x96	; 150
     c78:	11 c0       	rjmp	.+34     	; 0xc9c <__floatsisf+0x6a>
     c7a:	77 23       	and	r23, r23
     c7c:	21 f0       	breq	.+8      	; 0xc86 <__floatsisf+0x54>
     c7e:	9e e8       	ldi	r25, 0x8E	; 142
     c80:	87 2f       	mov	r24, r23
     c82:	76 2f       	mov	r23, r22
     c84:	05 c0       	rjmp	.+10     	; 0xc90 <__floatsisf+0x5e>
     c86:	66 23       	and	r22, r22
     c88:	71 f0       	breq	.+28     	; 0xca6 <__floatsisf+0x74>
     c8a:	96 e8       	ldi	r25, 0x86	; 134
     c8c:	86 2f       	mov	r24, r22
     c8e:	70 e0       	ldi	r23, 0x00	; 0
     c90:	60 e0       	ldi	r22, 0x00	; 0
     c92:	2a f0       	brmi	.+10     	; 0xc9e <__floatsisf+0x6c>
     c94:	9a 95       	dec	r25
     c96:	66 0f       	add	r22, r22
     c98:	77 1f       	adc	r23, r23
     c9a:	88 1f       	adc	r24, r24
     c9c:	da f7       	brpl	.-10     	; 0xc94 <__floatsisf+0x62>
     c9e:	88 0f       	add	r24, r24
     ca0:	96 95       	lsr	r25
     ca2:	87 95       	ror	r24
     ca4:	97 f9       	bld	r25, 7
     ca6:	08 95       	ret

00000ca8 <__fp_inf>:
     ca8:	97 f9       	bld	r25, 7
     caa:	9f 67       	ori	r25, 0x7F	; 127
     cac:	80 e8       	ldi	r24, 0x80	; 128
     cae:	70 e0       	ldi	r23, 0x00	; 0
     cb0:	60 e0       	ldi	r22, 0x00	; 0
     cb2:	08 95       	ret

00000cb4 <__fp_nan>:
     cb4:	9f ef       	ldi	r25, 0xFF	; 255
     cb6:	80 ec       	ldi	r24, 0xC0	; 192
     cb8:	08 95       	ret

00000cba <__fp_pscA>:
     cba:	00 24       	eor	r0, r0
     cbc:	0a 94       	dec	r0
     cbe:	16 16       	cp	r1, r22
     cc0:	17 06       	cpc	r1, r23
     cc2:	18 06       	cpc	r1, r24
     cc4:	09 06       	cpc	r0, r25
     cc6:	08 95       	ret

00000cc8 <__fp_pscB>:
     cc8:	00 24       	eor	r0, r0
     cca:	0a 94       	dec	r0
     ccc:	12 16       	cp	r1, r18
     cce:	13 06       	cpc	r1, r19
     cd0:	14 06       	cpc	r1, r20
     cd2:	05 06       	cpc	r0, r21
     cd4:	08 95       	ret

00000cd6 <__fp_round>:
     cd6:	09 2e       	mov	r0, r25
     cd8:	03 94       	inc	r0
     cda:	00 0c       	add	r0, r0
     cdc:	11 f4       	brne	.+4      	; 0xce2 <__fp_round+0xc>
     cde:	88 23       	and	r24, r24
     ce0:	52 f0       	brmi	.+20     	; 0xcf6 <__fp_round+0x20>
     ce2:	bb 0f       	add	r27, r27
     ce4:	40 f4       	brcc	.+16     	; 0xcf6 <__fp_round+0x20>
     ce6:	bf 2b       	or	r27, r31
     ce8:	11 f4       	brne	.+4      	; 0xcee <__fp_round+0x18>
     cea:	60 ff       	sbrs	r22, 0
     cec:	04 c0       	rjmp	.+8      	; 0xcf6 <__fp_round+0x20>
     cee:	6f 5f       	subi	r22, 0xFF	; 255
     cf0:	7f 4f       	sbci	r23, 0xFF	; 255
     cf2:	8f 4f       	sbci	r24, 0xFF	; 255
     cf4:	9f 4f       	sbci	r25, 0xFF	; 255
     cf6:	08 95       	ret

00000cf8 <__fp_split3>:
     cf8:	57 fd       	sbrc	r21, 7
     cfa:	90 58       	subi	r25, 0x80	; 128
     cfc:	44 0f       	add	r20, r20
     cfe:	55 1f       	adc	r21, r21
     d00:	59 f0       	breq	.+22     	; 0xd18 <__fp_splitA+0x10>
     d02:	5f 3f       	cpi	r21, 0xFF	; 255
     d04:	71 f0       	breq	.+28     	; 0xd22 <__fp_splitA+0x1a>
     d06:	47 95       	ror	r20

00000d08 <__fp_splitA>:
     d08:	88 0f       	add	r24, r24
     d0a:	97 fb       	bst	r25, 7
     d0c:	99 1f       	adc	r25, r25
     d0e:	61 f0       	breq	.+24     	; 0xd28 <__fp_splitA+0x20>
     d10:	9f 3f       	cpi	r25, 0xFF	; 255
     d12:	79 f0       	breq	.+30     	; 0xd32 <__fp_splitA+0x2a>
     d14:	87 95       	ror	r24
     d16:	08 95       	ret
     d18:	12 16       	cp	r1, r18
     d1a:	13 06       	cpc	r1, r19
     d1c:	14 06       	cpc	r1, r20
     d1e:	55 1f       	adc	r21, r21
     d20:	f2 cf       	rjmp	.-28     	; 0xd06 <__fp_split3+0xe>
     d22:	46 95       	lsr	r20
     d24:	f1 df       	rcall	.-30     	; 0xd08 <__fp_splitA>
     d26:	08 c0       	rjmp	.+16     	; 0xd38 <__fp_splitA+0x30>
     d28:	16 16       	cp	r1, r22
     d2a:	17 06       	cpc	r1, r23
     d2c:	18 06       	cpc	r1, r24
     d2e:	99 1f       	adc	r25, r25
     d30:	f1 cf       	rjmp	.-30     	; 0xd14 <__fp_splitA+0xc>
     d32:	86 95       	lsr	r24
     d34:	71 05       	cpc	r23, r1
     d36:	61 05       	cpc	r22, r1
     d38:	08 94       	sec
     d3a:	08 95       	ret

00000d3c <__fp_zero>:
     d3c:	e8 94       	clt

00000d3e <__fp_szero>:
     d3e:	bb 27       	eor	r27, r27
     d40:	66 27       	eor	r22, r22
     d42:	77 27       	eor	r23, r23
     d44:	cb 01       	movw	r24, r22
     d46:	97 f9       	bld	r25, 7
     d48:	08 95       	ret

00000d4a <__mulsf3>:
     d4a:	0b d0       	rcall	.+22     	; 0xd62 <__mulsf3x>
     d4c:	c4 cf       	rjmp	.-120    	; 0xcd6 <__fp_round>
     d4e:	b5 df       	rcall	.-150    	; 0xcba <__fp_pscA>
     d50:	28 f0       	brcs	.+10     	; 0xd5c <__mulsf3+0x12>
     d52:	ba df       	rcall	.-140    	; 0xcc8 <__fp_pscB>
     d54:	18 f0       	brcs	.+6      	; 0xd5c <__mulsf3+0x12>
     d56:	95 23       	and	r25, r21
     d58:	09 f0       	breq	.+2      	; 0xd5c <__mulsf3+0x12>
     d5a:	a6 cf       	rjmp	.-180    	; 0xca8 <__fp_inf>
     d5c:	ab cf       	rjmp	.-170    	; 0xcb4 <__fp_nan>
     d5e:	11 24       	eor	r1, r1
     d60:	ee cf       	rjmp	.-36     	; 0xd3e <__fp_szero>

00000d62 <__mulsf3x>:
     d62:	ca df       	rcall	.-108    	; 0xcf8 <__fp_split3>
     d64:	a0 f3       	brcs	.-24     	; 0xd4e <__mulsf3+0x4>

00000d66 <__mulsf3_pse>:
     d66:	95 9f       	mul	r25, r21
     d68:	d1 f3       	breq	.-12     	; 0xd5e <__mulsf3+0x14>
     d6a:	95 0f       	add	r25, r21
     d6c:	50 e0       	ldi	r21, 0x00	; 0
     d6e:	55 1f       	adc	r21, r21
     d70:	62 9f       	mul	r22, r18
     d72:	f0 01       	movw	r30, r0
     d74:	72 9f       	mul	r23, r18
     d76:	bb 27       	eor	r27, r27
     d78:	f0 0d       	add	r31, r0
     d7a:	b1 1d       	adc	r27, r1
     d7c:	63 9f       	mul	r22, r19
     d7e:	aa 27       	eor	r26, r26
     d80:	f0 0d       	add	r31, r0
     d82:	b1 1d       	adc	r27, r1
     d84:	aa 1f       	adc	r26, r26
     d86:	64 9f       	mul	r22, r20
     d88:	66 27       	eor	r22, r22
     d8a:	b0 0d       	add	r27, r0
     d8c:	a1 1d       	adc	r26, r1
     d8e:	66 1f       	adc	r22, r22
     d90:	82 9f       	mul	r24, r18
     d92:	22 27       	eor	r18, r18
     d94:	b0 0d       	add	r27, r0
     d96:	a1 1d       	adc	r26, r1
     d98:	62 1f       	adc	r22, r18
     d9a:	73 9f       	mul	r23, r19
     d9c:	b0 0d       	add	r27, r0
     d9e:	a1 1d       	adc	r26, r1
     da0:	62 1f       	adc	r22, r18
     da2:	83 9f       	mul	r24, r19
     da4:	a0 0d       	add	r26, r0
     da6:	61 1d       	adc	r22, r1
     da8:	22 1f       	adc	r18, r18
     daa:	74 9f       	mul	r23, r20
     dac:	33 27       	eor	r19, r19
     dae:	a0 0d       	add	r26, r0
     db0:	61 1d       	adc	r22, r1
     db2:	23 1f       	adc	r18, r19
     db4:	84 9f       	mul	r24, r20
     db6:	60 0d       	add	r22, r0
     db8:	21 1d       	adc	r18, r1
     dba:	82 2f       	mov	r24, r18
     dbc:	76 2f       	mov	r23, r22
     dbe:	6a 2f       	mov	r22, r26
     dc0:	11 24       	eor	r1, r1
     dc2:	9f 57       	subi	r25, 0x7F	; 127
     dc4:	50 40       	sbci	r21, 0x00	; 0
     dc6:	8a f0       	brmi	.+34     	; 0xdea <__mulsf3_pse+0x84>
     dc8:	e1 f0       	breq	.+56     	; 0xe02 <__mulsf3_pse+0x9c>
     dca:	88 23       	and	r24, r24
     dcc:	4a f0       	brmi	.+18     	; 0xde0 <__mulsf3_pse+0x7a>
     dce:	ee 0f       	add	r30, r30
     dd0:	ff 1f       	adc	r31, r31
     dd2:	bb 1f       	adc	r27, r27
     dd4:	66 1f       	adc	r22, r22
     dd6:	77 1f       	adc	r23, r23
     dd8:	88 1f       	adc	r24, r24
     dda:	91 50       	subi	r25, 0x01	; 1
     ddc:	50 40       	sbci	r21, 0x00	; 0
     dde:	a9 f7       	brne	.-22     	; 0xdca <__mulsf3_pse+0x64>
     de0:	9e 3f       	cpi	r25, 0xFE	; 254
     de2:	51 05       	cpc	r21, r1
     de4:	70 f0       	brcs	.+28     	; 0xe02 <__mulsf3_pse+0x9c>
     de6:	60 cf       	rjmp	.-320    	; 0xca8 <__fp_inf>
     de8:	aa cf       	rjmp	.-172    	; 0xd3e <__fp_szero>
     dea:	5f 3f       	cpi	r21, 0xFF	; 255
     dec:	ec f3       	brlt	.-6      	; 0xde8 <__mulsf3_pse+0x82>
     dee:	98 3e       	cpi	r25, 0xE8	; 232
     df0:	dc f3       	brlt	.-10     	; 0xde8 <__mulsf3_pse+0x82>
     df2:	86 95       	lsr	r24
     df4:	77 95       	ror	r23
     df6:	67 95       	ror	r22
     df8:	b7 95       	ror	r27
     dfa:	f7 95       	ror	r31
     dfc:	e7 95       	ror	r30
     dfe:	9f 5f       	subi	r25, 0xFF	; 255
     e00:	c1 f7       	brne	.-16     	; 0xdf2 <__mulsf3_pse+0x8c>
     e02:	fe 2b       	or	r31, r30
     e04:	88 0f       	add	r24, r24
     e06:	91 1d       	adc	r25, r1
     e08:	96 95       	lsr	r25
     e0a:	87 95       	ror	r24
     e0c:	97 f9       	bld	r25, 7
     e0e:	08 95       	ret

00000e10 <__divmodhi4>:
     e10:	97 fb       	bst	r25, 7
     e12:	07 2e       	mov	r0, r23
     e14:	16 f4       	brtc	.+4      	; 0xe1a <__divmodhi4+0xa>
     e16:	00 94       	com	r0
     e18:	06 d0       	rcall	.+12     	; 0xe26 <__divmodhi4_neg1>
     e1a:	77 fd       	sbrc	r23, 7
     e1c:	08 d0       	rcall	.+16     	; 0xe2e <__divmodhi4_neg2>
     e1e:	11 d0       	rcall	.+34     	; 0xe42 <__udivmodhi4>
     e20:	07 fc       	sbrc	r0, 7
     e22:	05 d0       	rcall	.+10     	; 0xe2e <__divmodhi4_neg2>
     e24:	3e f4       	brtc	.+14     	; 0xe34 <__divmodhi4_exit>

00000e26 <__divmodhi4_neg1>:
     e26:	90 95       	com	r25
     e28:	81 95       	neg	r24
     e2a:	9f 4f       	sbci	r25, 0xFF	; 255
     e2c:	08 95       	ret

00000e2e <__divmodhi4_neg2>:
     e2e:	70 95       	com	r23
     e30:	61 95       	neg	r22
     e32:	7f 4f       	sbci	r23, 0xFF	; 255

00000e34 <__divmodhi4_exit>:
     e34:	08 95       	ret

00000e36 <__tablejump2__>:
     e36:	ee 0f       	add	r30, r30
     e38:	ff 1f       	adc	r31, r31

00000e3a <__tablejump__>:
     e3a:	05 90       	lpm	r0, Z+
     e3c:	f4 91       	lpm	r31, Z
     e3e:	e0 2d       	mov	r30, r0
     e40:	19 94       	eijmp

00000e42 <__udivmodhi4>:
     e42:	aa 1b       	sub	r26, r26
     e44:	bb 1b       	sub	r27, r27
     e46:	51 e1       	ldi	r21, 0x11	; 17
     e48:	07 c0       	rjmp	.+14     	; 0xe58 <__udivmodhi4_ep>

00000e4a <__udivmodhi4_loop>:
     e4a:	aa 1f       	adc	r26, r26
     e4c:	bb 1f       	adc	r27, r27
     e4e:	a6 17       	cp	r26, r22
     e50:	b7 07       	cpc	r27, r23
     e52:	10 f0       	brcs	.+4      	; 0xe58 <__udivmodhi4_ep>
     e54:	a6 1b       	sub	r26, r22
     e56:	b7 0b       	sbc	r27, r23

00000e58 <__udivmodhi4_ep>:
     e58:	88 1f       	adc	r24, r24
     e5a:	99 1f       	adc	r25, r25
     e5c:	5a 95       	dec	r21
     e5e:	a9 f7       	brne	.-22     	; 0xe4a <__udivmodhi4_loop>
     e60:	80 95       	com	r24
     e62:	90 95       	com	r25
     e64:	bc 01       	movw	r22, r24
     e66:	cd 01       	movw	r24, r26
     e68:	08 95       	ret

00000e6a <fdevopen>:
     e6a:	0f 93       	push	r16
     e6c:	1f 93       	push	r17
     e6e:	cf 93       	push	r28
     e70:	df 93       	push	r29
     e72:	ec 01       	movw	r28, r24
     e74:	8b 01       	movw	r16, r22
     e76:	00 97       	sbiw	r24, 0x00	; 0
     e78:	31 f4       	brne	.+12     	; 0xe86 <fdevopen+0x1c>
     e7a:	61 15       	cp	r22, r1
     e7c:	71 05       	cpc	r23, r1
     e7e:	19 f4       	brne	.+6      	; 0xe86 <fdevopen+0x1c>
     e80:	80 e0       	ldi	r24, 0x00	; 0
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	37 c0       	rjmp	.+110    	; 0xef4 <fdevopen+0x8a>
     e86:	6e e0       	ldi	r22, 0x0E	; 14
     e88:	70 e0       	ldi	r23, 0x00	; 0
     e8a:	81 e0       	ldi	r24, 0x01	; 1
     e8c:	90 e0       	ldi	r25, 0x00	; 0
     e8e:	36 d2       	rcall	.+1132   	; 0x12fc <calloc>
     e90:	fc 01       	movw	r30, r24
     e92:	00 97       	sbiw	r24, 0x00	; 0
     e94:	a9 f3       	breq	.-22     	; 0xe80 <fdevopen+0x16>
     e96:	80 e8       	ldi	r24, 0x80	; 128
     e98:	83 83       	std	Z+3, r24	; 0x03
     e9a:	01 15       	cp	r16, r1
     e9c:	11 05       	cpc	r17, r1
     e9e:	71 f0       	breq	.+28     	; 0xebc <fdevopen+0x52>
     ea0:	13 87       	std	Z+11, r17	; 0x0b
     ea2:	02 87       	std	Z+10, r16	; 0x0a
     ea4:	81 e8       	ldi	r24, 0x81	; 129
     ea6:	83 83       	std	Z+3, r24	; 0x03
     ea8:	80 91 25 02 	lds	r24, 0x0225
     eac:	90 91 26 02 	lds	r25, 0x0226
     eb0:	89 2b       	or	r24, r25
     eb2:	21 f4       	brne	.+8      	; 0xebc <fdevopen+0x52>
     eb4:	f0 93 26 02 	sts	0x0226, r31
     eb8:	e0 93 25 02 	sts	0x0225, r30
     ebc:	20 97       	sbiw	r28, 0x00	; 0
     ebe:	c9 f0       	breq	.+50     	; 0xef2 <fdevopen+0x88>
     ec0:	d1 87       	std	Z+9, r29	; 0x09
     ec2:	c0 87       	std	Z+8, r28	; 0x08
     ec4:	83 81       	ldd	r24, Z+3	; 0x03
     ec6:	82 60       	ori	r24, 0x02	; 2
     ec8:	83 83       	std	Z+3, r24	; 0x03
     eca:	80 91 27 02 	lds	r24, 0x0227
     ece:	90 91 28 02 	lds	r25, 0x0228
     ed2:	89 2b       	or	r24, r25
     ed4:	71 f4       	brne	.+28     	; 0xef2 <fdevopen+0x88>
     ed6:	f0 93 28 02 	sts	0x0228, r31
     eda:	e0 93 27 02 	sts	0x0227, r30
     ede:	80 91 29 02 	lds	r24, 0x0229
     ee2:	90 91 2a 02 	lds	r25, 0x022A
     ee6:	89 2b       	or	r24, r25
     ee8:	21 f4       	brne	.+8      	; 0xef2 <fdevopen+0x88>
     eea:	f0 93 2a 02 	sts	0x022A, r31
     eee:	e0 93 29 02 	sts	0x0229, r30
     ef2:	cf 01       	movw	r24, r30
     ef4:	df 91       	pop	r29
     ef6:	cf 91       	pop	r28
     ef8:	1f 91       	pop	r17
     efa:	0f 91       	pop	r16
     efc:	08 95       	ret

00000efe <printf>:
     efe:	cf 93       	push	r28
     f00:	df 93       	push	r29
     f02:	cd b7       	in	r28, 0x3d	; 61
     f04:	de b7       	in	r29, 0x3e	; 62
     f06:	fe 01       	movw	r30, r28
     f08:	36 96       	adiw	r30, 0x06	; 6
     f0a:	61 91       	ld	r22, Z+
     f0c:	71 91       	ld	r23, Z+
     f0e:	af 01       	movw	r20, r30
     f10:	80 91 27 02 	lds	r24, 0x0227
     f14:	90 91 28 02 	lds	r25, 0x0228
     f18:	03 d0       	rcall	.+6      	; 0xf20 <vfprintf>
     f1a:	df 91       	pop	r29
     f1c:	cf 91       	pop	r28
     f1e:	08 95       	ret

00000f20 <vfprintf>:
     f20:	2f 92       	push	r2
     f22:	3f 92       	push	r3
     f24:	4f 92       	push	r4
     f26:	5f 92       	push	r5
     f28:	6f 92       	push	r6
     f2a:	7f 92       	push	r7
     f2c:	8f 92       	push	r8
     f2e:	9f 92       	push	r9
     f30:	af 92       	push	r10
     f32:	bf 92       	push	r11
     f34:	cf 92       	push	r12
     f36:	df 92       	push	r13
     f38:	ef 92       	push	r14
     f3a:	ff 92       	push	r15
     f3c:	0f 93       	push	r16
     f3e:	1f 93       	push	r17
     f40:	cf 93       	push	r28
     f42:	df 93       	push	r29
     f44:	cd b7       	in	r28, 0x3d	; 61
     f46:	de b7       	in	r29, 0x3e	; 62
     f48:	2c 97       	sbiw	r28, 0x0c	; 12
     f4a:	0f b6       	in	r0, 0x3f	; 63
     f4c:	f8 94       	cli
     f4e:	de bf       	out	0x3e, r29	; 62
     f50:	0f be       	out	0x3f, r0	; 63
     f52:	cd bf       	out	0x3d, r28	; 61
     f54:	7c 01       	movw	r14, r24
     f56:	6b 01       	movw	r12, r22
     f58:	8a 01       	movw	r16, r20
     f5a:	fc 01       	movw	r30, r24
     f5c:	17 82       	std	Z+7, r1	; 0x07
     f5e:	16 82       	std	Z+6, r1	; 0x06
     f60:	83 81       	ldd	r24, Z+3	; 0x03
     f62:	81 ff       	sbrs	r24, 1
     f64:	b0 c1       	rjmp	.+864    	; 0x12c6 <vfprintf+0x3a6>
     f66:	ce 01       	movw	r24, r28
     f68:	01 96       	adiw	r24, 0x01	; 1
     f6a:	4c 01       	movw	r8, r24
     f6c:	f7 01       	movw	r30, r14
     f6e:	93 81       	ldd	r25, Z+3	; 0x03
     f70:	f6 01       	movw	r30, r12
     f72:	93 fd       	sbrc	r25, 3
     f74:	85 91       	lpm	r24, Z+
     f76:	93 ff       	sbrs	r25, 3
     f78:	81 91       	ld	r24, Z+
     f7a:	6f 01       	movw	r12, r30
     f7c:	88 23       	and	r24, r24
     f7e:	09 f4       	brne	.+2      	; 0xf82 <vfprintf+0x62>
     f80:	9e c1       	rjmp	.+828    	; 0x12be <vfprintf+0x39e>
     f82:	85 32       	cpi	r24, 0x25	; 37
     f84:	39 f4       	brne	.+14     	; 0xf94 <vfprintf+0x74>
     f86:	93 fd       	sbrc	r25, 3
     f88:	85 91       	lpm	r24, Z+
     f8a:	93 ff       	sbrs	r25, 3
     f8c:	81 91       	ld	r24, Z+
     f8e:	6f 01       	movw	r12, r30
     f90:	85 32       	cpi	r24, 0x25	; 37
     f92:	21 f4       	brne	.+8      	; 0xf9c <vfprintf+0x7c>
     f94:	b7 01       	movw	r22, r14
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	0f d3       	rcall	.+1566   	; 0x15b8 <fputc>
     f9a:	e8 cf       	rjmp	.-48     	; 0xf6c <vfprintf+0x4c>
     f9c:	51 2c       	mov	r5, r1
     f9e:	31 2c       	mov	r3, r1
     fa0:	20 e0       	ldi	r18, 0x00	; 0
     fa2:	20 32       	cpi	r18, 0x20	; 32
     fa4:	a0 f4       	brcc	.+40     	; 0xfce <vfprintf+0xae>
     fa6:	8b 32       	cpi	r24, 0x2B	; 43
     fa8:	69 f0       	breq	.+26     	; 0xfc4 <vfprintf+0xa4>
     faa:	30 f4       	brcc	.+12     	; 0xfb8 <vfprintf+0x98>
     fac:	80 32       	cpi	r24, 0x20	; 32
     fae:	59 f0       	breq	.+22     	; 0xfc6 <vfprintf+0xa6>
     fb0:	83 32       	cpi	r24, 0x23	; 35
     fb2:	69 f4       	brne	.+26     	; 0xfce <vfprintf+0xae>
     fb4:	20 61       	ori	r18, 0x10	; 16
     fb6:	2c c0       	rjmp	.+88     	; 0x1010 <vfprintf+0xf0>
     fb8:	8d 32       	cpi	r24, 0x2D	; 45
     fba:	39 f0       	breq	.+14     	; 0xfca <vfprintf+0xaa>
     fbc:	80 33       	cpi	r24, 0x30	; 48
     fbe:	39 f4       	brne	.+14     	; 0xfce <vfprintf+0xae>
     fc0:	21 60       	ori	r18, 0x01	; 1
     fc2:	26 c0       	rjmp	.+76     	; 0x1010 <vfprintf+0xf0>
     fc4:	22 60       	ori	r18, 0x02	; 2
     fc6:	24 60       	ori	r18, 0x04	; 4
     fc8:	23 c0       	rjmp	.+70     	; 0x1010 <vfprintf+0xf0>
     fca:	28 60       	ori	r18, 0x08	; 8
     fcc:	21 c0       	rjmp	.+66     	; 0x1010 <vfprintf+0xf0>
     fce:	27 fd       	sbrc	r18, 7
     fd0:	27 c0       	rjmp	.+78     	; 0x1020 <vfprintf+0x100>
     fd2:	30 ed       	ldi	r19, 0xD0	; 208
     fd4:	38 0f       	add	r19, r24
     fd6:	3a 30       	cpi	r19, 0x0A	; 10
     fd8:	78 f4       	brcc	.+30     	; 0xff8 <vfprintf+0xd8>
     fda:	26 ff       	sbrs	r18, 6
     fdc:	06 c0       	rjmp	.+12     	; 0xfea <vfprintf+0xca>
     fde:	fa e0       	ldi	r31, 0x0A	; 10
     fe0:	5f 9e       	mul	r5, r31
     fe2:	30 0d       	add	r19, r0
     fe4:	11 24       	eor	r1, r1
     fe6:	53 2e       	mov	r5, r19
     fe8:	13 c0       	rjmp	.+38     	; 0x1010 <vfprintf+0xf0>
     fea:	8a e0       	ldi	r24, 0x0A	; 10
     fec:	38 9e       	mul	r3, r24
     fee:	30 0d       	add	r19, r0
     ff0:	11 24       	eor	r1, r1
     ff2:	33 2e       	mov	r3, r19
     ff4:	20 62       	ori	r18, 0x20	; 32
     ff6:	0c c0       	rjmp	.+24     	; 0x1010 <vfprintf+0xf0>
     ff8:	8e 32       	cpi	r24, 0x2E	; 46
     ffa:	21 f4       	brne	.+8      	; 0x1004 <vfprintf+0xe4>
     ffc:	26 fd       	sbrc	r18, 6
     ffe:	5f c1       	rjmp	.+702    	; 0x12be <vfprintf+0x39e>
    1000:	20 64       	ori	r18, 0x40	; 64
    1002:	06 c0       	rjmp	.+12     	; 0x1010 <vfprintf+0xf0>
    1004:	8c 36       	cpi	r24, 0x6C	; 108
    1006:	11 f4       	brne	.+4      	; 0x100c <vfprintf+0xec>
    1008:	20 68       	ori	r18, 0x80	; 128
    100a:	02 c0       	rjmp	.+4      	; 0x1010 <vfprintf+0xf0>
    100c:	88 36       	cpi	r24, 0x68	; 104
    100e:	41 f4       	brne	.+16     	; 0x1020 <vfprintf+0x100>
    1010:	f6 01       	movw	r30, r12
    1012:	93 fd       	sbrc	r25, 3
    1014:	85 91       	lpm	r24, Z+
    1016:	93 ff       	sbrs	r25, 3
    1018:	81 91       	ld	r24, Z+
    101a:	6f 01       	movw	r12, r30
    101c:	81 11       	cpse	r24, r1
    101e:	c1 cf       	rjmp	.-126    	; 0xfa2 <vfprintf+0x82>
    1020:	98 2f       	mov	r25, r24
    1022:	9f 7d       	andi	r25, 0xDF	; 223
    1024:	95 54       	subi	r25, 0x45	; 69
    1026:	93 30       	cpi	r25, 0x03	; 3
    1028:	28 f4       	brcc	.+10     	; 0x1034 <vfprintf+0x114>
    102a:	0c 5f       	subi	r16, 0xFC	; 252
    102c:	1f 4f       	sbci	r17, 0xFF	; 255
    102e:	ff e3       	ldi	r31, 0x3F	; 63
    1030:	f9 83       	std	Y+1, r31	; 0x01
    1032:	0d c0       	rjmp	.+26     	; 0x104e <vfprintf+0x12e>
    1034:	83 36       	cpi	r24, 0x63	; 99
    1036:	31 f0       	breq	.+12     	; 0x1044 <vfprintf+0x124>
    1038:	83 37       	cpi	r24, 0x73	; 115
    103a:	71 f0       	breq	.+28     	; 0x1058 <vfprintf+0x138>
    103c:	83 35       	cpi	r24, 0x53	; 83
    103e:	09 f0       	breq	.+2      	; 0x1042 <vfprintf+0x122>
    1040:	57 c0       	rjmp	.+174    	; 0x10f0 <vfprintf+0x1d0>
    1042:	21 c0       	rjmp	.+66     	; 0x1086 <vfprintf+0x166>
    1044:	f8 01       	movw	r30, r16
    1046:	80 81       	ld	r24, Z
    1048:	89 83       	std	Y+1, r24	; 0x01
    104a:	0e 5f       	subi	r16, 0xFE	; 254
    104c:	1f 4f       	sbci	r17, 0xFF	; 255
    104e:	44 24       	eor	r4, r4
    1050:	43 94       	inc	r4
    1052:	51 2c       	mov	r5, r1
    1054:	54 01       	movw	r10, r8
    1056:	14 c0       	rjmp	.+40     	; 0x1080 <vfprintf+0x160>
    1058:	38 01       	movw	r6, r16
    105a:	f2 e0       	ldi	r31, 0x02	; 2
    105c:	6f 0e       	add	r6, r31
    105e:	71 1c       	adc	r7, r1
    1060:	f8 01       	movw	r30, r16
    1062:	a0 80       	ld	r10, Z
    1064:	b1 80       	ldd	r11, Z+1	; 0x01
    1066:	26 ff       	sbrs	r18, 6
    1068:	03 c0       	rjmp	.+6      	; 0x1070 <vfprintf+0x150>
    106a:	65 2d       	mov	r22, r5
    106c:	70 e0       	ldi	r23, 0x00	; 0
    106e:	02 c0       	rjmp	.+4      	; 0x1074 <vfprintf+0x154>
    1070:	6f ef       	ldi	r22, 0xFF	; 255
    1072:	7f ef       	ldi	r23, 0xFF	; 255
    1074:	c5 01       	movw	r24, r10
    1076:	2c 87       	std	Y+12, r18	; 0x0c
    1078:	94 d2       	rcall	.+1320   	; 0x15a2 <strnlen>
    107a:	2c 01       	movw	r4, r24
    107c:	83 01       	movw	r16, r6
    107e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1080:	2f 77       	andi	r18, 0x7F	; 127
    1082:	22 2e       	mov	r2, r18
    1084:	16 c0       	rjmp	.+44     	; 0x10b2 <vfprintf+0x192>
    1086:	38 01       	movw	r6, r16
    1088:	f2 e0       	ldi	r31, 0x02	; 2
    108a:	6f 0e       	add	r6, r31
    108c:	71 1c       	adc	r7, r1
    108e:	f8 01       	movw	r30, r16
    1090:	a0 80       	ld	r10, Z
    1092:	b1 80       	ldd	r11, Z+1	; 0x01
    1094:	26 ff       	sbrs	r18, 6
    1096:	03 c0       	rjmp	.+6      	; 0x109e <vfprintf+0x17e>
    1098:	65 2d       	mov	r22, r5
    109a:	70 e0       	ldi	r23, 0x00	; 0
    109c:	02 c0       	rjmp	.+4      	; 0x10a2 <vfprintf+0x182>
    109e:	6f ef       	ldi	r22, 0xFF	; 255
    10a0:	7f ef       	ldi	r23, 0xFF	; 255
    10a2:	c5 01       	movw	r24, r10
    10a4:	2c 87       	std	Y+12, r18	; 0x0c
    10a6:	6b d2       	rcall	.+1238   	; 0x157e <strnlen_P>
    10a8:	2c 01       	movw	r4, r24
    10aa:	2c 85       	ldd	r18, Y+12	; 0x0c
    10ac:	20 68       	ori	r18, 0x80	; 128
    10ae:	22 2e       	mov	r2, r18
    10b0:	83 01       	movw	r16, r6
    10b2:	23 fc       	sbrc	r2, 3
    10b4:	19 c0       	rjmp	.+50     	; 0x10e8 <vfprintf+0x1c8>
    10b6:	83 2d       	mov	r24, r3
    10b8:	90 e0       	ldi	r25, 0x00	; 0
    10ba:	48 16       	cp	r4, r24
    10bc:	59 06       	cpc	r5, r25
    10be:	a0 f4       	brcc	.+40     	; 0x10e8 <vfprintf+0x1c8>
    10c0:	b7 01       	movw	r22, r14
    10c2:	80 e2       	ldi	r24, 0x20	; 32
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	78 d2       	rcall	.+1264   	; 0x15b8 <fputc>
    10c8:	3a 94       	dec	r3
    10ca:	f5 cf       	rjmp	.-22     	; 0x10b6 <vfprintf+0x196>
    10cc:	f5 01       	movw	r30, r10
    10ce:	27 fc       	sbrc	r2, 7
    10d0:	85 91       	lpm	r24, Z+
    10d2:	27 fe       	sbrs	r2, 7
    10d4:	81 91       	ld	r24, Z+
    10d6:	5f 01       	movw	r10, r30
    10d8:	b7 01       	movw	r22, r14
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	6d d2       	rcall	.+1242   	; 0x15b8 <fputc>
    10de:	31 10       	cpse	r3, r1
    10e0:	3a 94       	dec	r3
    10e2:	f1 e0       	ldi	r31, 0x01	; 1
    10e4:	4f 1a       	sub	r4, r31
    10e6:	51 08       	sbc	r5, r1
    10e8:	41 14       	cp	r4, r1
    10ea:	51 04       	cpc	r5, r1
    10ec:	79 f7       	brne	.-34     	; 0x10cc <vfprintf+0x1ac>
    10ee:	de c0       	rjmp	.+444    	; 0x12ac <vfprintf+0x38c>
    10f0:	84 36       	cpi	r24, 0x64	; 100
    10f2:	11 f0       	breq	.+4      	; 0x10f8 <vfprintf+0x1d8>
    10f4:	89 36       	cpi	r24, 0x69	; 105
    10f6:	31 f5       	brne	.+76     	; 0x1144 <vfprintf+0x224>
    10f8:	f8 01       	movw	r30, r16
    10fa:	27 ff       	sbrs	r18, 7
    10fc:	07 c0       	rjmp	.+14     	; 0x110c <vfprintf+0x1ec>
    10fe:	60 81       	ld	r22, Z
    1100:	71 81       	ldd	r23, Z+1	; 0x01
    1102:	82 81       	ldd	r24, Z+2	; 0x02
    1104:	93 81       	ldd	r25, Z+3	; 0x03
    1106:	0c 5f       	subi	r16, 0xFC	; 252
    1108:	1f 4f       	sbci	r17, 0xFF	; 255
    110a:	08 c0       	rjmp	.+16     	; 0x111c <vfprintf+0x1fc>
    110c:	60 81       	ld	r22, Z
    110e:	71 81       	ldd	r23, Z+1	; 0x01
    1110:	88 27       	eor	r24, r24
    1112:	77 fd       	sbrc	r23, 7
    1114:	80 95       	com	r24
    1116:	98 2f       	mov	r25, r24
    1118:	0e 5f       	subi	r16, 0xFE	; 254
    111a:	1f 4f       	sbci	r17, 0xFF	; 255
    111c:	2f 76       	andi	r18, 0x6F	; 111
    111e:	b2 2e       	mov	r11, r18
    1120:	97 ff       	sbrs	r25, 7
    1122:	09 c0       	rjmp	.+18     	; 0x1136 <vfprintf+0x216>
    1124:	90 95       	com	r25
    1126:	80 95       	com	r24
    1128:	70 95       	com	r23
    112a:	61 95       	neg	r22
    112c:	7f 4f       	sbci	r23, 0xFF	; 255
    112e:	8f 4f       	sbci	r24, 0xFF	; 255
    1130:	9f 4f       	sbci	r25, 0xFF	; 255
    1132:	20 68       	ori	r18, 0x80	; 128
    1134:	b2 2e       	mov	r11, r18
    1136:	2a e0       	ldi	r18, 0x0A	; 10
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	a4 01       	movw	r20, r8
    113c:	6f d2       	rcall	.+1246   	; 0x161c <__ultoa_invert>
    113e:	a8 2e       	mov	r10, r24
    1140:	a8 18       	sub	r10, r8
    1142:	43 c0       	rjmp	.+134    	; 0x11ca <vfprintf+0x2aa>
    1144:	85 37       	cpi	r24, 0x75	; 117
    1146:	29 f4       	brne	.+10     	; 0x1152 <vfprintf+0x232>
    1148:	2f 7e       	andi	r18, 0xEF	; 239
    114a:	b2 2e       	mov	r11, r18
    114c:	2a e0       	ldi	r18, 0x0A	; 10
    114e:	30 e0       	ldi	r19, 0x00	; 0
    1150:	25 c0       	rjmp	.+74     	; 0x119c <vfprintf+0x27c>
    1152:	f2 2f       	mov	r31, r18
    1154:	f9 7f       	andi	r31, 0xF9	; 249
    1156:	bf 2e       	mov	r11, r31
    1158:	8f 36       	cpi	r24, 0x6F	; 111
    115a:	c1 f0       	breq	.+48     	; 0x118c <vfprintf+0x26c>
    115c:	18 f4       	brcc	.+6      	; 0x1164 <vfprintf+0x244>
    115e:	88 35       	cpi	r24, 0x58	; 88
    1160:	79 f0       	breq	.+30     	; 0x1180 <vfprintf+0x260>
    1162:	ad c0       	rjmp	.+346    	; 0x12be <vfprintf+0x39e>
    1164:	80 37       	cpi	r24, 0x70	; 112
    1166:	19 f0       	breq	.+6      	; 0x116e <vfprintf+0x24e>
    1168:	88 37       	cpi	r24, 0x78	; 120
    116a:	21 f0       	breq	.+8      	; 0x1174 <vfprintf+0x254>
    116c:	a8 c0       	rjmp	.+336    	; 0x12be <vfprintf+0x39e>
    116e:	2f 2f       	mov	r18, r31
    1170:	20 61       	ori	r18, 0x10	; 16
    1172:	b2 2e       	mov	r11, r18
    1174:	b4 fe       	sbrs	r11, 4
    1176:	0d c0       	rjmp	.+26     	; 0x1192 <vfprintf+0x272>
    1178:	8b 2d       	mov	r24, r11
    117a:	84 60       	ori	r24, 0x04	; 4
    117c:	b8 2e       	mov	r11, r24
    117e:	09 c0       	rjmp	.+18     	; 0x1192 <vfprintf+0x272>
    1180:	24 ff       	sbrs	r18, 4
    1182:	0a c0       	rjmp	.+20     	; 0x1198 <vfprintf+0x278>
    1184:	9f 2f       	mov	r25, r31
    1186:	96 60       	ori	r25, 0x06	; 6
    1188:	b9 2e       	mov	r11, r25
    118a:	06 c0       	rjmp	.+12     	; 0x1198 <vfprintf+0x278>
    118c:	28 e0       	ldi	r18, 0x08	; 8
    118e:	30 e0       	ldi	r19, 0x00	; 0
    1190:	05 c0       	rjmp	.+10     	; 0x119c <vfprintf+0x27c>
    1192:	20 e1       	ldi	r18, 0x10	; 16
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	02 c0       	rjmp	.+4      	; 0x119c <vfprintf+0x27c>
    1198:	20 e1       	ldi	r18, 0x10	; 16
    119a:	32 e0       	ldi	r19, 0x02	; 2
    119c:	f8 01       	movw	r30, r16
    119e:	b7 fe       	sbrs	r11, 7
    11a0:	07 c0       	rjmp	.+14     	; 0x11b0 <vfprintf+0x290>
    11a2:	60 81       	ld	r22, Z
    11a4:	71 81       	ldd	r23, Z+1	; 0x01
    11a6:	82 81       	ldd	r24, Z+2	; 0x02
    11a8:	93 81       	ldd	r25, Z+3	; 0x03
    11aa:	0c 5f       	subi	r16, 0xFC	; 252
    11ac:	1f 4f       	sbci	r17, 0xFF	; 255
    11ae:	06 c0       	rjmp	.+12     	; 0x11bc <vfprintf+0x29c>
    11b0:	60 81       	ld	r22, Z
    11b2:	71 81       	ldd	r23, Z+1	; 0x01
    11b4:	80 e0       	ldi	r24, 0x00	; 0
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	0e 5f       	subi	r16, 0xFE	; 254
    11ba:	1f 4f       	sbci	r17, 0xFF	; 255
    11bc:	a4 01       	movw	r20, r8
    11be:	2e d2       	rcall	.+1116   	; 0x161c <__ultoa_invert>
    11c0:	a8 2e       	mov	r10, r24
    11c2:	a8 18       	sub	r10, r8
    11c4:	fb 2d       	mov	r31, r11
    11c6:	ff 77       	andi	r31, 0x7F	; 127
    11c8:	bf 2e       	mov	r11, r31
    11ca:	b6 fe       	sbrs	r11, 6
    11cc:	0b c0       	rjmp	.+22     	; 0x11e4 <vfprintf+0x2c4>
    11ce:	2b 2d       	mov	r18, r11
    11d0:	2e 7f       	andi	r18, 0xFE	; 254
    11d2:	a5 14       	cp	r10, r5
    11d4:	50 f4       	brcc	.+20     	; 0x11ea <vfprintf+0x2ca>
    11d6:	b4 fe       	sbrs	r11, 4
    11d8:	0a c0       	rjmp	.+20     	; 0x11ee <vfprintf+0x2ce>
    11da:	b2 fc       	sbrc	r11, 2
    11dc:	08 c0       	rjmp	.+16     	; 0x11ee <vfprintf+0x2ce>
    11de:	2b 2d       	mov	r18, r11
    11e0:	2e 7e       	andi	r18, 0xEE	; 238
    11e2:	05 c0       	rjmp	.+10     	; 0x11ee <vfprintf+0x2ce>
    11e4:	7a 2c       	mov	r7, r10
    11e6:	2b 2d       	mov	r18, r11
    11e8:	03 c0       	rjmp	.+6      	; 0x11f0 <vfprintf+0x2d0>
    11ea:	7a 2c       	mov	r7, r10
    11ec:	01 c0       	rjmp	.+2      	; 0x11f0 <vfprintf+0x2d0>
    11ee:	75 2c       	mov	r7, r5
    11f0:	24 ff       	sbrs	r18, 4
    11f2:	0d c0       	rjmp	.+26     	; 0x120e <vfprintf+0x2ee>
    11f4:	fe 01       	movw	r30, r28
    11f6:	ea 0d       	add	r30, r10
    11f8:	f1 1d       	adc	r31, r1
    11fa:	80 81       	ld	r24, Z
    11fc:	80 33       	cpi	r24, 0x30	; 48
    11fe:	11 f4       	brne	.+4      	; 0x1204 <vfprintf+0x2e4>
    1200:	29 7e       	andi	r18, 0xE9	; 233
    1202:	09 c0       	rjmp	.+18     	; 0x1216 <vfprintf+0x2f6>
    1204:	22 ff       	sbrs	r18, 2
    1206:	06 c0       	rjmp	.+12     	; 0x1214 <vfprintf+0x2f4>
    1208:	73 94       	inc	r7
    120a:	73 94       	inc	r7
    120c:	04 c0       	rjmp	.+8      	; 0x1216 <vfprintf+0x2f6>
    120e:	82 2f       	mov	r24, r18
    1210:	86 78       	andi	r24, 0x86	; 134
    1212:	09 f0       	breq	.+2      	; 0x1216 <vfprintf+0x2f6>
    1214:	73 94       	inc	r7
    1216:	23 fd       	sbrc	r18, 3
    1218:	12 c0       	rjmp	.+36     	; 0x123e <vfprintf+0x31e>
    121a:	20 ff       	sbrs	r18, 0
    121c:	06 c0       	rjmp	.+12     	; 0x122a <vfprintf+0x30a>
    121e:	5a 2c       	mov	r5, r10
    1220:	73 14       	cp	r7, r3
    1222:	18 f4       	brcc	.+6      	; 0x122a <vfprintf+0x30a>
    1224:	53 0c       	add	r5, r3
    1226:	57 18       	sub	r5, r7
    1228:	73 2c       	mov	r7, r3
    122a:	73 14       	cp	r7, r3
    122c:	60 f4       	brcc	.+24     	; 0x1246 <vfprintf+0x326>
    122e:	b7 01       	movw	r22, r14
    1230:	80 e2       	ldi	r24, 0x20	; 32
    1232:	90 e0       	ldi	r25, 0x00	; 0
    1234:	2c 87       	std	Y+12, r18	; 0x0c
    1236:	c0 d1       	rcall	.+896    	; 0x15b8 <fputc>
    1238:	73 94       	inc	r7
    123a:	2c 85       	ldd	r18, Y+12	; 0x0c
    123c:	f6 cf       	rjmp	.-20     	; 0x122a <vfprintf+0x30a>
    123e:	73 14       	cp	r7, r3
    1240:	10 f4       	brcc	.+4      	; 0x1246 <vfprintf+0x326>
    1242:	37 18       	sub	r3, r7
    1244:	01 c0       	rjmp	.+2      	; 0x1248 <vfprintf+0x328>
    1246:	31 2c       	mov	r3, r1
    1248:	24 ff       	sbrs	r18, 4
    124a:	11 c0       	rjmp	.+34     	; 0x126e <vfprintf+0x34e>
    124c:	b7 01       	movw	r22, r14
    124e:	80 e3       	ldi	r24, 0x30	; 48
    1250:	90 e0       	ldi	r25, 0x00	; 0
    1252:	2c 87       	std	Y+12, r18	; 0x0c
    1254:	b1 d1       	rcall	.+866    	; 0x15b8 <fputc>
    1256:	2c 85       	ldd	r18, Y+12	; 0x0c
    1258:	22 ff       	sbrs	r18, 2
    125a:	16 c0       	rjmp	.+44     	; 0x1288 <vfprintf+0x368>
    125c:	21 ff       	sbrs	r18, 1
    125e:	03 c0       	rjmp	.+6      	; 0x1266 <vfprintf+0x346>
    1260:	88 e5       	ldi	r24, 0x58	; 88
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	02 c0       	rjmp	.+4      	; 0x126a <vfprintf+0x34a>
    1266:	88 e7       	ldi	r24, 0x78	; 120
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	b7 01       	movw	r22, r14
    126c:	0c c0       	rjmp	.+24     	; 0x1286 <vfprintf+0x366>
    126e:	82 2f       	mov	r24, r18
    1270:	86 78       	andi	r24, 0x86	; 134
    1272:	51 f0       	breq	.+20     	; 0x1288 <vfprintf+0x368>
    1274:	21 fd       	sbrc	r18, 1
    1276:	02 c0       	rjmp	.+4      	; 0x127c <vfprintf+0x35c>
    1278:	80 e2       	ldi	r24, 0x20	; 32
    127a:	01 c0       	rjmp	.+2      	; 0x127e <vfprintf+0x35e>
    127c:	8b e2       	ldi	r24, 0x2B	; 43
    127e:	27 fd       	sbrc	r18, 7
    1280:	8d e2       	ldi	r24, 0x2D	; 45
    1282:	b7 01       	movw	r22, r14
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	98 d1       	rcall	.+816    	; 0x15b8 <fputc>
    1288:	a5 14       	cp	r10, r5
    128a:	30 f4       	brcc	.+12     	; 0x1298 <vfprintf+0x378>
    128c:	b7 01       	movw	r22, r14
    128e:	80 e3       	ldi	r24, 0x30	; 48
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	92 d1       	rcall	.+804    	; 0x15b8 <fputc>
    1294:	5a 94       	dec	r5
    1296:	f8 cf       	rjmp	.-16     	; 0x1288 <vfprintf+0x368>
    1298:	aa 94       	dec	r10
    129a:	f4 01       	movw	r30, r8
    129c:	ea 0d       	add	r30, r10
    129e:	f1 1d       	adc	r31, r1
    12a0:	80 81       	ld	r24, Z
    12a2:	b7 01       	movw	r22, r14
    12a4:	90 e0       	ldi	r25, 0x00	; 0
    12a6:	88 d1       	rcall	.+784    	; 0x15b8 <fputc>
    12a8:	a1 10       	cpse	r10, r1
    12aa:	f6 cf       	rjmp	.-20     	; 0x1298 <vfprintf+0x378>
    12ac:	33 20       	and	r3, r3
    12ae:	09 f4       	brne	.+2      	; 0x12b2 <vfprintf+0x392>
    12b0:	5d ce       	rjmp	.-838    	; 0xf6c <vfprintf+0x4c>
    12b2:	b7 01       	movw	r22, r14
    12b4:	80 e2       	ldi	r24, 0x20	; 32
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	7f d1       	rcall	.+766    	; 0x15b8 <fputc>
    12ba:	3a 94       	dec	r3
    12bc:	f7 cf       	rjmp	.-18     	; 0x12ac <vfprintf+0x38c>
    12be:	f7 01       	movw	r30, r14
    12c0:	86 81       	ldd	r24, Z+6	; 0x06
    12c2:	97 81       	ldd	r25, Z+7	; 0x07
    12c4:	02 c0       	rjmp	.+4      	; 0x12ca <vfprintf+0x3aa>
    12c6:	8f ef       	ldi	r24, 0xFF	; 255
    12c8:	9f ef       	ldi	r25, 0xFF	; 255
    12ca:	2c 96       	adiw	r28, 0x0c	; 12
    12cc:	0f b6       	in	r0, 0x3f	; 63
    12ce:	f8 94       	cli
    12d0:	de bf       	out	0x3e, r29	; 62
    12d2:	0f be       	out	0x3f, r0	; 63
    12d4:	cd bf       	out	0x3d, r28	; 61
    12d6:	df 91       	pop	r29
    12d8:	cf 91       	pop	r28
    12da:	1f 91       	pop	r17
    12dc:	0f 91       	pop	r16
    12de:	ff 90       	pop	r15
    12e0:	ef 90       	pop	r14
    12e2:	df 90       	pop	r13
    12e4:	cf 90       	pop	r12
    12e6:	bf 90       	pop	r11
    12e8:	af 90       	pop	r10
    12ea:	9f 90       	pop	r9
    12ec:	8f 90       	pop	r8
    12ee:	7f 90       	pop	r7
    12f0:	6f 90       	pop	r6
    12f2:	5f 90       	pop	r5
    12f4:	4f 90       	pop	r4
    12f6:	3f 90       	pop	r3
    12f8:	2f 90       	pop	r2
    12fa:	08 95       	ret

000012fc <calloc>:
    12fc:	0f 93       	push	r16
    12fe:	1f 93       	push	r17
    1300:	cf 93       	push	r28
    1302:	df 93       	push	r29
    1304:	86 9f       	mul	r24, r22
    1306:	80 01       	movw	r16, r0
    1308:	87 9f       	mul	r24, r23
    130a:	10 0d       	add	r17, r0
    130c:	96 9f       	mul	r25, r22
    130e:	10 0d       	add	r17, r0
    1310:	11 24       	eor	r1, r1
    1312:	c8 01       	movw	r24, r16
    1314:	0d d0       	rcall	.+26     	; 0x1330 <malloc>
    1316:	ec 01       	movw	r28, r24
    1318:	00 97       	sbiw	r24, 0x00	; 0
    131a:	21 f0       	breq	.+8      	; 0x1324 <calloc+0x28>
    131c:	a8 01       	movw	r20, r16
    131e:	60 e0       	ldi	r22, 0x00	; 0
    1320:	70 e0       	ldi	r23, 0x00	; 0
    1322:	38 d1       	rcall	.+624    	; 0x1594 <memset>
    1324:	ce 01       	movw	r24, r28
    1326:	df 91       	pop	r29
    1328:	cf 91       	pop	r28
    132a:	1f 91       	pop	r17
    132c:	0f 91       	pop	r16
    132e:	08 95       	ret

00001330 <malloc>:
    1330:	cf 93       	push	r28
    1332:	df 93       	push	r29
    1334:	82 30       	cpi	r24, 0x02	; 2
    1336:	91 05       	cpc	r25, r1
    1338:	10 f4       	brcc	.+4      	; 0x133e <malloc+0xe>
    133a:	82 e0       	ldi	r24, 0x02	; 2
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	e0 91 2d 02 	lds	r30, 0x022D
    1342:	f0 91 2e 02 	lds	r31, 0x022E
    1346:	20 e0       	ldi	r18, 0x00	; 0
    1348:	30 e0       	ldi	r19, 0x00	; 0
    134a:	a0 e0       	ldi	r26, 0x00	; 0
    134c:	b0 e0       	ldi	r27, 0x00	; 0
    134e:	30 97       	sbiw	r30, 0x00	; 0
    1350:	39 f1       	breq	.+78     	; 0x13a0 <malloc+0x70>
    1352:	40 81       	ld	r20, Z
    1354:	51 81       	ldd	r21, Z+1	; 0x01
    1356:	48 17       	cp	r20, r24
    1358:	59 07       	cpc	r21, r25
    135a:	b8 f0       	brcs	.+46     	; 0x138a <malloc+0x5a>
    135c:	48 17       	cp	r20, r24
    135e:	59 07       	cpc	r21, r25
    1360:	71 f4       	brne	.+28     	; 0x137e <malloc+0x4e>
    1362:	82 81       	ldd	r24, Z+2	; 0x02
    1364:	93 81       	ldd	r25, Z+3	; 0x03
    1366:	10 97       	sbiw	r26, 0x00	; 0
    1368:	29 f0       	breq	.+10     	; 0x1374 <malloc+0x44>
    136a:	13 96       	adiw	r26, 0x03	; 3
    136c:	9c 93       	st	X, r25
    136e:	8e 93       	st	-X, r24
    1370:	12 97       	sbiw	r26, 0x02	; 2
    1372:	2c c0       	rjmp	.+88     	; 0x13cc <malloc+0x9c>
    1374:	90 93 2e 02 	sts	0x022E, r25
    1378:	80 93 2d 02 	sts	0x022D, r24
    137c:	27 c0       	rjmp	.+78     	; 0x13cc <malloc+0x9c>
    137e:	21 15       	cp	r18, r1
    1380:	31 05       	cpc	r19, r1
    1382:	31 f0       	breq	.+12     	; 0x1390 <malloc+0x60>
    1384:	42 17       	cp	r20, r18
    1386:	53 07       	cpc	r21, r19
    1388:	18 f0       	brcs	.+6      	; 0x1390 <malloc+0x60>
    138a:	a9 01       	movw	r20, r18
    138c:	db 01       	movw	r26, r22
    138e:	01 c0       	rjmp	.+2      	; 0x1392 <malloc+0x62>
    1390:	ef 01       	movw	r28, r30
    1392:	9a 01       	movw	r18, r20
    1394:	bd 01       	movw	r22, r26
    1396:	df 01       	movw	r26, r30
    1398:	02 80       	ldd	r0, Z+2	; 0x02
    139a:	f3 81       	ldd	r31, Z+3	; 0x03
    139c:	e0 2d       	mov	r30, r0
    139e:	d7 cf       	rjmp	.-82     	; 0x134e <malloc+0x1e>
    13a0:	21 15       	cp	r18, r1
    13a2:	31 05       	cpc	r19, r1
    13a4:	f9 f0       	breq	.+62     	; 0x13e4 <malloc+0xb4>
    13a6:	28 1b       	sub	r18, r24
    13a8:	39 0b       	sbc	r19, r25
    13aa:	24 30       	cpi	r18, 0x04	; 4
    13ac:	31 05       	cpc	r19, r1
    13ae:	80 f4       	brcc	.+32     	; 0x13d0 <malloc+0xa0>
    13b0:	8a 81       	ldd	r24, Y+2	; 0x02
    13b2:	9b 81       	ldd	r25, Y+3	; 0x03
    13b4:	61 15       	cp	r22, r1
    13b6:	71 05       	cpc	r23, r1
    13b8:	21 f0       	breq	.+8      	; 0x13c2 <malloc+0x92>
    13ba:	fb 01       	movw	r30, r22
    13bc:	93 83       	std	Z+3, r25	; 0x03
    13be:	82 83       	std	Z+2, r24	; 0x02
    13c0:	04 c0       	rjmp	.+8      	; 0x13ca <malloc+0x9a>
    13c2:	90 93 2e 02 	sts	0x022E, r25
    13c6:	80 93 2d 02 	sts	0x022D, r24
    13ca:	fe 01       	movw	r30, r28
    13cc:	32 96       	adiw	r30, 0x02	; 2
    13ce:	44 c0       	rjmp	.+136    	; 0x1458 <malloc+0x128>
    13d0:	fe 01       	movw	r30, r28
    13d2:	e2 0f       	add	r30, r18
    13d4:	f3 1f       	adc	r31, r19
    13d6:	81 93       	st	Z+, r24
    13d8:	91 93       	st	Z+, r25
    13da:	22 50       	subi	r18, 0x02	; 2
    13dc:	31 09       	sbc	r19, r1
    13de:	39 83       	std	Y+1, r19	; 0x01
    13e0:	28 83       	st	Y, r18
    13e2:	3a c0       	rjmp	.+116    	; 0x1458 <malloc+0x128>
    13e4:	20 91 2b 02 	lds	r18, 0x022B
    13e8:	30 91 2c 02 	lds	r19, 0x022C
    13ec:	23 2b       	or	r18, r19
    13ee:	41 f4       	brne	.+16     	; 0x1400 <malloc+0xd0>
    13f0:	20 91 02 02 	lds	r18, 0x0202
    13f4:	30 91 03 02 	lds	r19, 0x0203
    13f8:	30 93 2c 02 	sts	0x022C, r19
    13fc:	20 93 2b 02 	sts	0x022B, r18
    1400:	20 91 00 02 	lds	r18, 0x0200
    1404:	30 91 01 02 	lds	r19, 0x0201
    1408:	21 15       	cp	r18, r1
    140a:	31 05       	cpc	r19, r1
    140c:	41 f4       	brne	.+16     	; 0x141e <malloc+0xee>
    140e:	2d b7       	in	r18, 0x3d	; 61
    1410:	3e b7       	in	r19, 0x3e	; 62
    1412:	40 91 04 02 	lds	r20, 0x0204
    1416:	50 91 05 02 	lds	r21, 0x0205
    141a:	24 1b       	sub	r18, r20
    141c:	35 0b       	sbc	r19, r21
    141e:	e0 91 2b 02 	lds	r30, 0x022B
    1422:	f0 91 2c 02 	lds	r31, 0x022C
    1426:	e2 17       	cp	r30, r18
    1428:	f3 07       	cpc	r31, r19
    142a:	a0 f4       	brcc	.+40     	; 0x1454 <malloc+0x124>
    142c:	2e 1b       	sub	r18, r30
    142e:	3f 0b       	sbc	r19, r31
    1430:	28 17       	cp	r18, r24
    1432:	39 07       	cpc	r19, r25
    1434:	78 f0       	brcs	.+30     	; 0x1454 <malloc+0x124>
    1436:	ac 01       	movw	r20, r24
    1438:	4e 5f       	subi	r20, 0xFE	; 254
    143a:	5f 4f       	sbci	r21, 0xFF	; 255
    143c:	24 17       	cp	r18, r20
    143e:	35 07       	cpc	r19, r21
    1440:	48 f0       	brcs	.+18     	; 0x1454 <malloc+0x124>
    1442:	4e 0f       	add	r20, r30
    1444:	5f 1f       	adc	r21, r31
    1446:	50 93 2c 02 	sts	0x022C, r21
    144a:	40 93 2b 02 	sts	0x022B, r20
    144e:	81 93       	st	Z+, r24
    1450:	91 93       	st	Z+, r25
    1452:	02 c0       	rjmp	.+4      	; 0x1458 <malloc+0x128>
    1454:	e0 e0       	ldi	r30, 0x00	; 0
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	cf 01       	movw	r24, r30
    145a:	df 91       	pop	r29
    145c:	cf 91       	pop	r28
    145e:	08 95       	ret

00001460 <free>:
    1460:	cf 93       	push	r28
    1462:	df 93       	push	r29
    1464:	00 97       	sbiw	r24, 0x00	; 0
    1466:	09 f4       	brne	.+2      	; 0x146a <free+0xa>
    1468:	87 c0       	rjmp	.+270    	; 0x1578 <free+0x118>
    146a:	fc 01       	movw	r30, r24
    146c:	32 97       	sbiw	r30, 0x02	; 2
    146e:	13 82       	std	Z+3, r1	; 0x03
    1470:	12 82       	std	Z+2, r1	; 0x02
    1472:	c0 91 2d 02 	lds	r28, 0x022D
    1476:	d0 91 2e 02 	lds	r29, 0x022E
    147a:	20 97       	sbiw	r28, 0x00	; 0
    147c:	81 f4       	brne	.+32     	; 0x149e <free+0x3e>
    147e:	20 81       	ld	r18, Z
    1480:	31 81       	ldd	r19, Z+1	; 0x01
    1482:	28 0f       	add	r18, r24
    1484:	39 1f       	adc	r19, r25
    1486:	80 91 2b 02 	lds	r24, 0x022B
    148a:	90 91 2c 02 	lds	r25, 0x022C
    148e:	82 17       	cp	r24, r18
    1490:	93 07       	cpc	r25, r19
    1492:	79 f5       	brne	.+94     	; 0x14f2 <free+0x92>
    1494:	f0 93 2c 02 	sts	0x022C, r31
    1498:	e0 93 2b 02 	sts	0x022B, r30
    149c:	6d c0       	rjmp	.+218    	; 0x1578 <free+0x118>
    149e:	de 01       	movw	r26, r28
    14a0:	20 e0       	ldi	r18, 0x00	; 0
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	ae 17       	cp	r26, r30
    14a6:	bf 07       	cpc	r27, r31
    14a8:	50 f4       	brcc	.+20     	; 0x14be <free+0x5e>
    14aa:	12 96       	adiw	r26, 0x02	; 2
    14ac:	4d 91       	ld	r20, X+
    14ae:	5c 91       	ld	r21, X
    14b0:	13 97       	sbiw	r26, 0x03	; 3
    14b2:	9d 01       	movw	r18, r26
    14b4:	41 15       	cp	r20, r1
    14b6:	51 05       	cpc	r21, r1
    14b8:	09 f1       	breq	.+66     	; 0x14fc <free+0x9c>
    14ba:	da 01       	movw	r26, r20
    14bc:	f3 cf       	rjmp	.-26     	; 0x14a4 <free+0x44>
    14be:	b3 83       	std	Z+3, r27	; 0x03
    14c0:	a2 83       	std	Z+2, r26	; 0x02
    14c2:	40 81       	ld	r20, Z
    14c4:	51 81       	ldd	r21, Z+1	; 0x01
    14c6:	84 0f       	add	r24, r20
    14c8:	95 1f       	adc	r25, r21
    14ca:	8a 17       	cp	r24, r26
    14cc:	9b 07       	cpc	r25, r27
    14ce:	71 f4       	brne	.+28     	; 0x14ec <free+0x8c>
    14d0:	8d 91       	ld	r24, X+
    14d2:	9c 91       	ld	r25, X
    14d4:	11 97       	sbiw	r26, 0x01	; 1
    14d6:	84 0f       	add	r24, r20
    14d8:	95 1f       	adc	r25, r21
    14da:	02 96       	adiw	r24, 0x02	; 2
    14dc:	91 83       	std	Z+1, r25	; 0x01
    14de:	80 83       	st	Z, r24
    14e0:	12 96       	adiw	r26, 0x02	; 2
    14e2:	8d 91       	ld	r24, X+
    14e4:	9c 91       	ld	r25, X
    14e6:	13 97       	sbiw	r26, 0x03	; 3
    14e8:	93 83       	std	Z+3, r25	; 0x03
    14ea:	82 83       	std	Z+2, r24	; 0x02
    14ec:	21 15       	cp	r18, r1
    14ee:	31 05       	cpc	r19, r1
    14f0:	29 f4       	brne	.+10     	; 0x14fc <free+0x9c>
    14f2:	f0 93 2e 02 	sts	0x022E, r31
    14f6:	e0 93 2d 02 	sts	0x022D, r30
    14fa:	3e c0       	rjmp	.+124    	; 0x1578 <free+0x118>
    14fc:	d9 01       	movw	r26, r18
    14fe:	13 96       	adiw	r26, 0x03	; 3
    1500:	fc 93       	st	X, r31
    1502:	ee 93       	st	-X, r30
    1504:	12 97       	sbiw	r26, 0x02	; 2
    1506:	4d 91       	ld	r20, X+
    1508:	5d 91       	ld	r21, X+
    150a:	a4 0f       	add	r26, r20
    150c:	b5 1f       	adc	r27, r21
    150e:	ea 17       	cp	r30, r26
    1510:	fb 07       	cpc	r31, r27
    1512:	79 f4       	brne	.+30     	; 0x1532 <free+0xd2>
    1514:	80 81       	ld	r24, Z
    1516:	91 81       	ldd	r25, Z+1	; 0x01
    1518:	84 0f       	add	r24, r20
    151a:	95 1f       	adc	r25, r21
    151c:	02 96       	adiw	r24, 0x02	; 2
    151e:	d9 01       	movw	r26, r18
    1520:	11 96       	adiw	r26, 0x01	; 1
    1522:	9c 93       	st	X, r25
    1524:	8e 93       	st	-X, r24
    1526:	82 81       	ldd	r24, Z+2	; 0x02
    1528:	93 81       	ldd	r25, Z+3	; 0x03
    152a:	13 96       	adiw	r26, 0x03	; 3
    152c:	9c 93       	st	X, r25
    152e:	8e 93       	st	-X, r24
    1530:	12 97       	sbiw	r26, 0x02	; 2
    1532:	e0 e0       	ldi	r30, 0x00	; 0
    1534:	f0 e0       	ldi	r31, 0x00	; 0
    1536:	8a 81       	ldd	r24, Y+2	; 0x02
    1538:	9b 81       	ldd	r25, Y+3	; 0x03
    153a:	00 97       	sbiw	r24, 0x00	; 0
    153c:	19 f0       	breq	.+6      	; 0x1544 <free+0xe4>
    153e:	fe 01       	movw	r30, r28
    1540:	ec 01       	movw	r28, r24
    1542:	f9 cf       	rjmp	.-14     	; 0x1536 <free+0xd6>
    1544:	ce 01       	movw	r24, r28
    1546:	02 96       	adiw	r24, 0x02	; 2
    1548:	28 81       	ld	r18, Y
    154a:	39 81       	ldd	r19, Y+1	; 0x01
    154c:	82 0f       	add	r24, r18
    154e:	93 1f       	adc	r25, r19
    1550:	20 91 2b 02 	lds	r18, 0x022B
    1554:	30 91 2c 02 	lds	r19, 0x022C
    1558:	28 17       	cp	r18, r24
    155a:	39 07       	cpc	r19, r25
    155c:	69 f4       	brne	.+26     	; 0x1578 <free+0x118>
    155e:	30 97       	sbiw	r30, 0x00	; 0
    1560:	29 f4       	brne	.+10     	; 0x156c <free+0x10c>
    1562:	10 92 2e 02 	sts	0x022E, r1
    1566:	10 92 2d 02 	sts	0x022D, r1
    156a:	02 c0       	rjmp	.+4      	; 0x1570 <free+0x110>
    156c:	13 82       	std	Z+3, r1	; 0x03
    156e:	12 82       	std	Z+2, r1	; 0x02
    1570:	d0 93 2c 02 	sts	0x022C, r29
    1574:	c0 93 2b 02 	sts	0x022B, r28
    1578:	df 91       	pop	r29
    157a:	cf 91       	pop	r28
    157c:	08 95       	ret

0000157e <strnlen_P>:
    157e:	fc 01       	movw	r30, r24
    1580:	05 90       	lpm	r0, Z+
    1582:	61 50       	subi	r22, 0x01	; 1
    1584:	70 40       	sbci	r23, 0x00	; 0
    1586:	01 10       	cpse	r0, r1
    1588:	d8 f7       	brcc	.-10     	; 0x1580 <strnlen_P+0x2>
    158a:	80 95       	com	r24
    158c:	90 95       	com	r25
    158e:	8e 0f       	add	r24, r30
    1590:	9f 1f       	adc	r25, r31
    1592:	08 95       	ret

00001594 <memset>:
    1594:	dc 01       	movw	r26, r24
    1596:	01 c0       	rjmp	.+2      	; 0x159a <memset+0x6>
    1598:	6d 93       	st	X+, r22
    159a:	41 50       	subi	r20, 0x01	; 1
    159c:	50 40       	sbci	r21, 0x00	; 0
    159e:	e0 f7       	brcc	.-8      	; 0x1598 <memset+0x4>
    15a0:	08 95       	ret

000015a2 <strnlen>:
    15a2:	fc 01       	movw	r30, r24
    15a4:	61 50       	subi	r22, 0x01	; 1
    15a6:	70 40       	sbci	r23, 0x00	; 0
    15a8:	01 90       	ld	r0, Z+
    15aa:	01 10       	cpse	r0, r1
    15ac:	d8 f7       	brcc	.-10     	; 0x15a4 <strnlen+0x2>
    15ae:	80 95       	com	r24
    15b0:	90 95       	com	r25
    15b2:	8e 0f       	add	r24, r30
    15b4:	9f 1f       	adc	r25, r31
    15b6:	08 95       	ret

000015b8 <fputc>:
    15b8:	0f 93       	push	r16
    15ba:	1f 93       	push	r17
    15bc:	cf 93       	push	r28
    15be:	df 93       	push	r29
    15c0:	18 2f       	mov	r17, r24
    15c2:	09 2f       	mov	r16, r25
    15c4:	eb 01       	movw	r28, r22
    15c6:	8b 81       	ldd	r24, Y+3	; 0x03
    15c8:	81 fd       	sbrc	r24, 1
    15ca:	03 c0       	rjmp	.+6      	; 0x15d2 <fputc+0x1a>
    15cc:	8f ef       	ldi	r24, 0xFF	; 255
    15ce:	9f ef       	ldi	r25, 0xFF	; 255
    15d0:	20 c0       	rjmp	.+64     	; 0x1612 <fputc+0x5a>
    15d2:	82 ff       	sbrs	r24, 2
    15d4:	10 c0       	rjmp	.+32     	; 0x15f6 <fputc+0x3e>
    15d6:	4e 81       	ldd	r20, Y+6	; 0x06
    15d8:	5f 81       	ldd	r21, Y+7	; 0x07
    15da:	2c 81       	ldd	r18, Y+4	; 0x04
    15dc:	3d 81       	ldd	r19, Y+5	; 0x05
    15de:	42 17       	cp	r20, r18
    15e0:	53 07       	cpc	r21, r19
    15e2:	7c f4       	brge	.+30     	; 0x1602 <fputc+0x4a>
    15e4:	e8 81       	ld	r30, Y
    15e6:	f9 81       	ldd	r31, Y+1	; 0x01
    15e8:	9f 01       	movw	r18, r30
    15ea:	2f 5f       	subi	r18, 0xFF	; 255
    15ec:	3f 4f       	sbci	r19, 0xFF	; 255
    15ee:	39 83       	std	Y+1, r19	; 0x01
    15f0:	28 83       	st	Y, r18
    15f2:	10 83       	st	Z, r17
    15f4:	06 c0       	rjmp	.+12     	; 0x1602 <fputc+0x4a>
    15f6:	e8 85       	ldd	r30, Y+8	; 0x08
    15f8:	f9 85       	ldd	r31, Y+9	; 0x09
    15fa:	81 2f       	mov	r24, r17
    15fc:	19 95       	eicall
    15fe:	89 2b       	or	r24, r25
    1600:	29 f7       	brne	.-54     	; 0x15cc <fputc+0x14>
    1602:	2e 81       	ldd	r18, Y+6	; 0x06
    1604:	3f 81       	ldd	r19, Y+7	; 0x07
    1606:	2f 5f       	subi	r18, 0xFF	; 255
    1608:	3f 4f       	sbci	r19, 0xFF	; 255
    160a:	3f 83       	std	Y+7, r19	; 0x07
    160c:	2e 83       	std	Y+6, r18	; 0x06
    160e:	81 2f       	mov	r24, r17
    1610:	90 2f       	mov	r25, r16
    1612:	df 91       	pop	r29
    1614:	cf 91       	pop	r28
    1616:	1f 91       	pop	r17
    1618:	0f 91       	pop	r16
    161a:	08 95       	ret

0000161c <__ultoa_invert>:
    161c:	fa 01       	movw	r30, r20
    161e:	aa 27       	eor	r26, r26
    1620:	28 30       	cpi	r18, 0x08	; 8
    1622:	51 f1       	breq	.+84     	; 0x1678 <__ultoa_invert+0x5c>
    1624:	20 31       	cpi	r18, 0x10	; 16
    1626:	81 f1       	breq	.+96     	; 0x1688 <__ultoa_invert+0x6c>
    1628:	e8 94       	clt
    162a:	6f 93       	push	r22
    162c:	6e 7f       	andi	r22, 0xFE	; 254
    162e:	6e 5f       	subi	r22, 0xFE	; 254
    1630:	7f 4f       	sbci	r23, 0xFF	; 255
    1632:	8f 4f       	sbci	r24, 0xFF	; 255
    1634:	9f 4f       	sbci	r25, 0xFF	; 255
    1636:	af 4f       	sbci	r26, 0xFF	; 255
    1638:	b1 e0       	ldi	r27, 0x01	; 1
    163a:	3e d0       	rcall	.+124    	; 0x16b8 <__ultoa_invert+0x9c>
    163c:	b4 e0       	ldi	r27, 0x04	; 4
    163e:	3c d0       	rcall	.+120    	; 0x16b8 <__ultoa_invert+0x9c>
    1640:	67 0f       	add	r22, r23
    1642:	78 1f       	adc	r23, r24
    1644:	89 1f       	adc	r24, r25
    1646:	9a 1f       	adc	r25, r26
    1648:	a1 1d       	adc	r26, r1
    164a:	68 0f       	add	r22, r24
    164c:	79 1f       	adc	r23, r25
    164e:	8a 1f       	adc	r24, r26
    1650:	91 1d       	adc	r25, r1
    1652:	a1 1d       	adc	r26, r1
    1654:	6a 0f       	add	r22, r26
    1656:	71 1d       	adc	r23, r1
    1658:	81 1d       	adc	r24, r1
    165a:	91 1d       	adc	r25, r1
    165c:	a1 1d       	adc	r26, r1
    165e:	20 d0       	rcall	.+64     	; 0x16a0 <__ultoa_invert+0x84>
    1660:	09 f4       	brne	.+2      	; 0x1664 <__ultoa_invert+0x48>
    1662:	68 94       	set
    1664:	3f 91       	pop	r19
    1666:	2a e0       	ldi	r18, 0x0A	; 10
    1668:	26 9f       	mul	r18, r22
    166a:	11 24       	eor	r1, r1
    166c:	30 19       	sub	r19, r0
    166e:	30 5d       	subi	r19, 0xD0	; 208
    1670:	31 93       	st	Z+, r19
    1672:	de f6       	brtc	.-74     	; 0x162a <__ultoa_invert+0xe>
    1674:	cf 01       	movw	r24, r30
    1676:	08 95       	ret
    1678:	46 2f       	mov	r20, r22
    167a:	47 70       	andi	r20, 0x07	; 7
    167c:	40 5d       	subi	r20, 0xD0	; 208
    167e:	41 93       	st	Z+, r20
    1680:	b3 e0       	ldi	r27, 0x03	; 3
    1682:	0f d0       	rcall	.+30     	; 0x16a2 <__ultoa_invert+0x86>
    1684:	c9 f7       	brne	.-14     	; 0x1678 <__ultoa_invert+0x5c>
    1686:	f6 cf       	rjmp	.-20     	; 0x1674 <__ultoa_invert+0x58>
    1688:	46 2f       	mov	r20, r22
    168a:	4f 70       	andi	r20, 0x0F	; 15
    168c:	40 5d       	subi	r20, 0xD0	; 208
    168e:	4a 33       	cpi	r20, 0x3A	; 58
    1690:	18 f0       	brcs	.+6      	; 0x1698 <__ultoa_invert+0x7c>
    1692:	49 5d       	subi	r20, 0xD9	; 217
    1694:	31 fd       	sbrc	r19, 1
    1696:	40 52       	subi	r20, 0x20	; 32
    1698:	41 93       	st	Z+, r20
    169a:	02 d0       	rcall	.+4      	; 0x16a0 <__ultoa_invert+0x84>
    169c:	a9 f7       	brne	.-22     	; 0x1688 <__ultoa_invert+0x6c>
    169e:	ea cf       	rjmp	.-44     	; 0x1674 <__ultoa_invert+0x58>
    16a0:	b4 e0       	ldi	r27, 0x04	; 4
    16a2:	a6 95       	lsr	r26
    16a4:	97 95       	ror	r25
    16a6:	87 95       	ror	r24
    16a8:	77 95       	ror	r23
    16aa:	67 95       	ror	r22
    16ac:	ba 95       	dec	r27
    16ae:	c9 f7       	brne	.-14     	; 0x16a2 <__ultoa_invert+0x86>
    16b0:	00 97       	sbiw	r24, 0x00	; 0
    16b2:	61 05       	cpc	r22, r1
    16b4:	71 05       	cpc	r23, r1
    16b6:	08 95       	ret
    16b8:	9b 01       	movw	r18, r22
    16ba:	ac 01       	movw	r20, r24
    16bc:	0a 2e       	mov	r0, r26
    16be:	06 94       	lsr	r0
    16c0:	57 95       	ror	r21
    16c2:	47 95       	ror	r20
    16c4:	37 95       	ror	r19
    16c6:	27 95       	ror	r18
    16c8:	ba 95       	dec	r27
    16ca:	c9 f7       	brne	.-14     	; 0x16be <__ultoa_invert+0xa2>
    16cc:	62 0f       	add	r22, r18
    16ce:	73 1f       	adc	r23, r19
    16d0:	84 1f       	adc	r24, r20
    16d2:	95 1f       	adc	r25, r21
    16d4:	a0 1d       	adc	r26, r0
    16d6:	08 95       	ret

000016d8 <_exit>:
    16d8:	f8 94       	cli

000016da <__stop_program>:
    16da:	ff cf       	rjmp	.-2      	; 0x16da <__stop_program>
