
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/isa12/.synopsys_dv_prefs.tcl
Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Warning:  ../src/common/fpnormalize_fpnormalize.vhd:34: The architecture FPnormalize has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Warning:  ../src/common/packfp_packfp.vhd:33: The architecture PackFP has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Warning:  ../src/common/fpround_fpround.vhd:34: The architecture FPround has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Warning:  ../src/common/unpackfp_unpackfp.vhd:33: The architecture UnpackFP has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SIMCONSTS
Compiling Package Body SIMCONSTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Warning:  ../src/multiplier/fpmul_stage1_struct.vhd:53: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Warning:  ../src/multiplier/fpmul_stage2_struct_pipelined.vhd:59: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Warning:  ../src/multiplier/fpmul_stage3_struct.vhd:58: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Warning:  ../src/multiplier/fpmul_stage4_struct.vhd:51: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Warning:  ../src/multiplier/fpmul_pipeline_wregs.vhd:48: The architecture pipeline has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_B_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_A_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 83 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   EXP_in_int_pp_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   SIG_in_int_pp_reg    | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|   EXP_pos_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EXP_neg_int_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_pp_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_pp_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage1_pp_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 109 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 121 in file
		'../src/multiplier/fpmul_stage2_struct_pipelined.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)
Warning: Design 'FPmul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_int_pp_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_int_pp_reg[0]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/B_SIG_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'I1/A_SIG_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FPmul_DW01_add_0'
  Processing 'FPmul_DW01_add_1'
  Processing 'FPmul_DW01_inc_0'
  Processing 'FPmul_DW01_add_2'
  Mapping 'FPmul_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: compile falsified 250 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:36    5862.9      1.56     183.4      23.8                          
    0:01:38    5864.5      1.56     183.4      23.8                          
    0:01:38    5864.5      1.56     183.4      23.8                          
    0:01:39    5864.5      1.56     183.4      23.8                          
    0:01:39    5864.5      1.56     183.4      23.8                          
    0:01:48    5115.4      1.57     177.2       0.2                          
    0:01:50    5112.5      1.57     177.4       0.2                          
    0:01:51    5113.8      1.55     177.2       0.2                          
    0:01:51    5113.6      1.55     177.2       0.2                          
    0:01:52    5113.3      1.55     176.9       0.2                          
    0:01:53    5113.3      1.55     176.9       0.2                          
    0:01:53    5113.3      1.55     176.9       0.2                          
    0:01:53    5113.3      1.55     176.9       0.2                          
    0:01:53    5114.9      1.55     175.3       0.0                          
    0:01:53    5114.9      1.55     175.3       0.0                          
    0:01:53    5114.9      1.55     175.3       0.0                          
    0:01:53    5114.9      1.55     175.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:53    5114.9      1.55     175.3       0.0                          
    0:01:54    5119.2      1.52     174.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:01:55    5123.2      1.50     174.3       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:01:57    5126.9      1.48     174.1       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:01:58    5129.5      1.48     173.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:00    5132.7      1.48     173.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:01    5134.9      1.47     173.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:03    5142.6      1.47     173.7       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:04    5143.6      1.46     173.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:07    5147.1      1.46     173.5       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:08    5148.4      1.46     173.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:10    5151.9      1.45     173.3       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:12    5154.0      1.45     173.2       0.0 I2/SIG_in_int_pp_reg[23]/D
    0:02:13    5158.0      1.44     173.1       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:14    5159.1      1.44     173.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:15    5160.7      1.44     173.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:16    5163.9      1.44     173.0       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:18    5167.0      1.43     172.9       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:25    5167.8      1.43     172.8       0.0                          
    0:02:29    5167.8      1.43     172.8       0.0                          
    0:02:31    5168.1      1.43     172.8       0.0                          
    0:02:32    5169.2      1.43     172.7       0.0                          
    0:02:33    5171.0      1.43     172.8       0.0                          
    0:02:34    5171.6      1.43     172.8       0.0                          
    0:02:34    5172.9      1.43     172.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:34    5172.9      1.43     172.8       0.0                          
    0:02:34    5172.9      1.43     172.8       0.0                          
    0:02:37    5151.6      1.43     172.3       0.0                          
    0:02:37    5139.4      1.43     170.9       0.0                          
    0:02:38    5132.7      1.43     170.7       0.0                          
    0:02:38    5130.6      1.43     170.7       0.0                          
    0:02:38    5130.6      1.43     170.7       0.0                          
    0:02:38    5130.6      1.43     170.7       0.0                          
    0:02:38    5130.6      1.43     170.7       0.0                          
    0:02:38    5129.3      1.43     170.7       0.0                          
    0:02:39    5129.3      1.43     170.7       0.0                          
    0:02:39    5129.3      1.43     170.7       0.0                          
    0:02:39    5129.3      1.43     170.7       0.0                          
    0:02:39    5129.3      1.43     170.7       0.0                          
    0:02:39    5129.3      1.43     170.7       0.0                          
    0:02:41    5132.2      1.43     170.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:42    5133.5      1.43     170.6       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:43    5139.1      1.42     170.5       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:45    5140.2      1.42     170.5       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:46    5142.3      1.42     170.5       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:48    5144.4      1.42     170.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:51    5144.2      1.42     170.4       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:02:53    5145.5      1.42     170.4       0.0 I2/SIG_in_int_pp_reg[19]/D
    0:02:55    5146.0      1.42     170.4       0.0                          
    0:02:57    5147.4      1.42     170.4       0.0                          
    0:02:59    5146.3      1.42     170.3       0.0                          
    0:03:01    5147.4      1.42     170.3       0.0                          
    0:03:03    5151.6      1.42     170.2       0.0                          
    0:03:06    5152.4      1.42     170.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:07    5157.2      1.41     170.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:08    5158.5      1.41     170.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:09    5160.9      1.41     170.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:10    5163.6      1.41     170.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:14    5163.6      1.41     170.2       0.0 I2/SIG_in_int_pp_reg[17]/D
    0:03:17    5163.6      1.41     170.2       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading design 'FPmul'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming FPmul (top)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.20. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.49
  Critical path length = 0.49
  Clock correction = 0.20 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)
Warning: Design 'FPmul' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 75 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:24    5932.3      0.72     320.8       0.0                           119771.3203
    0:00:24    5932.3      0.72     320.8       0.0                           119771.3203

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: compile falsified 197 infeasible paths. (OPT-1720)
    0:00:31    5932.3      0.71     258.8       0.0                           119792.9609

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:31    5932.3      0.71     258.8       0.0                           119792.9609
    0:00:32    5932.3      0.71     258.8       0.0                           119792.9609
    0:00:36    5907.9      0.71     258.0       0.0                           118436.9844
    0:00:36    5907.9      0.71     258.0       0.0                           118436.9844
    0:00:37    5910.5      0.69     257.7       0.0                           118616.9375
    0:00:37    5910.5      0.69     257.7       0.0                           118616.9375
    0:00:46    5965.6      0.67     253.3       0.0                           120836.3594

  Beginning Delay Optimization
  ----------------------------
    0:00:46    5965.6      0.67     253.3       0.0                           120836.3594
    0:00:46    5965.6      0.67     253.3       0.0                           120836.3594
    0:00:46    5965.6      0.67     253.3       0.0                           120836.3594
    0:00:46    5965.6      0.67     253.3       0.0                           120836.3594
    0:00:46    5965.6      0.67     253.3       0.0                           120836.3594
    0:00:50    5965.6      0.67     253.3       0.0                           120836.3594
    0:00:50    5965.6      0.67     253.3       0.0                           120836.3594
    0:00:53    5962.9      0.67     253.3       0.0                           120744.4766
    0:00:54    5962.9      0.67     253.3       0.0                           120744.4766
    0:00:54    5962.9      0.67     253.3       0.0                           120744.4766
    0:00:54    5962.9      0.67     253.3       0.0                           120744.4766
    0:00:54    5962.9      0.67     253.3       0.0                           120744.4766
    0:00:54    5962.9      0.67     253.3       0.0                           120744.4766
    0:00:55    5962.9      0.67     253.3       0.0                           120744.4766
    0:00:55    5962.9      0.67     253.3       0.0                           120744.4766
    0:00:55    5962.9      0.67     253.3       0.0                           120744.4766
    0:01:08    5964.8      0.66     250.2       0.0                           120526.8594
    0:01:19    5960.3      0.65     247.7       0.0                           119998.8125
    0:01:29    5971.4      0.65     246.3       0.0                           120225.0781
    0:01:39    5972.8      0.65     245.2       0.0                           120196.7812
    0:01:46    5974.9      0.65     244.5       0.0                           120131.4844
    0:01:56    5972.0      0.65     241.3       0.0                           119947.7812
    0:01:59    5972.0      0.65     241.1       0.0                           119835.0391
    0:02:01    5964.0      0.65     239.9       0.0                           119404.4375
    0:02:02    5964.0      0.65     239.9       0.0                           119404.4375
    0:02:02    5964.0      0.65     239.9       0.0                           119404.4375
    0:02:02    5964.0      0.65     239.9       0.0                           119404.4375
    0:02:04    5987.1      0.64     239.7       0.0                           120207.3906
    0:02:04    5987.1      0.64     239.7       0.0                           120207.3906
    0:02:05    5987.1      0.64     239.7       0.0                           120207.3906
    0:02:05    5987.1      0.64     239.7       0.0                           120207.3906
    0:02:05    5987.1      0.64     239.7       0.0                           120207.3906
    0:02:05    5987.1      0.64     239.7       0.0                           120207.3906

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:05    5987.1      0.64     239.7       0.0                           120207.3906
    0:02:08    5987.1      0.64     239.7       0.0                           120207.3906
    0:02:14    5829.9      0.64     237.5       0.0                           115132.1094
    0:02:19    5792.7      0.64     241.4       0.0                           113954.5078
    0:02:19    5794.5      0.64     241.4       0.0                           113994.2422
    0:02:34    5794.5      0.64     241.3       0.0                           114055.5859
    0:02:37    5794.5      0.64     241.3       0.0                           114055.5859
    0:02:37    5794.8      0.64     241.3       0.0                           114078.5469
    0:02:39    5793.7      0.64     241.3       0.0                           114006.5625
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)

Thank you...
