ARM GAS  /tmp/cc2SxUrt.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SetSysClock,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	SetSysClock:
  26              	.LFB125:
  27              		.file 1 "Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c"
   1:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
   2:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   ******************************************************************************
   3:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @version V1.8.1
   6:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @date    27-January-2022
   7:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices.
   9:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             
  10:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  11:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *     user application:
  12:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  13:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  14:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  15:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  16:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  17:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  18:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  19:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  20:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  21:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  22:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                     
  23:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  24:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  25:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                 during program execution.
  26:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  27:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  28:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  29:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  30:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  31:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
ARM GAS  /tmp/cc2SxUrt.s 			page 2


  32:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  33:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  34:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  35:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  36:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  37:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  38:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    value to your own configuration.
  39:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
  40:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  41:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
  42:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
  43:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                    Supported STM32F40xxx/41xxx devices
  44:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  45:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  46:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 168000000
  48:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 168000000
  50:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  52:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  54:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  56:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
  58:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_M                                  | 25
  60:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_N                                  | 336
  62:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  64:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  66:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  68:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  70:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  72:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  74:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
  76:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
  78:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
  80:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  82:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Data cache                             | ON
  84:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  86:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  87:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  88:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
ARM GAS  /tmp/cc2SxUrt.s 			page 3


  89:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
  90:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                    Supported STM32F42xxx/43xxx devices
  91:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  92:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  93:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  94:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 180000000
  95:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  96:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 180000000
  97:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  98:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  99:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 100:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
 101:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 102:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
 103:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 104:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
 105:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 106:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_M                                  | 25
 107:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 108:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_N                                  | 360
 109:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 110:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_P                                  | 2
 111:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 112:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 113:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 114:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 115:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 116:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 117:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 118:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 119:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 120:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 121:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 122:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 123:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 124:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
 125:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 126:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 127:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 128:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 129:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 130:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Data cache                             | ON
 131:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 132:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 133:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 134:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 135:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
 136:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
 137:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                         Supported STM32F401xx devices
 138:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 139:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
 140:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 141:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 84000000
 142:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 143:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 84000000
 144:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 145:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
ARM GAS  /tmp/cc2SxUrt.s 			page 4


 146:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 147:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 2
 148:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 149:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 1
 150:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 151:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
 152:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 153:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_M                                  | 25
 154:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 155:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_N                                  | 336
 156:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 157:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_P                                  | 4
 158:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 159:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 160:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 161:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 162:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 163:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 164:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 165:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 166:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 167:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 168:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 169:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 170:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 171:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 2
 172:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 173:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 174:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 175:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 176:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 177:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Data cache                             | ON
 178:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 179:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 180:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 181:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 182:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
 183:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
 184:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                Supported STM32F411xx/STM32F410xx devices
 185:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 186:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSI)
 187:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 188:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 100000000
 189:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 190:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 100000000
 191:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 192:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
 193:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 194:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 2
 195:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 196:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 1
 197:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 198:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HSI Frequency(Hz)                      | 16000000
 199:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 200:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_M                                  | 16
 201:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 202:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_N                                  | 400
ARM GAS  /tmp/cc2SxUrt.s 			page 5


 203:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 204:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_P                                  | 4
 205:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 206:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 207:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 208:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 209:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 210:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 211:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 212:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 213:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 214:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 215:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 216:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 217:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 218:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 3
 219:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 220:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 221:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 222:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 223:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 224:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Data cache                             | ON
 225:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 226:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 227:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 228:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 229:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
 230:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
 231:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                         Supported STM32F446xx devices
 232:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 233:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
 234:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 235:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 180000000
 236:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 237:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 180000000
 238:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 239:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
 240:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 241:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
 242:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 243:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
 244:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 245:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 8000000
 246:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 247:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_M                                  | 8
 248:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 249:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_N                                  | 360
 250:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 251:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_P                                  | 2
 252:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 253:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 254:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 255:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLL_R                                  | NA
 256:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 257:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_M                               | NA
 258:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 259:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
ARM GAS  /tmp/cc2SxUrt.s 			page 6


 260:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 261:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_P                               | NA
 262:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 263:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_Q                               | NA
 264:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 265:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 266:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 267:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 268:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 269:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 270:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 271:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 272:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 273:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
 274:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 275:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 276:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 277:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 278:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 279:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Data cache                             | ON
 280:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 281:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 282:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 283:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 284:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *=============================================================================
 285:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   ******************************************************************************
 286:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @attention
 287:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
 288:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * Copyright (c) 2016 STMicroelectronics.
 289:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * All rights reserved.
 290:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
 291:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
 292:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * in the root directory of this software component.
 293:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
 294:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *
 295:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   ******************************************************************************
 296:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 297:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 298:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup CMSIS
 299:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 300:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 301:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 302:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 303:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 304:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */  
 305:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 306:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 307:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 308:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 309:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 310:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #include "stm32f4xx.h"
 311:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 312:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 313:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 314:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 315:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 316:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
ARM GAS  /tmp/cc2SxUrt.s 			page 7


 317:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 318:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 319:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 320:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 321:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 322:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 323:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 324:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 325:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 326:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 327:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 328:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
 329:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM mounted
 330:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      on STM324xG_EVAL/STM324x7I_EVAL/STM324x9I_EVAL boards as data memory  */     
 331:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 332:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 333:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx || STM32F413_423xx
 334:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 335:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 336:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 337:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */ 
 338:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 339:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE)
 340:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to clock the STM32F410xx/STM32F411xE by HSE Bypass
 341:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      through STLINK MCO pin of STM32F103 microcontroller. The frequency cannot be changed
 342:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      and is fixed at 8 MHz. 
 343:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      Hardware configuration needed for Nucleo Board:
 344:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SB54, SB55 OFF
 345:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       R35 removed
 346:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SB16, SB50 ON */
 347:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* #define USE_HSE_BYPASS */
 348:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 349:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS)     
 350:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define HSE_BYPASS_INPUT_FREQUENCY   8000000
 351:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */    
 352:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F411xE */
 353:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     
 354:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 355:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      Internal SRAM. */
 356:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 357:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 358:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 359:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /******************************************************************************/
 360:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 361:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /************************* PLL Parameters *************************************/
 362:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 363:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 364:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  #define PLL_M      25
 365:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx) || defined (STM32F446xx)
 366:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  #define PLL_M      8
 367:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #elif defined (STM32F410xx) || defined (STM32F411xE)
 368:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  #if defined(USE_HSE_BYPASS)
 369:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #define PLL_M      8    
 370:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  #else /* !USE_HSE_BYPASS */
 371:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #define PLL_M      16
 372:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  #endif /* USE_HSE_BYPASS */
 373:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #else
ARM GAS  /tmp/cc2SxUrt.s 			page 8


 374:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */
 375:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 376:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 377:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_Q      7
 378:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 379:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F446xx)
 380:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* PLL division factor for I2S, SAI, SYSTEM and SPDIF: Clock =  PLL_VCO / PLLR */
 381:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_R      7
 382:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx)
 383:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_R      2
 384:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #else
 385:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F446xx */ 
 386:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 387:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 388:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_N      360
 389:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 390:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_P      2
 391:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 392:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 393:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined (STM32F40_41xxx)
 394:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_N      336
 395:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 396:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_P      2
 397:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx */
 398:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 399:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F401xx)
 400:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_N      336
 401:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 402:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_P      4
 403:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F401xx */
 404:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 405:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG) || defined(STM32F413_423xx
 406:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_N      400
 407:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 408:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #define PLL_P      4   
 409:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_423xx */
 410:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 411:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /******************************************************************************/
 412:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 413:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 414:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 415:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 416:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 417:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 418:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 419:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 420:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 421:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 422:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 423:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 424:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 425:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 426:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 427:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 428:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 429:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F40_41xxx)
 430:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 168000000;
ARM GAS  /tmp/cc2SxUrt.s 			page 9


 431:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx */
 432:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 433:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 434:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 180000000;
 435:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 436:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 437:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F401xx)
 438:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 84000000;
 439:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F401xx */
 440:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 441:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG) || defined(STM32F413_423xx
 442:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 100000000;
 443:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F401xE || STM32F412xG || STM32F413_423xx */
 444:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 445:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 446:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 447:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 448:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 449:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 450:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 451:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 452:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 453:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 454:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 455:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** static void SetSysClock(void);
 456:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 457:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)
 458:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** static void SystemInit_ExtMemCtl(void); 
 459:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 460:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 461:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 462:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @}
 463:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 464:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 465:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 466:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @{
 467:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 468:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 469:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 470:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 471:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 472:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         SystemFrequency variable.
 473:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @param  None
 474:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @retval None
 475:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 476:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** void SystemInit(void)
 477:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** {
 478:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 479:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 480:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 481:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #endif
 482:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 483:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Set HSION bit */
 484:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
 485:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 486:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Reset CFGR register */
 487:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
ARM GAS  /tmp/cc2SxUrt.s 			page 10


 488:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 489:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 490:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 491:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 492:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 493:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
 494:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 495:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 496:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 497:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 498:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Disable all interrupts */
 499:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 500:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 501:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)
 502:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 503:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 504:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          
 505:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 506:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 507:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   SetSysClock();
 508:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 509:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 510:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 511:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 512:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #else
 513:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 514:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif
 515:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** }
 516:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 517:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 518:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 519:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 520:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 521:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         other parameters.
 522:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           
 523:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 524:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 525:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 526:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *     
 527:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 528:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 529:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           constant and the selected clock source:
 530:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             
 531:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 532:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                                              
 533:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 534:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                          
 535:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 536:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 537:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         
 538:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 539:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 540:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *             in voltage and temperature.   
 541:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *    
 542:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 543:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 544:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
ARM GAS  /tmp/cc2SxUrt.s 			page 11


 545:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *              have wrong result.
 546:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *                
 547:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 548:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *           value for HSE crystal.
 549:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *     
 550:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @param  None
 551:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @retval None
 552:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 553:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 554:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** {
 555:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 556:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
 557:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   uint32_t pllr = 2;
 558:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 559:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 560:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 561:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 562:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   switch (tmp)
 563:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 564:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 565:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 566:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 567:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 568:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 569:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 570:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     case 0x08:  /* PLL P used as system clock source */
 571:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****        /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 572:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 573:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          */    
 574:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 575:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 576:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       
 577:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 578:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       if (pllsource != 0)
 579:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 580:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 581:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 582:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 583:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       else
 584:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 585:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 586:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 587:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 588:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #elif defined(STM32F410xx) || defined(STM32F411xE)
 589:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS)
 590:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       if (pllsource != 0)
 591:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 592:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 593:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         pllvco = (HSE_BYPASS_INPUT_FREQUENCY / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 594:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }  
 595:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #else  
 596:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       if (pllsource == 0)
 597:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 598:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 599:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 600:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }  
 601:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */  
ARM GAS  /tmp/cc2SxUrt.s 			page 12


 602:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F412xG || STM
 603:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 604:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 605:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 606:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)      
 607:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       case 0x0C:  /* PLL R used as system clock source */
 608:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****        /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 609:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_R
 610:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          */    
 611:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 612:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 613:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       if (pllsource != 0)
 614:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 615:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 616:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 617:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 618:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       else
 619:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 620:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 621:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 622:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 623:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  
 624:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >>28) + 1 ) *2;
 625:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllr;      
 626:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 627:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 628:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     default:
 629:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 630:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 631:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 632:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 633:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 634:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 635:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK frequency */
 636:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 637:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** }
 638:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 639:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /**
 640:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 641:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 642:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 643:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 644:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @param  None
 645:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   * @retval None
 646:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   */
 647:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** static void SetSysClock(void)
 648:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** {
  28              		.loc 1 648 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
 649:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 650:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /******************************************************************************/
ARM GAS  /tmp/cc2SxUrt.s 			page 13


 651:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 652:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /******************************************************************************/
 653:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  36              		.loc 1 653 3 view .LVU1
  37              		.loc 1 653 17 is_stmt 0 view .LVU2
  38 0002 0023     		movs	r3, #0
  39 0004 0193     		str	r3, [sp, #4]
  40              		.loc 1 653 37 view .LVU3
  41 0006 0093     		str	r3, [sp]
 654:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 655:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Enable HSE */
 656:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  42              		.loc 1 656 3 is_stmt 1 view .LVU4
  43              		.loc 1 656 11 is_stmt 0 view .LVU5
  44 0008 344A     		ldr	r2, .L13
  45 000a 1368     		ldr	r3, [r2]
  46 000c 43F48033 		orr	r3, r3, #65536
  47 0010 1360     		str	r3, [r2]
  48              	.L3:
 657:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  
 658:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 659:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   do
  49              		.loc 1 659 3 is_stmt 1 discriminator 2 view .LVU6
 660:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 661:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  50              		.loc 1 661 5 discriminator 2 view .LVU7
  51              		.loc 1 661 20 is_stmt 0 discriminator 2 view .LVU8
  52 0012 324B     		ldr	r3, .L13
  53 0014 1B68     		ldr	r3, [r3]
  54              		.loc 1 661 25 discriminator 2 view .LVU9
  55 0016 03F40033 		and	r3, r3, #131072
  56              		.loc 1 661 15 discriminator 2 view .LVU10
  57 001a 0093     		str	r3, [sp]
 662:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     StartUpCounter++;
  58              		.loc 1 662 5 is_stmt 1 discriminator 2 view .LVU11
  59              		.loc 1 662 19 is_stmt 0 discriminator 2 view .LVU12
  60 001c 019B     		ldr	r3, [sp, #4]
  61 001e 0133     		adds	r3, r3, #1
  62 0020 0193     		str	r3, [sp, #4]
 663:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  63              		.loc 1 663 10 is_stmt 1 discriminator 2 view .LVU13
  64              		.loc 1 663 22 is_stmt 0 discriminator 2 view .LVU14
  65 0022 009B     		ldr	r3, [sp]
  66              		.loc 1 663 3 discriminator 2 view .LVU15
  67 0024 1BB9     		cbnz	r3, .L2
  68              		.loc 1 663 47 discriminator 1 view .LVU16
  69 0026 019B     		ldr	r3, [sp, #4]
  70              		.loc 1 663 28 discriminator 1 view .LVU17
  71 0028 B3F5A04F 		cmp	r3, #20480
  72 002c F1D1     		bne	.L3
  73              	.L2:
 664:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 665:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  74              		.loc 1 665 3 is_stmt 1 view .LVU18
  75              		.loc 1 665 11 is_stmt 0 view .LVU19
  76 002e 2B4B     		ldr	r3, .L13
  77 0030 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc2SxUrt.s 			page 14


  78              		.loc 1 665 6 view .LVU20
  79 0032 13F4003F 		tst	r3, #131072
  80 0036 06D0     		beq	.L4
 666:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 667:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
  81              		.loc 1 667 5 is_stmt 1 view .LVU21
  82              		.loc 1 667 15 is_stmt 0 view .LVU22
  83 0038 0123     		movs	r3, #1
  84 003a 0093     		str	r3, [sp]
  85              	.L5:
 668:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 669:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   else
 670:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 671:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 672:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 673:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 674:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
  86              		.loc 1 674 3 is_stmt 1 view .LVU23
  87              		.loc 1 674 17 is_stmt 0 view .LVU24
  88 003c 009B     		ldr	r3, [sp]
  89              		.loc 1 674 6 view .LVU25
  90 003e 012B     		cmp	r3, #1
  91 0040 04D0     		beq	.L12
  92              	.L1:
 675:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 676:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode */
 677:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 678:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 679:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 680:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 681:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 682:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 683:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) ||  defined(STM
 684:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 685:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 686:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     
 687:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 688:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 689:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx  || STM32F412xG || STM32F446xx || STM
 690:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 691:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F401xx) || defined(STM32F413_423xx)
 692:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 1*/
 693:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 694:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     
 695:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 2*/
 696:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 697:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F401xx || STM32F413_423xx */
 698:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 699:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 700:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure the main PLL */
 701:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 702:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 703:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx */
 704:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 705:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if  defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
 706:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure the main PLL */
 707:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
ARM GAS  /tmp/cc2SxUrt.s 			page 15


 708:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
 709:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */    
 710:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     
 711:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Enable the main PLL */
 712:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 713:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 714:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 715:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 716:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 717:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     }
 718:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****    
 719:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 720:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
 721:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODEN;
 722:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 723:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 724:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     }
 725:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODSWEN;
 726:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 727:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 728:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     }      
 729:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 730:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 731:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 732:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 733:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F40_41xxx)  || defined(STM32F412xG)  
 734:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 735:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 736:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx  || STM32F412xG */
 737:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 738:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F413_423xx)  
 739:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 740:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;
 741:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F413_423xx */
 742:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 743:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F401xx)
 744:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 745:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 746:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F401xx */
 747:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 748:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 749:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 750:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 751:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 752:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 753:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 754:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 755:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     }
 756:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 757:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   else
 758:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 759:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 760:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 761:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #elif defined(STM32F410xx) || defined(STM32F411xE)
 762:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS) 
 763:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /******************************************************************************/
 764:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
ARM GAS  /tmp/cc2SxUrt.s 			page 16


 765:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** /******************************************************************************/
 766:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 767:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 768:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Enable HSE and HSE BYPASS */
 769:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON | RCC_CR_HSEBYP);
 770:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****  
 771:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 772:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   do
 773:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 774:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 775:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     StartUpCounter++;
 776:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 777:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 778:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 779:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 780:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 781:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 782:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   else
 783:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 784:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 785:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 786:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 787:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 788:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 789:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode */
 790:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 791:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 792:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 793:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 794:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 795:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 796:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 797:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 798:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     
 799:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 800:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 801:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 802:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure the main PLL */
 803:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 804:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 805:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     
 806:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Enable the main PLL */
 807:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 808:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 809:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 810:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 811:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 812:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     }
 813:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 814:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 815:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;
 816:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 817:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 818:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 819:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 820:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 821:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
ARM GAS  /tmp/cc2SxUrt.s 			page 17


 822:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 823:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 824:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     }
 825:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 826:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   else
 827:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 828:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 829:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 830:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #else /* HSI will be used as PLL clock source */
 831:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Select regulator voltage output Scale 1 mode */
 832:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 833:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   PWR->CR |= PWR_CR_VOS;
 834:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 835:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK = SYSCLK / 1*/
 836:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 837:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 838:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* PCLK2 = HCLK / 2*/
 839:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 840:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 841:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* PCLK1 = HCLK / 4*/
 842:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 843:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 844:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Configure the main PLL */
 845:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) | (PLL_Q << 24); 
 846:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 847:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Enable the main PLL */
 848:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CR |= RCC_CR_PLLON;
 849:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 850:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Wait till the main PLL is ready */
 851:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   while((RCC->CR & RCC_CR_PLLRDY) == 0)
 852:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 853:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 854:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 855:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 856:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;
 857:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 858:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Select the main PLL as system clock source */
 859:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 860:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_SW_PLL;
 861:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   
 862:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* Wait till the main PLL is used as system clock source */
 863:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 864:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
 865:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 866:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */  
 867:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */
 868:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** }
  93              		.loc 1 868 1 view .LVU26
  94 0042 02B0     		add	sp, sp, #8
  95              	.LCFI1:
  96              		.cfi_remember_state
  97              		.cfi_def_cfa_offset 0
  98              		@ sp needed
  99 0044 7047     		bx	lr
 100              	.L4:
 101              	.LCFI2:
 102              		.cfi_restore_state
ARM GAS  /tmp/cc2SxUrt.s 			page 18


 671:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 103              		.loc 1 671 5 is_stmt 1 view .LVU27
 671:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 104              		.loc 1 671 15 is_stmt 0 view .LVU28
 105 0046 0023     		movs	r3, #0
 106 0048 0093     		str	r3, [sp]
 107 004a F7E7     		b	.L5
 108              	.L12:
 677:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 109              		.loc 1 677 5 is_stmt 1 view .LVU29
 677:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 110              		.loc 1 677 18 is_stmt 0 view .LVU30
 111 004c 234B     		ldr	r3, .L13
 112 004e 1A6C     		ldr	r2, [r3, #64]
 113 0050 42F08052 		orr	r2, r2, #268435456
 114 0054 1A64     		str	r2, [r3, #64]
 678:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 115              		.loc 1 678 5 is_stmt 1 view .LVU31
 678:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 116              		.loc 1 678 13 is_stmt 0 view .LVU32
 117 0056 2249     		ldr	r1, .L13+4
 118 0058 0A68     		ldr	r2, [r1]
 119 005a 42F44042 		orr	r2, r2, #49152
 120 005e 0A60     		str	r2, [r1]
 681:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 121              		.loc 1 681 5 is_stmt 1 view .LVU33
 681:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 122              		.loc 1 681 15 is_stmt 0 view .LVU34
 123 0060 9A68     		ldr	r2, [r3, #8]
 124 0062 9A60     		str	r2, [r3, #8]
 685:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     
 125              		.loc 1 685 5 is_stmt 1 view .LVU35
 685:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     
 126              		.loc 1 685 15 is_stmt 0 view .LVU36
 127 0064 9A68     		ldr	r2, [r3, #8]
 128 0066 42F40042 		orr	r2, r2, #32768
 129 006a 9A60     		str	r2, [r3, #8]
 688:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx  || STM32F412xG || STM32F446xx || STM
 130              		.loc 1 688 5 is_stmt 1 view .LVU37
 688:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx  || STM32F412xG || STM32F446xx || STM
 131              		.loc 1 688 15 is_stmt 0 view .LVU38
 132 006c 9A68     		ldr	r2, [r3, #8]
 133 006e 42F4A052 		orr	r2, r2, #5120
 134 0072 9A60     		str	r2, [r3, #8]
 701:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 135              		.loc 1 701 5 is_stmt 1 view .LVU39
 701:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 136              		.loc 1 701 18 is_stmt 0 view .LVU40
 137 0074 1B4A     		ldr	r2, .L13+8
 138 0076 5A60     		str	r2, [r3, #4]
 712:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 139              		.loc 1 712 5 is_stmt 1 view .LVU41
 712:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 140              		.loc 1 712 13 is_stmt 0 view .LVU42
 141 0078 1A68     		ldr	r2, [r3]
 142 007a 42F08072 		orr	r2, r2, #16777216
 143 007e 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc2SxUrt.s 			page 19


 715:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 144              		.loc 1 715 5 is_stmt 1 view .LVU43
 145              	.L7:
 717:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****    
 146              		.loc 1 717 5 discriminator 1 view .LVU44
 715:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 147              		.loc 1 715 10 discriminator 1 view .LVU45
 715:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 148              		.loc 1 715 15 is_stmt 0 discriminator 1 view .LVU46
 149 0080 164B     		ldr	r3, .L13
 150 0082 1B68     		ldr	r3, [r3]
 715:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 151              		.loc 1 715 10 discriminator 1 view .LVU47
 152 0084 13F0007F 		tst	r3, #33554432
 153 0088 FAD0     		beq	.L7
 721:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 154              		.loc 1 721 5 is_stmt 1 view .LVU48
 721:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 155              		.loc 1 721 13 is_stmt 0 view .LVU49
 156 008a 154A     		ldr	r2, .L13+4
 157 008c 1368     		ldr	r3, [r2]
 158 008e 43F48033 		orr	r3, r3, #65536
 159 0092 1360     		str	r3, [r2]
 722:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 160              		.loc 1 722 5 is_stmt 1 view .LVU50
 161              	.L8:
 724:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODSWEN;
 162              		.loc 1 724 5 discriminator 1 view .LVU51
 722:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 163              		.loc 1 722 10 discriminator 1 view .LVU52
 722:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 164              		.loc 1 722 15 is_stmt 0 discriminator 1 view .LVU53
 165 0094 124B     		ldr	r3, .L13+4
 166 0096 5B68     		ldr	r3, [r3, #4]
 722:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 167              		.loc 1 722 10 discriminator 1 view .LVU54
 168 0098 13F4803F 		tst	r3, #65536
 169 009c FAD0     		beq	.L8
 725:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 170              		.loc 1 725 5 is_stmt 1 view .LVU55
 725:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 171              		.loc 1 725 13 is_stmt 0 view .LVU56
 172 009e 104A     		ldr	r2, .L13+4
 173 00a0 1368     		ldr	r3, [r2]
 174 00a2 43F40033 		orr	r3, r3, #131072
 175 00a6 1360     		str	r3, [r2]
 726:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 176              		.loc 1 726 5 is_stmt 1 view .LVU57
 177              	.L9:
 728:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 178              		.loc 1 728 5 discriminator 1 view .LVU58
 726:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 179              		.loc 1 726 10 discriminator 1 view .LVU59
 726:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 180              		.loc 1 726 15 is_stmt 0 discriminator 1 view .LVU60
 181 00a8 0D4B     		ldr	r3, .L13+4
 182 00aa 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/cc2SxUrt.s 			page 20


 726:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 183              		.loc 1 726 10 discriminator 1 view .LVU61
 184 00ac 13F4003F 		tst	r3, #131072
 185 00b0 FAD0     		beq	.L9
 730:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 186              		.loc 1 730 5 is_stmt 1 view .LVU62
 730:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 187              		.loc 1 730 16 is_stmt 0 view .LVU63
 188 00b2 0D4B     		ldr	r3, .L13+12
 189 00b4 40F20572 		movw	r2, #1797
 190 00b8 1A60     		str	r2, [r3]
 749:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 191              		.loc 1 749 5 is_stmt 1 view .LVU64
 749:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 192              		.loc 1 749 15 is_stmt 0 view .LVU65
 193 00ba A3F58063 		sub	r3, r3, #1024
 194 00be 9A68     		ldr	r2, [r3, #8]
 195 00c0 22F00302 		bic	r2, r2, #3
 196 00c4 9A60     		str	r2, [r3, #8]
 750:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 197              		.loc 1 750 5 is_stmt 1 view .LVU66
 750:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 198              		.loc 1 750 15 is_stmt 0 view .LVU67
 199 00c6 9A68     		ldr	r2, [r3, #8]
 200 00c8 42F00202 		orr	r2, r2, #2
 201 00cc 9A60     		str	r2, [r3, #8]
 753:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 202              		.loc 1 753 5 is_stmt 1 view .LVU68
 203              	.L10:
 753:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 204              		.loc 1 753 70 discriminator 1 view .LVU69
 753:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 205              		.loc 1 753 11 discriminator 1 view .LVU70
 753:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 206              		.loc 1 753 16 is_stmt 0 discriminator 1 view .LVU71
 207 00ce 034B     		ldr	r3, .L13
 208 00d0 9B68     		ldr	r3, [r3, #8]
 753:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 209              		.loc 1 753 23 discriminator 1 view .LVU72
 210 00d2 03F00C03 		and	r3, r3, #12
 753:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     {
 211              		.loc 1 753 11 discriminator 1 view .LVU73
 212 00d6 082B     		cmp	r3, #8
 213 00d8 F9D1     		bne	.L10
 214 00da B2E7     		b	.L1
 215              	.L14:
 216              		.align	2
 217              	.L13:
 218 00dc 00380240 		.word	1073887232
 219 00e0 00700040 		.word	1073770496
 220 00e4 195A4007 		.word	121657881
 221 00e8 003C0240 		.word	1073888256
 222              		.cfi_endproc
 223              	.LFE125:
 225              		.section	.text.SystemInit,"ax",%progbits
 226              		.align	1
 227              		.global	SystemInit
ARM GAS  /tmp/cc2SxUrt.s 			page 21


 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 231              		.fpu fpv4-sp-d16
 233              	SystemInit:
 234              	.LFB123:
 477:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 235              		.loc 1 477 1 is_stmt 1 view -0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239 0000 10B5     		push	{r4, lr}
 240              	.LCFI3:
 241              		.cfi_def_cfa_offset 8
 242              		.cfi_offset 4, -8
 243              		.cfi_offset 14, -4
 480:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #endif
 244              		.loc 1 480 5 view .LVU75
 480:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   #endif
 245              		.loc 1 480 16 is_stmt 0 view .LVU76
 246 0002 104C     		ldr	r4, .L17
 247 0004 D4F88830 		ldr	r3, [r4, #136]
 248 0008 43F47003 		orr	r3, r3, #15728640
 249 000c C4F88830 		str	r3, [r4, #136]
 484:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 250              		.loc 1 484 3 is_stmt 1 view .LVU77
 484:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 251              		.loc 1 484 11 is_stmt 0 view .LVU78
 252 0010 0D4B     		ldr	r3, .L17+4
 253 0012 1A68     		ldr	r2, [r3]
 254 0014 42F00102 		orr	r2, r2, #1
 255 0018 1A60     		str	r2, [r3]
 487:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 256              		.loc 1 487 3 is_stmt 1 view .LVU79
 487:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 257              		.loc 1 487 13 is_stmt 0 view .LVU80
 258 001a 0021     		movs	r1, #0
 259 001c 9960     		str	r1, [r3, #8]
 490:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 260              		.loc 1 490 3 is_stmt 1 view .LVU81
 490:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 261              		.loc 1 490 11 is_stmt 0 view .LVU82
 262 001e 1A68     		ldr	r2, [r3]
 263 0020 22F08472 		bic	r2, r2, #17301504
 264 0024 22F48032 		bic	r2, r2, #65536
 265 0028 1A60     		str	r2, [r3]
 493:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 266              		.loc 1 493 3 is_stmt 1 view .LVU83
 493:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 267              		.loc 1 493 16 is_stmt 0 view .LVU84
 268 002a 084A     		ldr	r2, .L17+8
 269 002c 5A60     		str	r2, [r3, #4]
 496:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 270              		.loc 1 496 3 is_stmt 1 view .LVU85
 496:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 271              		.loc 1 496 11 is_stmt 0 view .LVU86
 272 002e 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/cc2SxUrt.s 			page 22


 273 0030 22F48022 		bic	r2, r2, #262144
 274 0034 1A60     		str	r2, [r3]
 499:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 275              		.loc 1 499 3 is_stmt 1 view .LVU87
 499:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 276              		.loc 1 499 12 is_stmt 0 view .LVU88
 277 0036 D960     		str	r1, [r3, #12]
 507:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 278              		.loc 1 507 3 is_stmt 1 view .LVU89
 279 0038 FFF7FEFF 		bl	SetSysClock
 280              	.LVL0:
 513:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif
 281              		.loc 1 513 3 view .LVU90
 513:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #endif
 282              		.loc 1 513 13 is_stmt 0 view .LVU91
 283 003c 4FF00063 		mov	r3, #134217728
 284 0040 A360     		str	r3, [r4, #8]
 515:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 285              		.loc 1 515 1 view .LVU92
 286 0042 10BD     		pop	{r4, pc}
 287              	.L18:
 288              		.align	2
 289              	.L17:
 290 0044 00ED00E0 		.word	-536810240
 291 0048 00380240 		.word	1073887232
 292 004c 10300024 		.word	603992080
 293              		.cfi_endproc
 294              	.LFE123:
 296              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 297              		.align	1
 298              		.global	SystemCoreClockUpdate
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 302              		.fpu fpv4-sp-d16
 304              	SystemCoreClockUpdate:
 305              	.LFB124:
 554:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 306              		.loc 1 554 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 555:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
 311              		.loc 1 555 3 view .LVU94
 312              	.LVL1:
 560:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 313              		.loc 1 560 3 view .LVU95
 560:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 314              		.loc 1 560 12 is_stmt 0 view .LVU96
 315 0000 224B     		ldr	r3, .L27
 316 0002 9B68     		ldr	r3, [r3, #8]
 560:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 317              		.loc 1 560 7 view .LVU97
 318 0004 03F00C03 		and	r3, r3, #12
 319              	.LVL2:
 562:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   {
ARM GAS  /tmp/cc2SxUrt.s 			page 23


 320              		.loc 1 562 3 is_stmt 1 view .LVU98
 321 0008 042B     		cmp	r3, #4
 322 000a 15D0     		beq	.L20
 323 000c 082B     		cmp	r3, #8
 324 000e 17D0     		beq	.L21
 325 0010 1BB1     		cbz	r3, .L26
 629:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 326              		.loc 1 629 7 view .LVU99
 629:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 327              		.loc 1 629 23 is_stmt 0 view .LVU100
 328 0012 1F4B     		ldr	r3, .L27+4
 329              	.LVL3:
 629:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 330              		.loc 1 629 23 view .LVU101
 331 0014 1F4A     		ldr	r2, .L27+8
 332 0016 1A60     		str	r2, [r3]
 630:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   }
 333              		.loc 1 630 7 is_stmt 1 view .LVU102
 334 0018 02E0     		b	.L23
 335              	.LVL4:
 336              	.L26:
 565:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 337              		.loc 1 565 7 view .LVU103
 565:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 338              		.loc 1 565 23 is_stmt 0 view .LVU104
 339 001a 1D4B     		ldr	r3, .L27+4
 340              	.LVL5:
 565:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 341              		.loc 1 565 23 view .LVU105
 342 001c 1D4A     		ldr	r2, .L27+8
 343 001e 1A60     		str	r2, [r3]
 566:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 344              		.loc 1 566 7 is_stmt 1 view .LVU106
 345              	.LVL6:
 346              	.L23:
 634:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK frequency */
 347              		.loc 1 634 3 view .LVU107
 634:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK frequency */
 348              		.loc 1 634 28 is_stmt 0 view .LVU108
 349 0020 1A4B     		ldr	r3, .L27
 350 0022 9B68     		ldr	r3, [r3, #8]
 634:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK frequency */
 351              		.loc 1 634 52 view .LVU109
 352 0024 C3F30313 		ubfx	r3, r3, #4, #4
 634:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****   /* HCLK frequency */
 353              		.loc 1 634 22 view .LVU110
 354 0028 1B4A     		ldr	r2, .L27+12
 355 002a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 356 002c DAB2     		uxtb	r2, r3
 357              	.LVL7:
 636:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** }
 358              		.loc 1 636 3 is_stmt 1 view .LVU111
 636:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** }
 359              		.loc 1 636 19 is_stmt 0 view .LVU112
 360 002e 1849     		ldr	r1, .L27+4
 361 0030 0B68     		ldr	r3, [r1]
 362 0032 D340     		lsrs	r3, r3, r2
ARM GAS  /tmp/cc2SxUrt.s 			page 24


 363 0034 0B60     		str	r3, [r1]
 637:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** 
 364              		.loc 1 637 1 view .LVU113
 365 0036 7047     		bx	lr
 366              	.LVL8:
 367              	.L20:
 568:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 368              		.loc 1 568 7 is_stmt 1 view .LVU114
 568:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 369              		.loc 1 568 23 is_stmt 0 view .LVU115
 370 0038 154B     		ldr	r3, .L27+4
 371              	.LVL9:
 568:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 372              		.loc 1 568 23 view .LVU116
 373 003a 184A     		ldr	r2, .L27+16
 374 003c 1A60     		str	r2, [r3]
 569:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****     case 0x08:  /* PLL P used as system clock source */
 375              		.loc 1 569 7 is_stmt 1 view .LVU117
 376 003e EFE7     		b	.L23
 377              	.LVL10:
 378              	.L21:
 574:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 379              		.loc 1 574 7 view .LVU118
 574:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 380              		.loc 1 574 23 is_stmt 0 view .LVU119
 381 0040 124B     		ldr	r3, .L27
 382              	.LVL11:
 574:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 383              		.loc 1 574 23 view .LVU120
 384 0042 5968     		ldr	r1, [r3, #4]
 385              	.LVL12:
 575:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       
 386              		.loc 1 575 7 is_stmt 1 view .LVU121
 575:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       
 387              		.loc 1 575 17 is_stmt 0 view .LVU122
 388 0044 5A68     		ldr	r2, [r3, #4]
 575:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       
 389              		.loc 1 575 12 view .LVU123
 390 0046 02F03F02 		and	r2, r2, #63
 391              	.LVL13:
 578:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 392              		.loc 1 578 7 is_stmt 1 view .LVU124
 578:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       {
 393              		.loc 1 578 10 is_stmt 0 view .LVU125
 394 004a 11F4800F 		tst	r1, #4194304
 395 004e 13D0     		beq	.L24
 581:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 396              		.loc 1 581 9 is_stmt 1 view .LVU126
 581:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 397              		.loc 1 581 29 is_stmt 0 view .LVU127
 398 0050 124B     		ldr	r3, .L27+16
 399 0052 B3FBF2F3 		udiv	r3, r3, r2
 581:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 400              		.loc 1 581 44 view .LVU128
 401 0056 0D4A     		ldr	r2, .L27
 402              	.LVL14:
 581:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
ARM GAS  /tmp/cc2SxUrt.s 			page 25


 403              		.loc 1 581 44 view .LVU129
 404 0058 5268     		ldr	r2, [r2, #4]
 581:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 405              		.loc 1 581 74 view .LVU130
 406 005a C2F38812 		ubfx	r2, r2, #6, #9
 581:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 407              		.loc 1 581 16 view .LVU131
 408 005e 02FB03F3 		mul	r3, r2, r3
 409              	.LVL15:
 410              	.L25:
 603:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 411              		.loc 1 603 7 is_stmt 1 view .LVU132
 603:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 412              		.loc 1 603 20 is_stmt 0 view .LVU133
 413 0062 0A4A     		ldr	r2, .L27
 414 0064 5268     		ldr	r2, [r2, #4]
 603:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 415              		.loc 1 603 50 view .LVU134
 416 0066 C2F30142 		ubfx	r2, r2, #16, #2
 603:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 417              		.loc 1 603 56 view .LVU135
 418 006a 0132     		adds	r2, r2, #1
 603:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 419              		.loc 1 603 12 view .LVU136
 420 006c 5200     		lsls	r2, r2, #1
 421              	.LVL16:
 604:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 422              		.loc 1 604 7 is_stmt 1 view .LVU137
 604:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 423              		.loc 1 604 31 is_stmt 0 view .LVU138
 424 006e B3FBF2F3 		udiv	r3, r3, r2
 425              	.LVL17:
 604:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 426              		.loc 1 604 23 view .LVU139
 427 0072 074A     		ldr	r2, .L27+4
 428              	.LVL18:
 604:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       break;
 429              		.loc 1 604 23 view .LVU140
 430 0074 1360     		str	r3, [r2]
 605:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)      
 431              		.loc 1 605 7 is_stmt 1 view .LVU141
 432 0076 D3E7     		b	.L23
 433              	.LVL19:
 434              	.L24:
 586:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 435              		.loc 1 586 9 view .LVU142
 586:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 436              		.loc 1 586 29 is_stmt 0 view .LVU143
 437 0078 064B     		ldr	r3, .L27+8
 438 007a B3FBF2F3 		udiv	r3, r3, r2
 586:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 439              		.loc 1 586 44 view .LVU144
 440 007e 034A     		ldr	r2, .L27
 441              	.LVL20:
 586:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 442              		.loc 1 586 44 view .LVU145
 443 0080 5268     		ldr	r2, [r2, #4]
ARM GAS  /tmp/cc2SxUrt.s 			page 26


 586:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 444              		.loc 1 586 74 view .LVU146
 445 0082 C2F38812 		ubfx	r2, r2, #6, #9
 586:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 446              		.loc 1 586 16 view .LVU147
 447 0086 02FB03F3 		mul	r3, r2, r3
 448              	.LVL21:
 586:Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c ****       }
 449              		.loc 1 586 16 view .LVU148
 450 008a EAE7     		b	.L25
 451              	.L28:
 452              		.align	2
 453              	.L27:
 454 008c 00380240 		.word	1073887232
 455 0090 00000000 		.word	.LANCHOR0
 456 0094 0024F400 		.word	16000000
 457 0098 00000000 		.word	.LANCHOR1
 458 009c 40787D01 		.word	25000000
 459              		.cfi_endproc
 460              	.LFE124:
 462              		.global	AHBPrescTable
 463              		.global	SystemCoreClock
 464              		.section	.data.AHBPrescTable,"aw"
 465              		.align	2
 466              		.set	.LANCHOR1,. + 0
 469              	AHBPrescTable:
 470 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 470      00000000 
 470      01020304 
 470      06
 471 000d 070809   		.ascii	"\007\010\011"
 472              		.section	.data.SystemCoreClock,"aw"
 473              		.align	2
 474              		.set	.LANCHOR0,. + 0
 477              	SystemCoreClock:
 478 0000 0095BA0A 		.word	180000000
 479              		.text
 480              	.Letext0:
 481              		.file 2 "/home/ktkuri/arm-gcc-tools/arm-none-eabi/include/machine/_default_types.h"
 482              		.file 3 "/home/ktkuri/arm-gcc-tools/arm-none-eabi/include/sys/_stdint.h"
 483              		.file 4 "Libraries/CMSIS/Include/core_cm4.h"
 484              		.file 5 "Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 485              		.file 6 "Libraries/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
ARM GAS  /tmp/cc2SxUrt.s 			page 27


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/cc2SxUrt.s:18     .text.SetSysClock:0000000000000000 $t
     /tmp/cc2SxUrt.s:25     .text.SetSysClock:0000000000000000 SetSysClock
     /tmp/cc2SxUrt.s:218    .text.SetSysClock:00000000000000dc $d
     /tmp/cc2SxUrt.s:226    .text.SystemInit:0000000000000000 $t
     /tmp/cc2SxUrt.s:233    .text.SystemInit:0000000000000000 SystemInit
     /tmp/cc2SxUrt.s:290    .text.SystemInit:0000000000000044 $d
     /tmp/cc2SxUrt.s:297    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/cc2SxUrt.s:304    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/cc2SxUrt.s:454    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/cc2SxUrt.s:469    .data.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/cc2SxUrt.s:477    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/cc2SxUrt.s:465    .data.AHBPrescTable:0000000000000000 $d
     /tmp/cc2SxUrt.s:473    .data.SystemCoreClock:0000000000000000 $d

NO UNDEFINED SYMBOLS
