{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521123970314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521123970314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 15:26:08 2018 " "Processing started: Thu Mar 15 15:26:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521123970314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521123970314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521123970314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1521123978084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "H:/TSIU03/Project_Repeat/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1521123979154 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "H:/TSIU03/Project_Repeat/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123979154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123979154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sound.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sound " "Found entity 1: Sound" {  } { { "Sound.bdf" "" { Schematic "H:/TSIU03/Project_Repeat/Sound.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123979434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123979434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "application.vhd 6 3 " "Found 6 design units, including 3 entities, in source file application.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Application-rtl " "Found design unit 1: Application-rtl" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Project_Repeat/Application.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1521123979724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PSAC-rtl " "Found design unit 2: PSAC-rtl" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Project_Repeat/Application.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1521123979724 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 POLY_ROM-rtl " "Found design unit 3: POLY_ROM-rtl" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Project_Repeat/Application.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1521123979724 ""} { "Info" "ISGN_ENTITY_NAME" "1 Application " "Found entity 1: Application" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Project_Repeat/Application.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123979724 ""} { "Info" "ISGN_ENTITY_NAME" "2 PSAC " "Found entity 2: PSAC" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Project_Repeat/Application.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123979724 ""} { "Info" "ISGN_ENTITY_NAME" "3 POLY_ROM " "Found entity 3: POLY_ROM" {  } { { "Application.vhd" "" { Text "H:/TSIU03/Project_Repeat/Application.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123979724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123979724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snddriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snddriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "SndDriver.bdf" "" { Schematic "H:/TSIU03/Project_Repeat/SndDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123980024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123980024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volume_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volume_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 volume_block-arch " "Found design unit 1: volume_block-arch" {  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1521123980234 ""} { "Info" "ISGN_ENTITY_NAME" "1 volume_block " "Found entity 1: volume_block" {  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123980234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123980234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "volume_block " "Elaborating entity \"volume_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1521123981704 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstn volume_block.vhd(18) " "VHDL Process Statement warning at volume_block.vhd(18): signal \"rstn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1521123981704 "|volume_block"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "volume_block.vhd" "Mult1" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1521123984464 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "volume_block.vhd" "Div1" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1521123984464 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "volume_block.vhd" "Mult0" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1521123984464 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "volume_block.vhd" "Div0" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1521123984464 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1521123984464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1521123985074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123985134 ""}  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1521123985134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tvs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tvs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tvs " "Found entity 1: mult_tvs" {  } { { "db/mult_tvs.tdf" "" { Text "H:/TSIU03/Project_Repeat/db/mult_tvs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123985644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123985644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1521123986444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 42 " "Parameter \"LPM_WIDTHN\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123986444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123986444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123986444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123986444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1521123986444 ""}  } { { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1521123986444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8so " "Found entity 1: lpm_divide_8so" {  } { { "db/lpm_divide_8so.tdf" "" { Text "H:/TSIU03/Project_Repeat/db/lpm_divide_8so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123986974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123986974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "H:/TSIU03/Project_Repeat/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123987744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123987744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "H:/TSIU03/Project_Repeat/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123988914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123988914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "H:/TSIU03/Project_Repeat/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123990034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123990034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "H:/TSIU03/Project_Repeat/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123990984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123990984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "H:/TSIU03/Project_Repeat/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123991734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123991734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1s9 " "Found entity 1: lpm_abs_1s9" {  } { { "db/lpm_abs_1s9.tdf" "" { Text "H:/TSIU03/Project_Repeat/db/lpm_abs_1s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1521123992494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1521123992494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1521124003694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1521124003694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "852 " "Implemented 852 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1521124006034 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1521124006034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1521124006034 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1521124006034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1521124006034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521124006694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 15:26:46 2018 " "Processing ended: Thu Mar 15 15:26:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521124006694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521124006694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521124006694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521124006694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521124009854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521124009864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 15:26:48 2018 " "Processing started: Thu Mar 15 15:26:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521124009864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521124009864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sound -c Sound " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521124009864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1521124014494 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sound EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1521124015244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1521124015294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1521124015294 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1521124015674 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1521124016184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1521124016184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1521124016184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 1828 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1521124016184 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 1829 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1521124016184 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 1830 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1521124016184 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1521124016184 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "120 122 " "No exact pin location assignment(s) for 120 pins of 122 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[0\] " "Pin RDAC2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[0] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[1\] " "Pin RDAC2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[1] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[2\] " "Pin RDAC2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[2] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[3\] " "Pin RDAC2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[3] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 88 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[4\] " "Pin RDAC2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[4] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[5\] " "Pin RDAC2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[5] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 86 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[6\] " "Pin RDAC2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[6] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 85 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[7\] " "Pin RDAC2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[7] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 84 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[8\] " "Pin RDAC2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[8] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 83 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[9\] " "Pin RDAC2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[9] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 82 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[10\] " "Pin RDAC2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[10] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 81 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[11\] " "Pin RDAC2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[11] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 80 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[12\] " "Pin RDAC2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[12] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 79 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[13\] " "Pin RDAC2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[13] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 78 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[14\] " "Pin RDAC2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[14] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 77 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[15\] " "Pin RDAC2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[15] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 76 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[16\] " "Pin RDAC2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[16] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 75 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[17\] " "Pin RDAC2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[17] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 74 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[18\] " "Pin RDAC2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[18] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 73 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[19\] " "Pin RDAC2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[19] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 72 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[20\] " "Pin RDAC2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[20] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 71 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[21\] " "Pin RDAC2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[21] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 70 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[22\] " "Pin RDAC2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[22] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[23\] " "Pin RDAC2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[23] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[24\] " "Pin RDAC2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[24] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[25\] " "Pin RDAC2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[25] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[26\] " "Pin RDAC2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[26] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[27\] " "Pin RDAC2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[27] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[28\] " "Pin RDAC2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[28] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[29\] " "Pin RDAC2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[29] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[30\] " "Pin RDAC2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[30] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[31\] " "Pin RDAC2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[31] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[32\] " "Pin RDAC2\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[32] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[33\] " "Pin RDAC2\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[33] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[34\] " "Pin RDAC2\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[34] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[35\] " "Pin RDAC2\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[35] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[36\] " "Pin RDAC2\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[36] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[37\] " "Pin RDAC2\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[37] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[38\] " "Pin RDAC2\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[38] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[39\] " "Pin RDAC2\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[39] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[40\] " "Pin RDAC2\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[40] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC2\[41\] " "Pin RDAC2\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC2[41] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC2[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[0\] " "Pin LDAC2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[0] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[1\] " "Pin LDAC2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[1] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[2\] " "Pin LDAC2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[2] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[3\] " "Pin LDAC2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[3] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[4\] " "Pin LDAC2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[4] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[5\] " "Pin LDAC2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[5] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[6\] " "Pin LDAC2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[6] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[7\] " "Pin LDAC2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[7] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[8\] " "Pin LDAC2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[8] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[9\] " "Pin LDAC2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[9] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 40 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[10\] " "Pin LDAC2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[10] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 39 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[11\] " "Pin LDAC2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[11] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 38 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[12\] " "Pin LDAC2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[12] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 37 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[13\] " "Pin LDAC2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[13] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 36 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[14\] " "Pin LDAC2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[14] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[15\] " "Pin LDAC2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[15] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[16\] " "Pin LDAC2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[16] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 33 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[17\] " "Pin LDAC2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[17] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 32 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[18\] " "Pin LDAC2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[18] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 31 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[19\] " "Pin LDAC2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[19] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 30 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[20\] " "Pin LDAC2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[20] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 29 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[21\] " "Pin LDAC2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[21] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 28 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[22\] " "Pin LDAC2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[22] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 27 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[23\] " "Pin LDAC2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[23] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 26 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[24\] " "Pin LDAC2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[24] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 25 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[25\] " "Pin LDAC2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[25] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 24 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[26\] " "Pin LDAC2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[26] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 23 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[27\] " "Pin LDAC2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[27] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 22 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[28\] " "Pin LDAC2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[28] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 21 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[29\] " "Pin LDAC2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[29] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 20 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[30\] " "Pin LDAC2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[30] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 19 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[31\] " "Pin LDAC2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[31] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 18 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[32\] " "Pin LDAC2\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[32] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 17 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[33\] " "Pin LDAC2\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[33] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 16 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[34\] " "Pin LDAC2\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[34] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 15 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[35\] " "Pin LDAC2\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[35] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 14 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[36\] " "Pin LDAC2\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[36] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 13 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[37\] " "Pin LDAC2\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[37] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 12 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[38\] " "Pin LDAC2\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[38] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 11 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[39\] " "Pin LDAC2\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[39] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 10 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[40\] " "Pin LDAC2\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[40] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 9 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC2\[41\] " "Pin LDAC2\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC2[41] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC2[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 8 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[0\] " "Pin RDAC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[0] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[1\] " "Pin RDAC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[1] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 93 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[2\] " "Pin RDAC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[2] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[3\] " "Pin RDAC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[3] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[4\] " "Pin RDAC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[4] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[5\] " "Pin RDAC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[5] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[6\] " "Pin RDAC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[6] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 98 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[7\] " "Pin RDAC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[7] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 99 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[8\] " "Pin RDAC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[8] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 100 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[9\] " "Pin RDAC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[9] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 101 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[10\] " "Pin RDAC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[10] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 102 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[11\] " "Pin RDAC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[11] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 103 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[12\] " "Pin RDAC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[12] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 104 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[13\] " "Pin RDAC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[13] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 105 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[14\] " "Pin RDAC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[14] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 106 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RDAC\[15\] " "Pin RDAC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { RDAC[15] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RDAC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 107 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "volume_ctrl\[0\] " "Pin volume_ctrl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { volume_ctrl[0] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { volume_ctrl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 124 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "volume_ctrl\[1\] " "Pin volume_ctrl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { volume_ctrl[1] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { volume_ctrl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 125 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "volume_ctrl\[2\] " "Pin volume_ctrl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { volume_ctrl[2] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { volume_ctrl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 126 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "volume_ctrl\[3\] " "Pin volume_ctrl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { volume_ctrl[3] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 8 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { volume_ctrl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 127 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[0\] " "Pin LDAC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[0] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 108 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[1\] " "Pin LDAC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[1] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 109 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[2\] " "Pin LDAC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[2] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 110 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[3\] " "Pin LDAC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[3] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 111 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[4\] " "Pin LDAC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[4] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 112 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[5\] " "Pin LDAC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[5] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 113 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[6\] " "Pin LDAC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[6] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 114 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[7\] " "Pin LDAC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[7] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 115 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[8\] " "Pin LDAC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[8] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 116 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[9\] " "Pin LDAC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[9] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 117 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[10\] " "Pin LDAC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[10] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 118 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[11\] " "Pin LDAC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[11] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 119 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[12\] " "Pin LDAC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[12] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 120 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[13\] " "Pin LDAC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[13] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 121 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[14\] " "Pin LDAC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[14] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 122 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LDAC\[15\] " "Pin LDAC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { LDAC[15] } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 7 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LDAC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 123 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1521124016344 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1521124016344 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sound.sdc " "Synopsys Design Constraints File file not found: 'Sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1521124016494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1521124016494 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1521124016504 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1521124016534 ""}  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "volume_block.vhd" "" { Text "H:/TSIU03/Project_Repeat/volume_block.vhd" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 0 { 0 ""} 0 132 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1521124016534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1521124016644 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1521124016644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1521124016644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1521124016644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1521124016644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1521124016644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1521124016654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1521124016654 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1521124016654 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "120 unused 3.3V 36 84 0 " "Number of I/O pins in group: 120 (unused VREF, 3.3V VCCIO, 36 input, 84 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1521124016674 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1521124016674 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1521124016674 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521124016674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521124016674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521124016674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521124016674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521124016674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521124016674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521124016674 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1521124016674 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1521124016674 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1521124016674 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adcdat " "Node \"adcdat\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adcdat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adclrc " "Node \"adclrc\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adclrc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bclk " "Node \"bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dacdat " "Node \"dacdat\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dacdat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "daclrc " "Node \"daclrc\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "daclrc" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mclk " "Node \"mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1521124016754 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1521124016754 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521124016774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1521124017894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521124018114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1521124018114 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1521124018564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521124018564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1521124019094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "H:/TSIU03/Project_Repeat/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1521124019974 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1521124019974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521124020474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1521124020474 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1521124020474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1521124020474 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1521124020504 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "84 " "Found 84 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[0\] 0 " "Pin \"RDAC2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[1\] 0 " "Pin \"RDAC2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[2\] 0 " "Pin \"RDAC2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[3\] 0 " "Pin \"RDAC2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[4\] 0 " "Pin \"RDAC2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[5\] 0 " "Pin \"RDAC2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[6\] 0 " "Pin \"RDAC2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[7\] 0 " "Pin \"RDAC2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[8\] 0 " "Pin \"RDAC2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[9\] 0 " "Pin \"RDAC2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[10\] 0 " "Pin \"RDAC2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[11\] 0 " "Pin \"RDAC2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[12\] 0 " "Pin \"RDAC2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[13\] 0 " "Pin \"RDAC2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[14\] 0 " "Pin \"RDAC2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[15\] 0 " "Pin \"RDAC2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[16\] 0 " "Pin \"RDAC2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[17\] 0 " "Pin \"RDAC2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[18\] 0 " "Pin \"RDAC2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[19\] 0 " "Pin \"RDAC2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[20\] 0 " "Pin \"RDAC2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[21\] 0 " "Pin \"RDAC2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[22\] 0 " "Pin \"RDAC2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[23\] 0 " "Pin \"RDAC2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[24\] 0 " "Pin \"RDAC2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[25\] 0 " "Pin \"RDAC2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[26\] 0 " "Pin \"RDAC2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[27\] 0 " "Pin \"RDAC2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[28\] 0 " "Pin \"RDAC2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[29\] 0 " "Pin \"RDAC2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[30\] 0 " "Pin \"RDAC2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[31\] 0 " "Pin \"RDAC2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[32\] 0 " "Pin \"RDAC2\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[33\] 0 " "Pin \"RDAC2\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[34\] 0 " "Pin \"RDAC2\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[35\] 0 " "Pin \"RDAC2\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[36\] 0 " "Pin \"RDAC2\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[37\] 0 " "Pin \"RDAC2\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[38\] 0 " "Pin \"RDAC2\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[39\] 0 " "Pin \"RDAC2\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[40\] 0 " "Pin \"RDAC2\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RDAC2\[41\] 0 " "Pin \"RDAC2\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[0\] 0 " "Pin \"LDAC2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[1\] 0 " "Pin \"LDAC2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[2\] 0 " "Pin \"LDAC2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[3\] 0 " "Pin \"LDAC2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[4\] 0 " "Pin \"LDAC2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[5\] 0 " "Pin \"LDAC2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[6\] 0 " "Pin \"LDAC2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[7\] 0 " "Pin \"LDAC2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[8\] 0 " "Pin \"LDAC2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[9\] 0 " "Pin \"LDAC2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[10\] 0 " "Pin \"LDAC2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[11\] 0 " "Pin \"LDAC2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[12\] 0 " "Pin \"LDAC2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[13\] 0 " "Pin \"LDAC2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[14\] 0 " "Pin \"LDAC2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[15\] 0 " "Pin \"LDAC2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[16\] 0 " "Pin \"LDAC2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[17\] 0 " "Pin \"LDAC2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[18\] 0 " "Pin \"LDAC2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[19\] 0 " "Pin \"LDAC2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[20\] 0 " "Pin \"LDAC2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[21\] 0 " "Pin \"LDAC2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[22\] 0 " "Pin \"LDAC2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[23\] 0 " "Pin \"LDAC2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[24\] 0 " "Pin \"LDAC2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[25\] 0 " "Pin \"LDAC2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[26\] 0 " "Pin \"LDAC2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[27\] 0 " "Pin \"LDAC2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[28\] 0 " "Pin \"LDAC2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[29\] 0 " "Pin \"LDAC2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[30\] 0 " "Pin \"LDAC2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[31\] 0 " "Pin \"LDAC2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[32\] 0 " "Pin \"LDAC2\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[33\] 0 " "Pin \"LDAC2\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[34\] 0 " "Pin \"LDAC2\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[35\] 0 " "Pin \"LDAC2\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[36\] 0 " "Pin \"LDAC2\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[37\] 0 " "Pin \"LDAC2\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[38\] 0 " "Pin \"LDAC2\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[39\] 0 " "Pin \"LDAC2\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[40\] 0 " "Pin \"LDAC2\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDAC2\[41\] 0 " "Pin \"LDAC2\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1521124020524 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1521124020524 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1521124020674 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1521124020714 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1521124020874 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1521124021224 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1521124021384 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1521124021384 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/TSIU03/Project_Repeat/Sound.fit.smsg " "Generated suppressed messages file H:/TSIU03/Project_Repeat/Sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1521124021754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521124026704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 15:27:06 2018 " "Processing ended: Thu Mar 15 15:27:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521124026704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521124026704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521124026704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521124026704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521124031324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521124031324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 15:27:09 2018 " "Processing started: Thu Mar 15 15:27:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521124031324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521124031324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sound -c Sound " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521124031334 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1521124037227 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1521124037437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521124039967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 15:27:19 2018 " "Processing ended: Thu Mar 15 15:27:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521124039967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521124039967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521124039967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521124039967 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1521124041207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521124046407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521124046487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 15:27:21 2018 " "Processing started: Thu Mar 15 15:27:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521124046487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521124046487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sound -c Sound " "Command: quartus_sta Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521124046517 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1521124046617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1521124051087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1521124051197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1521124051197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sound.sdc " "Synopsys Design Constraints File file not found: 'Sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1521124052397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1521124052427 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1521124052457 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1521124052457 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1521124052597 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1521124053187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124053217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124053637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124053847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124054127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124054337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1521124054367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521124054627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521124054627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -85.380 clk  " "   -1.380       -85.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521124054627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521124054627 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1521124055217 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1521124055247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124055617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124055837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124056087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1521124056297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1521124056297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521124056557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521124056557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -85.380 clk  " "   -1.380       -85.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1521124056557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1521124056557 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1521124057077 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1521124057907 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1521124057907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521124059707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 15:27:39 2018 " "Processing ended: Thu Mar 15 15:27:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521124059707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521124059707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521124059707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521124059707 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1521124063524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1521124063534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 15 15:27:41 2018 " "Processing started: Thu Mar 15 15:27:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1521124063534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1521124063534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sound -c Sound " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1521124063534 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Sound.vho\", \"Sound_fast.vho Sound_vhd.sdo Sound_vhd_fast.sdo H:/TSIU03/Project_Repeat/simulation/modelsim/ simulation " "Generated files \"Sound.vho\", \"Sound_fast.vho\", \"Sound_vhd.sdo\" and \"Sound_vhd_fast.sdo\" in directory \"H:/TSIU03/Project_Repeat/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1521124071304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1521124071874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 15 15:27:51 2018 " "Processing ended: Thu Mar 15 15:27:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1521124071874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1521124071874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1521124071874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521124071874 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1521124073464 ""}
