// Seed: 4215873769
module module_0 #(
    parameter id_4 = 32'd36,
    parameter id_5 = 32'd10,
    parameter id_7 = 32'd92
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout reg id_1;
  always disable _id_4;
  logic _id_5 = id_4;
  assign id_1 = -1;
  assign id_1 = id_1;
  wire [id_4 : -1] id_6;
  wire _id_7;
  assign id_1 = id_4;
  reg id_8;
  initial begin : LABEL_0
    id_1 <= 1 + -1'b0;
    @(posedge -1 or posedge id_5) id_8 = id_6;
  end
  logic id_9 = id_5;
  wire  id_10;
  parameter id_11 = 1 + "";
  wire [id_7 : 1] id_12;
  wire id_13;
  logic [1 : id_5] \id_14 ;
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_3 = 32'd95,
    parameter id_4 = 32'd99
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output reg id_2;
  output wire _id_1;
  wire _id_4;
  for (id_5 = id_5; id_3; id_2 = id_5 - -1'b0) begin : LABEL_0
    wire id_6;
    ;
  end
  wire [1 : id_4] id_7;
  wire id_8;
  logic [id_1  ==  -1 'b0 : !  id_3] id_9;
  logic [id_3 : 1] id_10;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10
  );
  final begin : LABEL_1
    id_5 = 1;
  end
  integer id_11 = 1;
endmodule
