Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 27 12:51:56 2025
| Host         : DESKTOP-9M4JBK0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Display_Module/CLK_Pulse/sig_cnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Display_Module/CLK_Pulse/sig_cnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Display_Module/CLK_Pulse/sig_cnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Display_Module/CLK_Pulse/sig_cnt_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.458        0.000                      0                   48        0.202        0.000                      0                   48        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.458        0.000                      0                   48        0.202        0.000                      0                   48        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.704ns (23.057%)  route 2.349ns (76.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.187    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.500    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  U_Debounce/clk_gen/Q_i_2/O
                         net (fo=4, routed)           0.801     7.424    U_Debounce/clk_gen/Q_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.692     8.240    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y42          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.891    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[12]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    U_Debounce/clk_gen/sig_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.704ns (23.057%)  route 2.349ns (76.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.187    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.500    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  U_Debounce/clk_gen/Q_i_2/O
                         net (fo=4, routed)           0.801     7.424    U_Debounce/clk_gen/Q_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.692     8.240    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y42          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.891    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[13]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    U_Debounce/clk_gen/sig_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.704ns (23.057%)  route 2.349ns (76.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.187    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.500    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  U_Debounce/clk_gen/Q_i_2/O
                         net (fo=4, routed)           0.801     7.424    U_Debounce/clk_gen/Q_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.692     8.240    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y42          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.891    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[14]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    U_Debounce/clk_gen/sig_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.704ns (23.057%)  route 2.349ns (76.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.187    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.500    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  U_Debounce/clk_gen/Q_i_2/O
                         net (fo=4, routed)           0.801     7.424    U_Debounce/clk_gen/Q_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.692     8.240    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y42          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.519    14.891    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[15]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X5Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    U_Debounce/clk_gen/sig_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.704ns (24.288%)  route 2.195ns (75.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.187    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.500    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  U_Debounce/clk_gen/Q_i_2/O
                         net (fo=4, routed)           0.801     7.424    U_Debounce/clk_gen/Q_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.537     8.085    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.890    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[4]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y40          FDRE (Setup_fdre_C_R)       -0.429    14.697    U_Debounce/clk_gen/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.704ns (24.288%)  route 2.195ns (75.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.187    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.500    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  U_Debounce/clk_gen/Q_i_2/O
                         net (fo=4, routed)           0.801     7.424    U_Debounce/clk_gen/Q_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.537     8.085    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.890    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[5]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y40          FDRE (Setup_fdre_C_R)       -0.429    14.697    U_Debounce/clk_gen/sig_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.704ns (24.288%)  route 2.195ns (75.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.187    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.500    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  U_Debounce/clk_gen/Q_i_2/O
                         net (fo=4, routed)           0.801     7.424    U_Debounce/clk_gen/Q_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.537     8.085    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.890    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[6]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y40          FDRE (Setup_fdre_C_R)       -0.429    14.697    U_Debounce/clk_gen/sig_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.704ns (24.288%)  route 2.195ns (75.712%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.635     5.187    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.857     6.500    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.624 r  U_Debounce/clk_gen/Q_i_2/O
                         net (fo=4, routed)           0.801     7.424    U_Debounce/clk_gen/Q_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     7.548 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.537     8.085    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.890    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[7]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y40          FDRE (Setup_fdre_C_R)       -0.429    14.697    U_Debounce/clk_gen/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.704ns (24.305%)  route 2.192ns (75.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.637     5.189    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  U_Debounce/clk_gen/sig_cnt_reg[16]/Q
                         net (fo=3, routed)           0.837     6.482    U_Debounce/clk_gen/sig_cnt_reg[16]
    SLICE_X6Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.606 f  U_Debounce/clk_gen/Q_i_3/O
                         net (fo=4, routed)           0.815     7.421    U_Debounce/clk_gen/Q_i_3_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.545 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.540     8.085    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.890    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[0]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429    14.697    U_Debounce/clk_gen/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.704ns (24.305%)  route 2.192ns (75.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.637     5.189    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  U_Debounce/clk_gen/sig_cnt_reg[16]/Q
                         net (fo=3, routed)           0.837     6.482    U_Debounce/clk_gen/sig_cnt_reg[16]
    SLICE_X6Y42          LUT4 (Prop_lut4_I1_O)        0.124     6.606 f  U_Debounce/clk_gen/Q_i_3/O
                         net (fo=4, routed)           0.815     7.421    U_Debounce/clk_gen/Q_i_3_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.545 r  U_Debounce/clk_gen/sig_cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.540     8.085    U_Debounce/clk_gen/sig_cnt[0]_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.518    14.890    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[1]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X5Y39          FDRE (Setup_fdre_C_R)       -0.429    14.697    U_Debounce/clk_gen/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  6.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_Debounce/gen_button[1].FF0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/gen_button[1].FF1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.834%)  route 0.147ns (44.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.507    U_Debounce/gen_button[1].FF0/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  U_Debounce/gen_button[1].FF0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_Debounce/gen_button[1].FF0/Q_reg/Q
                         net (fo=1, routed)           0.147     1.796    U_Debounce/clk_gen/Q_reg_1
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  U_Debounce/clk_gen/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.841    U_Debounce/gen_button[1].FF1/Q_reg_0
    SLICE_X3Y42          FDRE                                         r  U_Debounce/gen_button[1].FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.025    U_Debounce/gen_button[1].FF1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  U_Debounce/gen_button[1].FF1/Q_reg/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092     1.638    U_Debounce/gen_button[1].FF1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Up_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sig_ModeSelect_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.509    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Up_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Up_prev_reg/Q
                         net (fo=2, routed)           0.159     1.809    U_Debounce/gen_button[1].FF2/Up_prev
    SLICE_X3Y42          LUT5 (Prop_lut5_I3_O)        0.042     1.851 r  U_Debounce/gen_button[1].FF2/Sig_ModeSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_Debounce_n_0
    SLICE_X3Y42          FDRE                                         r  Sig_ModeSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Sig_ModeSelect_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.107     1.616    Sig_ModeSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_Debounce/gen_button[1].FF2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sig_ModeSelect_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.596     1.509    U_Debounce/gen_button[1].FF2/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  U_Debounce/gen_button[1].FF2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  U_Debounce/gen_button[1].FF2/Q_reg/Q
                         net (fo=4, routed)           0.154     1.805    U_Debounce/gen_button[1].FF2/Q2_1
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.850 r  U_Debounce/gen_button[1].FF2/Sig_ModeSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U_Debounce_n_1
    SLICE_X3Y42          FDRE                                         r  Sig_ModeSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.867     2.025    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Sig_ModeSelect_reg[0]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092     1.601    Sig_ModeSelect_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.506    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_Debounce/clk_gen/sig_cnt_reg[3]/Q
                         net (fo=2, routed)           0.119     1.767    U_Debounce/clk_gen/sig_cnt_reg[3]
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  U_Debounce/clk_gen/sig_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.875    U_Debounce/clk_gen/sig_cnt_reg[0]_i_2_n_4
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.022    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[3]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.105     1.611    U_Debounce/clk_gen/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.507    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_Debounce/clk_gen/sig_cnt_reg[11]/Q
                         net (fo=3, routed)           0.120     1.769    U_Debounce/clk_gen/sig_cnt_reg[11]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  U_Debounce/clk_gen/sig_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    U_Debounce/clk_gen/sig_cnt_reg[8]_i_1_n_4
    SLICE_X5Y41          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.023    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[11]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.105     1.612    U_Debounce/clk_gen/sig_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.507    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_Debounce/clk_gen/sig_cnt_reg[7]/Q
                         net (fo=4, routed)           0.120     1.769    U_Debounce/clk_gen/sig_cnt_reg[7]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  U_Debounce/clk_gen/sig_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    U_Debounce/clk_gen/sig_cnt_reg[4]_i_1_n_4
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.023    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[7]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.105     1.612    U_Debounce/clk_gen/sig_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.593     1.506    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  U_Debounce/clk_gen/sig_cnt_reg[2]/Q
                         net (fo=2, routed)           0.121     1.768    U_Debounce/clk_gen/sig_cnt_reg[2]
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  U_Debounce/clk_gen/sig_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.879    U_Debounce/clk_gen/sig_cnt_reg[0]_i_2_n_5
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.864     2.022    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[2]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.105     1.611    U_Debounce/clk_gen/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.507    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_Debounce/clk_gen/sig_cnt_reg[4]/Q
                         net (fo=2, routed)           0.117     1.766    U_Debounce/clk_gen/sig_cnt_reg[4]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  U_Debounce/clk_gen/sig_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    U_Debounce/clk_gen/sig_cnt_reg[4]_i_1_n_7
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.023    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[4]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.105     1.612    U_Debounce/clk_gen/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.507    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_Debounce/clk_gen/sig_cnt_reg[6]/Q
                         net (fo=3, routed)           0.122     1.770    U_Debounce/clk_gen/sig_cnt_reg[6]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  U_Debounce/clk_gen/sig_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    U_Debounce/clk_gen/sig_cnt_reg[4]_i_1_n_5
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.023    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[6]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.105     1.612    U_Debounce/clk_gen/sig_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_Debounce/clk_gen/sig_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Debounce/clk_gen/sig_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.594     1.507    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  U_Debounce/clk_gen/sig_cnt_reg[10]/Q
                         net (fo=2, routed)           0.122     1.770    U_Debounce/clk_gen/sig_cnt_reg[10]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  U_Debounce/clk_gen/sig_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    U_Debounce/clk_gen/sig_cnt_reg[8]_i_1_n_5
    SLICE_X5Y41          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.865     2.023    U_Debounce/clk_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  U_Debounce/clk_gen/sig_cnt_reg[10]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.105     1.612    U_Debounce/clk_gen/sig_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42     Sig_ModeSelect_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42     Sig_ModeSelect_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42     Up_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39     U_Debounce/clk_gen/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y41     U_Debounce/clk_gen/sig_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Sig_ModeSelect_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Sig_ModeSelect_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Sig_ModeSelect_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Sig_ModeSelect_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Up_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Up_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Sig_ModeSelect_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Sig_ModeSelect_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Sig_ModeSelect_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Sig_ModeSelect_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Up_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     Up_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     Display_Module/CLK_Pulse/sig_cnt_reg[1]/C



