

================================================================
== Vitis HLS Report for 'fxp_sqrt_top'
================================================================
* Date:           Mon Oct 13 18:50:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fxp_sqrt_top
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  9.081 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       33|       33|  33.000 us|  33.000 us|   34|   34|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%q_1_loc = alloca i64 1"   --->   Operation 4 'alloca' 'q_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_v_loc = alloca i64 1"   --->   Operation 5 'alloca' 'p_v_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_5_loc = alloca i64 1"   --->   Operation 6 'alloca' 's_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %in_val" [c_untimed/fxp_sqrt.h:94->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 7 'read' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%s_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i24.i4, i24 %s, i4 0" [c_untimed/fxp_sqrt.h:95->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 8 'bitconcatenate' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.32ns)   --->   "%call_ln95 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1, i28 %s_1, i31 %s_5_loc, i28 %p_v_loc, i29 %q_1_loc" [c_untimed/fxp_sqrt.h:95->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 9 'call' 'call_ln95' <Predicate = true> <Delay = 1.32> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 7.75>
ST_2 : Operation 10 [1/2] (7.75ns)   --->   "%call_ln95 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1, i28 %s_1, i31 %s_5_loc, i28 %p_v_loc, i29 %q_1_loc" [c_untimed/fxp_sqrt.h:95->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 10 'call' 'call_ln95' <Predicate = true> <Delay = 7.75> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.88>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i28 0"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [c_untimed/fxp_sqrt_top.cpp:20]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_val"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_val, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%s_5_loc_load = load i31 %s_5_loc"   --->   Operation 15 'load' 's_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%p_v_loc_load = load i28 %p_v_loc"   --->   Operation 16 'load' 'p_v_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%q_1_loc_load = load i29 %q_1_loc"   --->   Operation 17 'load' 'q_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (2.15ns)   --->   "%icmp_ln117 = icmp_sgt  i31 %s_5_loc_load, i31 0" [c_untimed/fxp_sqrt.h:117->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 18 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 2.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (2.11ns)   --->   "%add_ln118 = add i29 %q_1_loc_load, i29 1" [c_untimed/fxp_sqrt.h:118->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 19 'add' 'add_ln118' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %add_ln118, i32 1, i32 28" [c_untimed/fxp_sqrt.h:120->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 20 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.72ns)   --->   "%result = select i1 %icmp_ln117, i28 %tmp, i28 %p_v_loc_load" [c_untimed/fxp_sqrt.h:117->c_untimed/fxp_sqrt_top.cpp:22]   --->   Operation 21 'select' 'result' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i28 %result" [c_untimed/fxp_sqrt_top.cpp:23]   --->   Operation 22 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1000.000ns, clock uncertainty: 270.000ns.

 <State 1>: 1.324ns
The critical path consists of the following:
	'alloca' operation 29 bit ('q_1_loc') [2]  (0.000 ns)
	'call' operation 0 bit ('call_ln95', c_untimed/fxp_sqrt.h:95->c_untimed/fxp_sqrt_top.cpp:22) to 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1' [11]  (1.324 ns)

 <State 2>: 7.757ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln95', c_untimed/fxp_sqrt.h:95->c_untimed/fxp_sqrt_top.cpp:22) to 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1' [11]  (7.757 ns)

 <State 3>: 2.888ns
The critical path consists of the following:
	'load' operation 31 bit ('s_5_loc_load') on local variable 's_5_loc' [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln117', c_untimed/fxp_sqrt.h:117->c_untimed/fxp_sqrt_top.cpp:22) [15]  (2.159 ns)
	'select' operation 28 bit ('result', c_untimed/fxp_sqrt.h:117->c_untimed/fxp_sqrt_top.cpp:22) [18]  (0.729 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
