
lifting_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083c0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  080084d0  080084d0  000184d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008850  08008850  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008850  08008850  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008850  08008850  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008850  08008850  00018850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008854  08008854  00018854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008858  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  200001dc  08008a34  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  08008a34  0002037c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba92  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001e3c  00000000  00000000  0002bc97  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c90  00000000  00000000  0002dad8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b88  00000000  00000000  0002e768  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002f6d  00000000  00000000  0002f2f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a237  00000000  00000000  0003225d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008b158  00000000  00000000  0003c494  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c75ec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000461c  00000000  00000000  000c7668  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080084b8 	.word	0x080084b8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080084b8 	.word	0x080084b8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6e:	f107 0310 	add.w	r3, r7, #16
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b7c:	4b34      	ldr	r3, [pc, #208]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a33      	ldr	r2, [pc, #204]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000b82:	f043 0310 	orr.w	r3, r3, #16
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	4b31      	ldr	r3, [pc, #196]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f003 0310 	and.w	r3, r3, #16
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b94:	4b2e      	ldr	r3, [pc, #184]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	4a2d      	ldr	r2, [pc, #180]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000b9a:	f043 0320 	orr.w	r3, r3, #32
 8000b9e:	6193      	str	r3, [r2, #24]
 8000ba0:	4b2b      	ldr	r3, [pc, #172]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	f003 0320 	and.w	r3, r3, #32
 8000ba8:	60bb      	str	r3, [r7, #8]
 8000baa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bac:	4b28      	ldr	r3, [pc, #160]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	4a27      	ldr	r2, [pc, #156]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000bb2:	f043 0304 	orr.w	r3, r3, #4
 8000bb6:	6193      	str	r3, [r2, #24]
 8000bb8:	4b25      	ldr	r3, [pc, #148]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	f003 0304 	and.w	r3, r3, #4
 8000bc0:	607b      	str	r3, [r7, #4]
 8000bc2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc4:	4b22      	ldr	r3, [pc, #136]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	4a21      	ldr	r2, [pc, #132]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000bca:	f043 0308 	orr.w	r3, r3, #8
 8000bce:	6193      	str	r3, [r2, #24]
 8000bd0:	4b1f      	ldr	r3, [pc, #124]	; (8000c50 <MX_GPIO_Init+0xe8>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	f003 0308 	and.w	r3, r3, #8
 8000bd8:	603b      	str	r3, [r7, #0]
 8000bda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|LD2_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	f240 2122 	movw	r1, #546	; 0x222
 8000be2:	481c      	ldr	r0, [pc, #112]	; (8000c54 <MX_GPIO_Init+0xec>)
 8000be4:	f001 fa15 	bl	8002012 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000be8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_GPIO_Init+0xf0>)
 8000bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bf6:	f107 0310 	add.w	r3, r7, #16
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4817      	ldr	r0, [pc, #92]	; (8000c5c <MX_GPIO_Init+0xf4>)
 8000bfe:	f001 f897 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PAPin PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LD2_Pin|GPIO_PIN_9;
 8000c02:	f240 2322 	movw	r3, #546	; 0x222
 8000c06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c10:	2302      	movs	r3, #2
 8000c12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c14:	f107 0310 	add.w	r3, r7, #16
 8000c18:	4619      	mov	r1, r3
 8000c1a:	480e      	ldr	r0, [pc, #56]	; (8000c54 <MX_GPIO_Init+0xec>)
 8000c1c:	f001 f888 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000c20:	2330      	movs	r3, #48	; 0x30
 8000c22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2c:	f107 0310 	add.w	r3, r7, #16
 8000c30:	4619      	mov	r1, r3
 8000c32:	480b      	ldr	r0, [pc, #44]	; (8000c60 <MX_GPIO_Init+0xf8>)
 8000c34:	f001 f87c 	bl	8001d30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2028      	movs	r0, #40	; 0x28
 8000c3e:	f001 f840 	bl	8001cc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c42:	2028      	movs	r0, #40	; 0x28
 8000c44:	f001 f859 	bl	8001cfa <HAL_NVIC_EnableIRQ>

}
 8000c48:	bf00      	nop
 8000c4a:	3720      	adds	r7, #32
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40021000 	.word	0x40021000
 8000c54:	40010800 	.word	0x40010800
 8000c58:	10110000 	.word	0x10110000
 8000c5c:	40011000 	.word	0x40011000
 8000c60:	40010c00 	.word	0x40010c00

08000c64 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xffff);
 8000c6c:	1d39      	adds	r1, r7, #4
 8000c6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c72:	2201      	movs	r2, #1
 8000c74:	4803      	ldr	r0, [pc, #12]	; (8000c84 <__io_putchar+0x20>)
 8000c76:	f003 f8a2 	bl	8003dbe <HAL_UART_Transmit>
    return ch;
 8000c7a:	687b      	ldr	r3, [r7, #4]
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000334 	.word	0x20000334

08000c88 <delay>:

void delay (uint16_t time)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <delay+0x2c>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2200      	movs	r2, #0
 8000c98:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim1) < time);
 8000c9a:	bf00      	nop
 8000c9c:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <delay+0x2c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ca2:	88fb      	ldrh	r3, [r7, #6]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d3f9      	bcc.n	8000c9c <delay+0x14>
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	200002a4 	.word	0x200002a4

08000cb8 <HAL_TIM_IC_CaptureCallback>:
#define TRIG_PORT GPIOA

// Let's write the callback function

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	7f1b      	ldrb	r3, [r3, #28]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	f040 8083 	bne.w	8000dd0 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8000cca:	4b89      	ldr	r3, [pc, #548]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d11a      	bne.n	8000d08 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f002 fb9b 	bl	8003410 <HAL_TIM_ReadCapturedValue>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	4b85      	ldr	r3, [pc, #532]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000cde:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8000ce0:	4b83      	ldr	r3, [pc, #524]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	6a1a      	ldr	r2, [r3, #32]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f022 020a 	bic.w	r2, r2, #10
 8000cf4:	621a      	str	r2, [r3, #32]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	6a1a      	ldr	r2, [r3, #32]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	f042 0202 	orr.w	r2, r2, #2
 8000d04:	621a      	str	r2, [r3, #32]
 8000d06:	e063      	b.n	8000dd0 <HAL_TIM_IC_CaptureCallback+0x118>
		}

		else if (Is_First_Captured==1)   // if the first is already captured
 8000d08:	4b79      	ldr	r3, [pc, #484]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d15f      	bne.n	8000dd0 <HAL_TIM_IC_CaptureCallback+0x118>
		{
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000d10:	2100      	movs	r1, #0
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f002 fb7c 	bl	8003410 <HAL_TIM_ReadCapturedValue>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	4b77      	ldr	r3, [pc, #476]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000d1c:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2200      	movs	r2, #0
 8000d24:	625a      	str	r2, [r3, #36]	; 0x24

			if (IC_Val2 > IC_Val1)
 8000d26:	4b74      	ldr	r3, [pc, #464]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	4b72      	ldr	r3, [pc, #456]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <HAL_TIM_IC_CaptureCallback+0x8a>
			{
				Difference = IC_Val2-IC_Val1;
 8000d32:	4b71      	ldr	r3, [pc, #452]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	4b6f      	ldr	r3, [pc, #444]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	1ad3      	subs	r3, r2, r3
 8000d3c:	4a6f      	ldr	r2, [pc, #444]	; (8000efc <HAL_TIM_IC_CaptureCallback+0x244>)
 8000d3e:	6013      	str	r3, [r2, #0]
 8000d40:	e00f      	b.n	8000d62 <HAL_TIM_IC_CaptureCallback+0xaa>
			}

			else if (IC_Val1 > IC_Val2)
 8000d42:	4b6c      	ldr	r3, [pc, #432]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	4b6c      	ldr	r3, [pc, #432]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d909      	bls.n	8000d62 <HAL_TIM_IC_CaptureCallback+0xaa>
			{
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000d4e:	4b6a      	ldr	r3, [pc, #424]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	4b68      	ldr	r3, [pc, #416]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000d5c:	33ff      	adds	r3, #255	; 0xff
 8000d5e:	4a67      	ldr	r2, [pc, #412]	; (8000efc <HAL_TIM_IC_CaptureCallback+0x244>)
 8000d60:	6013      	str	r3, [r2, #0]
			}

			Distance = Difference * .034/2;
 8000d62:	4b66      	ldr	r3, [pc, #408]	; (8000efc <HAL_TIM_IC_CaptureCallback+0x244>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff fb3c 	bl	80003e4 <__aeabi_ui2d>
 8000d6c:	a35e      	add	r3, pc, #376	; (adr r3, 8000ee8 <HAL_TIM_IC_CaptureCallback+0x230>)
 8000d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d72:	f7ff fbb1 	bl	80004d8 <__aeabi_dmul>
 8000d76:	4603      	mov	r3, r0
 8000d78:	460c      	mov	r4, r1
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	4621      	mov	r1, r4
 8000d7e:	f04f 0200 	mov.w	r2, #0
 8000d82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d86:	f7ff fcd1 	bl	800072c <__aeabi_ddiv>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	460c      	mov	r4, r1
 8000d8e:	4618      	mov	r0, r3
 8000d90:	4621      	mov	r1, r4
 8000d92:	f7ff fe79 	bl	8000a88 <__aeabi_d2uiz>
 8000d96:	4603      	mov	r3, r0
 8000d98:	b2da      	uxtb	r2, r3
 8000d9a:	4b59      	ldr	r3, [pc, #356]	; (8000f00 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000d9c:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8000d9e:	4b54      	ldr	r3, [pc, #336]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]

			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	6a1a      	ldr	r2, [r3, #32]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f022 020a 	bic.w	r2, r2, #10
 8000db2:	621a      	str	r2, [r3, #32]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	6a12      	ldr	r2, [r2, #32]
 8000dbe:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8000dc0:	4b50      	ldr	r3, [pc, #320]	; (8000f04 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	68da      	ldr	r2, [r3, #12]
 8000dc6:	4b4f      	ldr	r3, [pc, #316]	; (8000f04 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f022 0202 	bic.w	r2, r2, #2
 8000dce:	60da      	str	r2, [r3, #12]
		}
	}
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	7f1b      	ldrb	r3, [r3, #28]
 8000dd4:	2b04      	cmp	r3, #4
 8000dd6:	f040 8083 	bne.w	8000ee0 <HAL_TIM_IC_CaptureCallback+0x228>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8000dda:	4b45      	ldr	r3, [pc, #276]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d11a      	bne.n	8000e18 <HAL_TIM_IC_CaptureCallback+0x160>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3); // read the first value
 8000de2:	2108      	movs	r1, #8
 8000de4:	6878      	ldr	r0, [r7, #4]
 8000de6:	f002 fb13 	bl	8003410 <HAL_TIM_ReadCapturedValue>
 8000dea:	4602      	mov	r2, r0
 8000dec:	4b41      	ldr	r3, [pc, #260]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000dee:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8000df0:	4b3f      	ldr	r3, [pc, #252]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8000df2:	2201      	movs	r2, #1
 8000df4:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	6a1a      	ldr	r2, [r3, #32]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000e04:	621a      	str	r2, [r3, #32]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	6a1a      	ldr	r2, [r3, #32]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e14:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC3);
		}
	}
}
 8000e16:	e063      	b.n	8000ee0 <HAL_TIM_IC_CaptureCallback+0x228>
		else if (Is_First_Captured==1)   // if the first is already captured
 8000e18:	4b35      	ldr	r3, [pc, #212]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d15f      	bne.n	8000ee0 <HAL_TIM_IC_CaptureCallback+0x228>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 8000e20:	2108      	movs	r1, #8
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f002 faf4 	bl	8003410 <HAL_TIM_ReadCapturedValue>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	4b33      	ldr	r3, [pc, #204]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000e2c:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2200      	movs	r2, #0
 8000e34:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8000e36:	4b30      	ldr	r3, [pc, #192]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	4b2e      	ldr	r3, [pc, #184]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <HAL_TIM_IC_CaptureCallback+0x19a>
				Difference = IC_Val2-IC_Val1;
 8000e42:	4b2d      	ldr	r3, [pc, #180]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	4b2b      	ldr	r3, [pc, #172]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	4a2b      	ldr	r2, [pc, #172]	; (8000efc <HAL_TIM_IC_CaptureCallback+0x244>)
 8000e4e:	6013      	str	r3, [r2, #0]
 8000e50:	e00f      	b.n	8000e72 <HAL_TIM_IC_CaptureCallback+0x1ba>
			else if (IC_Val1 > IC_Val2)
 8000e52:	4b28      	ldr	r3, [pc, #160]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	4b28      	ldr	r3, [pc, #160]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d909      	bls.n	8000e72 <HAL_TIM_IC_CaptureCallback+0x1ba>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000e5e:	4b26      	ldr	r3, [pc, #152]	; (8000ef8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	4b24      	ldr	r3, [pc, #144]	; (8000ef4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	1ad3      	subs	r3, r2, r3
 8000e68:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000e6c:	33ff      	adds	r3, #255	; 0xff
 8000e6e:	4a23      	ldr	r2, [pc, #140]	; (8000efc <HAL_TIM_IC_CaptureCallback+0x244>)
 8000e70:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 8000e72:	4b22      	ldr	r3, [pc, #136]	; (8000efc <HAL_TIM_IC_CaptureCallback+0x244>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff fab4 	bl	80003e4 <__aeabi_ui2d>
 8000e7c:	a31a      	add	r3, pc, #104	; (adr r3, 8000ee8 <HAL_TIM_IC_CaptureCallback+0x230>)
 8000e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e82:	f7ff fb29 	bl	80004d8 <__aeabi_dmul>
 8000e86:	4603      	mov	r3, r0
 8000e88:	460c      	mov	r4, r1
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	4621      	mov	r1, r4
 8000e8e:	f04f 0200 	mov.w	r2, #0
 8000e92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e96:	f7ff fc49 	bl	800072c <__aeabi_ddiv>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	460c      	mov	r4, r1
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	4621      	mov	r1, r4
 8000ea2:	f7ff fdf1 	bl	8000a88 <__aeabi_d2uiz>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	b2da      	uxtb	r2, r3
 8000eaa:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <HAL_TIM_IC_CaptureCallback+0x248>)
 8000eac:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8000eae:	4b10      	ldr	r3, [pc, #64]	; (8000ef0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	6a1a      	ldr	r2, [r3, #32]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000ec2:	621a      	str	r2, [r3, #32]
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	6a12      	ldr	r2, [r2, #32]
 8000ece:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC3);
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	; (8000f04 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	68da      	ldr	r2, [r3, #12]
 8000ed6:	4b0b      	ldr	r3, [pc, #44]	; (8000f04 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f022 0208 	bic.w	r2, r2, #8
 8000ede:	60da      	str	r2, [r3, #12]
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd90      	pop	{r4, r7, pc}
 8000ee8:	b020c49c 	.word	0xb020c49c
 8000eec:	3fa16872 	.word	0x3fa16872
 8000ef0:	20000204 	.word	0x20000204
 8000ef4:	200001f8 	.word	0x200001f8
 8000ef8:	200001fc 	.word	0x200001fc
 8000efc:	20000200 	.word	0x20000200
 8000f00:	20000205 	.word	0x20000205
 8000f04:	200002a4 	.word	0x200002a4

08000f08 <HCSR04_Read>:

void HCSR04_Read (void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <HCSR04_Read+0x38>)
 8000f14:	f001 f87d 	bl	8002012 <HAL_GPIO_WritePin>
	delay(30);  // wait for 10 us
 8000f18:	201e      	movs	r0, #30
 8000f1a:	f7ff feb5 	bl	8000c88 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f24:	4806      	ldr	r0, [pc, #24]	; (8000f40 <HCSR04_Read+0x38>)
 8000f26:	f001 f874 	bl	8002012 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <HCSR04_Read+0x3c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	68da      	ldr	r2, [r3, #12]
 8000f30:	4b04      	ldr	r3, [pc, #16]	; (8000f44 <HCSR04_Read+0x3c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f042 0202 	orr.w	r2, r2, #2
 8000f38:	60da      	str	r2, [r3, #12]
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40010800 	.word	0x40010800
 8000f44:	200002a4 	.word	0x200002a4

08000f48 <HCSR04_Read_1>:
void HCSR04_Read_1 (void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN_1, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	2102      	movs	r1, #2
 8000f50:	480a      	ldr	r0, [pc, #40]	; (8000f7c <HCSR04_Read_1+0x34>)
 8000f52:	f001 f85e 	bl	8002012 <HAL_GPIO_WritePin>
	delay(30);  // wait for 10 us
 8000f56:	201e      	movs	r0, #30
 8000f58:	f7ff fe96 	bl	8000c88 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN_1, GPIO_PIN_RESET);  // pull the TRIG pin low
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2102      	movs	r1, #2
 8000f60:	4806      	ldr	r0, [pc, #24]	; (8000f7c <HCSR04_Read_1+0x34>)
 8000f62:	f001 f856 	bl	8002012 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC3);
 8000f66:	4b06      	ldr	r3, [pc, #24]	; (8000f80 <HCSR04_Read_1+0x38>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68da      	ldr	r2, [r3, #12]
 8000f6c:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <HCSR04_Read_1+0x38>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f042 0208 	orr.w	r2, r2, #8
 8000f74:	60da      	str	r2, [r3, #12]
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40010800 	.word	0x40010800
 8000f80:	200002a4 	.word	0x200002a4

08000f84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f8a:	f000 fd61 	bl	8001a50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f8e:	f000 f8df 	bl	8001150 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f92:	f7ff fde9 	bl	8000b68 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f96:	f000 fccd 	bl	8001934 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000f9a:	f000 fa39 	bl	8001410 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000f9e:	f000 fb6b 	bl	8001678 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000fa2:	f000 faef 	bl	8001584 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000fa6:	f000 fa95 	bl	80014d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  //lcd_init();

  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000faa:	2100      	movs	r1, #0
 8000fac:	4861      	ldr	r0, [pc, #388]	; (8001134 <main+0x1b0>)
 8000fae:	f001 fe17 	bl	8002be0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 8000fb2:	2108      	movs	r1, #8
 8000fb4:	485f      	ldr	r0, [pc, #380]	; (8001134 <main+0x1b0>)
 8000fb6:	f001 fe13 	bl	8002be0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8000fba:	2100      	movs	r1, #0
 8000fbc:	485e      	ldr	r0, [pc, #376]	; (8001138 <main+0x1b4>)
 8000fbe:	f001 fd1d 	bl	80029fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8000fc2:	2104      	movs	r1, #4
 8000fc4:	485c      	ldr	r0, [pc, #368]	; (8001138 <main+0x1b4>)
 8000fc6:	f001 fd19 	bl	80029fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3);
 8000fca:	2108      	movs	r1, #8
 8000fcc:	485a      	ldr	r0, [pc, #360]	; (8001138 <main+0x1b4>)
 8000fce:	f001 fd15 	bl	80029fc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4);
 8000fd2:	210c      	movs	r1, #12
 8000fd4:	4858      	ldr	r0, [pc, #352]	; (8001138 <main+0x1b4>)
 8000fd6:	f001 fd11 	bl	80029fc <HAL_TIM_PWM_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //GET wanted distance from pb4& pb5
	  PB4 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8000fda:	2110      	movs	r1, #16
 8000fdc:	4857      	ldr	r0, [pc, #348]	; (800113c <main+0x1b8>)
 8000fde:	f001 f801 	bl	8001fe4 <HAL_GPIO_ReadPin>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	60bb      	str	r3, [r7, #8]
	  PB5 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8000fe6:	2120      	movs	r1, #32
 8000fe8:	4854      	ldr	r0, [pc, #336]	; (800113c <main+0x1b8>)
 8000fea:	f000 fffb 	bl	8001fe4 <HAL_GPIO_ReadPin>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	607b      	str	r3, [r7, #4]
	  if((PB4 == 0) && (PB5 == 0))
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d104      	bne.n	8001002 <main+0x7e>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d101      	bne.n	8001002 <main+0x7e>
	  {
		  Wanted_Distance = 4;
 8000ffe:	2304      	movs	r3, #4
 8001000:	73fb      	strb	r3, [r7, #15]
	  }
	  if((PB4 == 0) && (PB5 == 1))
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d104      	bne.n	8001012 <main+0x8e>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b01      	cmp	r3, #1
 800100c:	d101      	bne.n	8001012 <main+0x8e>
	  {
		  Wanted_Distance = 8;
 800100e:	2308      	movs	r3, #8
 8001010:	73fb      	strb	r3, [r7, #15]
	  }
	  if((PB4 == 1) && (PB5 == 0))
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d104      	bne.n	8001022 <main+0x9e>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d101      	bne.n	8001022 <main+0x9e>
	  {
		  Wanted_Distance = 12;
 800101e:	230c      	movs	r3, #12
 8001020:	73fb      	strb	r3, [r7, #15]
	  }
	  if((PB4 == 1) && (PB5 == 1))
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	2b01      	cmp	r3, #1
 8001026:	d104      	bne.n	8001032 <main+0xae>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b01      	cmp	r3, #1
 800102c:	d101      	bne.n	8001032 <main+0xae>
	  {
		  Wanted_Distance = 16;
 800102e:	2310      	movs	r3, #16
 8001030:	73fb      	strb	r3, [r7, #15]
	  }
	  //Distance sensor work
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,1);
 8001032:	4b43      	ldr	r3, [pc, #268]	; (8001140 <main+0x1bc>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2201      	movs	r2, #1
 8001038:	63da      	str	r2, [r3, #60]	; 0x3c
	  HCSR04_Read();
 800103a:	f7ff ff65 	bl	8000f08 <HCSR04_Read>
	  Distance1 = Distance;//youbian
 800103e:	4b41      	ldr	r3, [pc, #260]	; (8001144 <main+0x1c0>)
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	70fb      	strb	r3, [r7, #3]
	  printf("\n Distance1 is %d \t\r\n",Distance1);
 8001044:	78fb      	ldrb	r3, [r7, #3]
 8001046:	4619      	mov	r1, r3
 8001048:	483f      	ldr	r0, [pc, #252]	; (8001148 <main+0x1c4>)
 800104a:	f003 fe85 	bl	8004d58 <iprintf>

	  HCSR04_Read_1();
 800104e:	f7ff ff7b 	bl	8000f48 <HCSR04_Read_1>
	  Distance2 = Distance;//zuobian
 8001052:	4b3c      	ldr	r3, [pc, #240]	; (8001144 <main+0x1c0>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	70bb      	strb	r3, [r7, #2]
	  printf("\n Distance2 is %d \t\r\n",Distance2);
 8001058:	78bb      	ldrb	r3, [r7, #2]
 800105a:	4619      	mov	r1, r3
 800105c:	483b      	ldr	r0, [pc, #236]	; (800114c <main+0x1c8>)
 800105e:	f003 fe7b 	bl	8004d58 <iprintf>

	  //HAL_Delay(200);

	  if (Distance1<25)
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	2b18      	cmp	r3, #24
 8001066:	d850      	bhi.n	800110a <main+0x186>
	  {
		if(Distance2 < Wanted_Distance)//xiajiang youbian700 500
 8001068:	78ba      	ldrb	r2, [r7, #2]
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	429a      	cmp	r2, r3
 800106e:	d20a      	bcs.n	8001086 <main+0x102>
				  		{
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,800);//700
 8001070:	4b31      	ldr	r3, [pc, #196]	; (8001138 <main+0x1b4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001078:	639a      	str	r2, [r3, #56]	; 0x38
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,1100);
 800107a:	4b2f      	ldr	r3, [pc, #188]	; (8001138 <main+0x1b4>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f240 424c 	movw	r2, #1100	; 0x44c
 8001082:	635a      	str	r2, [r3, #52]	; 0x34
 8001084:	e018      	b.n	80010b8 <main+0x134>
				  		}

		else if(Distance2 > Wanted_Distance)//shangsheng zuobian
 8001086:	78ba      	ldrb	r2, [r7, #2]
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	429a      	cmp	r2, r3
 800108c:	d90a      	bls.n	80010a4 <main+0x120>
						  {
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,550);//500
 800108e:	4b2a      	ldr	r3, [pc, #168]	; (8001138 <main+0x1b4>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f240 2226 	movw	r2, #550	; 0x226
 8001096:	635a      	str	r2, [r3, #52]	; 0x34
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,1100);
 8001098:	4b27      	ldr	r3, [pc, #156]	; (8001138 <main+0x1b4>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f240 424c 	movw	r2, #1100	; 0x44c
 80010a0:	639a      	str	r2, [r3, #56]	; 0x38
 80010a2:	e009      	b.n	80010b8 <main+0x134>
						  }
		else
						{
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,1100);
 80010a4:	4b24      	ldr	r3, [pc, #144]	; (8001138 <main+0x1b4>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f240 424c 	movw	r2, #1100	; 0x44c
 80010ac:	639a      	str	r2, [r3, #56]	; 0x38
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,1100);
 80010ae:	4b22      	ldr	r3, [pc, #136]	; (8001138 <main+0x1b4>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f240 424c 	movw	r2, #1100	; 0x44c
 80010b6:	635a      	str	r2, [r3, #52]	; 0x34
						 }
		if(Distance1 < Wanted_Distance)//xiajiang 3 4 youbiandianji
 80010b8:	78fa      	ldrb	r2, [r7, #3]
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d20a      	bcs.n	80010d6 <main+0x152>
				  		{
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,800);//
 80010c0:	4b1d      	ldr	r3, [pc, #116]	; (8001138 <main+0x1b4>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80010c8:	641a      	str	r2, [r3, #64]	; 0x40
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,1100);
 80010ca:	4b1b      	ldr	r3, [pc, #108]	; (8001138 <main+0x1b4>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f240 424c 	movw	r2, #1100	; 0x44c
 80010d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80010d4:	e781      	b.n	8000fda <main+0x56>
				  		}

		else if(Distance1 > Wanted_Distance)//shangsheng youbian
 80010d6:	78fa      	ldrb	r2, [r7, #3]
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d90a      	bls.n	80010f4 <main+0x170>
						  {
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,450);//500
 80010de:	4b16      	ldr	r3, [pc, #88]	; (8001138 <main+0x1b4>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 80010e6:	63da      	str	r2, [r3, #60]	; 0x3c
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,1100);
 80010e8:	4b13      	ldr	r3, [pc, #76]	; (8001138 <main+0x1b4>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f240 424c 	movw	r2, #1100	; 0x44c
 80010f0:	641a      	str	r2, [r3, #64]	; 0x40
 80010f2:	e772      	b.n	8000fda <main+0x56>
						  }
		else
						{
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,1100);
 80010f4:	4b10      	ldr	r3, [pc, #64]	; (8001138 <main+0x1b4>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f240 424c 	movw	r2, #1100	; 0x44c
 80010fc:	641a      	str	r2, [r3, #64]	; 0x40
							__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,1100);
 80010fe:	4b0e      	ldr	r3, [pc, #56]	; (8001138 <main+0x1b4>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f240 424c 	movw	r2, #1100	; 0x44c
 8001106:	63da      	str	r2, [r3, #60]	; 0x3c
 8001108:	e767      	b.n	8000fda <main+0x56>
						 }
	  }
	  else
	  {
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,1100);
 800110a:	4b0b      	ldr	r3, [pc, #44]	; (8001138 <main+0x1b4>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f240 424c 	movw	r2, #1100	; 0x44c
 8001112:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,1100);
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <main+0x1b4>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f240 424c 	movw	r2, #1100	; 0x44c
 800111c:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,1100);
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <main+0x1b4>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f240 424c 	movw	r2, #1100	; 0x44c
 8001126:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,1100);
 8001128:	4b03      	ldr	r3, [pc, #12]	; (8001138 <main+0x1b4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f240 424c 	movw	r2, #1100	; 0x44c
 8001130:	635a      	str	r2, [r3, #52]	; 0x34
  {
 8001132:	e752      	b.n	8000fda <main+0x56>
 8001134:	200002a4 	.word	0x200002a4
 8001138:	2000025c 	.word	0x2000025c
 800113c:	40010c00 	.word	0x40010c00
 8001140:	200002ec 	.word	0x200002ec
 8001144:	20000205 	.word	0x20000205
 8001148:	080084d0 	.word	0x080084d0
 800114c:	080084e8 	.word	0x080084e8

08001150 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b090      	sub	sp, #64	; 0x40
 8001154:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001156:	f107 0318 	add.w	r3, r7, #24
 800115a:	2228      	movs	r2, #40	; 0x28
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f002 ffc2 	bl	80040e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001164:	1d3b      	adds	r3, r7, #4
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001172:	2301      	movs	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001176:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800117a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001180:	2301      	movs	r3, #1
 8001182:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001184:	2302      	movs	r3, #2
 8001186:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001188:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800118c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800118e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001192:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001194:	f107 0318 	add.w	r3, r7, #24
 8001198:	4618      	mov	r0, r3
 800119a:	f000 ff75 	bl	8002088 <HAL_RCC_OscConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80011a4:	f000 f819 	bl	80011da <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a8:	230f      	movs	r3, #15
 80011aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ac:	2302      	movs	r3, #2
 80011ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	2102      	movs	r1, #2
 80011c2:	4618      	mov	r0, r3
 80011c4:	f001 f9e0 	bl	8002588 <HAL_RCC_ClockConfig>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80011ce:	f000 f804 	bl	80011da <Error_Handler>
  }
}
 80011d2:	bf00      	nop
 80011d4:	3740      	adds	r7, #64	; 0x40
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011da:	b480      	push	{r7}
 80011dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80011de:	bf00      	nop
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr
	...

080011e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011ee:	4b15      	ldr	r3, [pc, #84]	; (8001244 <HAL_MspInit+0x5c>)
 80011f0:	699b      	ldr	r3, [r3, #24]
 80011f2:	4a14      	ldr	r2, [pc, #80]	; (8001244 <HAL_MspInit+0x5c>)
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	6193      	str	r3, [r2, #24]
 80011fa:	4b12      	ldr	r3, [pc, #72]	; (8001244 <HAL_MspInit+0x5c>)
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001206:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <HAL_MspInit+0x5c>)
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	4a0e      	ldr	r2, [pc, #56]	; (8001244 <HAL_MspInit+0x5c>)
 800120c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001210:	61d3      	str	r3, [r2, #28]
 8001212:	4b0c      	ldr	r3, [pc, #48]	; (8001244 <HAL_MspInit+0x5c>)
 8001214:	69db      	ldr	r3, [r3, #28]
 8001216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <HAL_MspInit+0x60>)
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	4a04      	ldr	r2, [pc, #16]	; (8001248 <HAL_MspInit+0x60>)
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800123a:	bf00      	nop
 800123c:	3714      	adds	r7, #20
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr
 8001244:	40021000 	.word	0x40021000
 8001248:	40010000 	.word	0x40010000

0800124c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr

08001258 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800125c:	e7fe      	b.n	800125c <HardFault_Handler+0x4>

0800125e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800125e:	b480      	push	{r7}
 8001260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001262:	e7fe      	b.n	8001262 <MemManage_Handler+0x4>

08001264 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001268:	e7fe      	b.n	8001268 <BusFault_Handler+0x4>

0800126a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800126a:	b480      	push	{r7}
 800126c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800126e:	e7fe      	b.n	800126e <UsageFault_Handler+0x4>

08001270 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	bc80      	pop	{r7}
 800127a:	4770      	bx	lr

0800127c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001298:	f000 fc20 	bl	8001adc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}

080012a0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012a4:	4802      	ldr	r0, [pc, #8]	; (80012b0 <TIM1_CC_IRQHandler+0x10>)
 80012a6:	f001 fda1 	bl	8002dec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	200002a4 	.word	0x200002a4

080012b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80012b8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80012bc:	f000 fec2 	bl	8002044 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	e00a      	b.n	80012ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80012d6:	f3af 8000 	nop.w
 80012da:	4601      	mov	r1, r0
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	1c5a      	adds	r2, r3, #1
 80012e0:	60ba      	str	r2, [r7, #8]
 80012e2:	b2ca      	uxtb	r2, r1
 80012e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	3301      	adds	r3, #1
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697a      	ldr	r2, [r7, #20]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	dbf0      	blt.n	80012d6 <_read+0x12>
	}

return len;
 80012f4:	687b      	ldr	r3, [r7, #4]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b086      	sub	sp, #24
 8001302:	af00      	add	r7, sp, #0
 8001304:	60f8      	str	r0, [r7, #12]
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	e009      	b.n	8001324 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	1c5a      	adds	r2, r3, #1
 8001314:	60ba      	str	r2, [r7, #8]
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff fca3 	bl	8000c64 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	3301      	adds	r3, #1
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	697a      	ldr	r2, [r7, #20]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	429a      	cmp	r2, r3
 800132a:	dbf1      	blt.n	8001310 <_write+0x12>
	}
	return len;
 800132c:	687b      	ldr	r3, [r7, #4]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <_close>:

int _close(int file)
{
 8001336:	b480      	push	{r7}
 8001338:	b083      	sub	sp, #12
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
	return -1;
 800133e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001342:	4618      	mov	r0, r3
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800135c:	605a      	str	r2, [r3, #4]
	return 0;
 800135e:	2300      	movs	r3, #0
}
 8001360:	4618      	mov	r0, r3
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr

0800136a <_isatty>:

int _isatty(int file)
{
 800136a:	b480      	push	{r7}
 800136c:	b083      	sub	sp, #12
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
	return 1;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr

0800137e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800137e:	b480      	push	{r7}
 8001380:	b085      	sub	sp, #20
 8001382:	af00      	add	r7, sp, #0
 8001384:	60f8      	str	r0, [r7, #12]
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
	return 0;
 800138a:	2300      	movs	r3, #0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	bc80      	pop	{r7}
 8001394:	4770      	bx	lr
	...

08001398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a0:	4a14      	ldr	r2, [pc, #80]	; (80013f4 <_sbrk+0x5c>)
 80013a2:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <_sbrk+0x60>)
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013ac:	4b13      	ldr	r3, [pc, #76]	; (80013fc <_sbrk+0x64>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d102      	bne.n	80013ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <_sbrk+0x64>)
 80013b6:	4a12      	ldr	r2, [pc, #72]	; (8001400 <_sbrk+0x68>)
 80013b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ba:	4b10      	ldr	r3, [pc, #64]	; (80013fc <_sbrk+0x64>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d207      	bcs.n	80013d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c8:	f002 fe64 	bl	8004094 <__errno>
 80013cc:	4602      	mov	r2, r0
 80013ce:	230c      	movs	r3, #12
 80013d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	e009      	b.n	80013ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <_sbrk+0x64>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013de:	4b07      	ldr	r3, [pc, #28]	; (80013fc <_sbrk+0x64>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4413      	add	r3, r2
 80013e6:	4a05      	ldr	r2, [pc, #20]	; (80013fc <_sbrk+0x64>)
 80013e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ea:	68fb      	ldr	r3, [r7, #12]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20005000 	.word	0x20005000
 80013f8:	00000400 	.word	0x00000400
 80013fc:	20000208 	.word	0x20000208
 8001400:	20000380 	.word	0x20000380

08001404 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001416:	f107 0310 	add.w	r3, r7, #16
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001420:	463b      	mov	r3, r7
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]

  htim1.Instance = TIM1;
 800142c:	4b27      	ldr	r3, [pc, #156]	; (80014cc <MX_TIM1_Init+0xbc>)
 800142e:	4a28      	ldr	r2, [pc, #160]	; (80014d0 <MX_TIM1_Init+0xc0>)
 8001430:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001432:	4b26      	ldr	r3, [pc, #152]	; (80014cc <MX_TIM1_Init+0xbc>)
 8001434:	2247      	movs	r2, #71	; 0x47
 8001436:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001438:	4b24      	ldr	r3, [pc, #144]	; (80014cc <MX_TIM1_Init+0xbc>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 800143e:	4b23      	ldr	r3, [pc, #140]	; (80014cc <MX_TIM1_Init+0xbc>)
 8001440:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001444:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001446:	4b21      	ldr	r3, [pc, #132]	; (80014cc <MX_TIM1_Init+0xbc>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800144c:	4b1f      	ldr	r3, [pc, #124]	; (80014cc <MX_TIM1_Init+0xbc>)
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001452:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <MX_TIM1_Init+0xbc>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001458:	481c      	ldr	r0, [pc, #112]	; (80014cc <MX_TIM1_Init+0xbc>)
 800145a:	f001 fb71 	bl	8002b40 <HAL_TIM_IC_Init>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001464:	f7ff feb9 	bl	80011da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001468:	2300      	movs	r3, #0
 800146a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	4619      	mov	r1, r3
 8001476:	4815      	ldr	r0, [pc, #84]	; (80014cc <MX_TIM1_Init+0xbc>)
 8001478:	f002 fbe4 	bl	8003c44 <HAL_TIMEx_MasterConfigSynchronization>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001482:	f7ff feaa 	bl	80011da <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001486:	2300      	movs	r3, #0
 8001488:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800148a:	2301      	movs	r3, #1
 800148c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800148e:	2300      	movs	r3, #0
 8001490:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001496:	463b      	mov	r3, r7
 8001498:	2200      	movs	r2, #0
 800149a:	4619      	mov	r1, r3
 800149c:	480b      	ldr	r0, [pc, #44]	; (80014cc <MX_TIM1_Init+0xbc>)
 800149e:	f001 fdad 	bl	8002ffc <HAL_TIM_IC_ConfigChannel>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80014a8:	f7ff fe97 	bl	80011da <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80014ac:	463b      	mov	r3, r7
 80014ae:	2208      	movs	r2, #8
 80014b0:	4619      	mov	r1, r3
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <MX_TIM1_Init+0xbc>)
 80014b4:	f001 fda2 	bl	8002ffc <HAL_TIM_IC_ConfigChannel>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM1_Init+0xb2>
  {
    Error_Handler();
 80014be:	f7ff fe8c 	bl	80011da <Error_Handler>
  }

}
 80014c2:	bf00      	nop
 80014c4:	3718      	adds	r7, #24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	200002a4 	.word	0x200002a4
 80014d0:	40012c00 	.word	0x40012c00

080014d4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08a      	sub	sp, #40	; 0x28
 80014d8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014da:	f107 0320 	add.w	r3, r7, #32
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]
 80014f2:	615a      	str	r2, [r3, #20]
 80014f4:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80014f6:	4b22      	ldr	r3, [pc, #136]	; (8001580 <MX_TIM2_Init+0xac>)
 80014f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 80014fe:	4b20      	ldr	r3, [pc, #128]	; (8001580 <MX_TIM2_Init+0xac>)
 8001500:	2248      	movs	r2, #72	; 0x48
 8001502:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001504:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <MX_TIM2_Init+0xac>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 800150a:	4b1d      	ldr	r3, [pc, #116]	; (8001580 <MX_TIM2_Init+0xac>)
 800150c:	2264      	movs	r2, #100	; 0x64
 800150e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001510:	4b1b      	ldr	r3, [pc, #108]	; (8001580 <MX_TIM2_Init+0xac>)
 8001512:	2200      	movs	r2, #0
 8001514:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001516:	4b1a      	ldr	r3, [pc, #104]	; (8001580 <MX_TIM2_Init+0xac>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800151c:	4818      	ldr	r0, [pc, #96]	; (8001580 <MX_TIM2_Init+0xac>)
 800151e:	f001 fa1e 	bl	800295e <HAL_TIM_PWM_Init>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001528:	f7ff fe57 	bl	80011da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001534:	f107 0320 	add.w	r3, r7, #32
 8001538:	4619      	mov	r1, r3
 800153a:	4811      	ldr	r0, [pc, #68]	; (8001580 <MX_TIM2_Init+0xac>)
 800153c:	f002 fb82 	bl	8003c44 <HAL_TIMEx_MasterConfigSynchronization>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001546:	f7ff fe48 	bl	80011da <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800154a:	2360      	movs	r3, #96	; 0x60
 800154c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001552:	2302      	movs	r3, #2
 8001554:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001556:	2300      	movs	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	2208      	movs	r2, #8
 800155e:	4619      	mov	r1, r3
 8001560:	4807      	ldr	r0, [pc, #28]	; (8001580 <MX_TIM2_Init+0xac>)
 8001562:	f001 fddf 	bl	8003124 <HAL_TIM_PWM_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800156c:	f7ff fe35 	bl	80011da <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8001570:	4803      	ldr	r0, [pc, #12]	; (8001580 <MX_TIM2_Init+0xac>)
 8001572:	f000 f965 	bl	8001840 <HAL_TIM_MspPostInit>

}
 8001576:	bf00      	nop
 8001578:	3728      	adds	r7, #40	; 0x28
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200002ec 	.word	0x200002ec

08001584 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08a      	sub	sp, #40	; 0x28
 8001588:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158a:	f107 0320 	add.w	r3, r7, #32
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001594:	1d3b      	adds	r3, r7, #4
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
 80015a0:	611a      	str	r2, [r3, #16]
 80015a2:	615a      	str	r2, [r3, #20]
 80015a4:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80015a6:	4b32      	ldr	r3, [pc, #200]	; (8001670 <MX_TIM3_Init+0xec>)
 80015a8:	4a32      	ldr	r2, [pc, #200]	; (8001674 <MX_TIM3_Init+0xf0>)
 80015aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80015ac:	4b30      	ldr	r3, [pc, #192]	; (8001670 <MX_TIM3_Init+0xec>)
 80015ae:	2247      	movs	r2, #71	; 0x47
 80015b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b2:	4b2f      	ldr	r3, [pc, #188]	; (8001670 <MX_TIM3_Init+0xec>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80015b8:	4b2d      	ldr	r3, [pc, #180]	; (8001670 <MX_TIM3_Init+0xec>)
 80015ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c0:	4b2b      	ldr	r3, [pc, #172]	; (8001670 <MX_TIM3_Init+0xec>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015c6:	4b2a      	ldr	r3, [pc, #168]	; (8001670 <MX_TIM3_Init+0xec>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80015cc:	4828      	ldr	r0, [pc, #160]	; (8001670 <MX_TIM3_Init+0xec>)
 80015ce:	f001 f9c6 	bl	800295e <HAL_TIM_PWM_Init>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80015d8:	f7ff fdff 	bl	80011da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015e4:	f107 0320 	add.w	r3, r7, #32
 80015e8:	4619      	mov	r1, r3
 80015ea:	4821      	ldr	r0, [pc, #132]	; (8001670 <MX_TIM3_Init+0xec>)
 80015ec:	f002 fb2a 	bl	8003c44 <HAL_TIMEx_MasterConfigSynchronization>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80015f6:	f7ff fdf0 	bl	80011da <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015fa:	2360      	movs	r3, #96	; 0x60
 80015fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001602:	2302      	movs	r3, #2
 8001604:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	2200      	movs	r2, #0
 800160e:	4619      	mov	r1, r3
 8001610:	4817      	ldr	r0, [pc, #92]	; (8001670 <MX_TIM3_Init+0xec>)
 8001612:	f001 fd87 	bl	8003124 <HAL_TIM_PWM_ConfigChannel>
 8001616:	4603      	mov	r3, r0
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800161c:	f7ff fddd 	bl	80011da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	2204      	movs	r2, #4
 8001624:	4619      	mov	r1, r3
 8001626:	4812      	ldr	r0, [pc, #72]	; (8001670 <MX_TIM3_Init+0xec>)
 8001628:	f001 fd7c 	bl	8003124 <HAL_TIM_PWM_ConfigChannel>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001632:	f7ff fdd2 	bl	80011da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	2208      	movs	r2, #8
 800163a:	4619      	mov	r1, r3
 800163c:	480c      	ldr	r0, [pc, #48]	; (8001670 <MX_TIM3_Init+0xec>)
 800163e:	f001 fd71 	bl	8003124 <HAL_TIM_PWM_ConfigChannel>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001648:	f7ff fdc7 	bl	80011da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	220c      	movs	r2, #12
 8001650:	4619      	mov	r1, r3
 8001652:	4807      	ldr	r0, [pc, #28]	; (8001670 <MX_TIM3_Init+0xec>)
 8001654:	f001 fd66 	bl	8003124 <HAL_TIM_PWM_ConfigChannel>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800165e:	f7ff fdbc 	bl	80011da <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8001662:	4803      	ldr	r0, [pc, #12]	; (8001670 <MX_TIM3_Init+0xec>)
 8001664:	f000 f8ec 	bl	8001840 <HAL_TIM_MspPostInit>

}
 8001668:	bf00      	nop
 800166a:	3728      	adds	r7, #40	; 0x28
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	2000025c 	.word	0x2000025c
 8001674:	40000400 	.word	0x40000400

08001678 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800167e:	f107 0308 	add.w	r3, r7, #8
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800168c:	463b      	mov	r3, r7
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8001694:	4b1d      	ldr	r3, [pc, #116]	; (800170c <MX_TIM4_Init+0x94>)
 8001696:	4a1e      	ldr	r2, [pc, #120]	; (8001710 <MX_TIM4_Init+0x98>)
 8001698:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800169a:	4b1c      	ldr	r3, [pc, #112]	; (800170c <MX_TIM4_Init+0x94>)
 800169c:	2200      	movs	r2, #0
 800169e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a0:	4b1a      	ldr	r3, [pc, #104]	; (800170c <MX_TIM4_Init+0x94>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <MX_TIM4_Init+0x94>)
 80016a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016ac:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ae:	4b17      	ldr	r3, [pc, #92]	; (800170c <MX_TIM4_Init+0x94>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b4:	4b15      	ldr	r3, [pc, #84]	; (800170c <MX_TIM4_Init+0x94>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80016ba:	4814      	ldr	r0, [pc, #80]	; (800170c <MX_TIM4_Init+0x94>)
 80016bc:	f001 f900 	bl	80028c0 <HAL_TIM_Base_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80016c6:	f7ff fd88 	bl	80011da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80016d0:	f107 0308 	add.w	r3, r7, #8
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	; (800170c <MX_TIM4_Init+0x94>)
 80016d8:	f001 fde2 	bl	80032a0 <HAL_TIM_ConfigClockSource>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80016e2:	f7ff fd7a 	bl	80011da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	; (800170c <MX_TIM4_Init+0x94>)
 80016f4:	f002 faa6 	bl	8003c44 <HAL_TIMEx_MasterConfigSynchronization>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80016fe:	f7ff fd6c 	bl	80011da <Error_Handler>
  }

}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000214 	.word	0x20000214
 8001710:	40000800 	.word	0x40000800

08001714 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	609a      	str	r2, [r3, #8]
 8001728:	60da      	str	r2, [r3, #12]
  if(tim_icHandle->Instance==TIM1)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a1a      	ldr	r2, [pc, #104]	; (8001798 <HAL_TIM_IC_MspInit+0x84>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d12c      	bne.n	800178e <HAL_TIM_IC_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001734:	4b19      	ldr	r3, [pc, #100]	; (800179c <HAL_TIM_IC_MspInit+0x88>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a18      	ldr	r2, [pc, #96]	; (800179c <HAL_TIM_IC_MspInit+0x88>)
 800173a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b16      	ldr	r3, [pc, #88]	; (800179c <HAL_TIM_IC_MspInit+0x88>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174c:	4b13      	ldr	r3, [pc, #76]	; (800179c <HAL_TIM_IC_MspInit+0x88>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	4a12      	ldr	r2, [pc, #72]	; (800179c <HAL_TIM_IC_MspInit+0x88>)
 8001752:	f043 0304 	orr.w	r3, r3, #4
 8001756:	6193      	str	r3, [r2, #24]
 8001758:	4b10      	ldr	r3, [pc, #64]	; (800179c <HAL_TIM_IC_MspInit+0x88>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001764:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001768:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001772:	f107 0310 	add.w	r3, r7, #16
 8001776:	4619      	mov	r1, r3
 8001778:	4809      	ldr	r0, [pc, #36]	; (80017a0 <HAL_TIM_IC_MspInit+0x8c>)
 800177a:	f000 fad9 	bl	8001d30 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2100      	movs	r1, #0
 8001782:	201b      	movs	r0, #27
 8001784:	f000 fa9d 	bl	8001cc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001788:	201b      	movs	r0, #27
 800178a:	f000 fab6 	bl	8001cfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800178e:	bf00      	nop
 8001790:	3720      	adds	r7, #32
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40012c00 	.word	0x40012c00
 800179c:	40021000 	.word	0x40021000
 80017a0:	40010800 	.word	0x40010800

080017a4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017b4:	d10c      	bne.n	80017d0 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <HAL_TIM_PWM_MspInit+0x58>)
 80017b8:	69db      	ldr	r3, [r3, #28]
 80017ba:	4a10      	ldr	r2, [pc, #64]	; (80017fc <HAL_TIM_PWM_MspInit+0x58>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	61d3      	str	r3, [r2, #28]
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <HAL_TIM_PWM_MspInit+0x58>)
 80017c4:	69db      	ldr	r3, [r3, #28]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80017ce:	e010      	b.n	80017f2 <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM3)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a0a      	ldr	r2, [pc, #40]	; (8001800 <HAL_TIM_PWM_MspInit+0x5c>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d10b      	bne.n	80017f2 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <HAL_TIM_PWM_MspInit+0x58>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	4a07      	ldr	r2, [pc, #28]	; (80017fc <HAL_TIM_PWM_MspInit+0x58>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	61d3      	str	r3, [r2, #28]
 80017e6:	4b05      	ldr	r3, [pc, #20]	; (80017fc <HAL_TIM_PWM_MspInit+0x58>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	68bb      	ldr	r3, [r7, #8]
}
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	40021000 	.word	0x40021000
 8001800:	40000400 	.word	0x40000400

08001804 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a09      	ldr	r2, [pc, #36]	; (8001838 <HAL_TIM_Base_MspInit+0x34>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d10b      	bne.n	800182e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <HAL_TIM_Base_MspInit+0x38>)
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	4a08      	ldr	r2, [pc, #32]	; (800183c <HAL_TIM_Base_MspInit+0x38>)
 800181c:	f043 0304 	orr.w	r3, r3, #4
 8001820:	61d3      	str	r3, [r2, #28]
 8001822:	4b06      	ldr	r3, [pc, #24]	; (800183c <HAL_TIM_Base_MspInit+0x38>)
 8001824:	69db      	ldr	r3, [r3, #28]
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr
 8001838:	40000800 	.word	0x40000800
 800183c:	40021000 	.word	0x40021000

08001840 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08a      	sub	sp, #40	; 0x28
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 0310 	add.w	r3, r7, #16
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800185e:	d12b      	bne.n	80018b8 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001860:	4b2f      	ldr	r3, [pc, #188]	; (8001920 <HAL_TIM_MspPostInit+0xe0>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	4a2e      	ldr	r2, [pc, #184]	; (8001920 <HAL_TIM_MspPostInit+0xe0>)
 8001866:	f043 0308 	orr.w	r3, r3, #8
 800186a:	6193      	str	r3, [r2, #24]
 800186c:	4b2c      	ldr	r3, [pc, #176]	; (8001920 <HAL_TIM_MspPostInit+0xe0>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	f003 0308 	and.w	r3, r3, #8
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001878:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800187c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2302      	movs	r3, #2
 8001884:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001886:	f107 0310 	add.w	r3, r7, #16
 800188a:	4619      	mov	r1, r3
 800188c:	4825      	ldr	r0, [pc, #148]	; (8001924 <HAL_TIM_MspPostInit+0xe4>)
 800188e:	f000 fa4f 	bl	8001d30 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001892:	4b25      	ldr	r3, [pc, #148]	; (8001928 <HAL_TIM_MspPostInit+0xe8>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	623b      	str	r3, [r7, #32]
 8001898:	6a3b      	ldr	r3, [r7, #32]
 800189a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800189e:	623b      	str	r3, [r7, #32]
 80018a0:	6a3b      	ldr	r3, [r7, #32]
 80018a2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80018a6:	623b      	str	r3, [r7, #32]
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018ae:	623b      	str	r3, [r7, #32]
 80018b0:	4a1d      	ldr	r2, [pc, #116]	; (8001928 <HAL_TIM_MspPostInit+0xe8>)
 80018b2:	6a3b      	ldr	r3, [r7, #32]
 80018b4:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80018b6:	e02f      	b.n	8001918 <HAL_TIM_MspPostInit+0xd8>
  else if(timHandle->Instance==TIM3)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a1b      	ldr	r2, [pc, #108]	; (800192c <HAL_TIM_MspPostInit+0xec>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d12a      	bne.n	8001918 <HAL_TIM_MspPostInit+0xd8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c2:	4b17      	ldr	r3, [pc, #92]	; (8001920 <HAL_TIM_MspPostInit+0xe0>)
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	4a16      	ldr	r2, [pc, #88]	; (8001920 <HAL_TIM_MspPostInit+0xe0>)
 80018c8:	f043 0310 	orr.w	r3, r3, #16
 80018cc:	6193      	str	r3, [r2, #24]
 80018ce:	4b14      	ldr	r3, [pc, #80]	; (8001920 <HAL_TIM_MspPostInit+0xe0>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	f003 0310 	and.w	r3, r3, #16
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80018da:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80018de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e0:	2302      	movs	r3, #2
 80018e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e4:	2302      	movs	r3, #2
 80018e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018e8:	f107 0310 	add.w	r3, r7, #16
 80018ec:	4619      	mov	r1, r3
 80018ee:	4810      	ldr	r0, [pc, #64]	; (8001930 <HAL_TIM_MspPostInit+0xf0>)
 80018f0:	f000 fa1e 	bl	8001d30 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <HAL_TIM_MspPostInit+0xe8>)
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	627b      	str	r3, [r7, #36]	; 0x24
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
 8001902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001904:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
 800190a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190c:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
 8001912:	4a05      	ldr	r2, [pc, #20]	; (8001928 <HAL_TIM_MspPostInit+0xe8>)
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	6053      	str	r3, [r2, #4]
}
 8001918:	bf00      	nop
 800191a:	3728      	adds	r7, #40	; 0x28
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40021000 	.word	0x40021000
 8001924:	40010c00 	.word	0x40010c00
 8001928:	40010000 	.word	0x40010000
 800192c:	40000400 	.word	0x40000400
 8001930:	40011000 	.word	0x40011000

08001934 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 800193a:	4a12      	ldr	r2, [pc, #72]	; (8001984 <MX_USART2_UART_Init+0x50>)
 800193c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800193e:	4b10      	ldr	r3, [pc, #64]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001940:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001944:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001946:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001954:	2200      	movs	r2, #0
 8001956:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001958:	4b09      	ldr	r3, [pc, #36]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 800195a:	220c      	movs	r2, #12
 800195c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800195e:	4b08      	ldr	r3, [pc, #32]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001964:	4b06      	ldr	r3, [pc, #24]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800196a:	4805      	ldr	r0, [pc, #20]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 800196c:	f002 f9da 	bl	8003d24 <HAL_UART_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001976:	f7ff fc30 	bl	80011da <Error_Handler>
  }

}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000334 	.word	0x20000334
 8001984:	40004400 	.word	0x40004400

08001988 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b088      	sub	sp, #32
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0310 	add.w	r3, r7, #16
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a15      	ldr	r2, [pc, #84]	; (80019f8 <HAL_UART_MspInit+0x70>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d123      	bne.n	80019f0 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019a8:	4b14      	ldr	r3, [pc, #80]	; (80019fc <HAL_UART_MspInit+0x74>)
 80019aa:	69db      	ldr	r3, [r3, #28]
 80019ac:	4a13      	ldr	r2, [pc, #76]	; (80019fc <HAL_UART_MspInit+0x74>)
 80019ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019b2:	61d3      	str	r3, [r2, #28]
 80019b4:	4b11      	ldr	r3, [pc, #68]	; (80019fc <HAL_UART_MspInit+0x74>)
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c0:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <HAL_UART_MspInit+0x74>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a0d      	ldr	r2, [pc, #52]	; (80019fc <HAL_UART_MspInit+0x74>)
 80019c6:	f043 0304 	orr.w	r3, r3, #4
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <HAL_UART_MspInit+0x74>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019d8:	230c      	movs	r3, #12
 80019da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	2302      	movs	r3, #2
 80019de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	2302      	movs	r3, #2
 80019e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e4:	f107 0310 	add.w	r3, r7, #16
 80019e8:	4619      	mov	r1, r3
 80019ea:	4805      	ldr	r0, [pc, #20]	; (8001a00 <HAL_UART_MspInit+0x78>)
 80019ec:	f000 f9a0 	bl	8001d30 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019f0:	bf00      	nop
 80019f2:	3720      	adds	r7, #32
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40004400 	.word	0x40004400
 80019fc:	40021000 	.word	0x40021000
 8001a00:	40010800 	.word	0x40010800

08001a04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001a04:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001a06:	e003      	b.n	8001a10 <LoopCopyDataInit>

08001a08 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001a08:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001a0a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001a0c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001a0e:	3104      	adds	r1, #4

08001a10 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001a10:	480a      	ldr	r0, [pc, #40]	; (8001a3c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001a12:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001a14:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001a16:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001a18:	d3f6      	bcc.n	8001a08 <CopyDataInit>
  ldr r2, =_sbss
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	; (8001a44 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001a1c:	e002      	b.n	8001a24 <LoopFillZerobss>

08001a1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001a1e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001a20:	f842 3b04 	str.w	r3, [r2], #4

08001a24 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001a24:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001a26:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001a28:	d3f9      	bcc.n	8001a1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a2a:	f7ff fceb 	bl	8001404 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a2e:	f002 fb37 	bl	80040a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a32:	f7ff faa7 	bl	8000f84 <main>
  bx lr
 8001a36:	4770      	bx	lr
  ldr r3, =_sidata
 8001a38:	08008858 	.word	0x08008858
  ldr r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001a40:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8001a44:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8001a48:	2000037c 	.word	0x2000037c

08001a4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a4c:	e7fe      	b.n	8001a4c <ADC1_2_IRQHandler>
	...

08001a50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a54:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <HAL_Init+0x28>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a07      	ldr	r2, [pc, #28]	; (8001a78 <HAL_Init+0x28>)
 8001a5a:	f043 0310 	orr.w	r3, r3, #16
 8001a5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a60:	2003      	movs	r0, #3
 8001a62:	f000 f923 	bl	8001cac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a66:	2000      	movs	r0, #0
 8001a68:	f000 f808 	bl	8001a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a6c:	f7ff fbbc 	bl	80011e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40022000 	.word	0x40022000

08001a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a84:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <HAL_InitTick+0x54>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_InitTick+0x58>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 f93b 	bl	8001d16 <HAL_SYSTICK_Config>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e00e      	b.n	8001ac8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2b0f      	cmp	r3, #15
 8001aae:	d80a      	bhi.n	8001ac6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ab8:	f000 f903 	bl	8001cc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001abc:	4a06      	ldr	r2, [pc, #24]	; (8001ad8 <HAL_InitTick+0x5c>)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	e000      	b.n	8001ac8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20000000 	.word	0x20000000
 8001ad4:	20000008 	.word	0x20000008
 8001ad8:	20000004 	.word	0x20000004

08001adc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae0:	4b05      	ldr	r3, [pc, #20]	; (8001af8 <HAL_IncTick+0x1c>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	4b05      	ldr	r3, [pc, #20]	; (8001afc <HAL_IncTick+0x20>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4413      	add	r3, r2
 8001aec:	4a03      	ldr	r2, [pc, #12]	; (8001afc <HAL_IncTick+0x20>)
 8001aee:	6013      	str	r3, [r2, #0]
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr
 8001af8:	20000008 	.word	0x20000008
 8001afc:	20000374 	.word	0x20000374

08001b00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return uwTick;
 8001b04:	4b02      	ldr	r3, [pc, #8]	; (8001b10 <HAL_GetTick+0x10>)
 8001b06:	681b      	ldr	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr
 8001b10:	20000374 	.word	0x20000374

08001b14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b24:	4b0c      	ldr	r3, [pc, #48]	; (8001b58 <__NVIC_SetPriorityGrouping+0x44>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b2a:	68ba      	ldr	r2, [r7, #8]
 8001b2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b30:	4013      	ands	r3, r2
 8001b32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b46:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <__NVIC_SetPriorityGrouping+0x44>)
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	60d3      	str	r3, [r2, #12]
}
 8001b4c:	bf00      	nop
 8001b4e:	3714      	adds	r7, #20
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	e000ed00 	.word	0xe000ed00

08001b5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b60:	4b04      	ldr	r3, [pc, #16]	; (8001b74 <__NVIC_GetPriorityGrouping+0x18>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	0a1b      	lsrs	r3, r3, #8
 8001b66:	f003 0307 	and.w	r3, r3, #7
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	4603      	mov	r3, r0
 8001b80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	db0b      	blt.n	8001ba2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b8a:	79fb      	ldrb	r3, [r7, #7]
 8001b8c:	f003 021f 	and.w	r2, r3, #31
 8001b90:	4906      	ldr	r1, [pc, #24]	; (8001bac <__NVIC_EnableIRQ+0x34>)
 8001b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b96:	095b      	lsrs	r3, r3, #5
 8001b98:	2001      	movs	r0, #1
 8001b9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ba2:	bf00      	nop
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100

08001bb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	6039      	str	r1, [r7, #0]
 8001bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	db0a      	blt.n	8001bda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	490c      	ldr	r1, [pc, #48]	; (8001bfc <__NVIC_SetPriority+0x4c>)
 8001bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bce:	0112      	lsls	r2, r2, #4
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	440b      	add	r3, r1
 8001bd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd8:	e00a      	b.n	8001bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	4908      	ldr	r1, [pc, #32]	; (8001c00 <__NVIC_SetPriority+0x50>)
 8001be0:	79fb      	ldrb	r3, [r7, #7]
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	3b04      	subs	r3, #4
 8001be8:	0112      	lsls	r2, r2, #4
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	440b      	add	r3, r1
 8001bee:	761a      	strb	r2, [r3, #24]
}
 8001bf0:	bf00      	nop
 8001bf2:	370c      	adds	r7, #12
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000e100 	.word	0xe000e100
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b089      	sub	sp, #36	; 0x24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f1c3 0307 	rsb	r3, r3, #7
 8001c1e:	2b04      	cmp	r3, #4
 8001c20:	bf28      	it	cs
 8001c22:	2304      	movcs	r3, #4
 8001c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3304      	adds	r3, #4
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d902      	bls.n	8001c34 <NVIC_EncodePriority+0x30>
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	3b03      	subs	r3, #3
 8001c32:	e000      	b.n	8001c36 <NVIC_EncodePriority+0x32>
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	f04f 32ff 	mov.w	r2, #4294967295
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c42:	43da      	mvns	r2, r3
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	401a      	ands	r2, r3
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	fa01 f303 	lsl.w	r3, r1, r3
 8001c56:	43d9      	mvns	r1, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c5c:	4313      	orrs	r3, r2
         );
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3724      	adds	r7, #36	; 0x24
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr

08001c68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c78:	d301      	bcc.n	8001c7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e00f      	b.n	8001c9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ca8 <SysTick_Config+0x40>)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3b01      	subs	r3, #1
 8001c84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c86:	210f      	movs	r1, #15
 8001c88:	f04f 30ff 	mov.w	r0, #4294967295
 8001c8c:	f7ff ff90 	bl	8001bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c90:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <SysTick_Config+0x40>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c96:	4b04      	ldr	r3, [pc, #16]	; (8001ca8 <SysTick_Config+0x40>)
 8001c98:	2207      	movs	r2, #7
 8001c9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	e000e010 	.word	0xe000e010

08001cac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f7ff ff2d 	bl	8001b14 <__NVIC_SetPriorityGrouping>
}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b086      	sub	sp, #24
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	4603      	mov	r3, r0
 8001cca:	60b9      	str	r1, [r7, #8]
 8001ccc:	607a      	str	r2, [r7, #4]
 8001cce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd4:	f7ff ff42 	bl	8001b5c <__NVIC_GetPriorityGrouping>
 8001cd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	68b9      	ldr	r1, [r7, #8]
 8001cde:	6978      	ldr	r0, [r7, #20]
 8001ce0:	f7ff ff90 	bl	8001c04 <NVIC_EncodePriority>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cea:	4611      	mov	r1, r2
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7ff ff5f 	bl	8001bb0 <__NVIC_SetPriority>
}
 8001cf2:	bf00      	nop
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b082      	sub	sp, #8
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	4603      	mov	r3, r0
 8001d02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff ff35 	bl	8001b78 <__NVIC_EnableIRQ>
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f7ff ffa2 	bl	8001c68 <SysTick_Config>
 8001d24:	4603      	mov	r3, r0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
	...

08001d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b08b      	sub	sp, #44	; 0x2c
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d42:	e127      	b.n	8001f94 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d44:	2201      	movs	r2, #1
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	69fa      	ldr	r2, [r7, #28]
 8001d54:	4013      	ands	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	f040 8116 	bne.w	8001f8e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b12      	cmp	r3, #18
 8001d68:	d034      	beq.n	8001dd4 <HAL_GPIO_Init+0xa4>
 8001d6a:	2b12      	cmp	r3, #18
 8001d6c:	d80d      	bhi.n	8001d8a <HAL_GPIO_Init+0x5a>
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d02b      	beq.n	8001dca <HAL_GPIO_Init+0x9a>
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d804      	bhi.n	8001d80 <HAL_GPIO_Init+0x50>
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d031      	beq.n	8001dde <HAL_GPIO_Init+0xae>
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d01c      	beq.n	8001db8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d7e:	e048      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001d80:	2b03      	cmp	r3, #3
 8001d82:	d043      	beq.n	8001e0c <HAL_GPIO_Init+0xdc>
 8001d84:	2b11      	cmp	r3, #17
 8001d86:	d01b      	beq.n	8001dc0 <HAL_GPIO_Init+0x90>
          break;
 8001d88:	e043      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001d8a:	4a89      	ldr	r2, [pc, #548]	; (8001fb0 <HAL_GPIO_Init+0x280>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d026      	beq.n	8001dde <HAL_GPIO_Init+0xae>
 8001d90:	4a87      	ldr	r2, [pc, #540]	; (8001fb0 <HAL_GPIO_Init+0x280>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d806      	bhi.n	8001da4 <HAL_GPIO_Init+0x74>
 8001d96:	4a87      	ldr	r2, [pc, #540]	; (8001fb4 <HAL_GPIO_Init+0x284>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d020      	beq.n	8001dde <HAL_GPIO_Init+0xae>
 8001d9c:	4a86      	ldr	r2, [pc, #536]	; (8001fb8 <HAL_GPIO_Init+0x288>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d01d      	beq.n	8001dde <HAL_GPIO_Init+0xae>
          break;
 8001da2:	e036      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001da4:	4a85      	ldr	r2, [pc, #532]	; (8001fbc <HAL_GPIO_Init+0x28c>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d019      	beq.n	8001dde <HAL_GPIO_Init+0xae>
 8001daa:	4a85      	ldr	r2, [pc, #532]	; (8001fc0 <HAL_GPIO_Init+0x290>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d016      	beq.n	8001dde <HAL_GPIO_Init+0xae>
 8001db0:	4a84      	ldr	r2, [pc, #528]	; (8001fc4 <HAL_GPIO_Init+0x294>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d013      	beq.n	8001dde <HAL_GPIO_Init+0xae>
          break;
 8001db6:	e02c      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	623b      	str	r3, [r7, #32]
          break;
 8001dbe:	e028      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	623b      	str	r3, [r7, #32]
          break;
 8001dc8:	e023      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	3308      	adds	r3, #8
 8001dd0:	623b      	str	r3, [r7, #32]
          break;
 8001dd2:	e01e      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	330c      	adds	r3, #12
 8001dda:	623b      	str	r3, [r7, #32]
          break;
 8001ddc:	e019      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d102      	bne.n	8001dec <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001de6:	2304      	movs	r3, #4
 8001de8:	623b      	str	r3, [r7, #32]
          break;
 8001dea:	e012      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d105      	bne.n	8001e00 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001df4:	2308      	movs	r3, #8
 8001df6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69fa      	ldr	r2, [r7, #28]
 8001dfc:	611a      	str	r2, [r3, #16]
          break;
 8001dfe:	e008      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e00:	2308      	movs	r3, #8
 8001e02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	615a      	str	r2, [r3, #20]
          break;
 8001e0a:	e002      	b.n	8001e12 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	623b      	str	r3, [r7, #32]
          break;
 8001e10:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	2bff      	cmp	r3, #255	; 0xff
 8001e16:	d801      	bhi.n	8001e1c <HAL_GPIO_Init+0xec>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	e001      	b.n	8001e20 <HAL_GPIO_Init+0xf0>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3304      	adds	r3, #4
 8001e20:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e22:	69bb      	ldr	r3, [r7, #24]
 8001e24:	2bff      	cmp	r3, #255	; 0xff
 8001e26:	d802      	bhi.n	8001e2e <HAL_GPIO_Init+0xfe>
 8001e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	e002      	b.n	8001e34 <HAL_GPIO_Init+0x104>
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e30:	3b08      	subs	r3, #8
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	210f      	movs	r1, #15
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e42:	43db      	mvns	r3, r3
 8001e44:	401a      	ands	r2, r3
 8001e46:	6a39      	ldr	r1, [r7, #32]
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	f000 8096 	beq.w	8001f8e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e62:	4b59      	ldr	r3, [pc, #356]	; (8001fc8 <HAL_GPIO_Init+0x298>)
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	4a58      	ldr	r2, [pc, #352]	; (8001fc8 <HAL_GPIO_Init+0x298>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6193      	str	r3, [r2, #24]
 8001e6e:	4b56      	ldr	r3, [pc, #344]	; (8001fc8 <HAL_GPIO_Init+0x298>)
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e7a:	4a54      	ldr	r2, [pc, #336]	; (8001fcc <HAL_GPIO_Init+0x29c>)
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7e:	089b      	lsrs	r3, r3, #2
 8001e80:	3302      	adds	r3, #2
 8001e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e86:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8a:	f003 0303 	and.w	r3, r3, #3
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	220f      	movs	r2, #15
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	43db      	mvns	r3, r3
 8001e98:	68fa      	ldr	r2, [r7, #12]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a4b      	ldr	r2, [pc, #300]	; (8001fd0 <HAL_GPIO_Init+0x2a0>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d013      	beq.n	8001ece <HAL_GPIO_Init+0x19e>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a4a      	ldr	r2, [pc, #296]	; (8001fd4 <HAL_GPIO_Init+0x2a4>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d00d      	beq.n	8001eca <HAL_GPIO_Init+0x19a>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a49      	ldr	r2, [pc, #292]	; (8001fd8 <HAL_GPIO_Init+0x2a8>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d007      	beq.n	8001ec6 <HAL_GPIO_Init+0x196>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a48      	ldr	r2, [pc, #288]	; (8001fdc <HAL_GPIO_Init+0x2ac>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d101      	bne.n	8001ec2 <HAL_GPIO_Init+0x192>
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e006      	b.n	8001ed0 <HAL_GPIO_Init+0x1a0>
 8001ec2:	2304      	movs	r3, #4
 8001ec4:	e004      	b.n	8001ed0 <HAL_GPIO_Init+0x1a0>
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	e002      	b.n	8001ed0 <HAL_GPIO_Init+0x1a0>
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e000      	b.n	8001ed0 <HAL_GPIO_Init+0x1a0>
 8001ece:	2300      	movs	r3, #0
 8001ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ed2:	f002 0203 	and.w	r2, r2, #3
 8001ed6:	0092      	lsls	r2, r2, #2
 8001ed8:	4093      	lsls	r3, r2
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ee0:	493a      	ldr	r1, [pc, #232]	; (8001fcc <HAL_GPIO_Init+0x29c>)
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee4:	089b      	lsrs	r3, r3, #2
 8001ee6:	3302      	adds	r3, #2
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d006      	beq.n	8001f08 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001efa:	4b39      	ldr	r3, [pc, #228]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4938      	ldr	r1, [pc, #224]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	600b      	str	r3, [r1, #0]
 8001f06:	e006      	b.n	8001f16 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f08:	4b35      	ldr	r3, [pc, #212]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	4933      	ldr	r1, [pc, #204]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f12:	4013      	ands	r3, r2
 8001f14:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d006      	beq.n	8001f30 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f22:	4b2f      	ldr	r3, [pc, #188]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	492e      	ldr	r1, [pc, #184]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	604b      	str	r3, [r1, #4]
 8001f2e:	e006      	b.n	8001f3e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f30:	4b2b      	ldr	r3, [pc, #172]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	43db      	mvns	r3, r3
 8001f38:	4929      	ldr	r1, [pc, #164]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d006      	beq.n	8001f58 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f4a:	4b25      	ldr	r3, [pc, #148]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f4c:	689a      	ldr	r2, [r3, #8]
 8001f4e:	4924      	ldr	r1, [pc, #144]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	608b      	str	r3, [r1, #8]
 8001f56:	e006      	b.n	8001f66 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f58:	4b21      	ldr	r3, [pc, #132]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	491f      	ldr	r1, [pc, #124]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d006      	beq.n	8001f80 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f72:	4b1b      	ldr	r3, [pc, #108]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f74:	68da      	ldr	r2, [r3, #12]
 8001f76:	491a      	ldr	r1, [pc, #104]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	60cb      	str	r3, [r1, #12]
 8001f7e:	e006      	b.n	8001f8e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f80:	4b17      	ldr	r3, [pc, #92]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f82:	68da      	ldr	r2, [r3, #12]
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	43db      	mvns	r3, r3
 8001f88:	4915      	ldr	r1, [pc, #84]	; (8001fe0 <HAL_GPIO_Init+0x2b0>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f90:	3301      	adds	r3, #1
 8001f92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f47f aed0 	bne.w	8001d44 <HAL_GPIO_Init+0x14>
  }
}
 8001fa4:	bf00      	nop
 8001fa6:	372c      	adds	r7, #44	; 0x2c
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	10210000 	.word	0x10210000
 8001fb4:	10110000 	.word	0x10110000
 8001fb8:	10120000 	.word	0x10120000
 8001fbc:	10310000 	.word	0x10310000
 8001fc0:	10320000 	.word	0x10320000
 8001fc4:	10220000 	.word	0x10220000
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40010000 	.word	0x40010000
 8001fd0:	40010800 	.word	0x40010800
 8001fd4:	40010c00 	.word	0x40010c00
 8001fd8:	40011000 	.word	0x40011000
 8001fdc:	40011400 	.word	0x40011400
 8001fe0:	40010400 	.word	0x40010400

08001fe4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	460b      	mov	r3, r1
 8001fee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689a      	ldr	r2, [r3, #8]
 8001ff4:	887b      	ldrh	r3, [r7, #2]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d002      	beq.n	8002002 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	73fb      	strb	r3, [r7, #15]
 8002000:	e001      	b.n	8002006 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002002:	2300      	movs	r3, #0
 8002004:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002006:	7bfb      	ldrb	r3, [r7, #15]
}
 8002008:	4618      	mov	r0, r3
 800200a:	3714      	adds	r7, #20
 800200c:	46bd      	mov	sp, r7
 800200e:	bc80      	pop	{r7}
 8002010:	4770      	bx	lr

08002012 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
 800201a:	460b      	mov	r3, r1
 800201c:	807b      	strh	r3, [r7, #2]
 800201e:	4613      	mov	r3, r2
 8002020:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002022:	787b      	ldrb	r3, [r7, #1]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d003      	beq.n	8002030 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002028:	887a      	ldrh	r2, [r7, #2]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800202e:	e003      	b.n	8002038 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002030:	887b      	ldrh	r3, [r7, #2]
 8002032:	041a      	lsls	r2, r3, #16
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	611a      	str	r2, [r3, #16]
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr
	...

08002044 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800204e:	4b08      	ldr	r3, [pc, #32]	; (8002070 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002050:	695a      	ldr	r2, [r3, #20]
 8002052:	88fb      	ldrh	r3, [r7, #6]
 8002054:	4013      	ands	r3, r2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d006      	beq.n	8002068 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800205a:	4a05      	ldr	r2, [pc, #20]	; (8002070 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800205c:	88fb      	ldrh	r3, [r7, #6]
 800205e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002060:	88fb      	ldrh	r3, [r7, #6]
 8002062:	4618      	mov	r0, r3
 8002064:	f000 f806 	bl	8002074 <HAL_GPIO_EXTI_Callback>
  }
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40010400 	.word	0x40010400

08002074 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr

08002088 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e26c      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f000 8087 	beq.w	80021b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020a8:	4b92      	ldr	r3, [pc, #584]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 030c 	and.w	r3, r3, #12
 80020b0:	2b04      	cmp	r3, #4
 80020b2:	d00c      	beq.n	80020ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80020b4:	4b8f      	ldr	r3, [pc, #572]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f003 030c 	and.w	r3, r3, #12
 80020bc:	2b08      	cmp	r3, #8
 80020be:	d112      	bne.n	80020e6 <HAL_RCC_OscConfig+0x5e>
 80020c0:	4b8c      	ldr	r3, [pc, #560]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020cc:	d10b      	bne.n	80020e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ce:	4b89      	ldr	r3, [pc, #548]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d06c      	beq.n	80021b4 <HAL_RCC_OscConfig+0x12c>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d168      	bne.n	80021b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e246      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ee:	d106      	bne.n	80020fe <HAL_RCC_OscConfig+0x76>
 80020f0:	4b80      	ldr	r3, [pc, #512]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a7f      	ldr	r2, [pc, #508]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80020f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020fa:	6013      	str	r3, [r2, #0]
 80020fc:	e02e      	b.n	800215c <HAL_RCC_OscConfig+0xd4>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10c      	bne.n	8002120 <HAL_RCC_OscConfig+0x98>
 8002106:	4b7b      	ldr	r3, [pc, #492]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a7a      	ldr	r2, [pc, #488]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 800210c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	4b78      	ldr	r3, [pc, #480]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a77      	ldr	r2, [pc, #476]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002118:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	e01d      	b.n	800215c <HAL_RCC_OscConfig+0xd4>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002128:	d10c      	bne.n	8002144 <HAL_RCC_OscConfig+0xbc>
 800212a:	4b72      	ldr	r3, [pc, #456]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a71      	ldr	r2, [pc, #452]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002130:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002134:	6013      	str	r3, [r2, #0]
 8002136:	4b6f      	ldr	r3, [pc, #444]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a6e      	ldr	r2, [pc, #440]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 800213c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	e00b      	b.n	800215c <HAL_RCC_OscConfig+0xd4>
 8002144:	4b6b      	ldr	r3, [pc, #428]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a6a      	ldr	r2, [pc, #424]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 800214a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	4b68      	ldr	r3, [pc, #416]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a67      	ldr	r2, [pc, #412]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002156:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800215a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d013      	beq.n	800218c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002164:	f7ff fccc 	bl	8001b00 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800216c:	f7ff fcc8 	bl	8001b00 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b64      	cmp	r3, #100	; 0x64
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e1fa      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217e:	4b5d      	ldr	r3, [pc, #372]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0f0      	beq.n	800216c <HAL_RCC_OscConfig+0xe4>
 800218a:	e014      	b.n	80021b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218c:	f7ff fcb8 	bl	8001b00 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002192:	e008      	b.n	80021a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002194:	f7ff fcb4 	bl	8001b00 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b64      	cmp	r3, #100	; 0x64
 80021a0:	d901      	bls.n	80021a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e1e6      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021a6:	4b53      	ldr	r3, [pc, #332]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1f0      	bne.n	8002194 <HAL_RCC_OscConfig+0x10c>
 80021b2:	e000      	b.n	80021b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d063      	beq.n	800228a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021c2:	4b4c      	ldr	r3, [pc, #304]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f003 030c 	and.w	r3, r3, #12
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00b      	beq.n	80021e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80021ce:	4b49      	ldr	r3, [pc, #292]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f003 030c 	and.w	r3, r3, #12
 80021d6:	2b08      	cmp	r3, #8
 80021d8:	d11c      	bne.n	8002214 <HAL_RCC_OscConfig+0x18c>
 80021da:	4b46      	ldr	r3, [pc, #280]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d116      	bne.n	8002214 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021e6:	4b43      	ldr	r3, [pc, #268]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d005      	beq.n	80021fe <HAL_RCC_OscConfig+0x176>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d001      	beq.n	80021fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e1ba      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021fe:	4b3d      	ldr	r3, [pc, #244]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	695b      	ldr	r3, [r3, #20]
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	4939      	ldr	r1, [pc, #228]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 800220e:	4313      	orrs	r3, r2
 8002210:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002212:	e03a      	b.n	800228a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d020      	beq.n	800225e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800221c:	4b36      	ldr	r3, [pc, #216]	; (80022f8 <HAL_RCC_OscConfig+0x270>)
 800221e:	2201      	movs	r2, #1
 8002220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002222:	f7ff fc6d 	bl	8001b00 <HAL_GetTick>
 8002226:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002228:	e008      	b.n	800223c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800222a:	f7ff fc69 	bl	8001b00 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e19b      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800223c:	4b2d      	ldr	r3, [pc, #180]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0f0      	beq.n	800222a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002248:	4b2a      	ldr	r3, [pc, #168]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	695b      	ldr	r3, [r3, #20]
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	4927      	ldr	r1, [pc, #156]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002258:	4313      	orrs	r3, r2
 800225a:	600b      	str	r3, [r1, #0]
 800225c:	e015      	b.n	800228a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800225e:	4b26      	ldr	r3, [pc, #152]	; (80022f8 <HAL_RCC_OscConfig+0x270>)
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002264:	f7ff fc4c 	bl	8001b00 <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800226c:	f7ff fc48 	bl	8001b00 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e17a      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800227e:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f0      	bne.n	800226c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0308 	and.w	r3, r3, #8
 8002292:	2b00      	cmp	r3, #0
 8002294:	d03a      	beq.n	800230c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	699b      	ldr	r3, [r3, #24]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d019      	beq.n	80022d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800229e:	4b17      	ldr	r3, [pc, #92]	; (80022fc <HAL_RCC_OscConfig+0x274>)
 80022a0:	2201      	movs	r2, #1
 80022a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a4:	f7ff fc2c 	bl	8001b00 <HAL_GetTick>
 80022a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022ac:	f7ff fc28 	bl	8001b00 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e15a      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022be:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d0f0      	beq.n	80022ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80022ca:	2001      	movs	r0, #1
 80022cc:	f000 fada 	bl	8002884 <RCC_Delay>
 80022d0:	e01c      	b.n	800230c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022d2:	4b0a      	ldr	r3, [pc, #40]	; (80022fc <HAL_RCC_OscConfig+0x274>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022d8:	f7ff fc12 	bl	8001b00 <HAL_GetTick>
 80022dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022de:	e00f      	b.n	8002300 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022e0:	f7ff fc0e 	bl	8001b00 <HAL_GetTick>
 80022e4:	4602      	mov	r2, r0
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	2b02      	cmp	r3, #2
 80022ec:	d908      	bls.n	8002300 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80022ee:	2303      	movs	r3, #3
 80022f0:	e140      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
 80022f2:	bf00      	nop
 80022f4:	40021000 	.word	0x40021000
 80022f8:	42420000 	.word	0x42420000
 80022fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002300:	4b9e      	ldr	r3, [pc, #632]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1e9      	bne.n	80022e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0304 	and.w	r3, r3, #4
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 80a6 	beq.w	8002466 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800231a:	2300      	movs	r3, #0
 800231c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800231e:	4b97      	ldr	r3, [pc, #604]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002320:	69db      	ldr	r3, [r3, #28]
 8002322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10d      	bne.n	8002346 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800232a:	4b94      	ldr	r3, [pc, #592]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	4a93      	ldr	r2, [pc, #588]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002334:	61d3      	str	r3, [r2, #28]
 8002336:	4b91      	ldr	r3, [pc, #580]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800233e:	60bb      	str	r3, [r7, #8]
 8002340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002342:	2301      	movs	r3, #1
 8002344:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002346:	4b8e      	ldr	r3, [pc, #568]	; (8002580 <HAL_RCC_OscConfig+0x4f8>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800234e:	2b00      	cmp	r3, #0
 8002350:	d118      	bne.n	8002384 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002352:	4b8b      	ldr	r3, [pc, #556]	; (8002580 <HAL_RCC_OscConfig+0x4f8>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a8a      	ldr	r2, [pc, #552]	; (8002580 <HAL_RCC_OscConfig+0x4f8>)
 8002358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800235c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800235e:	f7ff fbcf 	bl	8001b00 <HAL_GetTick>
 8002362:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002364:	e008      	b.n	8002378 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002366:	f7ff fbcb 	bl	8001b00 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b64      	cmp	r3, #100	; 0x64
 8002372:	d901      	bls.n	8002378 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002374:	2303      	movs	r3, #3
 8002376:	e0fd      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002378:	4b81      	ldr	r3, [pc, #516]	; (8002580 <HAL_RCC_OscConfig+0x4f8>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002380:	2b00      	cmp	r3, #0
 8002382:	d0f0      	beq.n	8002366 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d106      	bne.n	800239a <HAL_RCC_OscConfig+0x312>
 800238c:	4b7b      	ldr	r3, [pc, #492]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 800238e:	6a1b      	ldr	r3, [r3, #32]
 8002390:	4a7a      	ldr	r2, [pc, #488]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002392:	f043 0301 	orr.w	r3, r3, #1
 8002396:	6213      	str	r3, [r2, #32]
 8002398:	e02d      	b.n	80023f6 <HAL_RCC_OscConfig+0x36e>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d10c      	bne.n	80023bc <HAL_RCC_OscConfig+0x334>
 80023a2:	4b76      	ldr	r3, [pc, #472]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	4a75      	ldr	r2, [pc, #468]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023a8:	f023 0301 	bic.w	r3, r3, #1
 80023ac:	6213      	str	r3, [r2, #32]
 80023ae:	4b73      	ldr	r3, [pc, #460]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	4a72      	ldr	r2, [pc, #456]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023b4:	f023 0304 	bic.w	r3, r3, #4
 80023b8:	6213      	str	r3, [r2, #32]
 80023ba:	e01c      	b.n	80023f6 <HAL_RCC_OscConfig+0x36e>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	2b05      	cmp	r3, #5
 80023c2:	d10c      	bne.n	80023de <HAL_RCC_OscConfig+0x356>
 80023c4:	4b6d      	ldr	r3, [pc, #436]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	4a6c      	ldr	r2, [pc, #432]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023ca:	f043 0304 	orr.w	r3, r3, #4
 80023ce:	6213      	str	r3, [r2, #32]
 80023d0:	4b6a      	ldr	r3, [pc, #424]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	4a69      	ldr	r2, [pc, #420]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023d6:	f043 0301 	orr.w	r3, r3, #1
 80023da:	6213      	str	r3, [r2, #32]
 80023dc:	e00b      	b.n	80023f6 <HAL_RCC_OscConfig+0x36e>
 80023de:	4b67      	ldr	r3, [pc, #412]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023e0:	6a1b      	ldr	r3, [r3, #32]
 80023e2:	4a66      	ldr	r2, [pc, #408]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023e4:	f023 0301 	bic.w	r3, r3, #1
 80023e8:	6213      	str	r3, [r2, #32]
 80023ea:	4b64      	ldr	r3, [pc, #400]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	4a63      	ldr	r2, [pc, #396]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80023f0:	f023 0304 	bic.w	r3, r3, #4
 80023f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d015      	beq.n	800242a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fe:	f7ff fb7f 	bl	8001b00 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002404:	e00a      	b.n	800241c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002406:	f7ff fb7b 	bl	8001b00 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	f241 3288 	movw	r2, #5000	; 0x1388
 8002414:	4293      	cmp	r3, r2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e0ab      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241c:	4b57      	ldr	r3, [pc, #348]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0ee      	beq.n	8002406 <HAL_RCC_OscConfig+0x37e>
 8002428:	e014      	b.n	8002454 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800242a:	f7ff fb69 	bl	8001b00 <HAL_GetTick>
 800242e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002430:	e00a      	b.n	8002448 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002432:	f7ff fb65 	bl	8001b00 <HAL_GetTick>
 8002436:	4602      	mov	r2, r0
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002440:	4293      	cmp	r3, r2
 8002442:	d901      	bls.n	8002448 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e095      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002448:	4b4c      	ldr	r3, [pc, #304]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1ee      	bne.n	8002432 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002454:	7dfb      	ldrb	r3, [r7, #23]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d105      	bne.n	8002466 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800245a:	4b48      	ldr	r3, [pc, #288]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 800245c:	69db      	ldr	r3, [r3, #28]
 800245e:	4a47      	ldr	r2, [pc, #284]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002460:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002464:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	2b00      	cmp	r3, #0
 800246c:	f000 8081 	beq.w	8002572 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002470:	4b42      	ldr	r3, [pc, #264]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f003 030c 	and.w	r3, r3, #12
 8002478:	2b08      	cmp	r3, #8
 800247a:	d061      	beq.n	8002540 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	2b02      	cmp	r3, #2
 8002482:	d146      	bne.n	8002512 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002484:	4b3f      	ldr	r3, [pc, #252]	; (8002584 <HAL_RCC_OscConfig+0x4fc>)
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248a:	f7ff fb39 	bl	8001b00 <HAL_GetTick>
 800248e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002492:	f7ff fb35 	bl	8001b00 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e067      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a4:	4b35      	ldr	r3, [pc, #212]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1f0      	bne.n	8002492 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024b8:	d108      	bne.n	80024cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80024ba:	4b30      	ldr	r3, [pc, #192]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	492d      	ldr	r1, [pc, #180]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80024c8:	4313      	orrs	r3, r2
 80024ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024cc:	4b2b      	ldr	r3, [pc, #172]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a19      	ldr	r1, [r3, #32]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024dc:	430b      	orrs	r3, r1
 80024de:	4927      	ldr	r1, [pc, #156]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 80024e0:	4313      	orrs	r3, r2
 80024e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024e4:	4b27      	ldr	r3, [pc, #156]	; (8002584 <HAL_RCC_OscConfig+0x4fc>)
 80024e6:	2201      	movs	r2, #1
 80024e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ea:	f7ff fb09 	bl	8001b00 <HAL_GetTick>
 80024ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024f0:	e008      	b.n	8002504 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024f2:	f7ff fb05 	bl	8001b00 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b02      	cmp	r3, #2
 80024fe:	d901      	bls.n	8002504 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002500:	2303      	movs	r3, #3
 8002502:	e037      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002504:	4b1d      	ldr	r3, [pc, #116]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0f0      	beq.n	80024f2 <HAL_RCC_OscConfig+0x46a>
 8002510:	e02f      	b.n	8002572 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002512:	4b1c      	ldr	r3, [pc, #112]	; (8002584 <HAL_RCC_OscConfig+0x4fc>)
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002518:	f7ff faf2 	bl	8001b00 <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002520:	f7ff faee 	bl	8001b00 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e020      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002532:	4b12      	ldr	r3, [pc, #72]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f0      	bne.n	8002520 <HAL_RCC_OscConfig+0x498>
 800253e:	e018      	b.n	8002572 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	69db      	ldr	r3, [r3, #28]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e013      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800254c:	4b0b      	ldr	r3, [pc, #44]	; (800257c <HAL_RCC_OscConfig+0x4f4>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	429a      	cmp	r2, r3
 800255e:	d106      	bne.n	800256e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800256a:	429a      	cmp	r2, r3
 800256c:	d001      	beq.n	8002572 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e000      	b.n	8002574 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002572:	2300      	movs	r3, #0
}
 8002574:	4618      	mov	r0, r3
 8002576:	3718      	adds	r7, #24
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}
 800257c:	40021000 	.word	0x40021000
 8002580:	40007000 	.word	0x40007000
 8002584:	42420060 	.word	0x42420060

08002588 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e0d0      	b.n	800273e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800259c:	4b6a      	ldr	r3, [pc, #424]	; (8002748 <HAL_RCC_ClockConfig+0x1c0>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0307 	and.w	r3, r3, #7
 80025a4:	683a      	ldr	r2, [r7, #0]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d910      	bls.n	80025cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025aa:	4b67      	ldr	r3, [pc, #412]	; (8002748 <HAL_RCC_ClockConfig+0x1c0>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f023 0207 	bic.w	r2, r3, #7
 80025b2:	4965      	ldr	r1, [pc, #404]	; (8002748 <HAL_RCC_ClockConfig+0x1c0>)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ba:	4b63      	ldr	r3, [pc, #396]	; (8002748 <HAL_RCC_ClockConfig+0x1c0>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d001      	beq.n	80025cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e0b8      	b.n	800273e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d020      	beq.n	800261a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d005      	beq.n	80025f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025e4:	4b59      	ldr	r3, [pc, #356]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	4a58      	ldr	r2, [pc, #352]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 80025ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80025ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0308 	and.w	r3, r3, #8
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025fc:	4b53      	ldr	r3, [pc, #332]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	4a52      	ldr	r2, [pc, #328]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002602:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002606:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002608:	4b50      	ldr	r3, [pc, #320]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	494d      	ldr	r1, [pc, #308]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002616:	4313      	orrs	r3, r2
 8002618:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b00      	cmp	r3, #0
 8002624:	d040      	beq.n	80026a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b01      	cmp	r3, #1
 800262c:	d107      	bne.n	800263e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800262e:	4b47      	ldr	r3, [pc, #284]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d115      	bne.n	8002666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e07f      	b.n	800273e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2b02      	cmp	r3, #2
 8002644:	d107      	bne.n	8002656 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002646:	4b41      	ldr	r3, [pc, #260]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d109      	bne.n	8002666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e073      	b.n	800273e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002656:	4b3d      	ldr	r3, [pc, #244]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e06b      	b.n	800273e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002666:	4b39      	ldr	r3, [pc, #228]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f023 0203 	bic.w	r2, r3, #3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	4936      	ldr	r1, [pc, #216]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002674:	4313      	orrs	r3, r2
 8002676:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002678:	f7ff fa42 	bl	8001b00 <HAL_GetTick>
 800267c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800267e:	e00a      	b.n	8002696 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002680:	f7ff fa3e 	bl	8001b00 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	f241 3288 	movw	r2, #5000	; 0x1388
 800268e:	4293      	cmp	r3, r2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e053      	b.n	800273e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002696:	4b2d      	ldr	r3, [pc, #180]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f003 020c 	and.w	r2, r3, #12
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d1eb      	bne.n	8002680 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026a8:	4b27      	ldr	r3, [pc, #156]	; (8002748 <HAL_RCC_ClockConfig+0x1c0>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d210      	bcs.n	80026d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b6:	4b24      	ldr	r3, [pc, #144]	; (8002748 <HAL_RCC_ClockConfig+0x1c0>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 0207 	bic.w	r2, r3, #7
 80026be:	4922      	ldr	r1, [pc, #136]	; (8002748 <HAL_RCC_ClockConfig+0x1c0>)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c6:	4b20      	ldr	r3, [pc, #128]	; (8002748 <HAL_RCC_ClockConfig+0x1c0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d001      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e032      	b.n	800273e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0304 	and.w	r3, r3, #4
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d008      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026e4:	4b19      	ldr	r3, [pc, #100]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	4916      	ldr	r1, [pc, #88]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0308 	and.w	r3, r3, #8
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d009      	beq.n	8002716 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002702:	4b12      	ldr	r3, [pc, #72]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	490e      	ldr	r1, [pc, #56]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 8002712:	4313      	orrs	r3, r2
 8002714:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002716:	f000 f821 	bl	800275c <HAL_RCC_GetSysClockFreq>
 800271a:	4601      	mov	r1, r0
 800271c:	4b0b      	ldr	r3, [pc, #44]	; (800274c <HAL_RCC_ClockConfig+0x1c4>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	091b      	lsrs	r3, r3, #4
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	4a0a      	ldr	r2, [pc, #40]	; (8002750 <HAL_RCC_ClockConfig+0x1c8>)
 8002728:	5cd3      	ldrb	r3, [r2, r3]
 800272a:	fa21 f303 	lsr.w	r3, r1, r3
 800272e:	4a09      	ldr	r2, [pc, #36]	; (8002754 <HAL_RCC_ClockConfig+0x1cc>)
 8002730:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002732:	4b09      	ldr	r3, [pc, #36]	; (8002758 <HAL_RCC_ClockConfig+0x1d0>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff f9a0 	bl	8001a7c <HAL_InitTick>

  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40022000 	.word	0x40022000
 800274c:	40021000 	.word	0x40021000
 8002750:	08008514 	.word	0x08008514
 8002754:	20000000 	.word	0x20000000
 8002758:	20000004 	.word	0x20000004

0800275c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800275c:	b490      	push	{r4, r7}
 800275e:	b08a      	sub	sp, #40	; 0x28
 8002760:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002762:	4b2a      	ldr	r3, [pc, #168]	; (800280c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002764:	1d3c      	adds	r4, r7, #4
 8002766:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002768:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800276c:	4b28      	ldr	r3, [pc, #160]	; (8002810 <HAL_RCC_GetSysClockFreq+0xb4>)
 800276e:	881b      	ldrh	r3, [r3, #0]
 8002770:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	61fb      	str	r3, [r7, #28]
 8002776:	2300      	movs	r3, #0
 8002778:	61bb      	str	r3, [r7, #24]
 800277a:	2300      	movs	r3, #0
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
 800277e:	2300      	movs	r3, #0
 8002780:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002782:	2300      	movs	r3, #0
 8002784:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002786:	4b23      	ldr	r3, [pc, #140]	; (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	f003 030c 	and.w	r3, r3, #12
 8002792:	2b04      	cmp	r3, #4
 8002794:	d002      	beq.n	800279c <HAL_RCC_GetSysClockFreq+0x40>
 8002796:	2b08      	cmp	r3, #8
 8002798:	d003      	beq.n	80027a2 <HAL_RCC_GetSysClockFreq+0x46>
 800279a:	e02d      	b.n	80027f8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800279c:	4b1e      	ldr	r3, [pc, #120]	; (8002818 <HAL_RCC_GetSysClockFreq+0xbc>)
 800279e:	623b      	str	r3, [r7, #32]
      break;
 80027a0:	e02d      	b.n	80027fe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	0c9b      	lsrs	r3, r3, #18
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80027ae:	4413      	add	r3, r2
 80027b0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80027b4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d013      	beq.n	80027e8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027c0:	4b14      	ldr	r3, [pc, #80]	; (8002814 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	0c5b      	lsrs	r3, r3, #17
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80027ce:	4413      	add	r3, r2
 80027d0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027d4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	4a0f      	ldr	r2, [pc, #60]	; (8002818 <HAL_RCC_GetSysClockFreq+0xbc>)
 80027da:	fb02 f203 	mul.w	r2, r2, r3
 80027de:	69bb      	ldr	r3, [r7, #24]
 80027e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
 80027e6:	e004      	b.n	80027f2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	4a0c      	ldr	r2, [pc, #48]	; (800281c <HAL_RCC_GetSysClockFreq+0xc0>)
 80027ec:	fb02 f303 	mul.w	r3, r2, r3
 80027f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80027f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f4:	623b      	str	r3, [r7, #32]
      break;
 80027f6:	e002      	b.n	80027fe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027f8:	4b07      	ldr	r3, [pc, #28]	; (8002818 <HAL_RCC_GetSysClockFreq+0xbc>)
 80027fa:	623b      	str	r3, [r7, #32]
      break;
 80027fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027fe:	6a3b      	ldr	r3, [r7, #32]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3728      	adds	r7, #40	; 0x28
 8002804:	46bd      	mov	sp, r7
 8002806:	bc90      	pop	{r4, r7}
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	08008500 	.word	0x08008500
 8002810:	08008510 	.word	0x08008510
 8002814:	40021000 	.word	0x40021000
 8002818:	007a1200 	.word	0x007a1200
 800281c:	003d0900 	.word	0x003d0900

08002820 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002824:	4b02      	ldr	r3, [pc, #8]	; (8002830 <HAL_RCC_GetHCLKFreq+0x10>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr
 8002830:	20000000 	.word	0x20000000

08002834 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002838:	f7ff fff2 	bl	8002820 <HAL_RCC_GetHCLKFreq>
 800283c:	4601      	mov	r1, r0
 800283e:	4b05      	ldr	r3, [pc, #20]	; (8002854 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	0a1b      	lsrs	r3, r3, #8
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	4a03      	ldr	r2, [pc, #12]	; (8002858 <HAL_RCC_GetPCLK1Freq+0x24>)
 800284a:	5cd3      	ldrb	r3, [r2, r3]
 800284c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002850:	4618      	mov	r0, r3
 8002852:	bd80      	pop	{r7, pc}
 8002854:	40021000 	.word	0x40021000
 8002858:	08008524 	.word	0x08008524

0800285c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002860:	f7ff ffde 	bl	8002820 <HAL_RCC_GetHCLKFreq>
 8002864:	4601      	mov	r1, r0
 8002866:	4b05      	ldr	r3, [pc, #20]	; (800287c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	0adb      	lsrs	r3, r3, #11
 800286c:	f003 0307 	and.w	r3, r3, #7
 8002870:	4a03      	ldr	r2, [pc, #12]	; (8002880 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002872:	5cd3      	ldrb	r3, [r2, r3]
 8002874:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002878:	4618      	mov	r0, r3
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40021000 	.word	0x40021000
 8002880:	08008524 	.word	0x08008524

08002884 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800288c:	4b0a      	ldr	r3, [pc, #40]	; (80028b8 <RCC_Delay+0x34>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a0a      	ldr	r2, [pc, #40]	; (80028bc <RCC_Delay+0x38>)
 8002892:	fba2 2303 	umull	r2, r3, r2, r3
 8002896:	0a5b      	lsrs	r3, r3, #9
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	fb02 f303 	mul.w	r3, r2, r3
 800289e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80028a0:	bf00      	nop
  }
  while (Delay --);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	1e5a      	subs	r2, r3, #1
 80028a6:	60fa      	str	r2, [r7, #12]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1f9      	bne.n	80028a0 <RCC_Delay+0x1c>
}
 80028ac:	bf00      	nop
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bc80      	pop	{r7}
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000000 	.word	0x20000000
 80028bc:	10624dd3 	.word	0x10624dd3

080028c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e041      	b.n	8002956 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d106      	bne.n	80028ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7fe ff8c 	bl	8001804 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2202      	movs	r2, #2
 80028f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3304      	adds	r3, #4
 80028fc:	4619      	mov	r1, r3
 80028fe:	4610      	mov	r0, r2
 8002900:	f000 fdee 	bl	80034e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2201      	movs	r2, #1
 8002948:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b082      	sub	sp, #8
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e041      	b.n	80029f4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d106      	bne.n	800298a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7fe ff0d 	bl	80017a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2202      	movs	r2, #2
 800298e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	3304      	adds	r3, #4
 800299a:	4619      	mov	r1, r3
 800299c:	4610      	mov	r0, r2
 800299e:	f000 fd9f 	bl	80034e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2201      	movs	r2, #1
 80029a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2201      	movs	r2, #1
 80029ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2201      	movs	r2, #1
 80029b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2201      	movs	r2, #1
 80029be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2201      	movs	r2, #1
 80029ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d109      	bne.n	8002a20 <HAL_TIM_PWM_Start+0x24>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	bf14      	ite	ne
 8002a18:	2301      	movne	r3, #1
 8002a1a:	2300      	moveq	r3, #0
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	e022      	b.n	8002a66 <HAL_TIM_PWM_Start+0x6a>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d109      	bne.n	8002a3a <HAL_TIM_PWM_Start+0x3e>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	bf14      	ite	ne
 8002a32:	2301      	movne	r3, #1
 8002a34:	2300      	moveq	r3, #0
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	e015      	b.n	8002a66 <HAL_TIM_PWM_Start+0x6a>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	d109      	bne.n	8002a54 <HAL_TIM_PWM_Start+0x58>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	bf14      	ite	ne
 8002a4c:	2301      	movne	r3, #1
 8002a4e:	2300      	moveq	r3, #0
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	e008      	b.n	8002a66 <HAL_TIM_PWM_Start+0x6a>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	bf14      	ite	ne
 8002a60:	2301      	movne	r3, #1
 8002a62:	2300      	moveq	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e05e      	b.n	8002b2c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d104      	bne.n	8002a7e <HAL_TIM_PWM_Start+0x82>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2202      	movs	r2, #2
 8002a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a7c:	e013      	b.n	8002aa6 <HAL_TIM_PWM_Start+0xaa>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	d104      	bne.n	8002a8e <HAL_TIM_PWM_Start+0x92>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2202      	movs	r2, #2
 8002a88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a8c:	e00b      	b.n	8002aa6 <HAL_TIM_PWM_Start+0xaa>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	2b08      	cmp	r3, #8
 8002a92:	d104      	bne.n	8002a9e <HAL_TIM_PWM_Start+0xa2>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a9c:	e003      	b.n	8002aa6 <HAL_TIM_PWM_Start+0xaa>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	6839      	ldr	r1, [r7, #0]
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f001 f8a3 	bl	8003bfa <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a1e      	ldr	r2, [pc, #120]	; (8002b34 <HAL_TIM_PWM_Start+0x138>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d107      	bne.n	8002ace <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002acc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a18      	ldr	r2, [pc, #96]	; (8002b34 <HAL_TIM_PWM_Start+0x138>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d00e      	beq.n	8002af6 <HAL_TIM_PWM_Start+0xfa>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ae0:	d009      	beq.n	8002af6 <HAL_TIM_PWM_Start+0xfa>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a14      	ldr	r2, [pc, #80]	; (8002b38 <HAL_TIM_PWM_Start+0x13c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d004      	beq.n	8002af6 <HAL_TIM_PWM_Start+0xfa>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a12      	ldr	r2, [pc, #72]	; (8002b3c <HAL_TIM_PWM_Start+0x140>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d111      	bne.n	8002b1a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 0307 	and.w	r3, r3, #7
 8002b00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2b06      	cmp	r3, #6
 8002b06:	d010      	beq.n	8002b2a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f042 0201 	orr.w	r2, r2, #1
 8002b16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b18:	e007      	b.n	8002b2a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f042 0201 	orr.w	r2, r2, #1
 8002b28:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3710      	adds	r7, #16
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40012c00 	.word	0x40012c00
 8002b38:	40000400 	.word	0x40000400
 8002b3c:	40000800 	.word	0x40000800

08002b40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e041      	b.n	8002bd6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d106      	bne.n	8002b6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7fe fdd4 	bl	8001714 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2202      	movs	r2, #2
 8002b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3304      	adds	r3, #4
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4610      	mov	r0, r2
 8002b80:	f000 fcae 	bl	80034e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
	...

08002be0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d104      	bne.n	8002bfa <HAL_TIM_IC_Start_IT+0x1a>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	e013      	b.n	8002c22 <HAL_TIM_IC_Start_IT+0x42>
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	2b04      	cmp	r3, #4
 8002bfe:	d104      	bne.n	8002c0a <HAL_TIM_IC_Start_IT+0x2a>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	e00b      	b.n	8002c22 <HAL_TIM_IC_Start_IT+0x42>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d104      	bne.n	8002c1a <HAL_TIM_IC_Start_IT+0x3a>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	e003      	b.n	8002c22 <HAL_TIM_IC_Start_IT+0x42>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d104      	bne.n	8002c34 <HAL_TIM_IC_Start_IT+0x54>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	e013      	b.n	8002c5c <HAL_TIM_IC_Start_IT+0x7c>
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	2b04      	cmp	r3, #4
 8002c38:	d104      	bne.n	8002c44 <HAL_TIM_IC_Start_IT+0x64>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	e00b      	b.n	8002c5c <HAL_TIM_IC_Start_IT+0x7c>
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d104      	bne.n	8002c54 <HAL_TIM_IC_Start_IT+0x74>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	e003      	b.n	8002c5c <HAL_TIM_IC_Start_IT+0x7c>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d102      	bne.n	8002c6a <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002c64:	7bbb      	ldrb	r3, [r7, #14]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d001      	beq.n	8002c6e <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e0b3      	b.n	8002dd6 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d104      	bne.n	8002c7e <HAL_TIM_IC_Start_IT+0x9e>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2202      	movs	r2, #2
 8002c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c7c:	e013      	b.n	8002ca6 <HAL_TIM_IC_Start_IT+0xc6>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	d104      	bne.n	8002c8e <HAL_TIM_IC_Start_IT+0xae>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2202      	movs	r2, #2
 8002c88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c8c:	e00b      	b.n	8002ca6 <HAL_TIM_IC_Start_IT+0xc6>
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b08      	cmp	r3, #8
 8002c92:	d104      	bne.n	8002c9e <HAL_TIM_IC_Start_IT+0xbe>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2202      	movs	r2, #2
 8002c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c9c:	e003      	b.n	8002ca6 <HAL_TIM_IC_Start_IT+0xc6>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d104      	bne.n	8002cb6 <HAL_TIM_IC_Start_IT+0xd6>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2202      	movs	r2, #2
 8002cb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cb4:	e013      	b.n	8002cde <HAL_TIM_IC_Start_IT+0xfe>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d104      	bne.n	8002cc6 <HAL_TIM_IC_Start_IT+0xe6>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002cc4:	e00b      	b.n	8002cde <HAL_TIM_IC_Start_IT+0xfe>
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	2b08      	cmp	r3, #8
 8002cca:	d104      	bne.n	8002cd6 <HAL_TIM_IC_Start_IT+0xf6>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cd4:	e003      	b.n	8002cde <HAL_TIM_IC_Start_IT+0xfe>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2202      	movs	r2, #2
 8002cda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	2b0c      	cmp	r3, #12
 8002ce2:	d841      	bhi.n	8002d68 <HAL_TIM_IC_Start_IT+0x188>
 8002ce4:	a201      	add	r2, pc, #4	; (adr r2, 8002cec <HAL_TIM_IC_Start_IT+0x10c>)
 8002ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cea:	bf00      	nop
 8002cec:	08002d21 	.word	0x08002d21
 8002cf0:	08002d69 	.word	0x08002d69
 8002cf4:	08002d69 	.word	0x08002d69
 8002cf8:	08002d69 	.word	0x08002d69
 8002cfc:	08002d33 	.word	0x08002d33
 8002d00:	08002d69 	.word	0x08002d69
 8002d04:	08002d69 	.word	0x08002d69
 8002d08:	08002d69 	.word	0x08002d69
 8002d0c:	08002d45 	.word	0x08002d45
 8002d10:	08002d69 	.word	0x08002d69
 8002d14:	08002d69 	.word	0x08002d69
 8002d18:	08002d69 	.word	0x08002d69
 8002d1c:	08002d57 	.word	0x08002d57
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68da      	ldr	r2, [r3, #12]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0202 	orr.w	r2, r2, #2
 8002d2e:	60da      	str	r2, [r3, #12]
      break;
 8002d30:	e01b      	b.n	8002d6a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68da      	ldr	r2, [r3, #12]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f042 0204 	orr.w	r2, r2, #4
 8002d40:	60da      	str	r2, [r3, #12]
      break;
 8002d42:	e012      	b.n	8002d6a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68da      	ldr	r2, [r3, #12]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f042 0208 	orr.w	r2, r2, #8
 8002d52:	60da      	str	r2, [r3, #12]
      break;
 8002d54:	e009      	b.n	8002d6a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68da      	ldr	r2, [r3, #12]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f042 0210 	orr.w	r2, r2, #16
 8002d64:	60da      	str	r2, [r3, #12]
      break;
 8002d66:	e000      	b.n	8002d6a <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8002d68:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	6839      	ldr	r1, [r7, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 ff41 	bl	8003bfa <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a18      	ldr	r2, [pc, #96]	; (8002de0 <HAL_TIM_IC_Start_IT+0x200>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d00e      	beq.n	8002da0 <HAL_TIM_IC_Start_IT+0x1c0>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d8a:	d009      	beq.n	8002da0 <HAL_TIM_IC_Start_IT+0x1c0>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a14      	ldr	r2, [pc, #80]	; (8002de4 <HAL_TIM_IC_Start_IT+0x204>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d004      	beq.n	8002da0 <HAL_TIM_IC_Start_IT+0x1c0>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a13      	ldr	r2, [pc, #76]	; (8002de8 <HAL_TIM_IC_Start_IT+0x208>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d111      	bne.n	8002dc4 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b06      	cmp	r3, #6
 8002db0:	d010      	beq.n	8002dd4 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0201 	orr.w	r2, r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc2:	e007      	b.n	8002dd4 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f042 0201 	orr.w	r2, r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40012c00 	.word	0x40012c00
 8002de4:	40000400 	.word	0x40000400
 8002de8:	40000800 	.word	0x40000800

08002dec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d122      	bne.n	8002e48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d11b      	bne.n	8002e48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f06f 0202 	mvn.w	r2, #2
 8002e18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	f003 0303 	and.w	r3, r3, #3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d003      	beq.n	8002e36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7fd ff42 	bl	8000cb8 <HAL_TIM_IC_CaptureCallback>
 8002e34:	e005      	b.n	8002e42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 fb37 	bl	80034aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 fb3d 	bl	80034bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	f003 0304 	and.w	r3, r3, #4
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d122      	bne.n	8002e9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	f003 0304 	and.w	r3, r3, #4
 8002e60:	2b04      	cmp	r3, #4
 8002e62:	d11b      	bne.n	8002e9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f06f 0204 	mvn.w	r2, #4
 8002e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2202      	movs	r2, #2
 8002e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7fd ff18 	bl	8000cb8 <HAL_TIM_IC_CaptureCallback>
 8002e88:	e005      	b.n	8002e96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 fb0d 	bl	80034aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 fb13 	bl	80034bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d122      	bne.n	8002ef0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	f003 0308 	and.w	r3, r3, #8
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d11b      	bne.n	8002ef0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f06f 0208 	mvn.w	r2, #8
 8002ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2204      	movs	r2, #4
 8002ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	f003 0303 	and.w	r3, r3, #3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7fd feee 	bl	8000cb8 <HAL_TIM_IC_CaptureCallback>
 8002edc:	e005      	b.n	8002eea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 fae3 	bl	80034aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 fae9 	bl	80034bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	f003 0310 	and.w	r3, r3, #16
 8002efa:	2b10      	cmp	r3, #16
 8002efc:	d122      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	f003 0310 	and.w	r3, r3, #16
 8002f08:	2b10      	cmp	r3, #16
 8002f0a:	d11b      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f06f 0210 	mvn.w	r2, #16
 8002f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2208      	movs	r2, #8
 8002f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f7fd fec4 	bl	8000cb8 <HAL_TIM_IC_CaptureCallback>
 8002f30:	e005      	b.n	8002f3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 fab9 	bl	80034aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 fabf 	bl	80034bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d10e      	bne.n	8002f70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f003 0301 	and.w	r3, r3, #1
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d107      	bne.n	8002f70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0201 	mvn.w	r2, #1
 8002f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 fa94 	bl	8003498 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f7a:	2b80      	cmp	r3, #128	; 0x80
 8002f7c:	d10e      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f88:	2b80      	cmp	r3, #128	; 0x80
 8002f8a:	d107      	bne.n	8002f9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 febb 	bl	8003d12 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa6:	2b40      	cmp	r3, #64	; 0x40
 8002fa8:	d10e      	bne.n	8002fc8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fb4:	2b40      	cmp	r3, #64	; 0x40
 8002fb6:	d107      	bne.n	8002fc8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 fa83 	bl	80034ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	f003 0320 	and.w	r3, r3, #32
 8002fd2:	2b20      	cmp	r3, #32
 8002fd4:	d10e      	bne.n	8002ff4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	f003 0320 	and.w	r3, r3, #32
 8002fe0:	2b20      	cmp	r3, #32
 8002fe2:	d107      	bne.n	8002ff4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f06f 0220 	mvn.w	r2, #32
 8002fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 fe86 	bl	8003d00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800300e:	2b01      	cmp	r3, #1
 8003010:	d101      	bne.n	8003016 <HAL_TIM_IC_ConfigChannel+0x1a>
 8003012:	2302      	movs	r3, #2
 8003014:	e082      	b.n	800311c <HAL_TIM_IC_ConfigChannel+0x120>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2201      	movs	r2, #1
 800301a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d11b      	bne.n	800305c <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6818      	ldr	r0, [r3, #0]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	6819      	ldr	r1, [r3, #0]
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	f000 fc3e 	bl	80038b4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699a      	ldr	r2, [r3, #24]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 020c 	bic.w	r2, r2, #12
 8003046:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6999      	ldr	r1, [r3, #24]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	689a      	ldr	r2, [r3, #8]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	619a      	str	r2, [r3, #24]
 800305a:	e05a      	b.n	8003112 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b04      	cmp	r3, #4
 8003060:	d11c      	bne.n	800309c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6818      	ldr	r0, [r3, #0]
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	6819      	ldr	r1, [r3, #0]
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	f000 fca7 	bl	80039c4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	699a      	ldr	r2, [r3, #24]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003084:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	6999      	ldr	r1, [r3, #24]
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	021a      	lsls	r2, r3, #8
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	619a      	str	r2, [r3, #24]
 800309a:	e03a      	b.n	8003112 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b08      	cmp	r3, #8
 80030a0:	d11b      	bne.n	80030da <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6818      	ldr	r0, [r3, #0]
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	6819      	ldr	r1, [r3, #0]
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	f000 fcf2 	bl	8003a9a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f022 020c 	bic.w	r2, r2, #12
 80030c4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	69d9      	ldr	r1, [r3, #28]
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	61da      	str	r2, [r3, #28]
 80030d8:	e01b      	b.n	8003112 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6818      	ldr	r0, [r3, #0]
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	6819      	ldr	r1, [r3, #0]
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	f000 fd11 	bl	8003b10 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	69da      	ldr	r2, [r3, #28]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80030fc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	69d9      	ldr	r1, [r3, #28]
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	021a      	lsls	r2, r3, #8
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	430a      	orrs	r2, r1
 8003110:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003136:	2b01      	cmp	r3, #1
 8003138:	d101      	bne.n	800313e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800313a:	2302      	movs	r3, #2
 800313c:	e0ac      	b.n	8003298 <HAL_TIM_PWM_ConfigChannel+0x174>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b0c      	cmp	r3, #12
 800314a:	f200 809f 	bhi.w	800328c <HAL_TIM_PWM_ConfigChannel+0x168>
 800314e:	a201      	add	r2, pc, #4	; (adr r2, 8003154 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003154:	08003189 	.word	0x08003189
 8003158:	0800328d 	.word	0x0800328d
 800315c:	0800328d 	.word	0x0800328d
 8003160:	0800328d 	.word	0x0800328d
 8003164:	080031c9 	.word	0x080031c9
 8003168:	0800328d 	.word	0x0800328d
 800316c:	0800328d 	.word	0x0800328d
 8003170:	0800328d 	.word	0x0800328d
 8003174:	0800320b 	.word	0x0800320b
 8003178:	0800328d 	.word	0x0800328d
 800317c:	0800328d 	.word	0x0800328d
 8003180:	0800328d 	.word	0x0800328d
 8003184:	0800324b 	.word	0x0800324b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68b9      	ldr	r1, [r7, #8]
 800318e:	4618      	mov	r0, r3
 8003190:	f000 fa08 	bl	80035a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	699a      	ldr	r2, [r3, #24]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 0208 	orr.w	r2, r2, #8
 80031a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	699a      	ldr	r2, [r3, #24]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0204 	bic.w	r2, r2, #4
 80031b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6999      	ldr	r1, [r3, #24]
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	430a      	orrs	r2, r1
 80031c4:	619a      	str	r2, [r3, #24]
      break;
 80031c6:	e062      	b.n	800328e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68b9      	ldr	r1, [r7, #8]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f000 fa4e 	bl	8003670 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	699a      	ldr	r2, [r3, #24]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	699a      	ldr	r2, [r3, #24]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	6999      	ldr	r1, [r3, #24]
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	021a      	lsls	r2, r3, #8
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	430a      	orrs	r2, r1
 8003206:	619a      	str	r2, [r3, #24]
      break;
 8003208:	e041      	b.n	800328e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68b9      	ldr	r1, [r7, #8]
 8003210:	4618      	mov	r0, r3
 8003212:	f000 fa97 	bl	8003744 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	69da      	ldr	r2, [r3, #28]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f042 0208 	orr.w	r2, r2, #8
 8003224:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	69da      	ldr	r2, [r3, #28]
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0204 	bic.w	r2, r2, #4
 8003234:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	69d9      	ldr	r1, [r3, #28]
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	691a      	ldr	r2, [r3, #16]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	430a      	orrs	r2, r1
 8003246:	61da      	str	r2, [r3, #28]
      break;
 8003248:	e021      	b.n	800328e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68b9      	ldr	r1, [r7, #8]
 8003250:	4618      	mov	r0, r3
 8003252:	f000 fae1 	bl	8003818 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	69da      	ldr	r2, [r3, #28]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003264:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	69da      	ldr	r2, [r3, #28]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003274:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	69d9      	ldr	r1, [r3, #28]
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	021a      	lsls	r2, r3, #8
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	430a      	orrs	r2, r1
 8003288:	61da      	str	r2, [r3, #28]
      break;
 800328a:	e000      	b.n	800328e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800328c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d101      	bne.n	80032b8 <HAL_TIM_ConfigClockSource+0x18>
 80032b4:	2302      	movs	r3, #2
 80032b6:	e0a6      	b.n	8003406 <HAL_TIM_ConfigClockSource+0x166>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2202      	movs	r2, #2
 80032c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80032d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032de:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b40      	cmp	r3, #64	; 0x40
 80032ee:	d067      	beq.n	80033c0 <HAL_TIM_ConfigClockSource+0x120>
 80032f0:	2b40      	cmp	r3, #64	; 0x40
 80032f2:	d80b      	bhi.n	800330c <HAL_TIM_ConfigClockSource+0x6c>
 80032f4:	2b10      	cmp	r3, #16
 80032f6:	d073      	beq.n	80033e0 <HAL_TIM_ConfigClockSource+0x140>
 80032f8:	2b10      	cmp	r3, #16
 80032fa:	d802      	bhi.n	8003302 <HAL_TIM_ConfigClockSource+0x62>
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d06f      	beq.n	80033e0 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003300:	e078      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003302:	2b20      	cmp	r3, #32
 8003304:	d06c      	beq.n	80033e0 <HAL_TIM_ConfigClockSource+0x140>
 8003306:	2b30      	cmp	r3, #48	; 0x30
 8003308:	d06a      	beq.n	80033e0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800330a:	e073      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800330c:	2b70      	cmp	r3, #112	; 0x70
 800330e:	d00d      	beq.n	800332c <HAL_TIM_ConfigClockSource+0x8c>
 8003310:	2b70      	cmp	r3, #112	; 0x70
 8003312:	d804      	bhi.n	800331e <HAL_TIM_ConfigClockSource+0x7e>
 8003314:	2b50      	cmp	r3, #80	; 0x50
 8003316:	d033      	beq.n	8003380 <HAL_TIM_ConfigClockSource+0xe0>
 8003318:	2b60      	cmp	r3, #96	; 0x60
 800331a:	d041      	beq.n	80033a0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800331c:	e06a      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800331e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003322:	d066      	beq.n	80033f2 <HAL_TIM_ConfigClockSource+0x152>
 8003324:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003328:	d017      	beq.n	800335a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800332a:	e063      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6818      	ldr	r0, [r3, #0]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	6899      	ldr	r1, [r3, #8]
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	f000 fc3e 	bl	8003bbc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800334e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68fa      	ldr	r2, [r7, #12]
 8003356:	609a      	str	r2, [r3, #8]
      break;
 8003358:	e04c      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6818      	ldr	r0, [r3, #0]
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	6899      	ldr	r1, [r3, #8]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	f000 fc27 	bl	8003bbc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689a      	ldr	r2, [r3, #8]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800337c:	609a      	str	r2, [r3, #8]
      break;
 800337e:	e039      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6818      	ldr	r0, [r3, #0]
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	6859      	ldr	r1, [r3, #4]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	461a      	mov	r2, r3
 800338e:	f000 faeb 	bl	8003968 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2150      	movs	r1, #80	; 0x50
 8003398:	4618      	mov	r0, r3
 800339a:	f000 fbf5 	bl	8003b88 <TIM_ITRx_SetConfig>
      break;
 800339e:	e029      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	6859      	ldr	r1, [r3, #4]
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	461a      	mov	r2, r3
 80033ae:	f000 fb45 	bl	8003a3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2160      	movs	r1, #96	; 0x60
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 fbe5 	bl	8003b88 <TIM_ITRx_SetConfig>
      break;
 80033be:	e019      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6818      	ldr	r0, [r3, #0]
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	6859      	ldr	r1, [r3, #4]
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	461a      	mov	r2, r3
 80033ce:	f000 facb 	bl	8003968 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2140      	movs	r1, #64	; 0x40
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fbd5 	bl	8003b88 <TIM_ITRx_SetConfig>
      break;
 80033de:	e009      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4619      	mov	r1, r3
 80033ea:	4610      	mov	r0, r2
 80033ec:	f000 fbcc 	bl	8003b88 <TIM_ITRx_SetConfig>
        break;
 80033f0:	e000      	b.n	80033f4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80033f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
	...

08003410 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800341a:	2300      	movs	r3, #0
 800341c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b0c      	cmp	r3, #12
 8003422:	d831      	bhi.n	8003488 <HAL_TIM_ReadCapturedValue+0x78>
 8003424:	a201      	add	r2, pc, #4	; (adr r2, 800342c <HAL_TIM_ReadCapturedValue+0x1c>)
 8003426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800342a:	bf00      	nop
 800342c:	08003461 	.word	0x08003461
 8003430:	08003489 	.word	0x08003489
 8003434:	08003489 	.word	0x08003489
 8003438:	08003489 	.word	0x08003489
 800343c:	0800346b 	.word	0x0800346b
 8003440:	08003489 	.word	0x08003489
 8003444:	08003489 	.word	0x08003489
 8003448:	08003489 	.word	0x08003489
 800344c:	08003475 	.word	0x08003475
 8003450:	08003489 	.word	0x08003489
 8003454:	08003489 	.word	0x08003489
 8003458:	08003489 	.word	0x08003489
 800345c:	0800347f 	.word	0x0800347f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003466:	60fb      	str	r3, [r7, #12]

      break;
 8003468:	e00f      	b.n	800348a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003470:	60fb      	str	r3, [r7, #12]

      break;
 8003472:	e00a      	b.n	800348a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800347a:	60fb      	str	r3, [r7, #12]

      break;
 800347c:	e005      	b.n	800348a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003484:	60fb      	str	r3, [r7, #12]

      break;
 8003486:	e000      	b.n	800348a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003488:	bf00      	nop
  }

  return tmpreg;
 800348a:	68fb      	ldr	r3, [r7, #12]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3714      	adds	r7, #20
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop

08003498 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bc80      	pop	{r7}
 80034a8:	4770      	bx	lr

080034aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr

080034bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034c4:	bf00      	nop
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bc80      	pop	{r7}
 80034cc:	4770      	bx	lr

080034ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034ce:	b480      	push	{r7}
 80034d0:	b083      	sub	sp, #12
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034d6:	bf00      	nop
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	bc80      	pop	{r7}
 80034de:	4770      	bx	lr

080034e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a29      	ldr	r2, [pc, #164]	; (8003598 <TIM_Base_SetConfig+0xb8>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d00b      	beq.n	8003510 <TIM_Base_SetConfig+0x30>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034fe:	d007      	beq.n	8003510 <TIM_Base_SetConfig+0x30>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a26      	ldr	r2, [pc, #152]	; (800359c <TIM_Base_SetConfig+0xbc>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d003      	beq.n	8003510 <TIM_Base_SetConfig+0x30>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a25      	ldr	r2, [pc, #148]	; (80035a0 <TIM_Base_SetConfig+0xc0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d108      	bne.n	8003522 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	68fa      	ldr	r2, [r7, #12]
 800351e:	4313      	orrs	r3, r2
 8003520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a1c      	ldr	r2, [pc, #112]	; (8003598 <TIM_Base_SetConfig+0xb8>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d00b      	beq.n	8003542 <TIM_Base_SetConfig+0x62>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003530:	d007      	beq.n	8003542 <TIM_Base_SetConfig+0x62>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a19      	ldr	r2, [pc, #100]	; (800359c <TIM_Base_SetConfig+0xbc>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d003      	beq.n	8003542 <TIM_Base_SetConfig+0x62>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a18      	ldr	r2, [pc, #96]	; (80035a0 <TIM_Base_SetConfig+0xc0>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d108      	bne.n	8003554 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4313      	orrs	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	4313      	orrs	r3, r2
 8003560:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	689a      	ldr	r2, [r3, #8]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a07      	ldr	r2, [pc, #28]	; (8003598 <TIM_Base_SetConfig+0xb8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d103      	bne.n	8003588 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	691a      	ldr	r2, [r3, #16]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	615a      	str	r2, [r3, #20]
}
 800358e:	bf00      	nop
 8003590:	3714      	adds	r7, #20
 8003592:	46bd      	mov	sp, r7
 8003594:	bc80      	pop	{r7}
 8003596:	4770      	bx	lr
 8003598:	40012c00 	.word	0x40012c00
 800359c:	40000400 	.word	0x40000400
 80035a0:	40000800 	.word	0x40000800

080035a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b087      	sub	sp, #28
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	f023 0201 	bic.w	r2, r3, #1
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f023 0303 	bic.w	r3, r3, #3
 80035da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	f023 0302 	bic.w	r3, r3, #2
 80035ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	697a      	ldr	r2, [r7, #20]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	4a1c      	ldr	r2, [pc, #112]	; (800366c <TIM_OC1_SetConfig+0xc8>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d10c      	bne.n	800361a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f023 0308 	bic.w	r3, r3, #8
 8003606:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	4313      	orrs	r3, r2
 8003610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f023 0304 	bic.w	r3, r3, #4
 8003618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a13      	ldr	r2, [pc, #76]	; (800366c <TIM_OC1_SetConfig+0xc8>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d111      	bne.n	8003646 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003628:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003630:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	699b      	ldr	r3, [r3, #24]
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	4313      	orrs	r3, r2
 8003644:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	697a      	ldr	r2, [r7, #20]
 800365e:	621a      	str	r2, [r3, #32]
}
 8003660:	bf00      	nop
 8003662:	371c      	adds	r7, #28
 8003664:	46bd      	mov	sp, r7
 8003666:	bc80      	pop	{r7}
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40012c00 	.word	0x40012c00

08003670 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003670:	b480      	push	{r7}
 8003672:	b087      	sub	sp, #28
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	f023 0210 	bic.w	r2, r3, #16
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	699b      	ldr	r3, [r3, #24]
 8003696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800369e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	021b      	lsls	r3, r3, #8
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	f023 0320 	bic.w	r3, r3, #32
 80036ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	011b      	lsls	r3, r3, #4
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a1d      	ldr	r2, [pc, #116]	; (8003740 <TIM_OC2_SetConfig+0xd0>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d10d      	bne.n	80036ec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4a14      	ldr	r2, [pc, #80]	; (8003740 <TIM_OC2_SetConfig+0xd0>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d113      	bne.n	800371c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003702:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	4313      	orrs	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	4313      	orrs	r3, r2
 800371a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	621a      	str	r2, [r3, #32]
}
 8003736:	bf00      	nop
 8003738:	371c      	adds	r7, #28
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr
 8003740:	40012c00 	.word	0x40012c00

08003744 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003744:	b480      	push	{r7}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a1b      	ldr	r3, [r3, #32]
 8003752:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	69db      	ldr	r3, [r3, #28]
 800376a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f023 0303 	bic.w	r3, r3, #3
 800377a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	4313      	orrs	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800378c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	021b      	lsls	r3, r3, #8
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	4313      	orrs	r3, r2
 8003798:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a1d      	ldr	r2, [pc, #116]	; (8003814 <TIM_OC3_SetConfig+0xd0>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d10d      	bne.n	80037be <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	021b      	lsls	r3, r3, #8
 80037b0:	697a      	ldr	r2, [r7, #20]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a14      	ldr	r2, [pc, #80]	; (8003814 <TIM_OC3_SetConfig+0xd0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d113      	bne.n	80037ee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	011b      	lsls	r3, r3, #4
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	699b      	ldr	r3, [r3, #24]
 80037e6:	011b      	lsls	r3, r3, #4
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	693a      	ldr	r2, [r7, #16]
 80037f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	685a      	ldr	r2, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	621a      	str	r2, [r3, #32]
}
 8003808:	bf00      	nop
 800380a:	371c      	adds	r7, #28
 800380c:	46bd      	mov	sp, r7
 800380e:	bc80      	pop	{r7}
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40012c00 	.word	0x40012c00

08003818 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800384e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	021b      	lsls	r3, r3, #8
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	4313      	orrs	r3, r2
 800385a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003862:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	031b      	lsls	r3, r3, #12
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	4313      	orrs	r3, r2
 800386e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a0f      	ldr	r2, [pc, #60]	; (80038b0 <TIM_OC4_SetConfig+0x98>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d109      	bne.n	800388c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800387e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	019b      	lsls	r3, r3, #6
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	4313      	orrs	r3, r2
 800388a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68fa      	ldr	r2, [r7, #12]
 8003896:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685a      	ldr	r2, [r3, #4]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	621a      	str	r2, [r3, #32]
}
 80038a6:	bf00      	nop
 80038a8:	371c      	adds	r7, #28
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr
 80038b0:	40012c00 	.word	0x40012c00

080038b4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b087      	sub	sp, #28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
 80038c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6a1b      	ldr	r3, [r3, #32]
 80038c6:	f023 0201 	bic.w	r2, r3, #1
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4a1f      	ldr	r2, [pc, #124]	; (800395c <TIM_TI1_SetConfig+0xa8>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d00b      	beq.n	80038fa <TIM_TI1_SetConfig+0x46>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e8:	d007      	beq.n	80038fa <TIM_TI1_SetConfig+0x46>
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	4a1c      	ldr	r2, [pc, #112]	; (8003960 <TIM_TI1_SetConfig+0xac>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d003      	beq.n	80038fa <TIM_TI1_SetConfig+0x46>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4a1b      	ldr	r2, [pc, #108]	; (8003964 <TIM_TI1_SetConfig+0xb0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <TIM_TI1_SetConfig+0x4a>
 80038fa:	2301      	movs	r3, #1
 80038fc:	e000      	b.n	8003900 <TIM_TI1_SetConfig+0x4c>
 80038fe:	2300      	movs	r3, #0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d008      	beq.n	8003916 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	f023 0303 	bic.w	r3, r3, #3
 800390a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	e003      	b.n	800391e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f043 0301 	orr.w	r3, r3, #1
 800391c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003924:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	011b      	lsls	r3, r3, #4
 800392a:	b2db      	uxtb	r3, r3
 800392c:	697a      	ldr	r2, [r7, #20]
 800392e:	4313      	orrs	r3, r2
 8003930:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	f023 030a 	bic.w	r3, r3, #10
 8003938:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	f003 030a 	and.w	r3, r3, #10
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4313      	orrs	r3, r2
 8003944:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	697a      	ldr	r2, [r7, #20]
 800394a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	621a      	str	r2, [r3, #32]
}
 8003952:	bf00      	nop
 8003954:	371c      	adds	r7, #28
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr
 800395c:	40012c00 	.word	0x40012c00
 8003960:	40000400 	.word	0x40000400
 8003964:	40000800 	.word	0x40000800

08003968 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	f023 0201 	bic.w	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	699b      	ldr	r3, [r3, #24]
 800398a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	011b      	lsls	r3, r3, #4
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f023 030a 	bic.w	r3, r3, #10
 80039a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	697a      	ldr	r2, [r7, #20]
 80039b8:	621a      	str	r2, [r3, #32]
}
 80039ba:	bf00      	nop
 80039bc:	371c      	adds	r7, #28
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr

080039c4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b087      	sub	sp, #28
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
 80039d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	f023 0210 	bic.w	r2, r3, #16
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	021b      	lsls	r3, r3, #8
 80039f6:	697a      	ldr	r2, [r7, #20]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	031b      	lsls	r3, r3, #12
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a16:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	621a      	str	r2, [r3, #32]
}
 8003a32:	bf00      	nop
 8003a34:	371c      	adds	r7, #28
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bc80      	pop	{r7}
 8003a3a:	4770      	bx	lr

08003a3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b087      	sub	sp, #28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	f023 0210 	bic.w	r2, r3, #16
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	031b      	lsls	r3, r3, #12
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	621a      	str	r2, [r3, #32]
}
 8003a90:	bf00      	nop
 8003a92:	371c      	adds	r7, #28
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc80      	pop	{r7}
 8003a98:	4770      	bx	lr

08003a9a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	b087      	sub	sp, #28
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	60f8      	str	r0, [r7, #12]
 8003aa2:	60b9      	str	r1, [r7, #8]
 8003aa4:	607a      	str	r2, [r7, #4]
 8003aa6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	69db      	ldr	r3, [r3, #28]
 8003ab8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	f023 0303 	bic.w	r3, r3, #3
 8003ac6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003ac8:	697a      	ldr	r2, [r7, #20]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ad6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	011b      	lsls	r3, r3, #4
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003aea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	021b      	lsls	r3, r3, #8
 8003af0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	621a      	str	r2, [r3, #32]
}
 8003b06:	bf00      	nop
 8003b08:	371c      	adds	r7, #28
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bc80      	pop	{r7}
 8003b0e:	4770      	bx	lr

08003b10 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b087      	sub	sp, #28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
 8003b1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6a1b      	ldr	r3, [r3, #32]
 8003b22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6a1b      	ldr	r3, [r3, #32]
 8003b34:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b3c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	021b      	lsls	r3, r3, #8
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b4e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	031b      	lsls	r3, r3, #12
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b62:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	031b      	lsls	r3, r3, #12
 8003b68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	621a      	str	r2, [r3, #32]
}
 8003b7e:	bf00      	nop
 8003b80:	371c      	adds	r7, #28
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr

08003b88 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b9e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ba0:	683a      	ldr	r2, [r7, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	f043 0307 	orr.w	r3, r3, #7
 8003baa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	609a      	str	r2, [r3, #8]
}
 8003bb2:	bf00      	nop
 8003bb4:	3714      	adds	r7, #20
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr

08003bbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
 8003bc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003bd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	021a      	lsls	r2, r3, #8
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	431a      	orrs	r2, r3
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	609a      	str	r2, [r3, #8]
}
 8003bf0:	bf00      	nop
 8003bf2:	371c      	adds	r7, #28
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bc80      	pop	{r7}
 8003bf8:	4770      	bx	lr

08003bfa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	b087      	sub	sp, #28
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	60f8      	str	r0, [r7, #12]
 8003c02:	60b9      	str	r1, [r7, #8]
 8003c04:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	f003 031f 	and.w	r3, r3, #31
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c12:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6a1a      	ldr	r2, [r3, #32]
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	401a      	ands	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6a1a      	ldr	r2, [r3, #32]
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	f003 031f 	and.w	r3, r3, #31
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c32:	431a      	orrs	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	621a      	str	r2, [r3, #32]
}
 8003c38:	bf00      	nop
 8003c3a:	371c      	adds	r7, #28
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bc80      	pop	{r7}
 8003c40:	4770      	bx	lr
	...

08003c44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e046      	b.n	8003cea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a16      	ldr	r2, [pc, #88]	; (8003cf4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d00e      	beq.n	8003cbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ca8:	d009      	beq.n	8003cbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a12      	ldr	r2, [pc, #72]	; (8003cf8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d004      	beq.n	8003cbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a10      	ldr	r2, [pc, #64]	; (8003cfc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d10c      	bne.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bc80      	pop	{r7}
 8003cf2:	4770      	bx	lr
 8003cf4:	40012c00 	.word	0x40012c00
 8003cf8:	40000400 	.word	0x40000400
 8003cfc:	40000800 	.word	0x40000800

08003d00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bc80      	pop	{r7}
 8003d22:	4770      	bx	lr

08003d24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e03f      	b.n	8003db6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d106      	bne.n	8003d50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f7fd fe1c 	bl	8001988 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2224      	movs	r2, #36	; 0x24
 8003d54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68da      	ldr	r2, [r3, #12]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 f905 	bl	8003f78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	691a      	ldr	r2, [r3, #16]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695a      	ldr	r2, [r3, #20]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68da      	ldr	r2, [r3, #12]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2220      	movs	r2, #32
 8003db0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	3708      	adds	r7, #8
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}

08003dbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dbe:	b580      	push	{r7, lr}
 8003dc0:	b08a      	sub	sp, #40	; 0x28
 8003dc2:	af02      	add	r7, sp, #8
 8003dc4:	60f8      	str	r0, [r7, #12]
 8003dc6:	60b9      	str	r1, [r7, #8]
 8003dc8:	603b      	str	r3, [r7, #0]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b20      	cmp	r3, #32
 8003ddc:	d17c      	bne.n	8003ed8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d002      	beq.n	8003dea <HAL_UART_Transmit+0x2c>
 8003de4:	88fb      	ldrh	r3, [r7, #6]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e075      	b.n	8003eda <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d101      	bne.n	8003dfc <HAL_UART_Transmit+0x3e>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	e06e      	b.n	8003eda <HAL_UART_Transmit+0x11c>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	2200      	movs	r2, #0
 8003e08:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2221      	movs	r2, #33	; 0x21
 8003e0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003e12:	f7fd fe75 	bl	8001b00 <HAL_GetTick>
 8003e16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	88fa      	ldrh	r2, [r7, #6]
 8003e1c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	88fa      	ldrh	r2, [r7, #6]
 8003e22:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e2c:	d108      	bne.n	8003e40 <HAL_UART_Transmit+0x82>
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d104      	bne.n	8003e40 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e36:	2300      	movs	r3, #0
 8003e38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	61bb      	str	r3, [r7, #24]
 8003e3e:	e003      	b.n	8003e48 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e44:	2300      	movs	r3, #0
 8003e46:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003e50:	e02a      	b.n	8003ea8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2180      	movs	r1, #128	; 0x80
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f840 	bl	8003ee2 <UART_WaitOnFlagUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e036      	b.n	8003eda <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10b      	bne.n	8003e8a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	881b      	ldrh	r3, [r3, #0]
 8003e76:	461a      	mov	r2, r3
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	3302      	adds	r3, #2
 8003e86:	61bb      	str	r3, [r7, #24]
 8003e88:	e007      	b.n	8003e9a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e8a:	69fb      	ldr	r3, [r7, #28]
 8003e8c:	781a      	ldrb	r2, [r3, #0]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	3301      	adds	r3, #1
 8003e98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	b29a      	uxth	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1cf      	bne.n	8003e52 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	9300      	str	r3, [sp, #0]
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	2140      	movs	r1, #64	; 0x40
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f000 f810 	bl	8003ee2 <UART_WaitOnFlagUntilTimeout>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d001      	beq.n	8003ecc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e006      	b.n	8003eda <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	e000      	b.n	8003eda <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ed8:	2302      	movs	r3, #2
  }
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3720      	adds	r7, #32
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b084      	sub	sp, #16
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	60f8      	str	r0, [r7, #12]
 8003eea:	60b9      	str	r1, [r7, #8]
 8003eec:	603b      	str	r3, [r7, #0]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ef2:	e02c      	b.n	8003f4e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efa:	d028      	beq.n	8003f4e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d007      	beq.n	8003f12 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f02:	f7fd fdfd 	bl	8001b00 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d21d      	bcs.n	8003f4e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f20:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695a      	ldr	r2, [r3, #20]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 0201 	bic.w	r2, r2, #1
 8003f30:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2220      	movs	r2, #32
 8003f36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2220      	movs	r2, #32
 8003f3e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e00f      	b.n	8003f6e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	4013      	ands	r3, r2
 8003f58:	68ba      	ldr	r2, [r7, #8]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	bf0c      	ite	eq
 8003f5e:	2301      	moveq	r3, #1
 8003f60:	2300      	movne	r3, #0
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	461a      	mov	r2, r3
 8003f66:	79fb      	ldrb	r3, [r7, #7]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d0c3      	beq.n	8003ef4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
	...

08003f78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689a      	ldr	r2, [r3, #8]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003fb2:	f023 030c 	bic.w	r3, r3, #12
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6812      	ldr	r2, [r2, #0]
 8003fba:	68b9      	ldr	r1, [r7, #8]
 8003fbc:	430b      	orrs	r3, r1
 8003fbe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	699a      	ldr	r2, [r3, #24]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	430a      	orrs	r2, r1
 8003fd4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a2c      	ldr	r2, [pc, #176]	; (800408c <UART_SetConfig+0x114>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d103      	bne.n	8003fe8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003fe0:	f7fe fc3c 	bl	800285c <HAL_RCC_GetPCLK2Freq>
 8003fe4:	60f8      	str	r0, [r7, #12]
 8003fe6:	e002      	b.n	8003fee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003fe8:	f7fe fc24 	bl	8002834 <HAL_RCC_GetPCLK1Freq>
 8003fec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	4413      	add	r3, r2
 8003ff6:	009a      	lsls	r2, r3, #2
 8003ff8:	441a      	add	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	fbb2 f3f3 	udiv	r3, r2, r3
 8004004:	4a22      	ldr	r2, [pc, #136]	; (8004090 <UART_SetConfig+0x118>)
 8004006:	fba2 2303 	umull	r2, r3, r2, r3
 800400a:	095b      	lsrs	r3, r3, #5
 800400c:	0119      	lsls	r1, r3, #4
 800400e:	68fa      	ldr	r2, [r7, #12]
 8004010:	4613      	mov	r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	4413      	add	r3, r2
 8004016:	009a      	lsls	r2, r3, #2
 8004018:	441a      	add	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	fbb2 f2f3 	udiv	r2, r2, r3
 8004024:	4b1a      	ldr	r3, [pc, #104]	; (8004090 <UART_SetConfig+0x118>)
 8004026:	fba3 0302 	umull	r0, r3, r3, r2
 800402a:	095b      	lsrs	r3, r3, #5
 800402c:	2064      	movs	r0, #100	; 0x64
 800402e:	fb00 f303 	mul.w	r3, r0, r3
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	011b      	lsls	r3, r3, #4
 8004036:	3332      	adds	r3, #50	; 0x32
 8004038:	4a15      	ldr	r2, [pc, #84]	; (8004090 <UART_SetConfig+0x118>)
 800403a:	fba2 2303 	umull	r2, r3, r2, r3
 800403e:	095b      	lsrs	r3, r3, #5
 8004040:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004044:	4419      	add	r1, r3
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	4613      	mov	r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	4413      	add	r3, r2
 800404e:	009a      	lsls	r2, r3, #2
 8004050:	441a      	add	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	fbb2 f2f3 	udiv	r2, r2, r3
 800405c:	4b0c      	ldr	r3, [pc, #48]	; (8004090 <UART_SetConfig+0x118>)
 800405e:	fba3 0302 	umull	r0, r3, r3, r2
 8004062:	095b      	lsrs	r3, r3, #5
 8004064:	2064      	movs	r0, #100	; 0x64
 8004066:	fb00 f303 	mul.w	r3, r0, r3
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	3332      	adds	r3, #50	; 0x32
 8004070:	4a07      	ldr	r2, [pc, #28]	; (8004090 <UART_SetConfig+0x118>)
 8004072:	fba2 2303 	umull	r2, r3, r2, r3
 8004076:	095b      	lsrs	r3, r3, #5
 8004078:	f003 020f 	and.w	r2, r3, #15
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	440a      	add	r2, r1
 8004082:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004084:	bf00      	nop
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40013800 	.word	0x40013800
 8004090:	51eb851f 	.word	0x51eb851f

08004094 <__errno>:
 8004094:	4b01      	ldr	r3, [pc, #4]	; (800409c <__errno+0x8>)
 8004096:	6818      	ldr	r0, [r3, #0]
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	2000000c 	.word	0x2000000c

080040a0 <__libc_init_array>:
 80040a0:	b570      	push	{r4, r5, r6, lr}
 80040a2:	2500      	movs	r5, #0
 80040a4:	4e0c      	ldr	r6, [pc, #48]	; (80040d8 <__libc_init_array+0x38>)
 80040a6:	4c0d      	ldr	r4, [pc, #52]	; (80040dc <__libc_init_array+0x3c>)
 80040a8:	1ba4      	subs	r4, r4, r6
 80040aa:	10a4      	asrs	r4, r4, #2
 80040ac:	42a5      	cmp	r5, r4
 80040ae:	d109      	bne.n	80040c4 <__libc_init_array+0x24>
 80040b0:	f004 fa02 	bl	80084b8 <_init>
 80040b4:	2500      	movs	r5, #0
 80040b6:	4e0a      	ldr	r6, [pc, #40]	; (80040e0 <__libc_init_array+0x40>)
 80040b8:	4c0a      	ldr	r4, [pc, #40]	; (80040e4 <__libc_init_array+0x44>)
 80040ba:	1ba4      	subs	r4, r4, r6
 80040bc:	10a4      	asrs	r4, r4, #2
 80040be:	42a5      	cmp	r5, r4
 80040c0:	d105      	bne.n	80040ce <__libc_init_array+0x2e>
 80040c2:	bd70      	pop	{r4, r5, r6, pc}
 80040c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040c8:	4798      	blx	r3
 80040ca:	3501      	adds	r5, #1
 80040cc:	e7ee      	b.n	80040ac <__libc_init_array+0xc>
 80040ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80040d2:	4798      	blx	r3
 80040d4:	3501      	adds	r5, #1
 80040d6:	e7f2      	b.n	80040be <__libc_init_array+0x1e>
 80040d8:	08008850 	.word	0x08008850
 80040dc:	08008850 	.word	0x08008850
 80040e0:	08008850 	.word	0x08008850
 80040e4:	08008854 	.word	0x08008854

080040e8 <memset>:
 80040e8:	4603      	mov	r3, r0
 80040ea:	4402      	add	r2, r0
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d100      	bne.n	80040f2 <memset+0xa>
 80040f0:	4770      	bx	lr
 80040f2:	f803 1b01 	strb.w	r1, [r3], #1
 80040f6:	e7f9      	b.n	80040ec <memset+0x4>

080040f8 <__cvt>:
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040fe:	461e      	mov	r6, r3
 8004100:	bfbb      	ittet	lt
 8004102:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004106:	461e      	movlt	r6, r3
 8004108:	2300      	movge	r3, #0
 800410a:	232d      	movlt	r3, #45	; 0x2d
 800410c:	b088      	sub	sp, #32
 800410e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004110:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004114:	f027 0720 	bic.w	r7, r7, #32
 8004118:	2f46      	cmp	r7, #70	; 0x46
 800411a:	4614      	mov	r4, r2
 800411c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800411e:	700b      	strb	r3, [r1, #0]
 8004120:	d004      	beq.n	800412c <__cvt+0x34>
 8004122:	2f45      	cmp	r7, #69	; 0x45
 8004124:	d100      	bne.n	8004128 <__cvt+0x30>
 8004126:	3501      	adds	r5, #1
 8004128:	2302      	movs	r3, #2
 800412a:	e000      	b.n	800412e <__cvt+0x36>
 800412c:	2303      	movs	r3, #3
 800412e:	aa07      	add	r2, sp, #28
 8004130:	9204      	str	r2, [sp, #16]
 8004132:	aa06      	add	r2, sp, #24
 8004134:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004138:	e9cd 3500 	strd	r3, r5, [sp]
 800413c:	4622      	mov	r2, r4
 800413e:	4633      	mov	r3, r6
 8004140:	f001 fd96 	bl	8005c70 <_dtoa_r>
 8004144:	2f47      	cmp	r7, #71	; 0x47
 8004146:	4680      	mov	r8, r0
 8004148:	d102      	bne.n	8004150 <__cvt+0x58>
 800414a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800414c:	07db      	lsls	r3, r3, #31
 800414e:	d526      	bpl.n	800419e <__cvt+0xa6>
 8004150:	2f46      	cmp	r7, #70	; 0x46
 8004152:	eb08 0905 	add.w	r9, r8, r5
 8004156:	d111      	bne.n	800417c <__cvt+0x84>
 8004158:	f898 3000 	ldrb.w	r3, [r8]
 800415c:	2b30      	cmp	r3, #48	; 0x30
 800415e:	d10a      	bne.n	8004176 <__cvt+0x7e>
 8004160:	2200      	movs	r2, #0
 8004162:	2300      	movs	r3, #0
 8004164:	4620      	mov	r0, r4
 8004166:	4631      	mov	r1, r6
 8004168:	f7fc fc1e 	bl	80009a8 <__aeabi_dcmpeq>
 800416c:	b918      	cbnz	r0, 8004176 <__cvt+0x7e>
 800416e:	f1c5 0501 	rsb	r5, r5, #1
 8004172:	f8ca 5000 	str.w	r5, [sl]
 8004176:	f8da 3000 	ldr.w	r3, [sl]
 800417a:	4499      	add	r9, r3
 800417c:	2200      	movs	r2, #0
 800417e:	2300      	movs	r3, #0
 8004180:	4620      	mov	r0, r4
 8004182:	4631      	mov	r1, r6
 8004184:	f7fc fc10 	bl	80009a8 <__aeabi_dcmpeq>
 8004188:	b938      	cbnz	r0, 800419a <__cvt+0xa2>
 800418a:	2230      	movs	r2, #48	; 0x30
 800418c:	9b07      	ldr	r3, [sp, #28]
 800418e:	454b      	cmp	r3, r9
 8004190:	d205      	bcs.n	800419e <__cvt+0xa6>
 8004192:	1c59      	adds	r1, r3, #1
 8004194:	9107      	str	r1, [sp, #28]
 8004196:	701a      	strb	r2, [r3, #0]
 8004198:	e7f8      	b.n	800418c <__cvt+0x94>
 800419a:	f8cd 901c 	str.w	r9, [sp, #28]
 800419e:	4640      	mov	r0, r8
 80041a0:	9b07      	ldr	r3, [sp, #28]
 80041a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80041a4:	eba3 0308 	sub.w	r3, r3, r8
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	b008      	add	sp, #32
 80041ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080041b0 <__exponent>:
 80041b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041b2:	2900      	cmp	r1, #0
 80041b4:	bfb4      	ite	lt
 80041b6:	232d      	movlt	r3, #45	; 0x2d
 80041b8:	232b      	movge	r3, #43	; 0x2b
 80041ba:	4604      	mov	r4, r0
 80041bc:	bfb8      	it	lt
 80041be:	4249      	neglt	r1, r1
 80041c0:	2909      	cmp	r1, #9
 80041c2:	f804 2b02 	strb.w	r2, [r4], #2
 80041c6:	7043      	strb	r3, [r0, #1]
 80041c8:	dd21      	ble.n	800420e <__exponent+0x5e>
 80041ca:	f10d 0307 	add.w	r3, sp, #7
 80041ce:	461f      	mov	r7, r3
 80041d0:	260a      	movs	r6, #10
 80041d2:	fb91 f5f6 	sdiv	r5, r1, r6
 80041d6:	fb06 1115 	mls	r1, r6, r5, r1
 80041da:	2d09      	cmp	r5, #9
 80041dc:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80041e0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80041e4:	f103 32ff 	add.w	r2, r3, #4294967295
 80041e8:	4629      	mov	r1, r5
 80041ea:	dc09      	bgt.n	8004200 <__exponent+0x50>
 80041ec:	3130      	adds	r1, #48	; 0x30
 80041ee:	3b02      	subs	r3, #2
 80041f0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80041f4:	42bb      	cmp	r3, r7
 80041f6:	4622      	mov	r2, r4
 80041f8:	d304      	bcc.n	8004204 <__exponent+0x54>
 80041fa:	1a10      	subs	r0, r2, r0
 80041fc:	b003      	add	sp, #12
 80041fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004200:	4613      	mov	r3, r2
 8004202:	e7e6      	b.n	80041d2 <__exponent+0x22>
 8004204:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004208:	f804 2b01 	strb.w	r2, [r4], #1
 800420c:	e7f2      	b.n	80041f4 <__exponent+0x44>
 800420e:	2330      	movs	r3, #48	; 0x30
 8004210:	4419      	add	r1, r3
 8004212:	7083      	strb	r3, [r0, #2]
 8004214:	1d02      	adds	r2, r0, #4
 8004216:	70c1      	strb	r1, [r0, #3]
 8004218:	e7ef      	b.n	80041fa <__exponent+0x4a>
	...

0800421c <_printf_float>:
 800421c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004220:	b091      	sub	sp, #68	; 0x44
 8004222:	460c      	mov	r4, r1
 8004224:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8004226:	4693      	mov	fp, r2
 8004228:	461e      	mov	r6, r3
 800422a:	4605      	mov	r5, r0
 800422c:	f002 fecc 	bl	8006fc8 <_localeconv_r>
 8004230:	6803      	ldr	r3, [r0, #0]
 8004232:	4618      	mov	r0, r3
 8004234:	9309      	str	r3, [sp, #36]	; 0x24
 8004236:	f7fb ff8b 	bl	8000150 <strlen>
 800423a:	2300      	movs	r3, #0
 800423c:	930e      	str	r3, [sp, #56]	; 0x38
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	900a      	str	r0, [sp, #40]	; 0x28
 8004242:	3307      	adds	r3, #7
 8004244:	f023 0307 	bic.w	r3, r3, #7
 8004248:	f103 0208 	add.w	r2, r3, #8
 800424c:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004250:	f8d4 a000 	ldr.w	sl, [r4]
 8004254:	603a      	str	r2, [r7, #0]
 8004256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800425a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800425e:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8004262:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004266:	930b      	str	r3, [sp, #44]	; 0x2c
 8004268:	f04f 32ff 	mov.w	r2, #4294967295
 800426c:	4ba6      	ldr	r3, [pc, #664]	; (8004508 <_printf_float+0x2ec>)
 800426e:	4638      	mov	r0, r7
 8004270:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004272:	f7fc fbcb 	bl	8000a0c <__aeabi_dcmpun>
 8004276:	bb68      	cbnz	r0, 80042d4 <_printf_float+0xb8>
 8004278:	f04f 32ff 	mov.w	r2, #4294967295
 800427c:	4ba2      	ldr	r3, [pc, #648]	; (8004508 <_printf_float+0x2ec>)
 800427e:	4638      	mov	r0, r7
 8004280:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004282:	f7fc fba5 	bl	80009d0 <__aeabi_dcmple>
 8004286:	bb28      	cbnz	r0, 80042d4 <_printf_float+0xb8>
 8004288:	2200      	movs	r2, #0
 800428a:	2300      	movs	r3, #0
 800428c:	4638      	mov	r0, r7
 800428e:	4649      	mov	r1, r9
 8004290:	f7fc fb94 	bl	80009bc <__aeabi_dcmplt>
 8004294:	b110      	cbz	r0, 800429c <_printf_float+0x80>
 8004296:	232d      	movs	r3, #45	; 0x2d
 8004298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800429c:	4f9b      	ldr	r7, [pc, #620]	; (800450c <_printf_float+0x2f0>)
 800429e:	4b9c      	ldr	r3, [pc, #624]	; (8004510 <_printf_float+0x2f4>)
 80042a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80042a4:	bf98      	it	ls
 80042a6:	461f      	movls	r7, r3
 80042a8:	2303      	movs	r3, #3
 80042aa:	f04f 0900 	mov.w	r9, #0
 80042ae:	6123      	str	r3, [r4, #16]
 80042b0:	f02a 0304 	bic.w	r3, sl, #4
 80042b4:	6023      	str	r3, [r4, #0]
 80042b6:	9600      	str	r6, [sp, #0]
 80042b8:	465b      	mov	r3, fp
 80042ba:	aa0f      	add	r2, sp, #60	; 0x3c
 80042bc:	4621      	mov	r1, r4
 80042be:	4628      	mov	r0, r5
 80042c0:	f000 f9e2 	bl	8004688 <_printf_common>
 80042c4:	3001      	adds	r0, #1
 80042c6:	f040 8090 	bne.w	80043ea <_printf_float+0x1ce>
 80042ca:	f04f 30ff 	mov.w	r0, #4294967295
 80042ce:	b011      	add	sp, #68	; 0x44
 80042d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042d4:	463a      	mov	r2, r7
 80042d6:	464b      	mov	r3, r9
 80042d8:	4638      	mov	r0, r7
 80042da:	4649      	mov	r1, r9
 80042dc:	f7fc fb96 	bl	8000a0c <__aeabi_dcmpun>
 80042e0:	b110      	cbz	r0, 80042e8 <_printf_float+0xcc>
 80042e2:	4f8c      	ldr	r7, [pc, #560]	; (8004514 <_printf_float+0x2f8>)
 80042e4:	4b8c      	ldr	r3, [pc, #560]	; (8004518 <_printf_float+0x2fc>)
 80042e6:	e7db      	b.n	80042a0 <_printf_float+0x84>
 80042e8:	6863      	ldr	r3, [r4, #4]
 80042ea:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80042ee:	1c59      	adds	r1, r3, #1
 80042f0:	a80d      	add	r0, sp, #52	; 0x34
 80042f2:	a90e      	add	r1, sp, #56	; 0x38
 80042f4:	d140      	bne.n	8004378 <_printf_float+0x15c>
 80042f6:	2306      	movs	r3, #6
 80042f8:	6063      	str	r3, [r4, #4]
 80042fa:	f04f 0c00 	mov.w	ip, #0
 80042fe:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8004302:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8004306:	6863      	ldr	r3, [r4, #4]
 8004308:	6022      	str	r2, [r4, #0]
 800430a:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	463a      	mov	r2, r7
 8004312:	464b      	mov	r3, r9
 8004314:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004318:	4628      	mov	r0, r5
 800431a:	f7ff feed 	bl	80040f8 <__cvt>
 800431e:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004322:	2b47      	cmp	r3, #71	; 0x47
 8004324:	4607      	mov	r7, r0
 8004326:	d109      	bne.n	800433c <_printf_float+0x120>
 8004328:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800432a:	1cd8      	adds	r0, r3, #3
 800432c:	db02      	blt.n	8004334 <_printf_float+0x118>
 800432e:	6862      	ldr	r2, [r4, #4]
 8004330:	4293      	cmp	r3, r2
 8004332:	dd47      	ble.n	80043c4 <_printf_float+0x1a8>
 8004334:	f1a8 0802 	sub.w	r8, r8, #2
 8004338:	fa5f f888 	uxtb.w	r8, r8
 800433c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004340:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004342:	d824      	bhi.n	800438e <_printf_float+0x172>
 8004344:	3901      	subs	r1, #1
 8004346:	4642      	mov	r2, r8
 8004348:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800434c:	910d      	str	r1, [sp, #52]	; 0x34
 800434e:	f7ff ff2f 	bl	80041b0 <__exponent>
 8004352:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004354:	4681      	mov	r9, r0
 8004356:	1813      	adds	r3, r2, r0
 8004358:	2a01      	cmp	r2, #1
 800435a:	6123      	str	r3, [r4, #16]
 800435c:	dc02      	bgt.n	8004364 <_printf_float+0x148>
 800435e:	6822      	ldr	r2, [r4, #0]
 8004360:	07d1      	lsls	r1, r2, #31
 8004362:	d501      	bpl.n	8004368 <_printf_float+0x14c>
 8004364:	3301      	adds	r3, #1
 8004366:	6123      	str	r3, [r4, #16]
 8004368:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800436c:	2b00      	cmp	r3, #0
 800436e:	d0a2      	beq.n	80042b6 <_printf_float+0x9a>
 8004370:	232d      	movs	r3, #45	; 0x2d
 8004372:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004376:	e79e      	b.n	80042b6 <_printf_float+0x9a>
 8004378:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800437c:	f000 816e 	beq.w	800465c <_printf_float+0x440>
 8004380:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004384:	d1b9      	bne.n	80042fa <_printf_float+0xde>
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1b7      	bne.n	80042fa <_printf_float+0xde>
 800438a:	2301      	movs	r3, #1
 800438c:	e7b4      	b.n	80042f8 <_printf_float+0xdc>
 800438e:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8004392:	d119      	bne.n	80043c8 <_printf_float+0x1ac>
 8004394:	2900      	cmp	r1, #0
 8004396:	6863      	ldr	r3, [r4, #4]
 8004398:	dd0c      	ble.n	80043b4 <_printf_float+0x198>
 800439a:	6121      	str	r1, [r4, #16]
 800439c:	b913      	cbnz	r3, 80043a4 <_printf_float+0x188>
 800439e:	6822      	ldr	r2, [r4, #0]
 80043a0:	07d2      	lsls	r2, r2, #31
 80043a2:	d502      	bpl.n	80043aa <_printf_float+0x18e>
 80043a4:	3301      	adds	r3, #1
 80043a6:	440b      	add	r3, r1
 80043a8:	6123      	str	r3, [r4, #16]
 80043aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043ac:	f04f 0900 	mov.w	r9, #0
 80043b0:	65a3      	str	r3, [r4, #88]	; 0x58
 80043b2:	e7d9      	b.n	8004368 <_printf_float+0x14c>
 80043b4:	b913      	cbnz	r3, 80043bc <_printf_float+0x1a0>
 80043b6:	6822      	ldr	r2, [r4, #0]
 80043b8:	07d0      	lsls	r0, r2, #31
 80043ba:	d501      	bpl.n	80043c0 <_printf_float+0x1a4>
 80043bc:	3302      	adds	r3, #2
 80043be:	e7f3      	b.n	80043a8 <_printf_float+0x18c>
 80043c0:	2301      	movs	r3, #1
 80043c2:	e7f1      	b.n	80043a8 <_printf_float+0x18c>
 80043c4:	f04f 0867 	mov.w	r8, #103	; 0x67
 80043c8:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80043cc:	4293      	cmp	r3, r2
 80043ce:	db05      	blt.n	80043dc <_printf_float+0x1c0>
 80043d0:	6822      	ldr	r2, [r4, #0]
 80043d2:	6123      	str	r3, [r4, #16]
 80043d4:	07d1      	lsls	r1, r2, #31
 80043d6:	d5e8      	bpl.n	80043aa <_printf_float+0x18e>
 80043d8:	3301      	adds	r3, #1
 80043da:	e7e5      	b.n	80043a8 <_printf_float+0x18c>
 80043dc:	2b00      	cmp	r3, #0
 80043de:	bfcc      	ite	gt
 80043e0:	2301      	movgt	r3, #1
 80043e2:	f1c3 0302 	rsble	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	e7de      	b.n	80043a8 <_printf_float+0x18c>
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	055a      	lsls	r2, r3, #21
 80043ee:	d407      	bmi.n	8004400 <_printf_float+0x1e4>
 80043f0:	6923      	ldr	r3, [r4, #16]
 80043f2:	463a      	mov	r2, r7
 80043f4:	4659      	mov	r1, fp
 80043f6:	4628      	mov	r0, r5
 80043f8:	47b0      	blx	r6
 80043fa:	3001      	adds	r0, #1
 80043fc:	d129      	bne.n	8004452 <_printf_float+0x236>
 80043fe:	e764      	b.n	80042ca <_printf_float+0xae>
 8004400:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004404:	f240 80d7 	bls.w	80045b6 <_printf_float+0x39a>
 8004408:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800440c:	2200      	movs	r2, #0
 800440e:	2300      	movs	r3, #0
 8004410:	f7fc faca 	bl	80009a8 <__aeabi_dcmpeq>
 8004414:	b388      	cbz	r0, 800447a <_printf_float+0x25e>
 8004416:	2301      	movs	r3, #1
 8004418:	4a40      	ldr	r2, [pc, #256]	; (800451c <_printf_float+0x300>)
 800441a:	4659      	mov	r1, fp
 800441c:	4628      	mov	r0, r5
 800441e:	47b0      	blx	r6
 8004420:	3001      	adds	r0, #1
 8004422:	f43f af52 	beq.w	80042ca <_printf_float+0xae>
 8004426:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800442a:	429a      	cmp	r2, r3
 800442c:	db02      	blt.n	8004434 <_printf_float+0x218>
 800442e:	6823      	ldr	r3, [r4, #0]
 8004430:	07d8      	lsls	r0, r3, #31
 8004432:	d50e      	bpl.n	8004452 <_printf_float+0x236>
 8004434:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004438:	4659      	mov	r1, fp
 800443a:	4628      	mov	r0, r5
 800443c:	47b0      	blx	r6
 800443e:	3001      	adds	r0, #1
 8004440:	f43f af43 	beq.w	80042ca <_printf_float+0xae>
 8004444:	2700      	movs	r7, #0
 8004446:	f104 081a 	add.w	r8, r4, #26
 800444a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800444c:	3b01      	subs	r3, #1
 800444e:	42bb      	cmp	r3, r7
 8004450:	dc09      	bgt.n	8004466 <_printf_float+0x24a>
 8004452:	6823      	ldr	r3, [r4, #0]
 8004454:	079f      	lsls	r7, r3, #30
 8004456:	f100 80fd 	bmi.w	8004654 <_printf_float+0x438>
 800445a:	68e0      	ldr	r0, [r4, #12]
 800445c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800445e:	4298      	cmp	r0, r3
 8004460:	bfb8      	it	lt
 8004462:	4618      	movlt	r0, r3
 8004464:	e733      	b.n	80042ce <_printf_float+0xb2>
 8004466:	2301      	movs	r3, #1
 8004468:	4642      	mov	r2, r8
 800446a:	4659      	mov	r1, fp
 800446c:	4628      	mov	r0, r5
 800446e:	47b0      	blx	r6
 8004470:	3001      	adds	r0, #1
 8004472:	f43f af2a 	beq.w	80042ca <_printf_float+0xae>
 8004476:	3701      	adds	r7, #1
 8004478:	e7e7      	b.n	800444a <_printf_float+0x22e>
 800447a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800447c:	2b00      	cmp	r3, #0
 800447e:	dc2b      	bgt.n	80044d8 <_printf_float+0x2bc>
 8004480:	2301      	movs	r3, #1
 8004482:	4a26      	ldr	r2, [pc, #152]	; (800451c <_printf_float+0x300>)
 8004484:	4659      	mov	r1, fp
 8004486:	4628      	mov	r0, r5
 8004488:	47b0      	blx	r6
 800448a:	3001      	adds	r0, #1
 800448c:	f43f af1d 	beq.w	80042ca <_printf_float+0xae>
 8004490:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004492:	b923      	cbnz	r3, 800449e <_printf_float+0x282>
 8004494:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004496:	b913      	cbnz	r3, 800449e <_printf_float+0x282>
 8004498:	6823      	ldr	r3, [r4, #0]
 800449a:	07d9      	lsls	r1, r3, #31
 800449c:	d5d9      	bpl.n	8004452 <_printf_float+0x236>
 800449e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044a2:	4659      	mov	r1, fp
 80044a4:	4628      	mov	r0, r5
 80044a6:	47b0      	blx	r6
 80044a8:	3001      	adds	r0, #1
 80044aa:	f43f af0e 	beq.w	80042ca <_printf_float+0xae>
 80044ae:	f04f 0800 	mov.w	r8, #0
 80044b2:	f104 091a 	add.w	r9, r4, #26
 80044b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044b8:	425b      	negs	r3, r3
 80044ba:	4543      	cmp	r3, r8
 80044bc:	dc01      	bgt.n	80044c2 <_printf_float+0x2a6>
 80044be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044c0:	e797      	b.n	80043f2 <_printf_float+0x1d6>
 80044c2:	2301      	movs	r3, #1
 80044c4:	464a      	mov	r2, r9
 80044c6:	4659      	mov	r1, fp
 80044c8:	4628      	mov	r0, r5
 80044ca:	47b0      	blx	r6
 80044cc:	3001      	adds	r0, #1
 80044ce:	f43f aefc 	beq.w	80042ca <_printf_float+0xae>
 80044d2:	f108 0801 	add.w	r8, r8, #1
 80044d6:	e7ee      	b.n	80044b6 <_printf_float+0x29a>
 80044d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80044da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80044dc:	429a      	cmp	r2, r3
 80044de:	bfa8      	it	ge
 80044e0:	461a      	movge	r2, r3
 80044e2:	2a00      	cmp	r2, #0
 80044e4:	4690      	mov	r8, r2
 80044e6:	dd07      	ble.n	80044f8 <_printf_float+0x2dc>
 80044e8:	4613      	mov	r3, r2
 80044ea:	4659      	mov	r1, fp
 80044ec:	463a      	mov	r2, r7
 80044ee:	4628      	mov	r0, r5
 80044f0:	47b0      	blx	r6
 80044f2:	3001      	adds	r0, #1
 80044f4:	f43f aee9 	beq.w	80042ca <_printf_float+0xae>
 80044f8:	f104 031a 	add.w	r3, r4, #26
 80044fc:	f04f 0a00 	mov.w	sl, #0
 8004500:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8004504:	930b      	str	r3, [sp, #44]	; 0x2c
 8004506:	e015      	b.n	8004534 <_printf_float+0x318>
 8004508:	7fefffff 	.word	0x7fefffff
 800450c:	08008534 	.word	0x08008534
 8004510:	08008530 	.word	0x08008530
 8004514:	0800853c 	.word	0x0800853c
 8004518:	08008538 	.word	0x08008538
 800451c:	08008540 	.word	0x08008540
 8004520:	2301      	movs	r3, #1
 8004522:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004524:	4659      	mov	r1, fp
 8004526:	4628      	mov	r0, r5
 8004528:	47b0      	blx	r6
 800452a:	3001      	adds	r0, #1
 800452c:	f43f aecd 	beq.w	80042ca <_printf_float+0xae>
 8004530:	f10a 0a01 	add.w	sl, sl, #1
 8004534:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004538:	eba9 0308 	sub.w	r3, r9, r8
 800453c:	4553      	cmp	r3, sl
 800453e:	dcef      	bgt.n	8004520 <_printf_float+0x304>
 8004540:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004544:	429a      	cmp	r2, r3
 8004546:	444f      	add	r7, r9
 8004548:	db14      	blt.n	8004574 <_printf_float+0x358>
 800454a:	6823      	ldr	r3, [r4, #0]
 800454c:	07da      	lsls	r2, r3, #31
 800454e:	d411      	bmi.n	8004574 <_printf_float+0x358>
 8004550:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004552:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004554:	eba3 0209 	sub.w	r2, r3, r9
 8004558:	eba3 0901 	sub.w	r9, r3, r1
 800455c:	4591      	cmp	r9, r2
 800455e:	bfa8      	it	ge
 8004560:	4691      	movge	r9, r2
 8004562:	f1b9 0f00 	cmp.w	r9, #0
 8004566:	dc0d      	bgt.n	8004584 <_printf_float+0x368>
 8004568:	2700      	movs	r7, #0
 800456a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800456e:	f104 081a 	add.w	r8, r4, #26
 8004572:	e018      	b.n	80045a6 <_printf_float+0x38a>
 8004574:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004578:	4659      	mov	r1, fp
 800457a:	4628      	mov	r0, r5
 800457c:	47b0      	blx	r6
 800457e:	3001      	adds	r0, #1
 8004580:	d1e6      	bne.n	8004550 <_printf_float+0x334>
 8004582:	e6a2      	b.n	80042ca <_printf_float+0xae>
 8004584:	464b      	mov	r3, r9
 8004586:	463a      	mov	r2, r7
 8004588:	4659      	mov	r1, fp
 800458a:	4628      	mov	r0, r5
 800458c:	47b0      	blx	r6
 800458e:	3001      	adds	r0, #1
 8004590:	d1ea      	bne.n	8004568 <_printf_float+0x34c>
 8004592:	e69a      	b.n	80042ca <_printf_float+0xae>
 8004594:	2301      	movs	r3, #1
 8004596:	4642      	mov	r2, r8
 8004598:	4659      	mov	r1, fp
 800459a:	4628      	mov	r0, r5
 800459c:	47b0      	blx	r6
 800459e:	3001      	adds	r0, #1
 80045a0:	f43f ae93 	beq.w	80042ca <_printf_float+0xae>
 80045a4:	3701      	adds	r7, #1
 80045a6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80045aa:	1a9b      	subs	r3, r3, r2
 80045ac:	eba3 0309 	sub.w	r3, r3, r9
 80045b0:	42bb      	cmp	r3, r7
 80045b2:	dcef      	bgt.n	8004594 <_printf_float+0x378>
 80045b4:	e74d      	b.n	8004452 <_printf_float+0x236>
 80045b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045b8:	2a01      	cmp	r2, #1
 80045ba:	dc01      	bgt.n	80045c0 <_printf_float+0x3a4>
 80045bc:	07db      	lsls	r3, r3, #31
 80045be:	d538      	bpl.n	8004632 <_printf_float+0x416>
 80045c0:	2301      	movs	r3, #1
 80045c2:	463a      	mov	r2, r7
 80045c4:	4659      	mov	r1, fp
 80045c6:	4628      	mov	r0, r5
 80045c8:	47b0      	blx	r6
 80045ca:	3001      	adds	r0, #1
 80045cc:	f43f ae7d 	beq.w	80042ca <_printf_float+0xae>
 80045d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045d4:	4659      	mov	r1, fp
 80045d6:	4628      	mov	r0, r5
 80045d8:	47b0      	blx	r6
 80045da:	3001      	adds	r0, #1
 80045dc:	f107 0701 	add.w	r7, r7, #1
 80045e0:	f43f ae73 	beq.w	80042ca <_printf_float+0xae>
 80045e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80045e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80045ea:	2200      	movs	r2, #0
 80045ec:	f103 38ff 	add.w	r8, r3, #4294967295
 80045f0:	2300      	movs	r3, #0
 80045f2:	f7fc f9d9 	bl	80009a8 <__aeabi_dcmpeq>
 80045f6:	b9c0      	cbnz	r0, 800462a <_printf_float+0x40e>
 80045f8:	4643      	mov	r3, r8
 80045fa:	463a      	mov	r2, r7
 80045fc:	4659      	mov	r1, fp
 80045fe:	4628      	mov	r0, r5
 8004600:	47b0      	blx	r6
 8004602:	3001      	adds	r0, #1
 8004604:	d10d      	bne.n	8004622 <_printf_float+0x406>
 8004606:	e660      	b.n	80042ca <_printf_float+0xae>
 8004608:	2301      	movs	r3, #1
 800460a:	4642      	mov	r2, r8
 800460c:	4659      	mov	r1, fp
 800460e:	4628      	mov	r0, r5
 8004610:	47b0      	blx	r6
 8004612:	3001      	adds	r0, #1
 8004614:	f43f ae59 	beq.w	80042ca <_printf_float+0xae>
 8004618:	3701      	adds	r7, #1
 800461a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800461c:	3b01      	subs	r3, #1
 800461e:	42bb      	cmp	r3, r7
 8004620:	dcf2      	bgt.n	8004608 <_printf_float+0x3ec>
 8004622:	464b      	mov	r3, r9
 8004624:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004628:	e6e4      	b.n	80043f4 <_printf_float+0x1d8>
 800462a:	2700      	movs	r7, #0
 800462c:	f104 081a 	add.w	r8, r4, #26
 8004630:	e7f3      	b.n	800461a <_printf_float+0x3fe>
 8004632:	2301      	movs	r3, #1
 8004634:	e7e1      	b.n	80045fa <_printf_float+0x3de>
 8004636:	2301      	movs	r3, #1
 8004638:	4642      	mov	r2, r8
 800463a:	4659      	mov	r1, fp
 800463c:	4628      	mov	r0, r5
 800463e:	47b0      	blx	r6
 8004640:	3001      	adds	r0, #1
 8004642:	f43f ae42 	beq.w	80042ca <_printf_float+0xae>
 8004646:	3701      	adds	r7, #1
 8004648:	68e3      	ldr	r3, [r4, #12]
 800464a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800464c:	1a9b      	subs	r3, r3, r2
 800464e:	42bb      	cmp	r3, r7
 8004650:	dcf1      	bgt.n	8004636 <_printf_float+0x41a>
 8004652:	e702      	b.n	800445a <_printf_float+0x23e>
 8004654:	2700      	movs	r7, #0
 8004656:	f104 0819 	add.w	r8, r4, #25
 800465a:	e7f5      	b.n	8004648 <_printf_float+0x42c>
 800465c:	2b00      	cmp	r3, #0
 800465e:	f43f ae94 	beq.w	800438a <_printf_float+0x16e>
 8004662:	f04f 0c00 	mov.w	ip, #0
 8004666:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800466a:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800466e:	6022      	str	r2, [r4, #0]
 8004670:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004674:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004678:	9300      	str	r3, [sp, #0]
 800467a:	463a      	mov	r2, r7
 800467c:	464b      	mov	r3, r9
 800467e:	4628      	mov	r0, r5
 8004680:	f7ff fd3a 	bl	80040f8 <__cvt>
 8004684:	4607      	mov	r7, r0
 8004686:	e64f      	b.n	8004328 <_printf_float+0x10c>

08004688 <_printf_common>:
 8004688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800468c:	4691      	mov	r9, r2
 800468e:	461f      	mov	r7, r3
 8004690:	688a      	ldr	r2, [r1, #8]
 8004692:	690b      	ldr	r3, [r1, #16]
 8004694:	4606      	mov	r6, r0
 8004696:	4293      	cmp	r3, r2
 8004698:	bfb8      	it	lt
 800469a:	4613      	movlt	r3, r2
 800469c:	f8c9 3000 	str.w	r3, [r9]
 80046a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80046a4:	460c      	mov	r4, r1
 80046a6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80046aa:	b112      	cbz	r2, 80046b2 <_printf_common+0x2a>
 80046ac:	3301      	adds	r3, #1
 80046ae:	f8c9 3000 	str.w	r3, [r9]
 80046b2:	6823      	ldr	r3, [r4, #0]
 80046b4:	0699      	lsls	r1, r3, #26
 80046b6:	bf42      	ittt	mi
 80046b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80046bc:	3302      	addmi	r3, #2
 80046be:	f8c9 3000 	strmi.w	r3, [r9]
 80046c2:	6825      	ldr	r5, [r4, #0]
 80046c4:	f015 0506 	ands.w	r5, r5, #6
 80046c8:	d107      	bne.n	80046da <_printf_common+0x52>
 80046ca:	f104 0a19 	add.w	sl, r4, #25
 80046ce:	68e3      	ldr	r3, [r4, #12]
 80046d0:	f8d9 2000 	ldr.w	r2, [r9]
 80046d4:	1a9b      	subs	r3, r3, r2
 80046d6:	42ab      	cmp	r3, r5
 80046d8:	dc29      	bgt.n	800472e <_printf_common+0xa6>
 80046da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80046de:	6822      	ldr	r2, [r4, #0]
 80046e0:	3300      	adds	r3, #0
 80046e2:	bf18      	it	ne
 80046e4:	2301      	movne	r3, #1
 80046e6:	0692      	lsls	r2, r2, #26
 80046e8:	d42e      	bmi.n	8004748 <_printf_common+0xc0>
 80046ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80046ee:	4639      	mov	r1, r7
 80046f0:	4630      	mov	r0, r6
 80046f2:	47c0      	blx	r8
 80046f4:	3001      	adds	r0, #1
 80046f6:	d021      	beq.n	800473c <_printf_common+0xb4>
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	68e5      	ldr	r5, [r4, #12]
 80046fc:	f003 0306 	and.w	r3, r3, #6
 8004700:	2b04      	cmp	r3, #4
 8004702:	bf18      	it	ne
 8004704:	2500      	movne	r5, #0
 8004706:	f8d9 2000 	ldr.w	r2, [r9]
 800470a:	f04f 0900 	mov.w	r9, #0
 800470e:	bf08      	it	eq
 8004710:	1aad      	subeq	r5, r5, r2
 8004712:	68a3      	ldr	r3, [r4, #8]
 8004714:	6922      	ldr	r2, [r4, #16]
 8004716:	bf08      	it	eq
 8004718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800471c:	4293      	cmp	r3, r2
 800471e:	bfc4      	itt	gt
 8004720:	1a9b      	subgt	r3, r3, r2
 8004722:	18ed      	addgt	r5, r5, r3
 8004724:	341a      	adds	r4, #26
 8004726:	454d      	cmp	r5, r9
 8004728:	d11a      	bne.n	8004760 <_printf_common+0xd8>
 800472a:	2000      	movs	r0, #0
 800472c:	e008      	b.n	8004740 <_printf_common+0xb8>
 800472e:	2301      	movs	r3, #1
 8004730:	4652      	mov	r2, sl
 8004732:	4639      	mov	r1, r7
 8004734:	4630      	mov	r0, r6
 8004736:	47c0      	blx	r8
 8004738:	3001      	adds	r0, #1
 800473a:	d103      	bne.n	8004744 <_printf_common+0xbc>
 800473c:	f04f 30ff 	mov.w	r0, #4294967295
 8004740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004744:	3501      	adds	r5, #1
 8004746:	e7c2      	b.n	80046ce <_printf_common+0x46>
 8004748:	2030      	movs	r0, #48	; 0x30
 800474a:	18e1      	adds	r1, r4, r3
 800474c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004756:	4422      	add	r2, r4
 8004758:	3302      	adds	r3, #2
 800475a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800475e:	e7c4      	b.n	80046ea <_printf_common+0x62>
 8004760:	2301      	movs	r3, #1
 8004762:	4622      	mov	r2, r4
 8004764:	4639      	mov	r1, r7
 8004766:	4630      	mov	r0, r6
 8004768:	47c0      	blx	r8
 800476a:	3001      	adds	r0, #1
 800476c:	d0e6      	beq.n	800473c <_printf_common+0xb4>
 800476e:	f109 0901 	add.w	r9, r9, #1
 8004772:	e7d8      	b.n	8004726 <_printf_common+0x9e>

08004774 <_printf_i>:
 8004774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004778:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800477c:	460c      	mov	r4, r1
 800477e:	7e09      	ldrb	r1, [r1, #24]
 8004780:	b085      	sub	sp, #20
 8004782:	296e      	cmp	r1, #110	; 0x6e
 8004784:	4617      	mov	r7, r2
 8004786:	4606      	mov	r6, r0
 8004788:	4698      	mov	r8, r3
 800478a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800478c:	f000 80b3 	beq.w	80048f6 <_printf_i+0x182>
 8004790:	d822      	bhi.n	80047d8 <_printf_i+0x64>
 8004792:	2963      	cmp	r1, #99	; 0x63
 8004794:	d036      	beq.n	8004804 <_printf_i+0x90>
 8004796:	d80a      	bhi.n	80047ae <_printf_i+0x3a>
 8004798:	2900      	cmp	r1, #0
 800479a:	f000 80b9 	beq.w	8004910 <_printf_i+0x19c>
 800479e:	2958      	cmp	r1, #88	; 0x58
 80047a0:	f000 8083 	beq.w	80048aa <_printf_i+0x136>
 80047a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80047ac:	e032      	b.n	8004814 <_printf_i+0xa0>
 80047ae:	2964      	cmp	r1, #100	; 0x64
 80047b0:	d001      	beq.n	80047b6 <_printf_i+0x42>
 80047b2:	2969      	cmp	r1, #105	; 0x69
 80047b4:	d1f6      	bne.n	80047a4 <_printf_i+0x30>
 80047b6:	6820      	ldr	r0, [r4, #0]
 80047b8:	6813      	ldr	r3, [r2, #0]
 80047ba:	0605      	lsls	r5, r0, #24
 80047bc:	f103 0104 	add.w	r1, r3, #4
 80047c0:	d52a      	bpl.n	8004818 <_printf_i+0xa4>
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	6011      	str	r1, [r2, #0]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	da03      	bge.n	80047d2 <_printf_i+0x5e>
 80047ca:	222d      	movs	r2, #45	; 0x2d
 80047cc:	425b      	negs	r3, r3
 80047ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80047d2:	486f      	ldr	r0, [pc, #444]	; (8004990 <_printf_i+0x21c>)
 80047d4:	220a      	movs	r2, #10
 80047d6:	e039      	b.n	800484c <_printf_i+0xd8>
 80047d8:	2973      	cmp	r1, #115	; 0x73
 80047da:	f000 809d 	beq.w	8004918 <_printf_i+0x1a4>
 80047de:	d808      	bhi.n	80047f2 <_printf_i+0x7e>
 80047e0:	296f      	cmp	r1, #111	; 0x6f
 80047e2:	d020      	beq.n	8004826 <_printf_i+0xb2>
 80047e4:	2970      	cmp	r1, #112	; 0x70
 80047e6:	d1dd      	bne.n	80047a4 <_printf_i+0x30>
 80047e8:	6823      	ldr	r3, [r4, #0]
 80047ea:	f043 0320 	orr.w	r3, r3, #32
 80047ee:	6023      	str	r3, [r4, #0]
 80047f0:	e003      	b.n	80047fa <_printf_i+0x86>
 80047f2:	2975      	cmp	r1, #117	; 0x75
 80047f4:	d017      	beq.n	8004826 <_printf_i+0xb2>
 80047f6:	2978      	cmp	r1, #120	; 0x78
 80047f8:	d1d4      	bne.n	80047a4 <_printf_i+0x30>
 80047fa:	2378      	movs	r3, #120	; 0x78
 80047fc:	4865      	ldr	r0, [pc, #404]	; (8004994 <_printf_i+0x220>)
 80047fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004802:	e055      	b.n	80048b0 <_printf_i+0x13c>
 8004804:	6813      	ldr	r3, [r2, #0]
 8004806:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800480a:	1d19      	adds	r1, r3, #4
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	6011      	str	r1, [r2, #0]
 8004810:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004814:	2301      	movs	r3, #1
 8004816:	e08c      	b.n	8004932 <_printf_i+0x1be>
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800481e:	6011      	str	r1, [r2, #0]
 8004820:	bf18      	it	ne
 8004822:	b21b      	sxthne	r3, r3
 8004824:	e7cf      	b.n	80047c6 <_printf_i+0x52>
 8004826:	6813      	ldr	r3, [r2, #0]
 8004828:	6825      	ldr	r5, [r4, #0]
 800482a:	1d18      	adds	r0, r3, #4
 800482c:	6010      	str	r0, [r2, #0]
 800482e:	0628      	lsls	r0, r5, #24
 8004830:	d501      	bpl.n	8004836 <_printf_i+0xc2>
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	e002      	b.n	800483c <_printf_i+0xc8>
 8004836:	0668      	lsls	r0, r5, #25
 8004838:	d5fb      	bpl.n	8004832 <_printf_i+0xbe>
 800483a:	881b      	ldrh	r3, [r3, #0]
 800483c:	296f      	cmp	r1, #111	; 0x6f
 800483e:	bf14      	ite	ne
 8004840:	220a      	movne	r2, #10
 8004842:	2208      	moveq	r2, #8
 8004844:	4852      	ldr	r0, [pc, #328]	; (8004990 <_printf_i+0x21c>)
 8004846:	2100      	movs	r1, #0
 8004848:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800484c:	6865      	ldr	r5, [r4, #4]
 800484e:	2d00      	cmp	r5, #0
 8004850:	60a5      	str	r5, [r4, #8]
 8004852:	f2c0 8095 	blt.w	8004980 <_printf_i+0x20c>
 8004856:	6821      	ldr	r1, [r4, #0]
 8004858:	f021 0104 	bic.w	r1, r1, #4
 800485c:	6021      	str	r1, [r4, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d13d      	bne.n	80048de <_printf_i+0x16a>
 8004862:	2d00      	cmp	r5, #0
 8004864:	f040 808e 	bne.w	8004984 <_printf_i+0x210>
 8004868:	4665      	mov	r5, ip
 800486a:	2a08      	cmp	r2, #8
 800486c:	d10b      	bne.n	8004886 <_printf_i+0x112>
 800486e:	6823      	ldr	r3, [r4, #0]
 8004870:	07db      	lsls	r3, r3, #31
 8004872:	d508      	bpl.n	8004886 <_printf_i+0x112>
 8004874:	6923      	ldr	r3, [r4, #16]
 8004876:	6862      	ldr	r2, [r4, #4]
 8004878:	429a      	cmp	r2, r3
 800487a:	bfde      	ittt	le
 800487c:	2330      	movle	r3, #48	; 0x30
 800487e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004882:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004886:	ebac 0305 	sub.w	r3, ip, r5
 800488a:	6123      	str	r3, [r4, #16]
 800488c:	f8cd 8000 	str.w	r8, [sp]
 8004890:	463b      	mov	r3, r7
 8004892:	aa03      	add	r2, sp, #12
 8004894:	4621      	mov	r1, r4
 8004896:	4630      	mov	r0, r6
 8004898:	f7ff fef6 	bl	8004688 <_printf_common>
 800489c:	3001      	adds	r0, #1
 800489e:	d14d      	bne.n	800493c <_printf_i+0x1c8>
 80048a0:	f04f 30ff 	mov.w	r0, #4294967295
 80048a4:	b005      	add	sp, #20
 80048a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048aa:	4839      	ldr	r0, [pc, #228]	; (8004990 <_printf_i+0x21c>)
 80048ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80048b0:	6813      	ldr	r3, [r2, #0]
 80048b2:	6821      	ldr	r1, [r4, #0]
 80048b4:	1d1d      	adds	r5, r3, #4
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6015      	str	r5, [r2, #0]
 80048ba:	060a      	lsls	r2, r1, #24
 80048bc:	d50b      	bpl.n	80048d6 <_printf_i+0x162>
 80048be:	07ca      	lsls	r2, r1, #31
 80048c0:	bf44      	itt	mi
 80048c2:	f041 0120 	orrmi.w	r1, r1, #32
 80048c6:	6021      	strmi	r1, [r4, #0]
 80048c8:	b91b      	cbnz	r3, 80048d2 <_printf_i+0x15e>
 80048ca:	6822      	ldr	r2, [r4, #0]
 80048cc:	f022 0220 	bic.w	r2, r2, #32
 80048d0:	6022      	str	r2, [r4, #0]
 80048d2:	2210      	movs	r2, #16
 80048d4:	e7b7      	b.n	8004846 <_printf_i+0xd2>
 80048d6:	064d      	lsls	r5, r1, #25
 80048d8:	bf48      	it	mi
 80048da:	b29b      	uxthmi	r3, r3
 80048dc:	e7ef      	b.n	80048be <_printf_i+0x14a>
 80048de:	4665      	mov	r5, ip
 80048e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80048e4:	fb02 3311 	mls	r3, r2, r1, r3
 80048e8:	5cc3      	ldrb	r3, [r0, r3]
 80048ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80048ee:	460b      	mov	r3, r1
 80048f0:	2900      	cmp	r1, #0
 80048f2:	d1f5      	bne.n	80048e0 <_printf_i+0x16c>
 80048f4:	e7b9      	b.n	800486a <_printf_i+0xf6>
 80048f6:	6813      	ldr	r3, [r2, #0]
 80048f8:	6825      	ldr	r5, [r4, #0]
 80048fa:	1d18      	adds	r0, r3, #4
 80048fc:	6961      	ldr	r1, [r4, #20]
 80048fe:	6010      	str	r0, [r2, #0]
 8004900:	0628      	lsls	r0, r5, #24
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	d501      	bpl.n	800490a <_printf_i+0x196>
 8004906:	6019      	str	r1, [r3, #0]
 8004908:	e002      	b.n	8004910 <_printf_i+0x19c>
 800490a:	066a      	lsls	r2, r5, #25
 800490c:	d5fb      	bpl.n	8004906 <_printf_i+0x192>
 800490e:	8019      	strh	r1, [r3, #0]
 8004910:	2300      	movs	r3, #0
 8004912:	4665      	mov	r5, ip
 8004914:	6123      	str	r3, [r4, #16]
 8004916:	e7b9      	b.n	800488c <_printf_i+0x118>
 8004918:	6813      	ldr	r3, [r2, #0]
 800491a:	1d19      	adds	r1, r3, #4
 800491c:	6011      	str	r1, [r2, #0]
 800491e:	681d      	ldr	r5, [r3, #0]
 8004920:	6862      	ldr	r2, [r4, #4]
 8004922:	2100      	movs	r1, #0
 8004924:	4628      	mov	r0, r5
 8004926:	f002 fb77 	bl	8007018 <memchr>
 800492a:	b108      	cbz	r0, 8004930 <_printf_i+0x1bc>
 800492c:	1b40      	subs	r0, r0, r5
 800492e:	6060      	str	r0, [r4, #4]
 8004930:	6863      	ldr	r3, [r4, #4]
 8004932:	6123      	str	r3, [r4, #16]
 8004934:	2300      	movs	r3, #0
 8004936:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800493a:	e7a7      	b.n	800488c <_printf_i+0x118>
 800493c:	6923      	ldr	r3, [r4, #16]
 800493e:	462a      	mov	r2, r5
 8004940:	4639      	mov	r1, r7
 8004942:	4630      	mov	r0, r6
 8004944:	47c0      	blx	r8
 8004946:	3001      	adds	r0, #1
 8004948:	d0aa      	beq.n	80048a0 <_printf_i+0x12c>
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	079b      	lsls	r3, r3, #30
 800494e:	d413      	bmi.n	8004978 <_printf_i+0x204>
 8004950:	68e0      	ldr	r0, [r4, #12]
 8004952:	9b03      	ldr	r3, [sp, #12]
 8004954:	4298      	cmp	r0, r3
 8004956:	bfb8      	it	lt
 8004958:	4618      	movlt	r0, r3
 800495a:	e7a3      	b.n	80048a4 <_printf_i+0x130>
 800495c:	2301      	movs	r3, #1
 800495e:	464a      	mov	r2, r9
 8004960:	4639      	mov	r1, r7
 8004962:	4630      	mov	r0, r6
 8004964:	47c0      	blx	r8
 8004966:	3001      	adds	r0, #1
 8004968:	d09a      	beq.n	80048a0 <_printf_i+0x12c>
 800496a:	3501      	adds	r5, #1
 800496c:	68e3      	ldr	r3, [r4, #12]
 800496e:	9a03      	ldr	r2, [sp, #12]
 8004970:	1a9b      	subs	r3, r3, r2
 8004972:	42ab      	cmp	r3, r5
 8004974:	dcf2      	bgt.n	800495c <_printf_i+0x1e8>
 8004976:	e7eb      	b.n	8004950 <_printf_i+0x1dc>
 8004978:	2500      	movs	r5, #0
 800497a:	f104 0919 	add.w	r9, r4, #25
 800497e:	e7f5      	b.n	800496c <_printf_i+0x1f8>
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1ac      	bne.n	80048de <_printf_i+0x16a>
 8004984:	7803      	ldrb	r3, [r0, #0]
 8004986:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800498a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800498e:	e76c      	b.n	800486a <_printf_i+0xf6>
 8004990:	08008542 	.word	0x08008542
 8004994:	08008553 	.word	0x08008553

08004998 <_scanf_float>:
 8004998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800499c:	469a      	mov	sl, r3
 800499e:	688b      	ldr	r3, [r1, #8]
 80049a0:	4616      	mov	r6, r2
 80049a2:	1e5a      	subs	r2, r3, #1
 80049a4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80049a8:	bf88      	it	hi
 80049aa:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80049ae:	b087      	sub	sp, #28
 80049b0:	bf85      	ittet	hi
 80049b2:	189b      	addhi	r3, r3, r2
 80049b4:	9301      	strhi	r3, [sp, #4]
 80049b6:	2300      	movls	r3, #0
 80049b8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80049bc:	4688      	mov	r8, r1
 80049be:	f04f 0b00 	mov.w	fp, #0
 80049c2:	bf8c      	ite	hi
 80049c4:	608b      	strhi	r3, [r1, #8]
 80049c6:	9301      	strls	r3, [sp, #4]
 80049c8:	680b      	ldr	r3, [r1, #0]
 80049ca:	4607      	mov	r7, r0
 80049cc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80049d0:	f848 3b1c 	str.w	r3, [r8], #28
 80049d4:	460c      	mov	r4, r1
 80049d6:	4645      	mov	r5, r8
 80049d8:	465a      	mov	r2, fp
 80049da:	46d9      	mov	r9, fp
 80049dc:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80049e0:	f8cd b008 	str.w	fp, [sp, #8]
 80049e4:	68a1      	ldr	r1, [r4, #8]
 80049e6:	b181      	cbz	r1, 8004a0a <_scanf_float+0x72>
 80049e8:	6833      	ldr	r3, [r6, #0]
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	2b49      	cmp	r3, #73	; 0x49
 80049ee:	d071      	beq.n	8004ad4 <_scanf_float+0x13c>
 80049f0:	d84d      	bhi.n	8004a8e <_scanf_float+0xf6>
 80049f2:	2b39      	cmp	r3, #57	; 0x39
 80049f4:	d840      	bhi.n	8004a78 <_scanf_float+0xe0>
 80049f6:	2b31      	cmp	r3, #49	; 0x31
 80049f8:	f080 8088 	bcs.w	8004b0c <_scanf_float+0x174>
 80049fc:	2b2d      	cmp	r3, #45	; 0x2d
 80049fe:	f000 8090 	beq.w	8004b22 <_scanf_float+0x18a>
 8004a02:	d815      	bhi.n	8004a30 <_scanf_float+0x98>
 8004a04:	2b2b      	cmp	r3, #43	; 0x2b
 8004a06:	f000 808c 	beq.w	8004b22 <_scanf_float+0x18a>
 8004a0a:	f1b9 0f00 	cmp.w	r9, #0
 8004a0e:	d003      	beq.n	8004a18 <_scanf_float+0x80>
 8004a10:	6823      	ldr	r3, [r4, #0]
 8004a12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a16:	6023      	str	r3, [r4, #0]
 8004a18:	3a01      	subs	r2, #1
 8004a1a:	2a01      	cmp	r2, #1
 8004a1c:	f200 80ea 	bhi.w	8004bf4 <_scanf_float+0x25c>
 8004a20:	4545      	cmp	r5, r8
 8004a22:	f200 80dc 	bhi.w	8004bde <_scanf_float+0x246>
 8004a26:	2601      	movs	r6, #1
 8004a28:	4630      	mov	r0, r6
 8004a2a:	b007      	add	sp, #28
 8004a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a30:	2b2e      	cmp	r3, #46	; 0x2e
 8004a32:	f000 809f 	beq.w	8004b74 <_scanf_float+0x1dc>
 8004a36:	2b30      	cmp	r3, #48	; 0x30
 8004a38:	d1e7      	bne.n	8004a0a <_scanf_float+0x72>
 8004a3a:	6820      	ldr	r0, [r4, #0]
 8004a3c:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004a40:	d064      	beq.n	8004b0c <_scanf_float+0x174>
 8004a42:	9b01      	ldr	r3, [sp, #4]
 8004a44:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8004a48:	6020      	str	r0, [r4, #0]
 8004a4a:	f109 0901 	add.w	r9, r9, #1
 8004a4e:	b11b      	cbz	r3, 8004a58 <_scanf_float+0xc0>
 8004a50:	3b01      	subs	r3, #1
 8004a52:	3101      	adds	r1, #1
 8004a54:	9301      	str	r3, [sp, #4]
 8004a56:	60a1      	str	r1, [r4, #8]
 8004a58:	68a3      	ldr	r3, [r4, #8]
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	60a3      	str	r3, [r4, #8]
 8004a5e:	6923      	ldr	r3, [r4, #16]
 8004a60:	3301      	adds	r3, #1
 8004a62:	6123      	str	r3, [r4, #16]
 8004a64:	6873      	ldr	r3, [r6, #4]
 8004a66:	3b01      	subs	r3, #1
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	6073      	str	r3, [r6, #4]
 8004a6c:	f340 80ac 	ble.w	8004bc8 <_scanf_float+0x230>
 8004a70:	6833      	ldr	r3, [r6, #0]
 8004a72:	3301      	adds	r3, #1
 8004a74:	6033      	str	r3, [r6, #0]
 8004a76:	e7b5      	b.n	80049e4 <_scanf_float+0x4c>
 8004a78:	2b45      	cmp	r3, #69	; 0x45
 8004a7a:	f000 8085 	beq.w	8004b88 <_scanf_float+0x1f0>
 8004a7e:	2b46      	cmp	r3, #70	; 0x46
 8004a80:	d06a      	beq.n	8004b58 <_scanf_float+0x1c0>
 8004a82:	2b41      	cmp	r3, #65	; 0x41
 8004a84:	d1c1      	bne.n	8004a0a <_scanf_float+0x72>
 8004a86:	2a01      	cmp	r2, #1
 8004a88:	d1bf      	bne.n	8004a0a <_scanf_float+0x72>
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	e046      	b.n	8004b1c <_scanf_float+0x184>
 8004a8e:	2b65      	cmp	r3, #101	; 0x65
 8004a90:	d07a      	beq.n	8004b88 <_scanf_float+0x1f0>
 8004a92:	d818      	bhi.n	8004ac6 <_scanf_float+0x12e>
 8004a94:	2b54      	cmp	r3, #84	; 0x54
 8004a96:	d066      	beq.n	8004b66 <_scanf_float+0x1ce>
 8004a98:	d811      	bhi.n	8004abe <_scanf_float+0x126>
 8004a9a:	2b4e      	cmp	r3, #78	; 0x4e
 8004a9c:	d1b5      	bne.n	8004a0a <_scanf_float+0x72>
 8004a9e:	2a00      	cmp	r2, #0
 8004aa0:	d146      	bne.n	8004b30 <_scanf_float+0x198>
 8004aa2:	f1b9 0f00 	cmp.w	r9, #0
 8004aa6:	d145      	bne.n	8004b34 <_scanf_float+0x19c>
 8004aa8:	6821      	ldr	r1, [r4, #0]
 8004aaa:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004aae:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004ab2:	d13f      	bne.n	8004b34 <_scanf_float+0x19c>
 8004ab4:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004ab8:	6021      	str	r1, [r4, #0]
 8004aba:	2201      	movs	r2, #1
 8004abc:	e02e      	b.n	8004b1c <_scanf_float+0x184>
 8004abe:	2b59      	cmp	r3, #89	; 0x59
 8004ac0:	d01e      	beq.n	8004b00 <_scanf_float+0x168>
 8004ac2:	2b61      	cmp	r3, #97	; 0x61
 8004ac4:	e7de      	b.n	8004a84 <_scanf_float+0xec>
 8004ac6:	2b6e      	cmp	r3, #110	; 0x6e
 8004ac8:	d0e9      	beq.n	8004a9e <_scanf_float+0x106>
 8004aca:	d815      	bhi.n	8004af8 <_scanf_float+0x160>
 8004acc:	2b66      	cmp	r3, #102	; 0x66
 8004ace:	d043      	beq.n	8004b58 <_scanf_float+0x1c0>
 8004ad0:	2b69      	cmp	r3, #105	; 0x69
 8004ad2:	d19a      	bne.n	8004a0a <_scanf_float+0x72>
 8004ad4:	f1bb 0f00 	cmp.w	fp, #0
 8004ad8:	d138      	bne.n	8004b4c <_scanf_float+0x1b4>
 8004ada:	f1b9 0f00 	cmp.w	r9, #0
 8004ade:	d197      	bne.n	8004a10 <_scanf_float+0x78>
 8004ae0:	6821      	ldr	r1, [r4, #0]
 8004ae2:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004ae6:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004aea:	d195      	bne.n	8004a18 <_scanf_float+0x80>
 8004aec:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004af0:	6021      	str	r1, [r4, #0]
 8004af2:	f04f 0b01 	mov.w	fp, #1
 8004af6:	e011      	b.n	8004b1c <_scanf_float+0x184>
 8004af8:	2b74      	cmp	r3, #116	; 0x74
 8004afa:	d034      	beq.n	8004b66 <_scanf_float+0x1ce>
 8004afc:	2b79      	cmp	r3, #121	; 0x79
 8004afe:	d184      	bne.n	8004a0a <_scanf_float+0x72>
 8004b00:	f1bb 0f07 	cmp.w	fp, #7
 8004b04:	d181      	bne.n	8004a0a <_scanf_float+0x72>
 8004b06:	f04f 0b08 	mov.w	fp, #8
 8004b0a:	e007      	b.n	8004b1c <_scanf_float+0x184>
 8004b0c:	eb12 0f0b 	cmn.w	r2, fp
 8004b10:	f47f af7b 	bne.w	8004a0a <_scanf_float+0x72>
 8004b14:	6821      	ldr	r1, [r4, #0]
 8004b16:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8004b1a:	6021      	str	r1, [r4, #0]
 8004b1c:	702b      	strb	r3, [r5, #0]
 8004b1e:	3501      	adds	r5, #1
 8004b20:	e79a      	b.n	8004a58 <_scanf_float+0xc0>
 8004b22:	6821      	ldr	r1, [r4, #0]
 8004b24:	0608      	lsls	r0, r1, #24
 8004b26:	f57f af70 	bpl.w	8004a0a <_scanf_float+0x72>
 8004b2a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004b2e:	e7f4      	b.n	8004b1a <_scanf_float+0x182>
 8004b30:	2a02      	cmp	r2, #2
 8004b32:	d047      	beq.n	8004bc4 <_scanf_float+0x22c>
 8004b34:	f1bb 0f01 	cmp.w	fp, #1
 8004b38:	d003      	beq.n	8004b42 <_scanf_float+0x1aa>
 8004b3a:	f1bb 0f04 	cmp.w	fp, #4
 8004b3e:	f47f af64 	bne.w	8004a0a <_scanf_float+0x72>
 8004b42:	f10b 0b01 	add.w	fp, fp, #1
 8004b46:	fa5f fb8b 	uxtb.w	fp, fp
 8004b4a:	e7e7      	b.n	8004b1c <_scanf_float+0x184>
 8004b4c:	f1bb 0f03 	cmp.w	fp, #3
 8004b50:	d0f7      	beq.n	8004b42 <_scanf_float+0x1aa>
 8004b52:	f1bb 0f05 	cmp.w	fp, #5
 8004b56:	e7f2      	b.n	8004b3e <_scanf_float+0x1a6>
 8004b58:	f1bb 0f02 	cmp.w	fp, #2
 8004b5c:	f47f af55 	bne.w	8004a0a <_scanf_float+0x72>
 8004b60:	f04f 0b03 	mov.w	fp, #3
 8004b64:	e7da      	b.n	8004b1c <_scanf_float+0x184>
 8004b66:	f1bb 0f06 	cmp.w	fp, #6
 8004b6a:	f47f af4e 	bne.w	8004a0a <_scanf_float+0x72>
 8004b6e:	f04f 0b07 	mov.w	fp, #7
 8004b72:	e7d3      	b.n	8004b1c <_scanf_float+0x184>
 8004b74:	6821      	ldr	r1, [r4, #0]
 8004b76:	0588      	lsls	r0, r1, #22
 8004b78:	f57f af47 	bpl.w	8004a0a <_scanf_float+0x72>
 8004b7c:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8004b80:	6021      	str	r1, [r4, #0]
 8004b82:	f8cd 9008 	str.w	r9, [sp, #8]
 8004b86:	e7c9      	b.n	8004b1c <_scanf_float+0x184>
 8004b88:	6821      	ldr	r1, [r4, #0]
 8004b8a:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8004b8e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8004b92:	d006      	beq.n	8004ba2 <_scanf_float+0x20a>
 8004b94:	0548      	lsls	r0, r1, #21
 8004b96:	f57f af38 	bpl.w	8004a0a <_scanf_float+0x72>
 8004b9a:	f1b9 0f00 	cmp.w	r9, #0
 8004b9e:	f43f af3b 	beq.w	8004a18 <_scanf_float+0x80>
 8004ba2:	0588      	lsls	r0, r1, #22
 8004ba4:	bf58      	it	pl
 8004ba6:	9802      	ldrpl	r0, [sp, #8]
 8004ba8:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004bac:	bf58      	it	pl
 8004bae:	eba9 0000 	subpl.w	r0, r9, r0
 8004bb2:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8004bb6:	bf58      	it	pl
 8004bb8:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8004bbc:	6021      	str	r1, [r4, #0]
 8004bbe:	f04f 0900 	mov.w	r9, #0
 8004bc2:	e7ab      	b.n	8004b1c <_scanf_float+0x184>
 8004bc4:	2203      	movs	r2, #3
 8004bc6:	e7a9      	b.n	8004b1c <_scanf_float+0x184>
 8004bc8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004bcc:	4631      	mov	r1, r6
 8004bce:	4638      	mov	r0, r7
 8004bd0:	9205      	str	r2, [sp, #20]
 8004bd2:	4798      	blx	r3
 8004bd4:	9a05      	ldr	r2, [sp, #20]
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	f43f af04 	beq.w	80049e4 <_scanf_float+0x4c>
 8004bdc:	e715      	b.n	8004a0a <_scanf_float+0x72>
 8004bde:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004be2:	4632      	mov	r2, r6
 8004be4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004be8:	4638      	mov	r0, r7
 8004bea:	4798      	blx	r3
 8004bec:	6923      	ldr	r3, [r4, #16]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	6123      	str	r3, [r4, #16]
 8004bf2:	e715      	b.n	8004a20 <_scanf_float+0x88>
 8004bf4:	f10b 33ff 	add.w	r3, fp, #4294967295
 8004bf8:	2b06      	cmp	r3, #6
 8004bfa:	d80a      	bhi.n	8004c12 <_scanf_float+0x27a>
 8004bfc:	f1bb 0f02 	cmp.w	fp, #2
 8004c00:	d967      	bls.n	8004cd2 <_scanf_float+0x33a>
 8004c02:	f1ab 0b03 	sub.w	fp, fp, #3
 8004c06:	fa5f fb8b 	uxtb.w	fp, fp
 8004c0a:	eba5 0b0b 	sub.w	fp, r5, fp
 8004c0e:	455d      	cmp	r5, fp
 8004c10:	d14a      	bne.n	8004ca8 <_scanf_float+0x310>
 8004c12:	6823      	ldr	r3, [r4, #0]
 8004c14:	05da      	lsls	r2, r3, #23
 8004c16:	d51f      	bpl.n	8004c58 <_scanf_float+0x2c0>
 8004c18:	055b      	lsls	r3, r3, #21
 8004c1a:	d467      	bmi.n	8004cec <_scanf_float+0x354>
 8004c1c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8004c20:	6923      	ldr	r3, [r4, #16]
 8004c22:	2965      	cmp	r1, #101	; 0x65
 8004c24:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c28:	f105 3bff 	add.w	fp, r5, #4294967295
 8004c2c:	6123      	str	r3, [r4, #16]
 8004c2e:	d00d      	beq.n	8004c4c <_scanf_float+0x2b4>
 8004c30:	2945      	cmp	r1, #69	; 0x45
 8004c32:	d00b      	beq.n	8004c4c <_scanf_float+0x2b4>
 8004c34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004c38:	4632      	mov	r2, r6
 8004c3a:	4638      	mov	r0, r7
 8004c3c:	4798      	blx	r3
 8004c3e:	6923      	ldr	r3, [r4, #16]
 8004c40:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8004c44:	3b01      	subs	r3, #1
 8004c46:	f1a5 0b02 	sub.w	fp, r5, #2
 8004c4a:	6123      	str	r3, [r4, #16]
 8004c4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004c50:	4632      	mov	r2, r6
 8004c52:	4638      	mov	r0, r7
 8004c54:	4798      	blx	r3
 8004c56:	465d      	mov	r5, fp
 8004c58:	6826      	ldr	r6, [r4, #0]
 8004c5a:	f016 0610 	ands.w	r6, r6, #16
 8004c5e:	d176      	bne.n	8004d4e <_scanf_float+0x3b6>
 8004c60:	702e      	strb	r6, [r5, #0]
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c6c:	d141      	bne.n	8004cf2 <_scanf_float+0x35a>
 8004c6e:	9b02      	ldr	r3, [sp, #8]
 8004c70:	eba9 0303 	sub.w	r3, r9, r3
 8004c74:	425a      	negs	r2, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d148      	bne.n	8004d0c <_scanf_float+0x374>
 8004c7a:	4641      	mov	r1, r8
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	4638      	mov	r0, r7
 8004c80:	f000 feca 	bl	8005a18 <_strtod_r>
 8004c84:	6825      	ldr	r5, [r4, #0]
 8004c86:	4680      	mov	r8, r0
 8004c88:	f015 0f02 	tst.w	r5, #2
 8004c8c:	4689      	mov	r9, r1
 8004c8e:	f8da 3000 	ldr.w	r3, [sl]
 8004c92:	d046      	beq.n	8004d22 <_scanf_float+0x38a>
 8004c94:	1d1a      	adds	r2, r3, #4
 8004c96:	f8ca 2000 	str.w	r2, [sl]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	e9c3 8900 	strd	r8, r9, [r3]
 8004ca0:	68e3      	ldr	r3, [r4, #12]
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	60e3      	str	r3, [r4, #12]
 8004ca6:	e6bf      	b.n	8004a28 <_scanf_float+0x90>
 8004ca8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004cac:	4632      	mov	r2, r6
 8004cae:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004cb2:	4638      	mov	r0, r7
 8004cb4:	4798      	blx	r3
 8004cb6:	6923      	ldr	r3, [r4, #16]
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	6123      	str	r3, [r4, #16]
 8004cbc:	e7a7      	b.n	8004c0e <_scanf_float+0x276>
 8004cbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004cc2:	4632      	mov	r2, r6
 8004cc4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004cc8:	4638      	mov	r0, r7
 8004cca:	4798      	blx	r3
 8004ccc:	6923      	ldr	r3, [r4, #16]
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	6123      	str	r3, [r4, #16]
 8004cd2:	4545      	cmp	r5, r8
 8004cd4:	d8f3      	bhi.n	8004cbe <_scanf_float+0x326>
 8004cd6:	e6a6      	b.n	8004a26 <_scanf_float+0x8e>
 8004cd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004cdc:	4632      	mov	r2, r6
 8004cde:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004ce2:	4638      	mov	r0, r7
 8004ce4:	4798      	blx	r3
 8004ce6:	6923      	ldr	r3, [r4, #16]
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	6123      	str	r3, [r4, #16]
 8004cec:	4545      	cmp	r5, r8
 8004cee:	d8f3      	bhi.n	8004cd8 <_scanf_float+0x340>
 8004cf0:	e699      	b.n	8004a26 <_scanf_float+0x8e>
 8004cf2:	9b03      	ldr	r3, [sp, #12]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d0c0      	beq.n	8004c7a <_scanf_float+0x2e2>
 8004cf8:	9904      	ldr	r1, [sp, #16]
 8004cfa:	230a      	movs	r3, #10
 8004cfc:	4632      	mov	r2, r6
 8004cfe:	3101      	adds	r1, #1
 8004d00:	4638      	mov	r0, r7
 8004d02:	f000 ff15 	bl	8005b30 <_strtol_r>
 8004d06:	9b03      	ldr	r3, [sp, #12]
 8004d08:	9d04      	ldr	r5, [sp, #16]
 8004d0a:	1ac2      	subs	r2, r0, r3
 8004d0c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004d10:	429d      	cmp	r5, r3
 8004d12:	bf28      	it	cs
 8004d14:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8004d18:	490e      	ldr	r1, [pc, #56]	; (8004d54 <_scanf_float+0x3bc>)
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	f000 f838 	bl	8004d90 <siprintf>
 8004d20:	e7ab      	b.n	8004c7a <_scanf_float+0x2e2>
 8004d22:	1d1f      	adds	r7, r3, #4
 8004d24:	f015 0504 	ands.w	r5, r5, #4
 8004d28:	f8ca 7000 	str.w	r7, [sl]
 8004d2c:	d1b5      	bne.n	8004c9a <_scanf_float+0x302>
 8004d2e:	681f      	ldr	r7, [r3, #0]
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	f7fb fe6a 	bl	8000a0c <__aeabi_dcmpun>
 8004d38:	b120      	cbz	r0, 8004d44 <_scanf_float+0x3ac>
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	f000 f824 	bl	8004d88 <nanf>
 8004d40:	6038      	str	r0, [r7, #0]
 8004d42:	e7ad      	b.n	8004ca0 <_scanf_float+0x308>
 8004d44:	4640      	mov	r0, r8
 8004d46:	4649      	mov	r1, r9
 8004d48:	f7fb febe 	bl	8000ac8 <__aeabi_d2f>
 8004d4c:	e7f8      	b.n	8004d40 <_scanf_float+0x3a8>
 8004d4e:	2600      	movs	r6, #0
 8004d50:	e66a      	b.n	8004a28 <_scanf_float+0x90>
 8004d52:	bf00      	nop
 8004d54:	08008564 	.word	0x08008564

08004d58 <iprintf>:
 8004d58:	b40f      	push	{r0, r1, r2, r3}
 8004d5a:	4b0a      	ldr	r3, [pc, #40]	; (8004d84 <iprintf+0x2c>)
 8004d5c:	b513      	push	{r0, r1, r4, lr}
 8004d5e:	681c      	ldr	r4, [r3, #0]
 8004d60:	b124      	cbz	r4, 8004d6c <iprintf+0x14>
 8004d62:	69a3      	ldr	r3, [r4, #24]
 8004d64:	b913      	cbnz	r3, 8004d6c <iprintf+0x14>
 8004d66:	4620      	mov	r0, r4
 8004d68:	f001 fd76 	bl	8006858 <__sinit>
 8004d6c:	ab05      	add	r3, sp, #20
 8004d6e:	9a04      	ldr	r2, [sp, #16]
 8004d70:	68a1      	ldr	r1, [r4, #8]
 8004d72:	4620      	mov	r0, r4
 8004d74:	9301      	str	r3, [sp, #4]
 8004d76:	f002 ff8f 	bl	8007c98 <_vfiprintf_r>
 8004d7a:	b002      	add	sp, #8
 8004d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d80:	b004      	add	sp, #16
 8004d82:	4770      	bx	lr
 8004d84:	2000000c 	.word	0x2000000c

08004d88 <nanf>:
 8004d88:	4800      	ldr	r0, [pc, #0]	; (8004d8c <nanf+0x4>)
 8004d8a:	4770      	bx	lr
 8004d8c:	7fc00000 	.word	0x7fc00000

08004d90 <siprintf>:
 8004d90:	b40e      	push	{r1, r2, r3}
 8004d92:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d96:	b500      	push	{lr}
 8004d98:	b09c      	sub	sp, #112	; 0x70
 8004d9a:	ab1d      	add	r3, sp, #116	; 0x74
 8004d9c:	9002      	str	r0, [sp, #8]
 8004d9e:	9006      	str	r0, [sp, #24]
 8004da0:	9107      	str	r1, [sp, #28]
 8004da2:	9104      	str	r1, [sp, #16]
 8004da4:	4808      	ldr	r0, [pc, #32]	; (8004dc8 <siprintf+0x38>)
 8004da6:	4909      	ldr	r1, [pc, #36]	; (8004dcc <siprintf+0x3c>)
 8004da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dac:	9105      	str	r1, [sp, #20]
 8004dae:	6800      	ldr	r0, [r0, #0]
 8004db0:	a902      	add	r1, sp, #8
 8004db2:	9301      	str	r3, [sp, #4]
 8004db4:	f002 fe50 	bl	8007a58 <_svfiprintf_r>
 8004db8:	2200      	movs	r2, #0
 8004dba:	9b02      	ldr	r3, [sp, #8]
 8004dbc:	701a      	strb	r2, [r3, #0]
 8004dbe:	b01c      	add	sp, #112	; 0x70
 8004dc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004dc4:	b003      	add	sp, #12
 8004dc6:	4770      	bx	lr
 8004dc8:	2000000c 	.word	0x2000000c
 8004dcc:	ffff0208 	.word	0xffff0208

08004dd0 <sulp>:
 8004dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dd4:	460f      	mov	r7, r1
 8004dd6:	4690      	mov	r8, r2
 8004dd8:	f002 fc02 	bl	80075e0 <__ulp>
 8004ddc:	4604      	mov	r4, r0
 8004dde:	460d      	mov	r5, r1
 8004de0:	f1b8 0f00 	cmp.w	r8, #0
 8004de4:	d011      	beq.n	8004e0a <sulp+0x3a>
 8004de6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004dea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	dd0b      	ble.n	8004e0a <sulp+0x3a>
 8004df2:	2400      	movs	r4, #0
 8004df4:	051b      	lsls	r3, r3, #20
 8004df6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004dfa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004dfe:	4622      	mov	r2, r4
 8004e00:	462b      	mov	r3, r5
 8004e02:	f7fb fb69 	bl	80004d8 <__aeabi_dmul>
 8004e06:	4604      	mov	r4, r0
 8004e08:	460d      	mov	r5, r1
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	4629      	mov	r1, r5
 8004e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e12:	0000      	movs	r0, r0
 8004e14:	0000      	movs	r0, r0
	...

08004e18 <_strtod_l>:
 8004e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e1c:	461f      	mov	r7, r3
 8004e1e:	2300      	movs	r3, #0
 8004e20:	b0a1      	sub	sp, #132	; 0x84
 8004e22:	4683      	mov	fp, r0
 8004e24:	4638      	mov	r0, r7
 8004e26:	460e      	mov	r6, r1
 8004e28:	9217      	str	r2, [sp, #92]	; 0x5c
 8004e2a:	931c      	str	r3, [sp, #112]	; 0x70
 8004e2c:	f002 f8c9 	bl	8006fc2 <__localeconv_l>
 8004e30:	4680      	mov	r8, r0
 8004e32:	6800      	ldr	r0, [r0, #0]
 8004e34:	f7fb f98c 	bl	8000150 <strlen>
 8004e38:	f04f 0900 	mov.w	r9, #0
 8004e3c:	4604      	mov	r4, r0
 8004e3e:	f04f 0a00 	mov.w	sl, #0
 8004e42:	961b      	str	r6, [sp, #108]	; 0x6c
 8004e44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e46:	781a      	ldrb	r2, [r3, #0]
 8004e48:	2a0d      	cmp	r2, #13
 8004e4a:	d832      	bhi.n	8004eb2 <_strtod_l+0x9a>
 8004e4c:	2a09      	cmp	r2, #9
 8004e4e:	d236      	bcs.n	8004ebe <_strtod_l+0xa6>
 8004e50:	2a00      	cmp	r2, #0
 8004e52:	d03e      	beq.n	8004ed2 <_strtod_l+0xba>
 8004e54:	2300      	movs	r3, #0
 8004e56:	930d      	str	r3, [sp, #52]	; 0x34
 8004e58:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004e5a:	782b      	ldrb	r3, [r5, #0]
 8004e5c:	2b30      	cmp	r3, #48	; 0x30
 8004e5e:	f040 80ac 	bne.w	8004fba <_strtod_l+0x1a2>
 8004e62:	786b      	ldrb	r3, [r5, #1]
 8004e64:	2b58      	cmp	r3, #88	; 0x58
 8004e66:	d001      	beq.n	8004e6c <_strtod_l+0x54>
 8004e68:	2b78      	cmp	r3, #120	; 0x78
 8004e6a:	d167      	bne.n	8004f3c <_strtod_l+0x124>
 8004e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e6e:	9702      	str	r7, [sp, #8]
 8004e70:	9301      	str	r3, [sp, #4]
 8004e72:	ab1c      	add	r3, sp, #112	; 0x70
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	4a89      	ldr	r2, [pc, #548]	; (800509c <_strtod_l+0x284>)
 8004e78:	ab1d      	add	r3, sp, #116	; 0x74
 8004e7a:	a91b      	add	r1, sp, #108	; 0x6c
 8004e7c:	4658      	mov	r0, fp
 8004e7e:	f001 fdc5 	bl	8006a0c <__gethex>
 8004e82:	f010 0407 	ands.w	r4, r0, #7
 8004e86:	4606      	mov	r6, r0
 8004e88:	d005      	beq.n	8004e96 <_strtod_l+0x7e>
 8004e8a:	2c06      	cmp	r4, #6
 8004e8c:	d12b      	bne.n	8004ee6 <_strtod_l+0xce>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	3501      	adds	r5, #1
 8004e92:	951b      	str	r5, [sp, #108]	; 0x6c
 8004e94:	930d      	str	r3, [sp, #52]	; 0x34
 8004e96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f040 85a6 	bne.w	80059ea <_strtod_l+0xbd2>
 8004e9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ea0:	b1e3      	cbz	r3, 8004edc <_strtod_l+0xc4>
 8004ea2:	464a      	mov	r2, r9
 8004ea4:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8004ea8:	4610      	mov	r0, r2
 8004eaa:	4619      	mov	r1, r3
 8004eac:	b021      	add	sp, #132	; 0x84
 8004eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eb2:	2a2b      	cmp	r2, #43	; 0x2b
 8004eb4:	d015      	beq.n	8004ee2 <_strtod_l+0xca>
 8004eb6:	2a2d      	cmp	r2, #45	; 0x2d
 8004eb8:	d004      	beq.n	8004ec4 <_strtod_l+0xac>
 8004eba:	2a20      	cmp	r2, #32
 8004ebc:	d1ca      	bne.n	8004e54 <_strtod_l+0x3c>
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	931b      	str	r3, [sp, #108]	; 0x6c
 8004ec2:	e7bf      	b.n	8004e44 <_strtod_l+0x2c>
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	920d      	str	r2, [sp, #52]	; 0x34
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	921b      	str	r2, [sp, #108]	; 0x6c
 8004ecc:	785b      	ldrb	r3, [r3, #1]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1c2      	bne.n	8004e58 <_strtod_l+0x40>
 8004ed2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ed4:	961b      	str	r6, [sp, #108]	; 0x6c
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f040 8585 	bne.w	80059e6 <_strtod_l+0xbce>
 8004edc:	464a      	mov	r2, r9
 8004ede:	4653      	mov	r3, sl
 8004ee0:	e7e2      	b.n	8004ea8 <_strtod_l+0x90>
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	e7ef      	b.n	8004ec6 <_strtod_l+0xae>
 8004ee6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004ee8:	b13a      	cbz	r2, 8004efa <_strtod_l+0xe2>
 8004eea:	2135      	movs	r1, #53	; 0x35
 8004eec:	a81e      	add	r0, sp, #120	; 0x78
 8004eee:	f002 fc6a 	bl	80077c6 <__copybits>
 8004ef2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004ef4:	4658      	mov	r0, fp
 8004ef6:	f002 f8dc 	bl	80070b2 <_Bfree>
 8004efa:	3c01      	subs	r4, #1
 8004efc:	2c04      	cmp	r4, #4
 8004efe:	d806      	bhi.n	8004f0e <_strtod_l+0xf6>
 8004f00:	e8df f004 	tbb	[pc, r4]
 8004f04:	1714030a 	.word	0x1714030a
 8004f08:	0a          	.byte	0x0a
 8004f09:	00          	.byte	0x00
 8004f0a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8004f0e:	0731      	lsls	r1, r6, #28
 8004f10:	d5c1      	bpl.n	8004e96 <_strtod_l+0x7e>
 8004f12:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8004f16:	e7be      	b.n	8004e96 <_strtod_l+0x7e>
 8004f18:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004f1a:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8004f1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004f22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004f26:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8004f2a:	e7f0      	b.n	8004f0e <_strtod_l+0xf6>
 8004f2c:	f8df a170 	ldr.w	sl, [pc, #368]	; 80050a0 <_strtod_l+0x288>
 8004f30:	e7ed      	b.n	8004f0e <_strtod_l+0xf6>
 8004f32:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8004f36:	f04f 39ff 	mov.w	r9, #4294967295
 8004f3a:	e7e8      	b.n	8004f0e <_strtod_l+0xf6>
 8004f3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f3e:	1c5a      	adds	r2, r3, #1
 8004f40:	921b      	str	r2, [sp, #108]	; 0x6c
 8004f42:	785b      	ldrb	r3, [r3, #1]
 8004f44:	2b30      	cmp	r3, #48	; 0x30
 8004f46:	d0f9      	beq.n	8004f3c <_strtod_l+0x124>
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0a4      	beq.n	8004e96 <_strtod_l+0x7e>
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	2500      	movs	r5, #0
 8004f50:	220a      	movs	r2, #10
 8004f52:	9307      	str	r3, [sp, #28]
 8004f54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004f56:	9506      	str	r5, [sp, #24]
 8004f58:	9308      	str	r3, [sp, #32]
 8004f5a:	9504      	str	r5, [sp, #16]
 8004f5c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004f5e:	7807      	ldrb	r7, [r0, #0]
 8004f60:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8004f64:	b2d9      	uxtb	r1, r3
 8004f66:	2909      	cmp	r1, #9
 8004f68:	d929      	bls.n	8004fbe <_strtod_l+0x1a6>
 8004f6a:	4622      	mov	r2, r4
 8004f6c:	f8d8 1000 	ldr.w	r1, [r8]
 8004f70:	f002 fffb 	bl	8007f6a <strncmp>
 8004f74:	2800      	cmp	r0, #0
 8004f76:	d031      	beq.n	8004fdc <_strtod_l+0x1c4>
 8004f78:	2000      	movs	r0, #0
 8004f7a:	463b      	mov	r3, r7
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	9c04      	ldr	r4, [sp, #16]
 8004f80:	9005      	str	r0, [sp, #20]
 8004f82:	2b65      	cmp	r3, #101	; 0x65
 8004f84:	d001      	beq.n	8004f8a <_strtod_l+0x172>
 8004f86:	2b45      	cmp	r3, #69	; 0x45
 8004f88:	d114      	bne.n	8004fb4 <_strtod_l+0x19c>
 8004f8a:	b924      	cbnz	r4, 8004f96 <_strtod_l+0x17e>
 8004f8c:	b910      	cbnz	r0, 8004f94 <_strtod_l+0x17c>
 8004f8e:	9b07      	ldr	r3, [sp, #28]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d09e      	beq.n	8004ed2 <_strtod_l+0xba>
 8004f94:	2400      	movs	r4, #0
 8004f96:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004f98:	1c73      	adds	r3, r6, #1
 8004f9a:	931b      	str	r3, [sp, #108]	; 0x6c
 8004f9c:	7873      	ldrb	r3, [r6, #1]
 8004f9e:	2b2b      	cmp	r3, #43	; 0x2b
 8004fa0:	d078      	beq.n	8005094 <_strtod_l+0x27c>
 8004fa2:	2b2d      	cmp	r3, #45	; 0x2d
 8004fa4:	d070      	beq.n	8005088 <_strtod_l+0x270>
 8004fa6:	f04f 0c00 	mov.w	ip, #0
 8004faa:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8004fae:	2f09      	cmp	r7, #9
 8004fb0:	d97c      	bls.n	80050ac <_strtod_l+0x294>
 8004fb2:	961b      	str	r6, [sp, #108]	; 0x6c
 8004fb4:	f04f 0e00 	mov.w	lr, #0
 8004fb8:	e09a      	b.n	80050f0 <_strtod_l+0x2d8>
 8004fba:	2300      	movs	r3, #0
 8004fbc:	e7c7      	b.n	8004f4e <_strtod_l+0x136>
 8004fbe:	9904      	ldr	r1, [sp, #16]
 8004fc0:	3001      	adds	r0, #1
 8004fc2:	2908      	cmp	r1, #8
 8004fc4:	bfd7      	itett	le
 8004fc6:	9906      	ldrle	r1, [sp, #24]
 8004fc8:	fb02 3505 	mlagt	r5, r2, r5, r3
 8004fcc:	fb02 3301 	mlale	r3, r2, r1, r3
 8004fd0:	9306      	strle	r3, [sp, #24]
 8004fd2:	9b04      	ldr	r3, [sp, #16]
 8004fd4:	901b      	str	r0, [sp, #108]	; 0x6c
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	9304      	str	r3, [sp, #16]
 8004fda:	e7bf      	b.n	8004f5c <_strtod_l+0x144>
 8004fdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004fde:	191a      	adds	r2, r3, r4
 8004fe0:	921b      	str	r2, [sp, #108]	; 0x6c
 8004fe2:	9a04      	ldr	r2, [sp, #16]
 8004fe4:	5d1b      	ldrb	r3, [r3, r4]
 8004fe6:	2a00      	cmp	r2, #0
 8004fe8:	d037      	beq.n	800505a <_strtod_l+0x242>
 8004fea:	4602      	mov	r2, r0
 8004fec:	9c04      	ldr	r4, [sp, #16]
 8004fee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8004ff2:	2909      	cmp	r1, #9
 8004ff4:	d913      	bls.n	800501e <_strtod_l+0x206>
 8004ff6:	2101      	movs	r1, #1
 8004ff8:	9105      	str	r1, [sp, #20]
 8004ffa:	e7c2      	b.n	8004f82 <_strtod_l+0x16a>
 8004ffc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ffe:	3001      	adds	r0, #1
 8005000:	1c5a      	adds	r2, r3, #1
 8005002:	921b      	str	r2, [sp, #108]	; 0x6c
 8005004:	785b      	ldrb	r3, [r3, #1]
 8005006:	2b30      	cmp	r3, #48	; 0x30
 8005008:	d0f8      	beq.n	8004ffc <_strtod_l+0x1e4>
 800500a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800500e:	2a08      	cmp	r2, #8
 8005010:	f200 84f0 	bhi.w	80059f4 <_strtod_l+0xbdc>
 8005014:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005016:	9208      	str	r2, [sp, #32]
 8005018:	4602      	mov	r2, r0
 800501a:	2000      	movs	r0, #0
 800501c:	4604      	mov	r4, r0
 800501e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005022:	f100 0101 	add.w	r1, r0, #1
 8005026:	d012      	beq.n	800504e <_strtod_l+0x236>
 8005028:	440a      	add	r2, r1
 800502a:	270a      	movs	r7, #10
 800502c:	4621      	mov	r1, r4
 800502e:	eb00 0c04 	add.w	ip, r0, r4
 8005032:	458c      	cmp	ip, r1
 8005034:	d113      	bne.n	800505e <_strtod_l+0x246>
 8005036:	1821      	adds	r1, r4, r0
 8005038:	2908      	cmp	r1, #8
 800503a:	f104 0401 	add.w	r4, r4, #1
 800503e:	4404      	add	r4, r0
 8005040:	dc19      	bgt.n	8005076 <_strtod_l+0x25e>
 8005042:	210a      	movs	r1, #10
 8005044:	9b06      	ldr	r3, [sp, #24]
 8005046:	fb01 e303 	mla	r3, r1, r3, lr
 800504a:	9306      	str	r3, [sp, #24]
 800504c:	2100      	movs	r1, #0
 800504e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005050:	1c58      	adds	r0, r3, #1
 8005052:	901b      	str	r0, [sp, #108]	; 0x6c
 8005054:	785b      	ldrb	r3, [r3, #1]
 8005056:	4608      	mov	r0, r1
 8005058:	e7c9      	b.n	8004fee <_strtod_l+0x1d6>
 800505a:	9804      	ldr	r0, [sp, #16]
 800505c:	e7d3      	b.n	8005006 <_strtod_l+0x1ee>
 800505e:	2908      	cmp	r1, #8
 8005060:	f101 0101 	add.w	r1, r1, #1
 8005064:	dc03      	bgt.n	800506e <_strtod_l+0x256>
 8005066:	9b06      	ldr	r3, [sp, #24]
 8005068:	437b      	muls	r3, r7
 800506a:	9306      	str	r3, [sp, #24]
 800506c:	e7e1      	b.n	8005032 <_strtod_l+0x21a>
 800506e:	2910      	cmp	r1, #16
 8005070:	bfd8      	it	le
 8005072:	437d      	mulle	r5, r7
 8005074:	e7dd      	b.n	8005032 <_strtod_l+0x21a>
 8005076:	2c10      	cmp	r4, #16
 8005078:	bfdc      	itt	le
 800507a:	210a      	movle	r1, #10
 800507c:	fb01 e505 	mlale	r5, r1, r5, lr
 8005080:	e7e4      	b.n	800504c <_strtod_l+0x234>
 8005082:	2301      	movs	r3, #1
 8005084:	9305      	str	r3, [sp, #20]
 8005086:	e781      	b.n	8004f8c <_strtod_l+0x174>
 8005088:	f04f 0c01 	mov.w	ip, #1
 800508c:	1cb3      	adds	r3, r6, #2
 800508e:	931b      	str	r3, [sp, #108]	; 0x6c
 8005090:	78b3      	ldrb	r3, [r6, #2]
 8005092:	e78a      	b.n	8004faa <_strtod_l+0x192>
 8005094:	f04f 0c00 	mov.w	ip, #0
 8005098:	e7f8      	b.n	800508c <_strtod_l+0x274>
 800509a:	bf00      	nop
 800509c:	0800856c 	.word	0x0800856c
 80050a0:	7ff00000 	.word	0x7ff00000
 80050a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050a6:	1c5f      	adds	r7, r3, #1
 80050a8:	971b      	str	r7, [sp, #108]	; 0x6c
 80050aa:	785b      	ldrb	r3, [r3, #1]
 80050ac:	2b30      	cmp	r3, #48	; 0x30
 80050ae:	d0f9      	beq.n	80050a4 <_strtod_l+0x28c>
 80050b0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80050b4:	2f08      	cmp	r7, #8
 80050b6:	f63f af7d 	bhi.w	8004fb4 <_strtod_l+0x19c>
 80050ba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80050be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050c0:	9309      	str	r3, [sp, #36]	; 0x24
 80050c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80050c4:	1c5f      	adds	r7, r3, #1
 80050c6:	971b      	str	r7, [sp, #108]	; 0x6c
 80050c8:	785b      	ldrb	r3, [r3, #1]
 80050ca:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80050ce:	f1b8 0f09 	cmp.w	r8, #9
 80050d2:	d937      	bls.n	8005144 <_strtod_l+0x32c>
 80050d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050d6:	1a7f      	subs	r7, r7, r1
 80050d8:	2f08      	cmp	r7, #8
 80050da:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80050de:	dc37      	bgt.n	8005150 <_strtod_l+0x338>
 80050e0:	45be      	cmp	lr, r7
 80050e2:	bfa8      	it	ge
 80050e4:	46be      	movge	lr, r7
 80050e6:	f1bc 0f00 	cmp.w	ip, #0
 80050ea:	d001      	beq.n	80050f0 <_strtod_l+0x2d8>
 80050ec:	f1ce 0e00 	rsb	lr, lr, #0
 80050f0:	2c00      	cmp	r4, #0
 80050f2:	d151      	bne.n	8005198 <_strtod_l+0x380>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	f47f aece 	bne.w	8004e96 <_strtod_l+0x7e>
 80050fa:	9a07      	ldr	r2, [sp, #28]
 80050fc:	2a00      	cmp	r2, #0
 80050fe:	f47f aeca 	bne.w	8004e96 <_strtod_l+0x7e>
 8005102:	9a05      	ldr	r2, [sp, #20]
 8005104:	2a00      	cmp	r2, #0
 8005106:	f47f aee4 	bne.w	8004ed2 <_strtod_l+0xba>
 800510a:	2b4e      	cmp	r3, #78	; 0x4e
 800510c:	d027      	beq.n	800515e <_strtod_l+0x346>
 800510e:	dc21      	bgt.n	8005154 <_strtod_l+0x33c>
 8005110:	2b49      	cmp	r3, #73	; 0x49
 8005112:	f47f aede 	bne.w	8004ed2 <_strtod_l+0xba>
 8005116:	49a4      	ldr	r1, [pc, #656]	; (80053a8 <_strtod_l+0x590>)
 8005118:	a81b      	add	r0, sp, #108	; 0x6c
 800511a:	f001 feab 	bl	8006e74 <__match>
 800511e:	2800      	cmp	r0, #0
 8005120:	f43f aed7 	beq.w	8004ed2 <_strtod_l+0xba>
 8005124:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005126:	49a1      	ldr	r1, [pc, #644]	; (80053ac <_strtod_l+0x594>)
 8005128:	3b01      	subs	r3, #1
 800512a:	a81b      	add	r0, sp, #108	; 0x6c
 800512c:	931b      	str	r3, [sp, #108]	; 0x6c
 800512e:	f001 fea1 	bl	8006e74 <__match>
 8005132:	b910      	cbnz	r0, 800513a <_strtod_l+0x322>
 8005134:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005136:	3301      	adds	r3, #1
 8005138:	931b      	str	r3, [sp, #108]	; 0x6c
 800513a:	f8df a284 	ldr.w	sl, [pc, #644]	; 80053c0 <_strtod_l+0x5a8>
 800513e:	f04f 0900 	mov.w	r9, #0
 8005142:	e6a8      	b.n	8004e96 <_strtod_l+0x7e>
 8005144:	210a      	movs	r1, #10
 8005146:	fb01 3e0e 	mla	lr, r1, lr, r3
 800514a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800514e:	e7b8      	b.n	80050c2 <_strtod_l+0x2aa>
 8005150:	46be      	mov	lr, r7
 8005152:	e7c8      	b.n	80050e6 <_strtod_l+0x2ce>
 8005154:	2b69      	cmp	r3, #105	; 0x69
 8005156:	d0de      	beq.n	8005116 <_strtod_l+0x2fe>
 8005158:	2b6e      	cmp	r3, #110	; 0x6e
 800515a:	f47f aeba 	bne.w	8004ed2 <_strtod_l+0xba>
 800515e:	4994      	ldr	r1, [pc, #592]	; (80053b0 <_strtod_l+0x598>)
 8005160:	a81b      	add	r0, sp, #108	; 0x6c
 8005162:	f001 fe87 	bl	8006e74 <__match>
 8005166:	2800      	cmp	r0, #0
 8005168:	f43f aeb3 	beq.w	8004ed2 <_strtod_l+0xba>
 800516c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	2b28      	cmp	r3, #40	; 0x28
 8005172:	d10e      	bne.n	8005192 <_strtod_l+0x37a>
 8005174:	aa1e      	add	r2, sp, #120	; 0x78
 8005176:	498f      	ldr	r1, [pc, #572]	; (80053b4 <_strtod_l+0x59c>)
 8005178:	a81b      	add	r0, sp, #108	; 0x6c
 800517a:	f001 fe8f 	bl	8006e9c <__hexnan>
 800517e:	2805      	cmp	r0, #5
 8005180:	d107      	bne.n	8005192 <_strtod_l+0x37a>
 8005182:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005184:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8005188:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 800518c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8005190:	e681      	b.n	8004e96 <_strtod_l+0x7e>
 8005192:	f8df a234 	ldr.w	sl, [pc, #564]	; 80053c8 <_strtod_l+0x5b0>
 8005196:	e7d2      	b.n	800513e <_strtod_l+0x326>
 8005198:	ebae 0302 	sub.w	r3, lr, r2
 800519c:	9307      	str	r3, [sp, #28]
 800519e:	9b04      	ldr	r3, [sp, #16]
 80051a0:	9806      	ldr	r0, [sp, #24]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	bf08      	it	eq
 80051a6:	4623      	moveq	r3, r4
 80051a8:	2c10      	cmp	r4, #16
 80051aa:	9304      	str	r3, [sp, #16]
 80051ac:	46a0      	mov	r8, r4
 80051ae:	bfa8      	it	ge
 80051b0:	f04f 0810 	movge.w	r8, #16
 80051b4:	f7fb f916 	bl	80003e4 <__aeabi_ui2d>
 80051b8:	2c09      	cmp	r4, #9
 80051ba:	4681      	mov	r9, r0
 80051bc:	468a      	mov	sl, r1
 80051be:	dc13      	bgt.n	80051e8 <_strtod_l+0x3d0>
 80051c0:	9b07      	ldr	r3, [sp, #28]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f43f ae67 	beq.w	8004e96 <_strtod_l+0x7e>
 80051c8:	9b07      	ldr	r3, [sp, #28]
 80051ca:	dd7e      	ble.n	80052ca <_strtod_l+0x4b2>
 80051cc:	2b16      	cmp	r3, #22
 80051ce:	dc65      	bgt.n	800529c <_strtod_l+0x484>
 80051d0:	4a79      	ldr	r2, [pc, #484]	; (80053b8 <_strtod_l+0x5a0>)
 80051d2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80051d6:	464a      	mov	r2, r9
 80051d8:	e9de 0100 	ldrd	r0, r1, [lr]
 80051dc:	4653      	mov	r3, sl
 80051de:	f7fb f97b 	bl	80004d8 <__aeabi_dmul>
 80051e2:	4681      	mov	r9, r0
 80051e4:	468a      	mov	sl, r1
 80051e6:	e656      	b.n	8004e96 <_strtod_l+0x7e>
 80051e8:	4b73      	ldr	r3, [pc, #460]	; (80053b8 <_strtod_l+0x5a0>)
 80051ea:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80051ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80051f2:	f7fb f971 	bl	80004d8 <__aeabi_dmul>
 80051f6:	4606      	mov	r6, r0
 80051f8:	4628      	mov	r0, r5
 80051fa:	460f      	mov	r7, r1
 80051fc:	f7fb f8f2 	bl	80003e4 <__aeabi_ui2d>
 8005200:	4602      	mov	r2, r0
 8005202:	460b      	mov	r3, r1
 8005204:	4630      	mov	r0, r6
 8005206:	4639      	mov	r1, r7
 8005208:	f7fa ffb0 	bl	800016c <__adddf3>
 800520c:	2c0f      	cmp	r4, #15
 800520e:	4681      	mov	r9, r0
 8005210:	468a      	mov	sl, r1
 8005212:	ddd5      	ble.n	80051c0 <_strtod_l+0x3a8>
 8005214:	9b07      	ldr	r3, [sp, #28]
 8005216:	eba4 0808 	sub.w	r8, r4, r8
 800521a:	4498      	add	r8, r3
 800521c:	f1b8 0f00 	cmp.w	r8, #0
 8005220:	f340 809a 	ble.w	8005358 <_strtod_l+0x540>
 8005224:	f018 030f 	ands.w	r3, r8, #15
 8005228:	d00a      	beq.n	8005240 <_strtod_l+0x428>
 800522a:	4963      	ldr	r1, [pc, #396]	; (80053b8 <_strtod_l+0x5a0>)
 800522c:	464a      	mov	r2, r9
 800522e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005232:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005236:	4653      	mov	r3, sl
 8005238:	f7fb f94e 	bl	80004d8 <__aeabi_dmul>
 800523c:	4681      	mov	r9, r0
 800523e:	468a      	mov	sl, r1
 8005240:	f038 080f 	bics.w	r8, r8, #15
 8005244:	d077      	beq.n	8005336 <_strtod_l+0x51e>
 8005246:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800524a:	dd4b      	ble.n	80052e4 <_strtod_l+0x4cc>
 800524c:	f04f 0800 	mov.w	r8, #0
 8005250:	f8cd 8010 	str.w	r8, [sp, #16]
 8005254:	f8cd 8020 	str.w	r8, [sp, #32]
 8005258:	f8cd 8018 	str.w	r8, [sp, #24]
 800525c:	2322      	movs	r3, #34	; 0x22
 800525e:	f04f 0900 	mov.w	r9, #0
 8005262:	f8df a15c 	ldr.w	sl, [pc, #348]	; 80053c0 <_strtod_l+0x5a8>
 8005266:	f8cb 3000 	str.w	r3, [fp]
 800526a:	9b08      	ldr	r3, [sp, #32]
 800526c:	2b00      	cmp	r3, #0
 800526e:	f43f ae12 	beq.w	8004e96 <_strtod_l+0x7e>
 8005272:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005274:	4658      	mov	r0, fp
 8005276:	f001 ff1c 	bl	80070b2 <_Bfree>
 800527a:	9906      	ldr	r1, [sp, #24]
 800527c:	4658      	mov	r0, fp
 800527e:	f001 ff18 	bl	80070b2 <_Bfree>
 8005282:	9904      	ldr	r1, [sp, #16]
 8005284:	4658      	mov	r0, fp
 8005286:	f001 ff14 	bl	80070b2 <_Bfree>
 800528a:	9908      	ldr	r1, [sp, #32]
 800528c:	4658      	mov	r0, fp
 800528e:	f001 ff10 	bl	80070b2 <_Bfree>
 8005292:	4641      	mov	r1, r8
 8005294:	4658      	mov	r0, fp
 8005296:	f001 ff0c 	bl	80070b2 <_Bfree>
 800529a:	e5fc      	b.n	8004e96 <_strtod_l+0x7e>
 800529c:	9a07      	ldr	r2, [sp, #28]
 800529e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80052a2:	4293      	cmp	r3, r2
 80052a4:	dbb6      	blt.n	8005214 <_strtod_l+0x3fc>
 80052a6:	4d44      	ldr	r5, [pc, #272]	; (80053b8 <_strtod_l+0x5a0>)
 80052a8:	f1c4 040f 	rsb	r4, r4, #15
 80052ac:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80052b0:	464a      	mov	r2, r9
 80052b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052b6:	4653      	mov	r3, sl
 80052b8:	f7fb f90e 	bl	80004d8 <__aeabi_dmul>
 80052bc:	9b07      	ldr	r3, [sp, #28]
 80052be:	1b1c      	subs	r4, r3, r4
 80052c0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80052c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80052c8:	e789      	b.n	80051de <_strtod_l+0x3c6>
 80052ca:	f113 0f16 	cmn.w	r3, #22
 80052ce:	dba1      	blt.n	8005214 <_strtod_l+0x3fc>
 80052d0:	4a39      	ldr	r2, [pc, #228]	; (80053b8 <_strtod_l+0x5a0>)
 80052d2:	4648      	mov	r0, r9
 80052d4:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80052d8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80052dc:	4651      	mov	r1, sl
 80052de:	f7fb fa25 	bl	800072c <__aeabi_ddiv>
 80052e2:	e77e      	b.n	80051e2 <_strtod_l+0x3ca>
 80052e4:	2300      	movs	r3, #0
 80052e6:	4648      	mov	r0, r9
 80052e8:	4651      	mov	r1, sl
 80052ea:	461d      	mov	r5, r3
 80052ec:	4e33      	ldr	r6, [pc, #204]	; (80053bc <_strtod_l+0x5a4>)
 80052ee:	ea4f 1828 	mov.w	r8, r8, asr #4
 80052f2:	f1b8 0f01 	cmp.w	r8, #1
 80052f6:	dc21      	bgt.n	800533c <_strtod_l+0x524>
 80052f8:	b10b      	cbz	r3, 80052fe <_strtod_l+0x4e6>
 80052fa:	4681      	mov	r9, r0
 80052fc:	468a      	mov	sl, r1
 80052fe:	4b2f      	ldr	r3, [pc, #188]	; (80053bc <_strtod_l+0x5a4>)
 8005300:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8005304:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005308:	464a      	mov	r2, r9
 800530a:	e9d5 0100 	ldrd	r0, r1, [r5]
 800530e:	4653      	mov	r3, sl
 8005310:	f7fb f8e2 	bl	80004d8 <__aeabi_dmul>
 8005314:	4b2a      	ldr	r3, [pc, #168]	; (80053c0 <_strtod_l+0x5a8>)
 8005316:	460a      	mov	r2, r1
 8005318:	400b      	ands	r3, r1
 800531a:	492a      	ldr	r1, [pc, #168]	; (80053c4 <_strtod_l+0x5ac>)
 800531c:	4681      	mov	r9, r0
 800531e:	428b      	cmp	r3, r1
 8005320:	d894      	bhi.n	800524c <_strtod_l+0x434>
 8005322:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005326:	428b      	cmp	r3, r1
 8005328:	bf86      	itte	hi
 800532a:	f04f 39ff 	movhi.w	r9, #4294967295
 800532e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 80053cc <_strtod_l+0x5b4>
 8005332:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8005336:	2300      	movs	r3, #0
 8005338:	9305      	str	r3, [sp, #20]
 800533a:	e07b      	b.n	8005434 <_strtod_l+0x61c>
 800533c:	f018 0f01 	tst.w	r8, #1
 8005340:	d006      	beq.n	8005350 <_strtod_l+0x538>
 8005342:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534a:	f7fb f8c5 	bl	80004d8 <__aeabi_dmul>
 800534e:	2301      	movs	r3, #1
 8005350:	3501      	adds	r5, #1
 8005352:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005356:	e7cc      	b.n	80052f2 <_strtod_l+0x4da>
 8005358:	d0ed      	beq.n	8005336 <_strtod_l+0x51e>
 800535a:	f1c8 0800 	rsb	r8, r8, #0
 800535e:	f018 020f 	ands.w	r2, r8, #15
 8005362:	d00a      	beq.n	800537a <_strtod_l+0x562>
 8005364:	4b14      	ldr	r3, [pc, #80]	; (80053b8 <_strtod_l+0x5a0>)
 8005366:	4648      	mov	r0, r9
 8005368:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800536c:	4651      	mov	r1, sl
 800536e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005372:	f7fb f9db 	bl	800072c <__aeabi_ddiv>
 8005376:	4681      	mov	r9, r0
 8005378:	468a      	mov	sl, r1
 800537a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800537e:	d0da      	beq.n	8005336 <_strtod_l+0x51e>
 8005380:	f1b8 0f1f 	cmp.w	r8, #31
 8005384:	dd24      	ble.n	80053d0 <_strtod_l+0x5b8>
 8005386:	f04f 0800 	mov.w	r8, #0
 800538a:	f8cd 8010 	str.w	r8, [sp, #16]
 800538e:	f8cd 8020 	str.w	r8, [sp, #32]
 8005392:	f8cd 8018 	str.w	r8, [sp, #24]
 8005396:	2322      	movs	r3, #34	; 0x22
 8005398:	f04f 0900 	mov.w	r9, #0
 800539c:	f04f 0a00 	mov.w	sl, #0
 80053a0:	f8cb 3000 	str.w	r3, [fp]
 80053a4:	e761      	b.n	800526a <_strtod_l+0x452>
 80053a6:	bf00      	nop
 80053a8:	08008535 	.word	0x08008535
 80053ac:	080085c3 	.word	0x080085c3
 80053b0:	0800853d 	.word	0x0800853d
 80053b4:	08008580 	.word	0x08008580
 80053b8:	08008668 	.word	0x08008668
 80053bc:	08008640 	.word	0x08008640
 80053c0:	7ff00000 	.word	0x7ff00000
 80053c4:	7ca00000 	.word	0x7ca00000
 80053c8:	fff80000 	.word	0xfff80000
 80053cc:	7fefffff 	.word	0x7fefffff
 80053d0:	f018 0310 	ands.w	r3, r8, #16
 80053d4:	bf18      	it	ne
 80053d6:	236a      	movne	r3, #106	; 0x6a
 80053d8:	4648      	mov	r0, r9
 80053da:	9305      	str	r3, [sp, #20]
 80053dc:	4651      	mov	r1, sl
 80053de:	2300      	movs	r3, #0
 80053e0:	4da1      	ldr	r5, [pc, #644]	; (8005668 <_strtod_l+0x850>)
 80053e2:	f1b8 0f00 	cmp.w	r8, #0
 80053e6:	f300 8113 	bgt.w	8005610 <_strtod_l+0x7f8>
 80053ea:	b10b      	cbz	r3, 80053f0 <_strtod_l+0x5d8>
 80053ec:	4681      	mov	r9, r0
 80053ee:	468a      	mov	sl, r1
 80053f0:	9b05      	ldr	r3, [sp, #20]
 80053f2:	b1bb      	cbz	r3, 8005424 <_strtod_l+0x60c>
 80053f4:	f3ca 530a 	ubfx	r3, sl, #20, #11
 80053f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	4651      	mov	r1, sl
 8005400:	dd10      	ble.n	8005424 <_strtod_l+0x60c>
 8005402:	2b1f      	cmp	r3, #31
 8005404:	f340 8110 	ble.w	8005628 <_strtod_l+0x810>
 8005408:	2b34      	cmp	r3, #52	; 0x34
 800540a:	bfd8      	it	le
 800540c:	f04f 32ff 	movle.w	r2, #4294967295
 8005410:	f04f 0900 	mov.w	r9, #0
 8005414:	bfcf      	iteee	gt
 8005416:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 800541a:	3b20      	suble	r3, #32
 800541c:	fa02 f303 	lslle.w	r3, r2, r3
 8005420:	ea03 0a01 	andle.w	sl, r3, r1
 8005424:	2200      	movs	r2, #0
 8005426:	2300      	movs	r3, #0
 8005428:	4648      	mov	r0, r9
 800542a:	4651      	mov	r1, sl
 800542c:	f7fb fabc 	bl	80009a8 <__aeabi_dcmpeq>
 8005430:	2800      	cmp	r0, #0
 8005432:	d1a8      	bne.n	8005386 <_strtod_l+0x56e>
 8005434:	9b06      	ldr	r3, [sp, #24]
 8005436:	9a04      	ldr	r2, [sp, #16]
 8005438:	9300      	str	r3, [sp, #0]
 800543a:	9908      	ldr	r1, [sp, #32]
 800543c:	4623      	mov	r3, r4
 800543e:	4658      	mov	r0, fp
 8005440:	f001 fe89 	bl	8007156 <__s2b>
 8005444:	9008      	str	r0, [sp, #32]
 8005446:	2800      	cmp	r0, #0
 8005448:	f43f af00 	beq.w	800524c <_strtod_l+0x434>
 800544c:	9a07      	ldr	r2, [sp, #28]
 800544e:	9b07      	ldr	r3, [sp, #28]
 8005450:	2a00      	cmp	r2, #0
 8005452:	f1c3 0300 	rsb	r3, r3, #0
 8005456:	bfa8      	it	ge
 8005458:	2300      	movge	r3, #0
 800545a:	f04f 0800 	mov.w	r8, #0
 800545e:	930e      	str	r3, [sp, #56]	; 0x38
 8005460:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005464:	9316      	str	r3, [sp, #88]	; 0x58
 8005466:	f8cd 8010 	str.w	r8, [sp, #16]
 800546a:	9b08      	ldr	r3, [sp, #32]
 800546c:	4658      	mov	r0, fp
 800546e:	6859      	ldr	r1, [r3, #4]
 8005470:	f001 fdeb 	bl	800704a <_Balloc>
 8005474:	9006      	str	r0, [sp, #24]
 8005476:	2800      	cmp	r0, #0
 8005478:	f43f aef0 	beq.w	800525c <_strtod_l+0x444>
 800547c:	9b08      	ldr	r3, [sp, #32]
 800547e:	300c      	adds	r0, #12
 8005480:	691a      	ldr	r2, [r3, #16]
 8005482:	f103 010c 	add.w	r1, r3, #12
 8005486:	3202      	adds	r2, #2
 8005488:	0092      	lsls	r2, r2, #2
 800548a:	f001 fdd3 	bl	8007034 <memcpy>
 800548e:	ab1e      	add	r3, sp, #120	; 0x78
 8005490:	9301      	str	r3, [sp, #4]
 8005492:	ab1d      	add	r3, sp, #116	; 0x74
 8005494:	9300      	str	r3, [sp, #0]
 8005496:	464a      	mov	r2, r9
 8005498:	4653      	mov	r3, sl
 800549a:	4658      	mov	r0, fp
 800549c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 80054a0:	f002 f914 	bl	80076cc <__d2b>
 80054a4:	901c      	str	r0, [sp, #112]	; 0x70
 80054a6:	2800      	cmp	r0, #0
 80054a8:	f43f aed8 	beq.w	800525c <_strtod_l+0x444>
 80054ac:	2101      	movs	r1, #1
 80054ae:	4658      	mov	r0, fp
 80054b0:	f001 fedd 	bl	800726e <__i2b>
 80054b4:	9004      	str	r0, [sp, #16]
 80054b6:	4603      	mov	r3, r0
 80054b8:	2800      	cmp	r0, #0
 80054ba:	f43f aecf 	beq.w	800525c <_strtod_l+0x444>
 80054be:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80054c0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80054c2:	2d00      	cmp	r5, #0
 80054c4:	bfab      	itete	ge
 80054c6:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80054c8:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80054ca:	18ee      	addge	r6, r5, r3
 80054cc:	1b5c      	sublt	r4, r3, r5
 80054ce:	9b05      	ldr	r3, [sp, #20]
 80054d0:	bfa8      	it	ge
 80054d2:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80054d4:	eba5 0503 	sub.w	r5, r5, r3
 80054d8:	4415      	add	r5, r2
 80054da:	4b64      	ldr	r3, [pc, #400]	; (800566c <_strtod_l+0x854>)
 80054dc:	f105 35ff 	add.w	r5, r5, #4294967295
 80054e0:	bfb8      	it	lt
 80054e2:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80054e4:	429d      	cmp	r5, r3
 80054e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80054ea:	f280 80af 	bge.w	800564c <_strtod_l+0x834>
 80054ee:	1b5b      	subs	r3, r3, r5
 80054f0:	2b1f      	cmp	r3, #31
 80054f2:	eba2 0203 	sub.w	r2, r2, r3
 80054f6:	f04f 0701 	mov.w	r7, #1
 80054fa:	f300 809c 	bgt.w	8005636 <_strtod_l+0x81e>
 80054fe:	2500      	movs	r5, #0
 8005500:	fa07 f303 	lsl.w	r3, r7, r3
 8005504:	930f      	str	r3, [sp, #60]	; 0x3c
 8005506:	18b7      	adds	r7, r6, r2
 8005508:	9b05      	ldr	r3, [sp, #20]
 800550a:	42be      	cmp	r6, r7
 800550c:	4414      	add	r4, r2
 800550e:	441c      	add	r4, r3
 8005510:	4633      	mov	r3, r6
 8005512:	bfa8      	it	ge
 8005514:	463b      	movge	r3, r7
 8005516:	42a3      	cmp	r3, r4
 8005518:	bfa8      	it	ge
 800551a:	4623      	movge	r3, r4
 800551c:	2b00      	cmp	r3, #0
 800551e:	bfc2      	ittt	gt
 8005520:	1aff      	subgt	r7, r7, r3
 8005522:	1ae4      	subgt	r4, r4, r3
 8005524:	1af6      	subgt	r6, r6, r3
 8005526:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005528:	b1bb      	cbz	r3, 800555a <_strtod_l+0x742>
 800552a:	461a      	mov	r2, r3
 800552c:	9904      	ldr	r1, [sp, #16]
 800552e:	4658      	mov	r0, fp
 8005530:	f001 ff3c 	bl	80073ac <__pow5mult>
 8005534:	9004      	str	r0, [sp, #16]
 8005536:	2800      	cmp	r0, #0
 8005538:	f43f ae90 	beq.w	800525c <_strtod_l+0x444>
 800553c:	4601      	mov	r1, r0
 800553e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005540:	4658      	mov	r0, fp
 8005542:	f001 fe9d 	bl	8007280 <__multiply>
 8005546:	9009      	str	r0, [sp, #36]	; 0x24
 8005548:	2800      	cmp	r0, #0
 800554a:	f43f ae87 	beq.w	800525c <_strtod_l+0x444>
 800554e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005550:	4658      	mov	r0, fp
 8005552:	f001 fdae 	bl	80070b2 <_Bfree>
 8005556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005558:	931c      	str	r3, [sp, #112]	; 0x70
 800555a:	2f00      	cmp	r7, #0
 800555c:	dc7a      	bgt.n	8005654 <_strtod_l+0x83c>
 800555e:	9b07      	ldr	r3, [sp, #28]
 8005560:	2b00      	cmp	r3, #0
 8005562:	dd08      	ble.n	8005576 <_strtod_l+0x75e>
 8005564:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005566:	9906      	ldr	r1, [sp, #24]
 8005568:	4658      	mov	r0, fp
 800556a:	f001 ff1f 	bl	80073ac <__pow5mult>
 800556e:	9006      	str	r0, [sp, #24]
 8005570:	2800      	cmp	r0, #0
 8005572:	f43f ae73 	beq.w	800525c <_strtod_l+0x444>
 8005576:	2c00      	cmp	r4, #0
 8005578:	dd08      	ble.n	800558c <_strtod_l+0x774>
 800557a:	4622      	mov	r2, r4
 800557c:	9906      	ldr	r1, [sp, #24]
 800557e:	4658      	mov	r0, fp
 8005580:	f001 ff62 	bl	8007448 <__lshift>
 8005584:	9006      	str	r0, [sp, #24]
 8005586:	2800      	cmp	r0, #0
 8005588:	f43f ae68 	beq.w	800525c <_strtod_l+0x444>
 800558c:	2e00      	cmp	r6, #0
 800558e:	dd08      	ble.n	80055a2 <_strtod_l+0x78a>
 8005590:	4632      	mov	r2, r6
 8005592:	9904      	ldr	r1, [sp, #16]
 8005594:	4658      	mov	r0, fp
 8005596:	f001 ff57 	bl	8007448 <__lshift>
 800559a:	9004      	str	r0, [sp, #16]
 800559c:	2800      	cmp	r0, #0
 800559e:	f43f ae5d 	beq.w	800525c <_strtod_l+0x444>
 80055a2:	9a06      	ldr	r2, [sp, #24]
 80055a4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80055a6:	4658      	mov	r0, fp
 80055a8:	f001 ffbc 	bl	8007524 <__mdiff>
 80055ac:	4680      	mov	r8, r0
 80055ae:	2800      	cmp	r0, #0
 80055b0:	f43f ae54 	beq.w	800525c <_strtod_l+0x444>
 80055b4:	2400      	movs	r4, #0
 80055b6:	68c3      	ldr	r3, [r0, #12]
 80055b8:	9904      	ldr	r1, [sp, #16]
 80055ba:	60c4      	str	r4, [r0, #12]
 80055bc:	930c      	str	r3, [sp, #48]	; 0x30
 80055be:	f001 ff97 	bl	80074f0 <__mcmp>
 80055c2:	42a0      	cmp	r0, r4
 80055c4:	da54      	bge.n	8005670 <_strtod_l+0x858>
 80055c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055c8:	b9f3      	cbnz	r3, 8005608 <_strtod_l+0x7f0>
 80055ca:	f1b9 0f00 	cmp.w	r9, #0
 80055ce:	d11b      	bne.n	8005608 <_strtod_l+0x7f0>
 80055d0:	f3ca 0313 	ubfx	r3, sl, #0, #20
 80055d4:	b9c3      	cbnz	r3, 8005608 <_strtod_l+0x7f0>
 80055d6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80055da:	0d1b      	lsrs	r3, r3, #20
 80055dc:	051b      	lsls	r3, r3, #20
 80055de:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80055e2:	d911      	bls.n	8005608 <_strtod_l+0x7f0>
 80055e4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80055e8:	b91b      	cbnz	r3, 80055f2 <_strtod_l+0x7da>
 80055ea:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	dd0a      	ble.n	8005608 <_strtod_l+0x7f0>
 80055f2:	4641      	mov	r1, r8
 80055f4:	2201      	movs	r2, #1
 80055f6:	4658      	mov	r0, fp
 80055f8:	f001 ff26 	bl	8007448 <__lshift>
 80055fc:	9904      	ldr	r1, [sp, #16]
 80055fe:	4680      	mov	r8, r0
 8005600:	f001 ff76 	bl	80074f0 <__mcmp>
 8005604:	2800      	cmp	r0, #0
 8005606:	dc68      	bgt.n	80056da <_strtod_l+0x8c2>
 8005608:	9b05      	ldr	r3, [sp, #20]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d172      	bne.n	80056f4 <_strtod_l+0x8dc>
 800560e:	e630      	b.n	8005272 <_strtod_l+0x45a>
 8005610:	f018 0f01 	tst.w	r8, #1
 8005614:	d004      	beq.n	8005620 <_strtod_l+0x808>
 8005616:	e9d5 2300 	ldrd	r2, r3, [r5]
 800561a:	f7fa ff5d 	bl	80004d8 <__aeabi_dmul>
 800561e:	2301      	movs	r3, #1
 8005620:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005624:	3508      	adds	r5, #8
 8005626:	e6dc      	b.n	80053e2 <_strtod_l+0x5ca>
 8005628:	f04f 32ff 	mov.w	r2, #4294967295
 800562c:	fa02 f303 	lsl.w	r3, r2, r3
 8005630:	ea03 0909 	and.w	r9, r3, r9
 8005634:	e6f6      	b.n	8005424 <_strtod_l+0x60c>
 8005636:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800563a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800563e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005642:	35e2      	adds	r5, #226	; 0xe2
 8005644:	fa07 f505 	lsl.w	r5, r7, r5
 8005648:	970f      	str	r7, [sp, #60]	; 0x3c
 800564a:	e75c      	b.n	8005506 <_strtod_l+0x6ee>
 800564c:	2301      	movs	r3, #1
 800564e:	2500      	movs	r5, #0
 8005650:	930f      	str	r3, [sp, #60]	; 0x3c
 8005652:	e758      	b.n	8005506 <_strtod_l+0x6ee>
 8005654:	463a      	mov	r2, r7
 8005656:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005658:	4658      	mov	r0, fp
 800565a:	f001 fef5 	bl	8007448 <__lshift>
 800565e:	901c      	str	r0, [sp, #112]	; 0x70
 8005660:	2800      	cmp	r0, #0
 8005662:	f47f af7c 	bne.w	800555e <_strtod_l+0x746>
 8005666:	e5f9      	b.n	800525c <_strtod_l+0x444>
 8005668:	08008598 	.word	0x08008598
 800566c:	fffffc02 	.word	0xfffffc02
 8005670:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005674:	f040 8089 	bne.w	800578a <_strtod_l+0x972>
 8005678:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800567a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800567e:	b342      	cbz	r2, 80056d2 <_strtod_l+0x8ba>
 8005680:	4aaf      	ldr	r2, [pc, #700]	; (8005940 <_strtod_l+0xb28>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d156      	bne.n	8005734 <_strtod_l+0x91c>
 8005686:	9b05      	ldr	r3, [sp, #20]
 8005688:	4648      	mov	r0, r9
 800568a:	b1eb      	cbz	r3, 80056c8 <_strtod_l+0x8b0>
 800568c:	4653      	mov	r3, sl
 800568e:	4aad      	ldr	r2, [pc, #692]	; (8005944 <_strtod_l+0xb2c>)
 8005690:	f04f 31ff 	mov.w	r1, #4294967295
 8005694:	401a      	ands	r2, r3
 8005696:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800569a:	d818      	bhi.n	80056ce <_strtod_l+0x8b6>
 800569c:	0d12      	lsrs	r2, r2, #20
 800569e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80056a2:	fa01 f303 	lsl.w	r3, r1, r3
 80056a6:	4298      	cmp	r0, r3
 80056a8:	d144      	bne.n	8005734 <_strtod_l+0x91c>
 80056aa:	4ba7      	ldr	r3, [pc, #668]	; (8005948 <_strtod_l+0xb30>)
 80056ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d102      	bne.n	80056b8 <_strtod_l+0x8a0>
 80056b2:	3001      	adds	r0, #1
 80056b4:	f43f add2 	beq.w	800525c <_strtod_l+0x444>
 80056b8:	4ba2      	ldr	r3, [pc, #648]	; (8005944 <_strtod_l+0xb2c>)
 80056ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056bc:	f04f 0900 	mov.w	r9, #0
 80056c0:	401a      	ands	r2, r3
 80056c2:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 80056c6:	e79f      	b.n	8005608 <_strtod_l+0x7f0>
 80056c8:	f04f 33ff 	mov.w	r3, #4294967295
 80056cc:	e7eb      	b.n	80056a6 <_strtod_l+0x88e>
 80056ce:	460b      	mov	r3, r1
 80056d0:	e7e9      	b.n	80056a6 <_strtod_l+0x88e>
 80056d2:	bb7b      	cbnz	r3, 8005734 <_strtod_l+0x91c>
 80056d4:	f1b9 0f00 	cmp.w	r9, #0
 80056d8:	d12c      	bne.n	8005734 <_strtod_l+0x91c>
 80056da:	9905      	ldr	r1, [sp, #20]
 80056dc:	4653      	mov	r3, sl
 80056de:	4a99      	ldr	r2, [pc, #612]	; (8005944 <_strtod_l+0xb2c>)
 80056e0:	b1f1      	cbz	r1, 8005720 <_strtod_l+0x908>
 80056e2:	ea02 010a 	and.w	r1, r2, sl
 80056e6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80056ea:	dc19      	bgt.n	8005720 <_strtod_l+0x908>
 80056ec:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80056f0:	f77f ae51 	ble.w	8005396 <_strtod_l+0x57e>
 80056f4:	2300      	movs	r3, #0
 80056f6:	4a95      	ldr	r2, [pc, #596]	; (800594c <_strtod_l+0xb34>)
 80056f8:	4648      	mov	r0, r9
 80056fa:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80056fe:	4651      	mov	r1, sl
 8005700:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005704:	f7fa fee8 	bl	80004d8 <__aeabi_dmul>
 8005708:	4681      	mov	r9, r0
 800570a:	468a      	mov	sl, r1
 800570c:	2900      	cmp	r1, #0
 800570e:	f47f adb0 	bne.w	8005272 <_strtod_l+0x45a>
 8005712:	2800      	cmp	r0, #0
 8005714:	f47f adad 	bne.w	8005272 <_strtod_l+0x45a>
 8005718:	2322      	movs	r3, #34	; 0x22
 800571a:	f8cb 3000 	str.w	r3, [fp]
 800571e:	e5a8      	b.n	8005272 <_strtod_l+0x45a>
 8005720:	4013      	ands	r3, r2
 8005722:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005726:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 800572a:	f04f 39ff 	mov.w	r9, #4294967295
 800572e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8005732:	e769      	b.n	8005608 <_strtod_l+0x7f0>
 8005734:	b19d      	cbz	r5, 800575e <_strtod_l+0x946>
 8005736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005738:	421d      	tst	r5, r3
 800573a:	f43f af65 	beq.w	8005608 <_strtod_l+0x7f0>
 800573e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005740:	9a05      	ldr	r2, [sp, #20]
 8005742:	4648      	mov	r0, r9
 8005744:	4651      	mov	r1, sl
 8005746:	b173      	cbz	r3, 8005766 <_strtod_l+0x94e>
 8005748:	f7ff fb42 	bl	8004dd0 <sulp>
 800574c:	4602      	mov	r2, r0
 800574e:	460b      	mov	r3, r1
 8005750:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005754:	f7fa fd0a 	bl	800016c <__adddf3>
 8005758:	4681      	mov	r9, r0
 800575a:	468a      	mov	sl, r1
 800575c:	e754      	b.n	8005608 <_strtod_l+0x7f0>
 800575e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005760:	ea13 0f09 	tst.w	r3, r9
 8005764:	e7e9      	b.n	800573a <_strtod_l+0x922>
 8005766:	f7ff fb33 	bl	8004dd0 <sulp>
 800576a:	4602      	mov	r2, r0
 800576c:	460b      	mov	r3, r1
 800576e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005772:	f7fa fcf9 	bl	8000168 <__aeabi_dsub>
 8005776:	2200      	movs	r2, #0
 8005778:	2300      	movs	r3, #0
 800577a:	4681      	mov	r9, r0
 800577c:	468a      	mov	sl, r1
 800577e:	f7fb f913 	bl	80009a8 <__aeabi_dcmpeq>
 8005782:	2800      	cmp	r0, #0
 8005784:	f47f ae07 	bne.w	8005396 <_strtod_l+0x57e>
 8005788:	e73e      	b.n	8005608 <_strtod_l+0x7f0>
 800578a:	9904      	ldr	r1, [sp, #16]
 800578c:	4640      	mov	r0, r8
 800578e:	f001 ffec 	bl	800776a <__ratio>
 8005792:	2200      	movs	r2, #0
 8005794:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005798:	4606      	mov	r6, r0
 800579a:	460f      	mov	r7, r1
 800579c:	f7fb f918 	bl	80009d0 <__aeabi_dcmple>
 80057a0:	2800      	cmp	r0, #0
 80057a2:	d075      	beq.n	8005890 <_strtod_l+0xa78>
 80057a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d047      	beq.n	800583a <_strtod_l+0xa22>
 80057aa:	2600      	movs	r6, #0
 80057ac:	4f68      	ldr	r7, [pc, #416]	; (8005950 <_strtod_l+0xb38>)
 80057ae:	4d68      	ldr	r5, [pc, #416]	; (8005950 <_strtod_l+0xb38>)
 80057b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80057b6:	0d1b      	lsrs	r3, r3, #20
 80057b8:	051b      	lsls	r3, r3, #20
 80057ba:	930f      	str	r3, [sp, #60]	; 0x3c
 80057bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057be:	4b65      	ldr	r3, [pc, #404]	; (8005954 <_strtod_l+0xb3c>)
 80057c0:	429a      	cmp	r2, r3
 80057c2:	f040 80cf 	bne.w	8005964 <_strtod_l+0xb4c>
 80057c6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80057ca:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80057ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057d0:	4648      	mov	r0, r9
 80057d2:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 80057d6:	4651      	mov	r1, sl
 80057d8:	f001 ff02 	bl	80075e0 <__ulp>
 80057dc:	4602      	mov	r2, r0
 80057de:	460b      	mov	r3, r1
 80057e0:	4630      	mov	r0, r6
 80057e2:	4639      	mov	r1, r7
 80057e4:	f7fa fe78 	bl	80004d8 <__aeabi_dmul>
 80057e8:	464a      	mov	r2, r9
 80057ea:	4653      	mov	r3, sl
 80057ec:	f7fa fcbe 	bl	800016c <__adddf3>
 80057f0:	460b      	mov	r3, r1
 80057f2:	4954      	ldr	r1, [pc, #336]	; (8005944 <_strtod_l+0xb2c>)
 80057f4:	4a58      	ldr	r2, [pc, #352]	; (8005958 <_strtod_l+0xb40>)
 80057f6:	4019      	ands	r1, r3
 80057f8:	4291      	cmp	r1, r2
 80057fa:	4681      	mov	r9, r0
 80057fc:	d95e      	bls.n	80058bc <_strtod_l+0xaa4>
 80057fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005800:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005804:	4293      	cmp	r3, r2
 8005806:	d103      	bne.n	8005810 <_strtod_l+0x9f8>
 8005808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800580a:	3301      	adds	r3, #1
 800580c:	f43f ad26 	beq.w	800525c <_strtod_l+0x444>
 8005810:	f04f 39ff 	mov.w	r9, #4294967295
 8005814:	f8df a130 	ldr.w	sl, [pc, #304]	; 8005948 <_strtod_l+0xb30>
 8005818:	991c      	ldr	r1, [sp, #112]	; 0x70
 800581a:	4658      	mov	r0, fp
 800581c:	f001 fc49 	bl	80070b2 <_Bfree>
 8005820:	9906      	ldr	r1, [sp, #24]
 8005822:	4658      	mov	r0, fp
 8005824:	f001 fc45 	bl	80070b2 <_Bfree>
 8005828:	9904      	ldr	r1, [sp, #16]
 800582a:	4658      	mov	r0, fp
 800582c:	f001 fc41 	bl	80070b2 <_Bfree>
 8005830:	4641      	mov	r1, r8
 8005832:	4658      	mov	r0, fp
 8005834:	f001 fc3d 	bl	80070b2 <_Bfree>
 8005838:	e617      	b.n	800546a <_strtod_l+0x652>
 800583a:	f1b9 0f00 	cmp.w	r9, #0
 800583e:	d119      	bne.n	8005874 <_strtod_l+0xa5c>
 8005840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005842:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005846:	b9e3      	cbnz	r3, 8005882 <_strtod_l+0xa6a>
 8005848:	2200      	movs	r2, #0
 800584a:	4b41      	ldr	r3, [pc, #260]	; (8005950 <_strtod_l+0xb38>)
 800584c:	4630      	mov	r0, r6
 800584e:	4639      	mov	r1, r7
 8005850:	f7fb f8b4 	bl	80009bc <__aeabi_dcmplt>
 8005854:	b9c8      	cbnz	r0, 800588a <_strtod_l+0xa72>
 8005856:	2200      	movs	r2, #0
 8005858:	4b40      	ldr	r3, [pc, #256]	; (800595c <_strtod_l+0xb44>)
 800585a:	4630      	mov	r0, r6
 800585c:	4639      	mov	r1, r7
 800585e:	f7fa fe3b 	bl	80004d8 <__aeabi_dmul>
 8005862:	4604      	mov	r4, r0
 8005864:	460d      	mov	r5, r1
 8005866:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800586a:	9418      	str	r4, [sp, #96]	; 0x60
 800586c:	9319      	str	r3, [sp, #100]	; 0x64
 800586e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8005872:	e79d      	b.n	80057b0 <_strtod_l+0x998>
 8005874:	f1b9 0f01 	cmp.w	r9, #1
 8005878:	d103      	bne.n	8005882 <_strtod_l+0xa6a>
 800587a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800587c:	2b00      	cmp	r3, #0
 800587e:	f43f ad8a 	beq.w	8005396 <_strtod_l+0x57e>
 8005882:	2600      	movs	r6, #0
 8005884:	4f36      	ldr	r7, [pc, #216]	; (8005960 <_strtod_l+0xb48>)
 8005886:	2400      	movs	r4, #0
 8005888:	e791      	b.n	80057ae <_strtod_l+0x996>
 800588a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800588c:	4d33      	ldr	r5, [pc, #204]	; (800595c <_strtod_l+0xb44>)
 800588e:	e7ea      	b.n	8005866 <_strtod_l+0xa4e>
 8005890:	4b32      	ldr	r3, [pc, #200]	; (800595c <_strtod_l+0xb44>)
 8005892:	2200      	movs	r2, #0
 8005894:	4630      	mov	r0, r6
 8005896:	4639      	mov	r1, r7
 8005898:	f7fa fe1e 	bl	80004d8 <__aeabi_dmul>
 800589c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800589e:	4604      	mov	r4, r0
 80058a0:	460d      	mov	r5, r1
 80058a2:	b933      	cbnz	r3, 80058b2 <_strtod_l+0xa9a>
 80058a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80058a8:	9010      	str	r0, [sp, #64]	; 0x40
 80058aa:	9311      	str	r3, [sp, #68]	; 0x44
 80058ac:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80058b0:	e77e      	b.n	80057b0 <_strtod_l+0x998>
 80058b2:	4602      	mov	r2, r0
 80058b4:	460b      	mov	r3, r1
 80058b6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80058ba:	e7f7      	b.n	80058ac <_strtod_l+0xa94>
 80058bc:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 80058c0:	9b05      	ldr	r3, [sp, #20]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1a8      	bne.n	8005818 <_strtod_l+0xa00>
 80058c6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80058ca:	0d1b      	lsrs	r3, r3, #20
 80058cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80058ce:	051b      	lsls	r3, r3, #20
 80058d0:	429a      	cmp	r2, r3
 80058d2:	4656      	mov	r6, sl
 80058d4:	d1a0      	bne.n	8005818 <_strtod_l+0xa00>
 80058d6:	4629      	mov	r1, r5
 80058d8:	4620      	mov	r0, r4
 80058da:	f7fb f8ad 	bl	8000a38 <__aeabi_d2iz>
 80058de:	f7fa fd91 	bl	8000404 <__aeabi_i2d>
 80058e2:	460b      	mov	r3, r1
 80058e4:	4602      	mov	r2, r0
 80058e6:	4629      	mov	r1, r5
 80058e8:	4620      	mov	r0, r4
 80058ea:	f7fa fc3d 	bl	8000168 <__aeabi_dsub>
 80058ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058f0:	4604      	mov	r4, r0
 80058f2:	460d      	mov	r5, r1
 80058f4:	b933      	cbnz	r3, 8005904 <_strtod_l+0xaec>
 80058f6:	f1b9 0f00 	cmp.w	r9, #0
 80058fa:	d103      	bne.n	8005904 <_strtod_l+0xaec>
 80058fc:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8005900:	2e00      	cmp	r6, #0
 8005902:	d06a      	beq.n	80059da <_strtod_l+0xbc2>
 8005904:	a30a      	add	r3, pc, #40	; (adr r3, 8005930 <_strtod_l+0xb18>)
 8005906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590a:	4620      	mov	r0, r4
 800590c:	4629      	mov	r1, r5
 800590e:	f7fb f855 	bl	80009bc <__aeabi_dcmplt>
 8005912:	2800      	cmp	r0, #0
 8005914:	f47f acad 	bne.w	8005272 <_strtod_l+0x45a>
 8005918:	a307      	add	r3, pc, #28	; (adr r3, 8005938 <_strtod_l+0xb20>)
 800591a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591e:	4620      	mov	r0, r4
 8005920:	4629      	mov	r1, r5
 8005922:	f7fb f869 	bl	80009f8 <__aeabi_dcmpgt>
 8005926:	2800      	cmp	r0, #0
 8005928:	f43f af76 	beq.w	8005818 <_strtod_l+0xa00>
 800592c:	e4a1      	b.n	8005272 <_strtod_l+0x45a>
 800592e:	bf00      	nop
 8005930:	94a03595 	.word	0x94a03595
 8005934:	3fdfffff 	.word	0x3fdfffff
 8005938:	35afe535 	.word	0x35afe535
 800593c:	3fe00000 	.word	0x3fe00000
 8005940:	000fffff 	.word	0x000fffff
 8005944:	7ff00000 	.word	0x7ff00000
 8005948:	7fefffff 	.word	0x7fefffff
 800594c:	39500000 	.word	0x39500000
 8005950:	3ff00000 	.word	0x3ff00000
 8005954:	7fe00000 	.word	0x7fe00000
 8005958:	7c9fffff 	.word	0x7c9fffff
 800595c:	3fe00000 	.word	0x3fe00000
 8005960:	bff00000 	.word	0xbff00000
 8005964:	9b05      	ldr	r3, [sp, #20]
 8005966:	b313      	cbz	r3, 80059ae <_strtod_l+0xb96>
 8005968:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800596a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800596e:	d81e      	bhi.n	80059ae <_strtod_l+0xb96>
 8005970:	a325      	add	r3, pc, #148	; (adr r3, 8005a08 <_strtod_l+0xbf0>)
 8005972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005976:	4620      	mov	r0, r4
 8005978:	4629      	mov	r1, r5
 800597a:	f7fb f829 	bl	80009d0 <__aeabi_dcmple>
 800597e:	b190      	cbz	r0, 80059a6 <_strtod_l+0xb8e>
 8005980:	4629      	mov	r1, r5
 8005982:	4620      	mov	r0, r4
 8005984:	f7fb f880 	bl	8000a88 <__aeabi_d2uiz>
 8005988:	2800      	cmp	r0, #0
 800598a:	bf08      	it	eq
 800598c:	2001      	moveq	r0, #1
 800598e:	f7fa fd29 	bl	80003e4 <__aeabi_ui2d>
 8005992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005994:	4604      	mov	r4, r0
 8005996:	460d      	mov	r5, r1
 8005998:	b9d3      	cbnz	r3, 80059d0 <_strtod_l+0xbb8>
 800599a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800599e:	9012      	str	r0, [sp, #72]	; 0x48
 80059a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80059a2:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80059a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80059a8:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80059ac:	1a9f      	subs	r7, r3, r2
 80059ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80059b2:	f001 fe15 	bl	80075e0 <__ulp>
 80059b6:	4602      	mov	r2, r0
 80059b8:	460b      	mov	r3, r1
 80059ba:	4630      	mov	r0, r6
 80059bc:	4639      	mov	r1, r7
 80059be:	f7fa fd8b 	bl	80004d8 <__aeabi_dmul>
 80059c2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80059c6:	f7fa fbd1 	bl	800016c <__adddf3>
 80059ca:	4681      	mov	r9, r0
 80059cc:	468a      	mov	sl, r1
 80059ce:	e777      	b.n	80058c0 <_strtod_l+0xaa8>
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 80059d8:	e7e3      	b.n	80059a2 <_strtod_l+0xb8a>
 80059da:	a30d      	add	r3, pc, #52	; (adr r3, 8005a10 <_strtod_l+0xbf8>)
 80059dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e0:	f7fa ffec 	bl	80009bc <__aeabi_dcmplt>
 80059e4:	e79f      	b.n	8005926 <_strtod_l+0xb0e>
 80059e6:	2300      	movs	r3, #0
 80059e8:	930d      	str	r3, [sp, #52]	; 0x34
 80059ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80059ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80059ee:	6013      	str	r3, [r2, #0]
 80059f0:	f7ff ba55 	b.w	8004e9e <_strtod_l+0x86>
 80059f4:	2b65      	cmp	r3, #101	; 0x65
 80059f6:	f04f 0200 	mov.w	r2, #0
 80059fa:	f43f ab42 	beq.w	8005082 <_strtod_l+0x26a>
 80059fe:	2101      	movs	r1, #1
 8005a00:	4614      	mov	r4, r2
 8005a02:	9105      	str	r1, [sp, #20]
 8005a04:	f7ff babf 	b.w	8004f86 <_strtod_l+0x16e>
 8005a08:	ffc00000 	.word	0xffc00000
 8005a0c:	41dfffff 	.word	0x41dfffff
 8005a10:	94a03595 	.word	0x94a03595
 8005a14:	3fcfffff 	.word	0x3fcfffff

08005a18 <_strtod_r>:
 8005a18:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <_strtod_r+0x18>)
 8005a1a:	b410      	push	{r4}
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4c05      	ldr	r4, [pc, #20]	; (8005a34 <_strtod_r+0x1c>)
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	bf08      	it	eq
 8005a26:	4623      	moveq	r3, r4
 8005a28:	bc10      	pop	{r4}
 8005a2a:	f7ff b9f5 	b.w	8004e18 <_strtod_l>
 8005a2e:	bf00      	nop
 8005a30:	2000000c 	.word	0x2000000c
 8005a34:	20000070 	.word	0x20000070

08005a38 <_strtol_l.isra.0>:
 8005a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a3c:	4680      	mov	r8, r0
 8005a3e:	4689      	mov	r9, r1
 8005a40:	4692      	mov	sl, r2
 8005a42:	461e      	mov	r6, r3
 8005a44:	460f      	mov	r7, r1
 8005a46:	463d      	mov	r5, r7
 8005a48:	9808      	ldr	r0, [sp, #32]
 8005a4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005a4e:	f001 fab5 	bl	8006fbc <__locale_ctype_ptr_l>
 8005a52:	4420      	add	r0, r4
 8005a54:	7843      	ldrb	r3, [r0, #1]
 8005a56:	f013 0308 	ands.w	r3, r3, #8
 8005a5a:	d132      	bne.n	8005ac2 <_strtol_l.isra.0+0x8a>
 8005a5c:	2c2d      	cmp	r4, #45	; 0x2d
 8005a5e:	d132      	bne.n	8005ac6 <_strtol_l.isra.0+0x8e>
 8005a60:	2201      	movs	r2, #1
 8005a62:	787c      	ldrb	r4, [r7, #1]
 8005a64:	1cbd      	adds	r5, r7, #2
 8005a66:	2e00      	cmp	r6, #0
 8005a68:	d05d      	beq.n	8005b26 <_strtol_l.isra.0+0xee>
 8005a6a:	2e10      	cmp	r6, #16
 8005a6c:	d109      	bne.n	8005a82 <_strtol_l.isra.0+0x4a>
 8005a6e:	2c30      	cmp	r4, #48	; 0x30
 8005a70:	d107      	bne.n	8005a82 <_strtol_l.isra.0+0x4a>
 8005a72:	782b      	ldrb	r3, [r5, #0]
 8005a74:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005a78:	2b58      	cmp	r3, #88	; 0x58
 8005a7a:	d14f      	bne.n	8005b1c <_strtol_l.isra.0+0xe4>
 8005a7c:	2610      	movs	r6, #16
 8005a7e:	786c      	ldrb	r4, [r5, #1]
 8005a80:	3502      	adds	r5, #2
 8005a82:	2a00      	cmp	r2, #0
 8005a84:	bf14      	ite	ne
 8005a86:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005a8a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005a8e:	2700      	movs	r7, #0
 8005a90:	fbb1 fcf6 	udiv	ip, r1, r6
 8005a94:	4638      	mov	r0, r7
 8005a96:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005a9a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005a9e:	2b09      	cmp	r3, #9
 8005aa0:	d817      	bhi.n	8005ad2 <_strtol_l.isra.0+0x9a>
 8005aa2:	461c      	mov	r4, r3
 8005aa4:	42a6      	cmp	r6, r4
 8005aa6:	dd23      	ble.n	8005af0 <_strtol_l.isra.0+0xb8>
 8005aa8:	1c7b      	adds	r3, r7, #1
 8005aaa:	d007      	beq.n	8005abc <_strtol_l.isra.0+0x84>
 8005aac:	4584      	cmp	ip, r0
 8005aae:	d31c      	bcc.n	8005aea <_strtol_l.isra.0+0xb2>
 8005ab0:	d101      	bne.n	8005ab6 <_strtol_l.isra.0+0x7e>
 8005ab2:	45a6      	cmp	lr, r4
 8005ab4:	db19      	blt.n	8005aea <_strtol_l.isra.0+0xb2>
 8005ab6:	2701      	movs	r7, #1
 8005ab8:	fb00 4006 	mla	r0, r0, r6, r4
 8005abc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ac0:	e7eb      	b.n	8005a9a <_strtol_l.isra.0+0x62>
 8005ac2:	462f      	mov	r7, r5
 8005ac4:	e7bf      	b.n	8005a46 <_strtol_l.isra.0+0xe>
 8005ac6:	2c2b      	cmp	r4, #43	; 0x2b
 8005ac8:	bf04      	itt	eq
 8005aca:	1cbd      	addeq	r5, r7, #2
 8005acc:	787c      	ldrbeq	r4, [r7, #1]
 8005ace:	461a      	mov	r2, r3
 8005ad0:	e7c9      	b.n	8005a66 <_strtol_l.isra.0+0x2e>
 8005ad2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005ad6:	2b19      	cmp	r3, #25
 8005ad8:	d801      	bhi.n	8005ade <_strtol_l.isra.0+0xa6>
 8005ada:	3c37      	subs	r4, #55	; 0x37
 8005adc:	e7e2      	b.n	8005aa4 <_strtol_l.isra.0+0x6c>
 8005ade:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005ae2:	2b19      	cmp	r3, #25
 8005ae4:	d804      	bhi.n	8005af0 <_strtol_l.isra.0+0xb8>
 8005ae6:	3c57      	subs	r4, #87	; 0x57
 8005ae8:	e7dc      	b.n	8005aa4 <_strtol_l.isra.0+0x6c>
 8005aea:	f04f 37ff 	mov.w	r7, #4294967295
 8005aee:	e7e5      	b.n	8005abc <_strtol_l.isra.0+0x84>
 8005af0:	1c7b      	adds	r3, r7, #1
 8005af2:	d108      	bne.n	8005b06 <_strtol_l.isra.0+0xce>
 8005af4:	2322      	movs	r3, #34	; 0x22
 8005af6:	4608      	mov	r0, r1
 8005af8:	f8c8 3000 	str.w	r3, [r8]
 8005afc:	f1ba 0f00 	cmp.w	sl, #0
 8005b00:	d107      	bne.n	8005b12 <_strtol_l.isra.0+0xda>
 8005b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b06:	b102      	cbz	r2, 8005b0a <_strtol_l.isra.0+0xd2>
 8005b08:	4240      	negs	r0, r0
 8005b0a:	f1ba 0f00 	cmp.w	sl, #0
 8005b0e:	d0f8      	beq.n	8005b02 <_strtol_l.isra.0+0xca>
 8005b10:	b10f      	cbz	r7, 8005b16 <_strtol_l.isra.0+0xde>
 8005b12:	f105 39ff 	add.w	r9, r5, #4294967295
 8005b16:	f8ca 9000 	str.w	r9, [sl]
 8005b1a:	e7f2      	b.n	8005b02 <_strtol_l.isra.0+0xca>
 8005b1c:	2430      	movs	r4, #48	; 0x30
 8005b1e:	2e00      	cmp	r6, #0
 8005b20:	d1af      	bne.n	8005a82 <_strtol_l.isra.0+0x4a>
 8005b22:	2608      	movs	r6, #8
 8005b24:	e7ad      	b.n	8005a82 <_strtol_l.isra.0+0x4a>
 8005b26:	2c30      	cmp	r4, #48	; 0x30
 8005b28:	d0a3      	beq.n	8005a72 <_strtol_l.isra.0+0x3a>
 8005b2a:	260a      	movs	r6, #10
 8005b2c:	e7a9      	b.n	8005a82 <_strtol_l.isra.0+0x4a>
	...

08005b30 <_strtol_r>:
 8005b30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005b32:	4c06      	ldr	r4, [pc, #24]	; (8005b4c <_strtol_r+0x1c>)
 8005b34:	4d06      	ldr	r5, [pc, #24]	; (8005b50 <_strtol_r+0x20>)
 8005b36:	6824      	ldr	r4, [r4, #0]
 8005b38:	6a24      	ldr	r4, [r4, #32]
 8005b3a:	2c00      	cmp	r4, #0
 8005b3c:	bf08      	it	eq
 8005b3e:	462c      	moveq	r4, r5
 8005b40:	9400      	str	r4, [sp, #0]
 8005b42:	f7ff ff79 	bl	8005a38 <_strtol_l.isra.0>
 8005b46:	b003      	add	sp, #12
 8005b48:	bd30      	pop	{r4, r5, pc}
 8005b4a:	bf00      	nop
 8005b4c:	2000000c 	.word	0x2000000c
 8005b50:	20000070 	.word	0x20000070

08005b54 <quorem>:
 8005b54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b58:	6903      	ldr	r3, [r0, #16]
 8005b5a:	690c      	ldr	r4, [r1, #16]
 8005b5c:	4680      	mov	r8, r0
 8005b5e:	42a3      	cmp	r3, r4
 8005b60:	f2c0 8084 	blt.w	8005c6c <quorem+0x118>
 8005b64:	3c01      	subs	r4, #1
 8005b66:	f101 0714 	add.w	r7, r1, #20
 8005b6a:	f100 0614 	add.w	r6, r0, #20
 8005b6e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005b72:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005b76:	3501      	adds	r5, #1
 8005b78:	fbb0 f5f5 	udiv	r5, r0, r5
 8005b7c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005b80:	eb06 030c 	add.w	r3, r6, ip
 8005b84:	eb07 090c 	add.w	r9, r7, ip
 8005b88:	9301      	str	r3, [sp, #4]
 8005b8a:	b39d      	cbz	r5, 8005bf4 <quorem+0xa0>
 8005b8c:	f04f 0a00 	mov.w	sl, #0
 8005b90:	4638      	mov	r0, r7
 8005b92:	46b6      	mov	lr, r6
 8005b94:	46d3      	mov	fp, sl
 8005b96:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b9a:	b293      	uxth	r3, r2
 8005b9c:	fb05 a303 	mla	r3, r5, r3, sl
 8005ba0:	0c12      	lsrs	r2, r2, #16
 8005ba2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005ba6:	fb05 a202 	mla	r2, r5, r2, sl
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	ebab 0303 	sub.w	r3, fp, r3
 8005bb0:	f8de b000 	ldr.w	fp, [lr]
 8005bb4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005bb8:	fa1f fb8b 	uxth.w	fp, fp
 8005bbc:	445b      	add	r3, fp
 8005bbe:	fa1f fb82 	uxth.w	fp, r2
 8005bc2:	f8de 2000 	ldr.w	r2, [lr]
 8005bc6:	4581      	cmp	r9, r0
 8005bc8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005bcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bd6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005bda:	f84e 3b04 	str.w	r3, [lr], #4
 8005bde:	d2da      	bcs.n	8005b96 <quorem+0x42>
 8005be0:	f856 300c 	ldr.w	r3, [r6, ip]
 8005be4:	b933      	cbnz	r3, 8005bf4 <quorem+0xa0>
 8005be6:	9b01      	ldr	r3, [sp, #4]
 8005be8:	3b04      	subs	r3, #4
 8005bea:	429e      	cmp	r6, r3
 8005bec:	461a      	mov	r2, r3
 8005bee:	d331      	bcc.n	8005c54 <quorem+0x100>
 8005bf0:	f8c8 4010 	str.w	r4, [r8, #16]
 8005bf4:	4640      	mov	r0, r8
 8005bf6:	f001 fc7b 	bl	80074f0 <__mcmp>
 8005bfa:	2800      	cmp	r0, #0
 8005bfc:	db26      	blt.n	8005c4c <quorem+0xf8>
 8005bfe:	4630      	mov	r0, r6
 8005c00:	f04f 0c00 	mov.w	ip, #0
 8005c04:	3501      	adds	r5, #1
 8005c06:	f857 1b04 	ldr.w	r1, [r7], #4
 8005c0a:	f8d0 e000 	ldr.w	lr, [r0]
 8005c0e:	b28b      	uxth	r3, r1
 8005c10:	ebac 0303 	sub.w	r3, ip, r3
 8005c14:	fa1f f28e 	uxth.w	r2, lr
 8005c18:	4413      	add	r3, r2
 8005c1a:	0c0a      	lsrs	r2, r1, #16
 8005c1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005c20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c2a:	45b9      	cmp	r9, r7
 8005c2c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005c30:	f840 3b04 	str.w	r3, [r0], #4
 8005c34:	d2e7      	bcs.n	8005c06 <quorem+0xb2>
 8005c36:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005c3a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005c3e:	b92a      	cbnz	r2, 8005c4c <quorem+0xf8>
 8005c40:	3b04      	subs	r3, #4
 8005c42:	429e      	cmp	r6, r3
 8005c44:	461a      	mov	r2, r3
 8005c46:	d30b      	bcc.n	8005c60 <quorem+0x10c>
 8005c48:	f8c8 4010 	str.w	r4, [r8, #16]
 8005c4c:	4628      	mov	r0, r5
 8005c4e:	b003      	add	sp, #12
 8005c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c54:	6812      	ldr	r2, [r2, #0]
 8005c56:	3b04      	subs	r3, #4
 8005c58:	2a00      	cmp	r2, #0
 8005c5a:	d1c9      	bne.n	8005bf0 <quorem+0x9c>
 8005c5c:	3c01      	subs	r4, #1
 8005c5e:	e7c4      	b.n	8005bea <quorem+0x96>
 8005c60:	6812      	ldr	r2, [r2, #0]
 8005c62:	3b04      	subs	r3, #4
 8005c64:	2a00      	cmp	r2, #0
 8005c66:	d1ef      	bne.n	8005c48 <quorem+0xf4>
 8005c68:	3c01      	subs	r4, #1
 8005c6a:	e7ea      	b.n	8005c42 <quorem+0xee>
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	e7ee      	b.n	8005c4e <quorem+0xfa>

08005c70 <_dtoa_r>:
 8005c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c74:	4616      	mov	r6, r2
 8005c76:	461f      	mov	r7, r3
 8005c78:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005c7a:	b095      	sub	sp, #84	; 0x54
 8005c7c:	4604      	mov	r4, r0
 8005c7e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8005c82:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005c86:	b93d      	cbnz	r5, 8005c98 <_dtoa_r+0x28>
 8005c88:	2010      	movs	r0, #16
 8005c8a:	f001 f9ab 	bl	8006fe4 <malloc>
 8005c8e:	6260      	str	r0, [r4, #36]	; 0x24
 8005c90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005c94:	6005      	str	r5, [r0, #0]
 8005c96:	60c5      	str	r5, [r0, #12]
 8005c98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c9a:	6819      	ldr	r1, [r3, #0]
 8005c9c:	b151      	cbz	r1, 8005cb4 <_dtoa_r+0x44>
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	4093      	lsls	r3, r2
 8005ca4:	604a      	str	r2, [r1, #4]
 8005ca6:	608b      	str	r3, [r1, #8]
 8005ca8:	4620      	mov	r0, r4
 8005caa:	f001 fa02 	bl	80070b2 <_Bfree>
 8005cae:	2200      	movs	r2, #0
 8005cb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cb2:	601a      	str	r2, [r3, #0]
 8005cb4:	1e3b      	subs	r3, r7, #0
 8005cb6:	bfaf      	iteee	ge
 8005cb8:	2300      	movge	r3, #0
 8005cba:	2201      	movlt	r2, #1
 8005cbc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005cc0:	9303      	strlt	r3, [sp, #12]
 8005cc2:	bfac      	ite	ge
 8005cc4:	f8c8 3000 	strge.w	r3, [r8]
 8005cc8:	f8c8 2000 	strlt.w	r2, [r8]
 8005ccc:	4bae      	ldr	r3, [pc, #696]	; (8005f88 <_dtoa_r+0x318>)
 8005cce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005cd2:	ea33 0308 	bics.w	r3, r3, r8
 8005cd6:	d11b      	bne.n	8005d10 <_dtoa_r+0xa0>
 8005cd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8005cdc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005cde:	6013      	str	r3, [r2, #0]
 8005ce0:	9b02      	ldr	r3, [sp, #8]
 8005ce2:	b923      	cbnz	r3, 8005cee <_dtoa_r+0x7e>
 8005ce4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	f000 8545 	beq.w	8006778 <_dtoa_r+0xb08>
 8005cee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005cf0:	b953      	cbnz	r3, 8005d08 <_dtoa_r+0x98>
 8005cf2:	4ba6      	ldr	r3, [pc, #664]	; (8005f8c <_dtoa_r+0x31c>)
 8005cf4:	e021      	b.n	8005d3a <_dtoa_r+0xca>
 8005cf6:	4ba6      	ldr	r3, [pc, #664]	; (8005f90 <_dtoa_r+0x320>)
 8005cf8:	9306      	str	r3, [sp, #24]
 8005cfa:	3308      	adds	r3, #8
 8005cfc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005cfe:	6013      	str	r3, [r2, #0]
 8005d00:	9806      	ldr	r0, [sp, #24]
 8005d02:	b015      	add	sp, #84	; 0x54
 8005d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d08:	4ba0      	ldr	r3, [pc, #640]	; (8005f8c <_dtoa_r+0x31c>)
 8005d0a:	9306      	str	r3, [sp, #24]
 8005d0c:	3303      	adds	r3, #3
 8005d0e:	e7f5      	b.n	8005cfc <_dtoa_r+0x8c>
 8005d10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005d14:	2200      	movs	r2, #0
 8005d16:	2300      	movs	r3, #0
 8005d18:	4630      	mov	r0, r6
 8005d1a:	4639      	mov	r1, r7
 8005d1c:	f7fa fe44 	bl	80009a8 <__aeabi_dcmpeq>
 8005d20:	4682      	mov	sl, r0
 8005d22:	b160      	cbz	r0, 8005d3e <_dtoa_r+0xce>
 8005d24:	2301      	movs	r3, #1
 8005d26:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005d28:	6013      	str	r3, [r2, #0]
 8005d2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 8520 	beq.w	8006772 <_dtoa_r+0xb02>
 8005d32:	4b98      	ldr	r3, [pc, #608]	; (8005f94 <_dtoa_r+0x324>)
 8005d34:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005d36:	6013      	str	r3, [r2, #0]
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	9306      	str	r3, [sp, #24]
 8005d3c:	e7e0      	b.n	8005d00 <_dtoa_r+0x90>
 8005d3e:	ab12      	add	r3, sp, #72	; 0x48
 8005d40:	9301      	str	r3, [sp, #4]
 8005d42:	ab13      	add	r3, sp, #76	; 0x4c
 8005d44:	9300      	str	r3, [sp, #0]
 8005d46:	4632      	mov	r2, r6
 8005d48:	463b      	mov	r3, r7
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	f001 fcbe 	bl	80076cc <__d2b>
 8005d50:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005d54:	4683      	mov	fp, r0
 8005d56:	2d00      	cmp	r5, #0
 8005d58:	d07d      	beq.n	8005e56 <_dtoa_r+0x1e6>
 8005d5a:	46b0      	mov	r8, r6
 8005d5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005d60:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8005d64:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8005d68:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005d6c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8005d70:	2200      	movs	r2, #0
 8005d72:	4b89      	ldr	r3, [pc, #548]	; (8005f98 <_dtoa_r+0x328>)
 8005d74:	4640      	mov	r0, r8
 8005d76:	4649      	mov	r1, r9
 8005d78:	f7fa f9f6 	bl	8000168 <__aeabi_dsub>
 8005d7c:	a37c      	add	r3, pc, #496	; (adr r3, 8005f70 <_dtoa_r+0x300>)
 8005d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d82:	f7fa fba9 	bl	80004d8 <__aeabi_dmul>
 8005d86:	a37c      	add	r3, pc, #496	; (adr r3, 8005f78 <_dtoa_r+0x308>)
 8005d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8c:	f7fa f9ee 	bl	800016c <__adddf3>
 8005d90:	4606      	mov	r6, r0
 8005d92:	4628      	mov	r0, r5
 8005d94:	460f      	mov	r7, r1
 8005d96:	f7fa fb35 	bl	8000404 <__aeabi_i2d>
 8005d9a:	a379      	add	r3, pc, #484	; (adr r3, 8005f80 <_dtoa_r+0x310>)
 8005d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da0:	f7fa fb9a 	bl	80004d8 <__aeabi_dmul>
 8005da4:	4602      	mov	r2, r0
 8005da6:	460b      	mov	r3, r1
 8005da8:	4630      	mov	r0, r6
 8005daa:	4639      	mov	r1, r7
 8005dac:	f7fa f9de 	bl	800016c <__adddf3>
 8005db0:	4606      	mov	r6, r0
 8005db2:	460f      	mov	r7, r1
 8005db4:	f7fa fe40 	bl	8000a38 <__aeabi_d2iz>
 8005db8:	2200      	movs	r2, #0
 8005dba:	4682      	mov	sl, r0
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	4630      	mov	r0, r6
 8005dc0:	4639      	mov	r1, r7
 8005dc2:	f7fa fdfb 	bl	80009bc <__aeabi_dcmplt>
 8005dc6:	b148      	cbz	r0, 8005ddc <_dtoa_r+0x16c>
 8005dc8:	4650      	mov	r0, sl
 8005dca:	f7fa fb1b 	bl	8000404 <__aeabi_i2d>
 8005dce:	4632      	mov	r2, r6
 8005dd0:	463b      	mov	r3, r7
 8005dd2:	f7fa fde9 	bl	80009a8 <__aeabi_dcmpeq>
 8005dd6:	b908      	cbnz	r0, 8005ddc <_dtoa_r+0x16c>
 8005dd8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ddc:	f1ba 0f16 	cmp.w	sl, #22
 8005de0:	d85a      	bhi.n	8005e98 <_dtoa_r+0x228>
 8005de2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005de6:	496d      	ldr	r1, [pc, #436]	; (8005f9c <_dtoa_r+0x32c>)
 8005de8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005dec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005df0:	f7fa fe02 	bl	80009f8 <__aeabi_dcmpgt>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d051      	beq.n	8005e9c <_dtoa_r+0x22c>
 8005df8:	2300      	movs	r3, #0
 8005dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005dfe:	930d      	str	r3, [sp, #52]	; 0x34
 8005e00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e02:	1b5d      	subs	r5, r3, r5
 8005e04:	1e6b      	subs	r3, r5, #1
 8005e06:	9307      	str	r3, [sp, #28]
 8005e08:	bf43      	ittte	mi
 8005e0a:	2300      	movmi	r3, #0
 8005e0c:	f1c5 0901 	rsbmi	r9, r5, #1
 8005e10:	9307      	strmi	r3, [sp, #28]
 8005e12:	f04f 0900 	movpl.w	r9, #0
 8005e16:	f1ba 0f00 	cmp.w	sl, #0
 8005e1a:	db41      	blt.n	8005ea0 <_dtoa_r+0x230>
 8005e1c:	9b07      	ldr	r3, [sp, #28]
 8005e1e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8005e22:	4453      	add	r3, sl
 8005e24:	9307      	str	r3, [sp, #28]
 8005e26:	2300      	movs	r3, #0
 8005e28:	9308      	str	r3, [sp, #32]
 8005e2a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e2c:	2b09      	cmp	r3, #9
 8005e2e:	f200 808f 	bhi.w	8005f50 <_dtoa_r+0x2e0>
 8005e32:	2b05      	cmp	r3, #5
 8005e34:	bfc4      	itt	gt
 8005e36:	3b04      	subgt	r3, #4
 8005e38:	931e      	strgt	r3, [sp, #120]	; 0x78
 8005e3a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005e3c:	bfc8      	it	gt
 8005e3e:	2500      	movgt	r5, #0
 8005e40:	f1a3 0302 	sub.w	r3, r3, #2
 8005e44:	bfd8      	it	le
 8005e46:	2501      	movle	r5, #1
 8005e48:	2b03      	cmp	r3, #3
 8005e4a:	f200 808d 	bhi.w	8005f68 <_dtoa_r+0x2f8>
 8005e4e:	e8df f003 	tbb	[pc, r3]
 8005e52:	7d7b      	.short	0x7d7b
 8005e54:	6f2f      	.short	0x6f2f
 8005e56:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005e5a:	441d      	add	r5, r3
 8005e5c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005e60:	2820      	cmp	r0, #32
 8005e62:	dd13      	ble.n	8005e8c <_dtoa_r+0x21c>
 8005e64:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005e68:	9b02      	ldr	r3, [sp, #8]
 8005e6a:	fa08 f800 	lsl.w	r8, r8, r0
 8005e6e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005e72:	fa23 f000 	lsr.w	r0, r3, r0
 8005e76:	ea48 0000 	orr.w	r0, r8, r0
 8005e7a:	f7fa fab3 	bl	80003e4 <__aeabi_ui2d>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	4680      	mov	r8, r0
 8005e82:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8005e86:	3d01      	subs	r5, #1
 8005e88:	9310      	str	r3, [sp, #64]	; 0x40
 8005e8a:	e771      	b.n	8005d70 <_dtoa_r+0x100>
 8005e8c:	9b02      	ldr	r3, [sp, #8]
 8005e8e:	f1c0 0020 	rsb	r0, r0, #32
 8005e92:	fa03 f000 	lsl.w	r0, r3, r0
 8005e96:	e7f0      	b.n	8005e7a <_dtoa_r+0x20a>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e7b0      	b.n	8005dfe <_dtoa_r+0x18e>
 8005e9c:	900d      	str	r0, [sp, #52]	; 0x34
 8005e9e:	e7af      	b.n	8005e00 <_dtoa_r+0x190>
 8005ea0:	f1ca 0300 	rsb	r3, sl, #0
 8005ea4:	9308      	str	r3, [sp, #32]
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	eba9 090a 	sub.w	r9, r9, sl
 8005eac:	930c      	str	r3, [sp, #48]	; 0x30
 8005eae:	e7bc      	b.n	8005e2a <_dtoa_r+0x1ba>
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8005eb4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	dd74      	ble.n	8005fa4 <_dtoa_r+0x334>
 8005eba:	4698      	mov	r8, r3
 8005ebc:	9304      	str	r3, [sp, #16]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005ec2:	6072      	str	r2, [r6, #4]
 8005ec4:	2204      	movs	r2, #4
 8005ec6:	f102 0014 	add.w	r0, r2, #20
 8005eca:	4298      	cmp	r0, r3
 8005ecc:	6871      	ldr	r1, [r6, #4]
 8005ece:	d96e      	bls.n	8005fae <_dtoa_r+0x33e>
 8005ed0:	4620      	mov	r0, r4
 8005ed2:	f001 f8ba 	bl	800704a <_Balloc>
 8005ed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ed8:	6030      	str	r0, [r6, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f1b8 0f0e 	cmp.w	r8, #14
 8005ee0:	9306      	str	r3, [sp, #24]
 8005ee2:	f200 80ed 	bhi.w	80060c0 <_dtoa_r+0x450>
 8005ee6:	2d00      	cmp	r5, #0
 8005ee8:	f000 80ea 	beq.w	80060c0 <_dtoa_r+0x450>
 8005eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ef0:	f1ba 0f00 	cmp.w	sl, #0
 8005ef4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8005ef8:	dd77      	ble.n	8005fea <_dtoa_r+0x37a>
 8005efa:	4a28      	ldr	r2, [pc, #160]	; (8005f9c <_dtoa_r+0x32c>)
 8005efc:	f00a 030f 	and.w	r3, sl, #15
 8005f00:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005f04:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005f08:	06f0      	lsls	r0, r6, #27
 8005f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8005f12:	d568      	bpl.n	8005fe6 <_dtoa_r+0x376>
 8005f14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005f18:	4b21      	ldr	r3, [pc, #132]	; (8005fa0 <_dtoa_r+0x330>)
 8005f1a:	2503      	movs	r5, #3
 8005f1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f20:	f7fa fc04 	bl	800072c <__aeabi_ddiv>
 8005f24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f28:	f006 060f 	and.w	r6, r6, #15
 8005f2c:	4f1c      	ldr	r7, [pc, #112]	; (8005fa0 <_dtoa_r+0x330>)
 8005f2e:	e04f      	b.n	8005fd0 <_dtoa_r+0x360>
 8005f30:	2301      	movs	r3, #1
 8005f32:	9309      	str	r3, [sp, #36]	; 0x24
 8005f34:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005f36:	4453      	add	r3, sl
 8005f38:	f103 0801 	add.w	r8, r3, #1
 8005f3c:	9304      	str	r3, [sp, #16]
 8005f3e:	4643      	mov	r3, r8
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	bfb8      	it	lt
 8005f44:	2301      	movlt	r3, #1
 8005f46:	e7ba      	b.n	8005ebe <_dtoa_r+0x24e>
 8005f48:	2300      	movs	r3, #0
 8005f4a:	e7b2      	b.n	8005eb2 <_dtoa_r+0x242>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	e7f0      	b.n	8005f32 <_dtoa_r+0x2c2>
 8005f50:	2501      	movs	r5, #1
 8005f52:	2300      	movs	r3, #0
 8005f54:	9509      	str	r5, [sp, #36]	; 0x24
 8005f56:	931e      	str	r3, [sp, #120]	; 0x78
 8005f58:	f04f 33ff 	mov.w	r3, #4294967295
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	9304      	str	r3, [sp, #16]
 8005f60:	4698      	mov	r8, r3
 8005f62:	2312      	movs	r3, #18
 8005f64:	921f      	str	r2, [sp, #124]	; 0x7c
 8005f66:	e7aa      	b.n	8005ebe <_dtoa_r+0x24e>
 8005f68:	2301      	movs	r3, #1
 8005f6a:	9309      	str	r3, [sp, #36]	; 0x24
 8005f6c:	e7f4      	b.n	8005f58 <_dtoa_r+0x2e8>
 8005f6e:	bf00      	nop
 8005f70:	636f4361 	.word	0x636f4361
 8005f74:	3fd287a7 	.word	0x3fd287a7
 8005f78:	8b60c8b3 	.word	0x8b60c8b3
 8005f7c:	3fc68a28 	.word	0x3fc68a28
 8005f80:	509f79fb 	.word	0x509f79fb
 8005f84:	3fd34413 	.word	0x3fd34413
 8005f88:	7ff00000 	.word	0x7ff00000
 8005f8c:	080085c9 	.word	0x080085c9
 8005f90:	080085c0 	.word	0x080085c0
 8005f94:	08008541 	.word	0x08008541
 8005f98:	3ff80000 	.word	0x3ff80000
 8005f9c:	08008668 	.word	0x08008668
 8005fa0:	08008640 	.word	0x08008640
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	9304      	str	r3, [sp, #16]
 8005fa8:	4698      	mov	r8, r3
 8005faa:	461a      	mov	r2, r3
 8005fac:	e7da      	b.n	8005f64 <_dtoa_r+0x2f4>
 8005fae:	3101      	adds	r1, #1
 8005fb0:	6071      	str	r1, [r6, #4]
 8005fb2:	0052      	lsls	r2, r2, #1
 8005fb4:	e787      	b.n	8005ec6 <_dtoa_r+0x256>
 8005fb6:	07f1      	lsls	r1, r6, #31
 8005fb8:	d508      	bpl.n	8005fcc <_dtoa_r+0x35c>
 8005fba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fc2:	f7fa fa89 	bl	80004d8 <__aeabi_dmul>
 8005fc6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005fca:	3501      	adds	r5, #1
 8005fcc:	1076      	asrs	r6, r6, #1
 8005fce:	3708      	adds	r7, #8
 8005fd0:	2e00      	cmp	r6, #0
 8005fd2:	d1f0      	bne.n	8005fb6 <_dtoa_r+0x346>
 8005fd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005fd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fdc:	f7fa fba6 	bl	800072c <__aeabi_ddiv>
 8005fe0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fe4:	e01b      	b.n	800601e <_dtoa_r+0x3ae>
 8005fe6:	2502      	movs	r5, #2
 8005fe8:	e7a0      	b.n	8005f2c <_dtoa_r+0x2bc>
 8005fea:	f000 80a4 	beq.w	8006136 <_dtoa_r+0x4c6>
 8005fee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005ff2:	f1ca 0600 	rsb	r6, sl, #0
 8005ff6:	4ba0      	ldr	r3, [pc, #640]	; (8006278 <_dtoa_r+0x608>)
 8005ff8:	f006 020f 	and.w	r2, r6, #15
 8005ffc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006004:	f7fa fa68 	bl	80004d8 <__aeabi_dmul>
 8006008:	2502      	movs	r5, #2
 800600a:	2300      	movs	r3, #0
 800600c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006010:	4f9a      	ldr	r7, [pc, #616]	; (800627c <_dtoa_r+0x60c>)
 8006012:	1136      	asrs	r6, r6, #4
 8006014:	2e00      	cmp	r6, #0
 8006016:	f040 8083 	bne.w	8006120 <_dtoa_r+0x4b0>
 800601a:	2b00      	cmp	r3, #0
 800601c:	d1e0      	bne.n	8005fe0 <_dtoa_r+0x370>
 800601e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006020:	2b00      	cmp	r3, #0
 8006022:	f000 808a 	beq.w	800613a <_dtoa_r+0x4ca>
 8006026:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800602a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800602e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006032:	2200      	movs	r2, #0
 8006034:	4b92      	ldr	r3, [pc, #584]	; (8006280 <_dtoa_r+0x610>)
 8006036:	f7fa fcc1 	bl	80009bc <__aeabi_dcmplt>
 800603a:	2800      	cmp	r0, #0
 800603c:	d07d      	beq.n	800613a <_dtoa_r+0x4ca>
 800603e:	f1b8 0f00 	cmp.w	r8, #0
 8006042:	d07a      	beq.n	800613a <_dtoa_r+0x4ca>
 8006044:	9b04      	ldr	r3, [sp, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	dd36      	ble.n	80060b8 <_dtoa_r+0x448>
 800604a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800604e:	2200      	movs	r2, #0
 8006050:	4b8c      	ldr	r3, [pc, #560]	; (8006284 <_dtoa_r+0x614>)
 8006052:	f7fa fa41 	bl	80004d8 <__aeabi_dmul>
 8006056:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800605a:	9e04      	ldr	r6, [sp, #16]
 800605c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8006060:	3501      	adds	r5, #1
 8006062:	4628      	mov	r0, r5
 8006064:	f7fa f9ce 	bl	8000404 <__aeabi_i2d>
 8006068:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800606c:	f7fa fa34 	bl	80004d8 <__aeabi_dmul>
 8006070:	2200      	movs	r2, #0
 8006072:	4b85      	ldr	r3, [pc, #532]	; (8006288 <_dtoa_r+0x618>)
 8006074:	f7fa f87a 	bl	800016c <__adddf3>
 8006078:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800607c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006080:	950b      	str	r5, [sp, #44]	; 0x2c
 8006082:	2e00      	cmp	r6, #0
 8006084:	d15c      	bne.n	8006140 <_dtoa_r+0x4d0>
 8006086:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800608a:	2200      	movs	r2, #0
 800608c:	4b7f      	ldr	r3, [pc, #508]	; (800628c <_dtoa_r+0x61c>)
 800608e:	f7fa f86b 	bl	8000168 <__aeabi_dsub>
 8006092:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006094:	462b      	mov	r3, r5
 8006096:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800609a:	f7fa fcad 	bl	80009f8 <__aeabi_dcmpgt>
 800609e:	2800      	cmp	r0, #0
 80060a0:	f040 8281 	bne.w	80065a6 <_dtoa_r+0x936>
 80060a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060aa:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80060ae:	f7fa fc85 	bl	80009bc <__aeabi_dcmplt>
 80060b2:	2800      	cmp	r0, #0
 80060b4:	f040 8275 	bne.w	80065a2 <_dtoa_r+0x932>
 80060b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80060bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80060c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f2c0 814b 	blt.w	800635e <_dtoa_r+0x6ee>
 80060c8:	f1ba 0f0e 	cmp.w	sl, #14
 80060cc:	f300 8147 	bgt.w	800635e <_dtoa_r+0x6ee>
 80060d0:	4b69      	ldr	r3, [pc, #420]	; (8006278 <_dtoa_r+0x608>)
 80060d2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80060d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80060de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f280 80d7 	bge.w	8006294 <_dtoa_r+0x624>
 80060e6:	f1b8 0f00 	cmp.w	r8, #0
 80060ea:	f300 80d3 	bgt.w	8006294 <_dtoa_r+0x624>
 80060ee:	f040 8257 	bne.w	80065a0 <_dtoa_r+0x930>
 80060f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060f6:	2200      	movs	r2, #0
 80060f8:	4b64      	ldr	r3, [pc, #400]	; (800628c <_dtoa_r+0x61c>)
 80060fa:	f7fa f9ed 	bl	80004d8 <__aeabi_dmul>
 80060fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006102:	f7fa fc6f 	bl	80009e4 <__aeabi_dcmpge>
 8006106:	4646      	mov	r6, r8
 8006108:	4647      	mov	r7, r8
 800610a:	2800      	cmp	r0, #0
 800610c:	f040 822d 	bne.w	800656a <_dtoa_r+0x8fa>
 8006110:	9b06      	ldr	r3, [sp, #24]
 8006112:	9a06      	ldr	r2, [sp, #24]
 8006114:	1c5d      	adds	r5, r3, #1
 8006116:	2331      	movs	r3, #49	; 0x31
 8006118:	f10a 0a01 	add.w	sl, sl, #1
 800611c:	7013      	strb	r3, [r2, #0]
 800611e:	e228      	b.n	8006572 <_dtoa_r+0x902>
 8006120:	07f2      	lsls	r2, r6, #31
 8006122:	d505      	bpl.n	8006130 <_dtoa_r+0x4c0>
 8006124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006128:	f7fa f9d6 	bl	80004d8 <__aeabi_dmul>
 800612c:	2301      	movs	r3, #1
 800612e:	3501      	adds	r5, #1
 8006130:	1076      	asrs	r6, r6, #1
 8006132:	3708      	adds	r7, #8
 8006134:	e76e      	b.n	8006014 <_dtoa_r+0x3a4>
 8006136:	2502      	movs	r5, #2
 8006138:	e771      	b.n	800601e <_dtoa_r+0x3ae>
 800613a:	4657      	mov	r7, sl
 800613c:	4646      	mov	r6, r8
 800613e:	e790      	b.n	8006062 <_dtoa_r+0x3f2>
 8006140:	4b4d      	ldr	r3, [pc, #308]	; (8006278 <_dtoa_r+0x608>)
 8006142:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006146:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800614a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800614c:	2b00      	cmp	r3, #0
 800614e:	d048      	beq.n	80061e2 <_dtoa_r+0x572>
 8006150:	4602      	mov	r2, r0
 8006152:	460b      	mov	r3, r1
 8006154:	2000      	movs	r0, #0
 8006156:	494e      	ldr	r1, [pc, #312]	; (8006290 <_dtoa_r+0x620>)
 8006158:	f7fa fae8 	bl	800072c <__aeabi_ddiv>
 800615c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006160:	f7fa f802 	bl	8000168 <__aeabi_dsub>
 8006164:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006168:	9d06      	ldr	r5, [sp, #24]
 800616a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800616e:	f7fa fc63 	bl	8000a38 <__aeabi_d2iz>
 8006172:	9011      	str	r0, [sp, #68]	; 0x44
 8006174:	f7fa f946 	bl	8000404 <__aeabi_i2d>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006180:	f7f9 fff2 	bl	8000168 <__aeabi_dsub>
 8006184:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006186:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800618a:	3330      	adds	r3, #48	; 0x30
 800618c:	f805 3b01 	strb.w	r3, [r5], #1
 8006190:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006194:	f7fa fc12 	bl	80009bc <__aeabi_dcmplt>
 8006198:	2800      	cmp	r0, #0
 800619a:	d163      	bne.n	8006264 <_dtoa_r+0x5f4>
 800619c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061a0:	2000      	movs	r0, #0
 80061a2:	4937      	ldr	r1, [pc, #220]	; (8006280 <_dtoa_r+0x610>)
 80061a4:	f7f9 ffe0 	bl	8000168 <__aeabi_dsub>
 80061a8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80061ac:	f7fa fc06 	bl	80009bc <__aeabi_dcmplt>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	f040 80b5 	bne.w	8006320 <_dtoa_r+0x6b0>
 80061b6:	9b06      	ldr	r3, [sp, #24]
 80061b8:	1aeb      	subs	r3, r5, r3
 80061ba:	429e      	cmp	r6, r3
 80061bc:	f77f af7c 	ble.w	80060b8 <_dtoa_r+0x448>
 80061c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80061c4:	2200      	movs	r2, #0
 80061c6:	4b2f      	ldr	r3, [pc, #188]	; (8006284 <_dtoa_r+0x614>)
 80061c8:	f7fa f986 	bl	80004d8 <__aeabi_dmul>
 80061cc:	2200      	movs	r2, #0
 80061ce:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80061d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061d6:	4b2b      	ldr	r3, [pc, #172]	; (8006284 <_dtoa_r+0x614>)
 80061d8:	f7fa f97e 	bl	80004d8 <__aeabi_dmul>
 80061dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061e0:	e7c3      	b.n	800616a <_dtoa_r+0x4fa>
 80061e2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80061e6:	f7fa f977 	bl	80004d8 <__aeabi_dmul>
 80061ea:	9b06      	ldr	r3, [sp, #24]
 80061ec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80061f0:	199d      	adds	r5, r3, r6
 80061f2:	461e      	mov	r6, r3
 80061f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061f8:	f7fa fc1e 	bl	8000a38 <__aeabi_d2iz>
 80061fc:	9011      	str	r0, [sp, #68]	; 0x44
 80061fe:	f7fa f901 	bl	8000404 <__aeabi_i2d>
 8006202:	4602      	mov	r2, r0
 8006204:	460b      	mov	r3, r1
 8006206:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800620a:	f7f9 ffad 	bl	8000168 <__aeabi_dsub>
 800620e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006210:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006214:	3330      	adds	r3, #48	; 0x30
 8006216:	f806 3b01 	strb.w	r3, [r6], #1
 800621a:	42ae      	cmp	r6, r5
 800621c:	f04f 0200 	mov.w	r2, #0
 8006220:	d124      	bne.n	800626c <_dtoa_r+0x5fc>
 8006222:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006226:	4b1a      	ldr	r3, [pc, #104]	; (8006290 <_dtoa_r+0x620>)
 8006228:	f7f9 ffa0 	bl	800016c <__adddf3>
 800622c:	4602      	mov	r2, r0
 800622e:	460b      	mov	r3, r1
 8006230:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006234:	f7fa fbe0 	bl	80009f8 <__aeabi_dcmpgt>
 8006238:	2800      	cmp	r0, #0
 800623a:	d171      	bne.n	8006320 <_dtoa_r+0x6b0>
 800623c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006240:	2000      	movs	r0, #0
 8006242:	4913      	ldr	r1, [pc, #76]	; (8006290 <_dtoa_r+0x620>)
 8006244:	f7f9 ff90 	bl	8000168 <__aeabi_dsub>
 8006248:	4602      	mov	r2, r0
 800624a:	460b      	mov	r3, r1
 800624c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006250:	f7fa fbb4 	bl	80009bc <__aeabi_dcmplt>
 8006254:	2800      	cmp	r0, #0
 8006256:	f43f af2f 	beq.w	80060b8 <_dtoa_r+0x448>
 800625a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800625e:	1e6a      	subs	r2, r5, #1
 8006260:	2b30      	cmp	r3, #48	; 0x30
 8006262:	d001      	beq.n	8006268 <_dtoa_r+0x5f8>
 8006264:	46ba      	mov	sl, r7
 8006266:	e04a      	b.n	80062fe <_dtoa_r+0x68e>
 8006268:	4615      	mov	r5, r2
 800626a:	e7f6      	b.n	800625a <_dtoa_r+0x5ea>
 800626c:	4b05      	ldr	r3, [pc, #20]	; (8006284 <_dtoa_r+0x614>)
 800626e:	f7fa f933 	bl	80004d8 <__aeabi_dmul>
 8006272:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006276:	e7bd      	b.n	80061f4 <_dtoa_r+0x584>
 8006278:	08008668 	.word	0x08008668
 800627c:	08008640 	.word	0x08008640
 8006280:	3ff00000 	.word	0x3ff00000
 8006284:	40240000 	.word	0x40240000
 8006288:	401c0000 	.word	0x401c0000
 800628c:	40140000 	.word	0x40140000
 8006290:	3fe00000 	.word	0x3fe00000
 8006294:	9d06      	ldr	r5, [sp, #24]
 8006296:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800629a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800629e:	4630      	mov	r0, r6
 80062a0:	4639      	mov	r1, r7
 80062a2:	f7fa fa43 	bl	800072c <__aeabi_ddiv>
 80062a6:	f7fa fbc7 	bl	8000a38 <__aeabi_d2iz>
 80062aa:	4681      	mov	r9, r0
 80062ac:	f7fa f8aa 	bl	8000404 <__aeabi_i2d>
 80062b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062b4:	f7fa f910 	bl	80004d8 <__aeabi_dmul>
 80062b8:	4602      	mov	r2, r0
 80062ba:	460b      	mov	r3, r1
 80062bc:	4630      	mov	r0, r6
 80062be:	4639      	mov	r1, r7
 80062c0:	f7f9 ff52 	bl	8000168 <__aeabi_dsub>
 80062c4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80062c8:	f805 6b01 	strb.w	r6, [r5], #1
 80062cc:	9e06      	ldr	r6, [sp, #24]
 80062ce:	4602      	mov	r2, r0
 80062d0:	1bae      	subs	r6, r5, r6
 80062d2:	45b0      	cmp	r8, r6
 80062d4:	460b      	mov	r3, r1
 80062d6:	d135      	bne.n	8006344 <_dtoa_r+0x6d4>
 80062d8:	f7f9 ff48 	bl	800016c <__adddf3>
 80062dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062e0:	4606      	mov	r6, r0
 80062e2:	460f      	mov	r7, r1
 80062e4:	f7fa fb88 	bl	80009f8 <__aeabi_dcmpgt>
 80062e8:	b9c8      	cbnz	r0, 800631e <_dtoa_r+0x6ae>
 80062ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062ee:	4630      	mov	r0, r6
 80062f0:	4639      	mov	r1, r7
 80062f2:	f7fa fb59 	bl	80009a8 <__aeabi_dcmpeq>
 80062f6:	b110      	cbz	r0, 80062fe <_dtoa_r+0x68e>
 80062f8:	f019 0f01 	tst.w	r9, #1
 80062fc:	d10f      	bne.n	800631e <_dtoa_r+0x6ae>
 80062fe:	4659      	mov	r1, fp
 8006300:	4620      	mov	r0, r4
 8006302:	f000 fed6 	bl	80070b2 <_Bfree>
 8006306:	2300      	movs	r3, #0
 8006308:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800630a:	702b      	strb	r3, [r5, #0]
 800630c:	f10a 0301 	add.w	r3, sl, #1
 8006310:	6013      	str	r3, [r2, #0]
 8006312:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006314:	2b00      	cmp	r3, #0
 8006316:	f43f acf3 	beq.w	8005d00 <_dtoa_r+0x90>
 800631a:	601d      	str	r5, [r3, #0]
 800631c:	e4f0      	b.n	8005d00 <_dtoa_r+0x90>
 800631e:	4657      	mov	r7, sl
 8006320:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006324:	1e6b      	subs	r3, r5, #1
 8006326:	2a39      	cmp	r2, #57	; 0x39
 8006328:	d106      	bne.n	8006338 <_dtoa_r+0x6c8>
 800632a:	9a06      	ldr	r2, [sp, #24]
 800632c:	429a      	cmp	r2, r3
 800632e:	d107      	bne.n	8006340 <_dtoa_r+0x6d0>
 8006330:	2330      	movs	r3, #48	; 0x30
 8006332:	7013      	strb	r3, [r2, #0]
 8006334:	4613      	mov	r3, r2
 8006336:	3701      	adds	r7, #1
 8006338:	781a      	ldrb	r2, [r3, #0]
 800633a:	3201      	adds	r2, #1
 800633c:	701a      	strb	r2, [r3, #0]
 800633e:	e791      	b.n	8006264 <_dtoa_r+0x5f4>
 8006340:	461d      	mov	r5, r3
 8006342:	e7ed      	b.n	8006320 <_dtoa_r+0x6b0>
 8006344:	2200      	movs	r2, #0
 8006346:	4b99      	ldr	r3, [pc, #612]	; (80065ac <_dtoa_r+0x93c>)
 8006348:	f7fa f8c6 	bl	80004d8 <__aeabi_dmul>
 800634c:	2200      	movs	r2, #0
 800634e:	2300      	movs	r3, #0
 8006350:	4606      	mov	r6, r0
 8006352:	460f      	mov	r7, r1
 8006354:	f7fa fb28 	bl	80009a8 <__aeabi_dcmpeq>
 8006358:	2800      	cmp	r0, #0
 800635a:	d09e      	beq.n	800629a <_dtoa_r+0x62a>
 800635c:	e7cf      	b.n	80062fe <_dtoa_r+0x68e>
 800635e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006360:	2a00      	cmp	r2, #0
 8006362:	f000 8088 	beq.w	8006476 <_dtoa_r+0x806>
 8006366:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006368:	2a01      	cmp	r2, #1
 800636a:	dc6d      	bgt.n	8006448 <_dtoa_r+0x7d8>
 800636c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800636e:	2a00      	cmp	r2, #0
 8006370:	d066      	beq.n	8006440 <_dtoa_r+0x7d0>
 8006372:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006376:	464d      	mov	r5, r9
 8006378:	9e08      	ldr	r6, [sp, #32]
 800637a:	9a07      	ldr	r2, [sp, #28]
 800637c:	2101      	movs	r1, #1
 800637e:	441a      	add	r2, r3
 8006380:	4620      	mov	r0, r4
 8006382:	4499      	add	r9, r3
 8006384:	9207      	str	r2, [sp, #28]
 8006386:	f000 ff72 	bl	800726e <__i2b>
 800638a:	4607      	mov	r7, r0
 800638c:	2d00      	cmp	r5, #0
 800638e:	dd0b      	ble.n	80063a8 <_dtoa_r+0x738>
 8006390:	9b07      	ldr	r3, [sp, #28]
 8006392:	2b00      	cmp	r3, #0
 8006394:	dd08      	ble.n	80063a8 <_dtoa_r+0x738>
 8006396:	42ab      	cmp	r3, r5
 8006398:	bfa8      	it	ge
 800639a:	462b      	movge	r3, r5
 800639c:	9a07      	ldr	r2, [sp, #28]
 800639e:	eba9 0903 	sub.w	r9, r9, r3
 80063a2:	1aed      	subs	r5, r5, r3
 80063a4:	1ad3      	subs	r3, r2, r3
 80063a6:	9307      	str	r3, [sp, #28]
 80063a8:	9b08      	ldr	r3, [sp, #32]
 80063aa:	b1eb      	cbz	r3, 80063e8 <_dtoa_r+0x778>
 80063ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d065      	beq.n	800647e <_dtoa_r+0x80e>
 80063b2:	b18e      	cbz	r6, 80063d8 <_dtoa_r+0x768>
 80063b4:	4639      	mov	r1, r7
 80063b6:	4632      	mov	r2, r6
 80063b8:	4620      	mov	r0, r4
 80063ba:	f000 fff7 	bl	80073ac <__pow5mult>
 80063be:	465a      	mov	r2, fp
 80063c0:	4601      	mov	r1, r0
 80063c2:	4607      	mov	r7, r0
 80063c4:	4620      	mov	r0, r4
 80063c6:	f000 ff5b 	bl	8007280 <__multiply>
 80063ca:	4659      	mov	r1, fp
 80063cc:	900a      	str	r0, [sp, #40]	; 0x28
 80063ce:	4620      	mov	r0, r4
 80063d0:	f000 fe6f 	bl	80070b2 <_Bfree>
 80063d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063d6:	469b      	mov	fp, r3
 80063d8:	9b08      	ldr	r3, [sp, #32]
 80063da:	1b9a      	subs	r2, r3, r6
 80063dc:	d004      	beq.n	80063e8 <_dtoa_r+0x778>
 80063de:	4659      	mov	r1, fp
 80063e0:	4620      	mov	r0, r4
 80063e2:	f000 ffe3 	bl	80073ac <__pow5mult>
 80063e6:	4683      	mov	fp, r0
 80063e8:	2101      	movs	r1, #1
 80063ea:	4620      	mov	r0, r4
 80063ec:	f000 ff3f 	bl	800726e <__i2b>
 80063f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063f2:	4606      	mov	r6, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	f000 81c6 	beq.w	8006786 <_dtoa_r+0xb16>
 80063fa:	461a      	mov	r2, r3
 80063fc:	4601      	mov	r1, r0
 80063fe:	4620      	mov	r0, r4
 8006400:	f000 ffd4 	bl	80073ac <__pow5mult>
 8006404:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006406:	4606      	mov	r6, r0
 8006408:	2b01      	cmp	r3, #1
 800640a:	dc3e      	bgt.n	800648a <_dtoa_r+0x81a>
 800640c:	9b02      	ldr	r3, [sp, #8]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d137      	bne.n	8006482 <_dtoa_r+0x812>
 8006412:	9b03      	ldr	r3, [sp, #12]
 8006414:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006418:	2b00      	cmp	r3, #0
 800641a:	d134      	bne.n	8006486 <_dtoa_r+0x816>
 800641c:	9b03      	ldr	r3, [sp, #12]
 800641e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006422:	0d1b      	lsrs	r3, r3, #20
 8006424:	051b      	lsls	r3, r3, #20
 8006426:	b12b      	cbz	r3, 8006434 <_dtoa_r+0x7c4>
 8006428:	9b07      	ldr	r3, [sp, #28]
 800642a:	f109 0901 	add.w	r9, r9, #1
 800642e:	3301      	adds	r3, #1
 8006430:	9307      	str	r3, [sp, #28]
 8006432:	2301      	movs	r3, #1
 8006434:	9308      	str	r3, [sp, #32]
 8006436:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006438:	2b00      	cmp	r3, #0
 800643a:	d128      	bne.n	800648e <_dtoa_r+0x81e>
 800643c:	2001      	movs	r0, #1
 800643e:	e02e      	b.n	800649e <_dtoa_r+0x82e>
 8006440:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006442:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006446:	e796      	b.n	8006376 <_dtoa_r+0x706>
 8006448:	9b08      	ldr	r3, [sp, #32]
 800644a:	f108 36ff 	add.w	r6, r8, #4294967295
 800644e:	42b3      	cmp	r3, r6
 8006450:	bfb7      	itett	lt
 8006452:	9b08      	ldrlt	r3, [sp, #32]
 8006454:	1b9e      	subge	r6, r3, r6
 8006456:	1af2      	sublt	r2, r6, r3
 8006458:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800645a:	bfbf      	itttt	lt
 800645c:	9608      	strlt	r6, [sp, #32]
 800645e:	189b      	addlt	r3, r3, r2
 8006460:	930c      	strlt	r3, [sp, #48]	; 0x30
 8006462:	2600      	movlt	r6, #0
 8006464:	f1b8 0f00 	cmp.w	r8, #0
 8006468:	bfb9      	ittee	lt
 800646a:	eba9 0508 	sublt.w	r5, r9, r8
 800646e:	2300      	movlt	r3, #0
 8006470:	464d      	movge	r5, r9
 8006472:	4643      	movge	r3, r8
 8006474:	e781      	b.n	800637a <_dtoa_r+0x70a>
 8006476:	9e08      	ldr	r6, [sp, #32]
 8006478:	464d      	mov	r5, r9
 800647a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800647c:	e786      	b.n	800638c <_dtoa_r+0x71c>
 800647e:	9a08      	ldr	r2, [sp, #32]
 8006480:	e7ad      	b.n	80063de <_dtoa_r+0x76e>
 8006482:	2300      	movs	r3, #0
 8006484:	e7d6      	b.n	8006434 <_dtoa_r+0x7c4>
 8006486:	9b02      	ldr	r3, [sp, #8]
 8006488:	e7d4      	b.n	8006434 <_dtoa_r+0x7c4>
 800648a:	2300      	movs	r3, #0
 800648c:	9308      	str	r3, [sp, #32]
 800648e:	6933      	ldr	r3, [r6, #16]
 8006490:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006494:	6918      	ldr	r0, [r3, #16]
 8006496:	f000 fe9c 	bl	80071d2 <__hi0bits>
 800649a:	f1c0 0020 	rsb	r0, r0, #32
 800649e:	9b07      	ldr	r3, [sp, #28]
 80064a0:	4418      	add	r0, r3
 80064a2:	f010 001f 	ands.w	r0, r0, #31
 80064a6:	d047      	beq.n	8006538 <_dtoa_r+0x8c8>
 80064a8:	f1c0 0320 	rsb	r3, r0, #32
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	dd3b      	ble.n	8006528 <_dtoa_r+0x8b8>
 80064b0:	9b07      	ldr	r3, [sp, #28]
 80064b2:	f1c0 001c 	rsb	r0, r0, #28
 80064b6:	4481      	add	r9, r0
 80064b8:	4405      	add	r5, r0
 80064ba:	4403      	add	r3, r0
 80064bc:	9307      	str	r3, [sp, #28]
 80064be:	f1b9 0f00 	cmp.w	r9, #0
 80064c2:	dd05      	ble.n	80064d0 <_dtoa_r+0x860>
 80064c4:	4659      	mov	r1, fp
 80064c6:	464a      	mov	r2, r9
 80064c8:	4620      	mov	r0, r4
 80064ca:	f000 ffbd 	bl	8007448 <__lshift>
 80064ce:	4683      	mov	fp, r0
 80064d0:	9b07      	ldr	r3, [sp, #28]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	dd05      	ble.n	80064e2 <_dtoa_r+0x872>
 80064d6:	4631      	mov	r1, r6
 80064d8:	461a      	mov	r2, r3
 80064da:	4620      	mov	r0, r4
 80064dc:	f000 ffb4 	bl	8007448 <__lshift>
 80064e0:	4606      	mov	r6, r0
 80064e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064e4:	b353      	cbz	r3, 800653c <_dtoa_r+0x8cc>
 80064e6:	4631      	mov	r1, r6
 80064e8:	4658      	mov	r0, fp
 80064ea:	f001 f801 	bl	80074f0 <__mcmp>
 80064ee:	2800      	cmp	r0, #0
 80064f0:	da24      	bge.n	800653c <_dtoa_r+0x8cc>
 80064f2:	2300      	movs	r3, #0
 80064f4:	4659      	mov	r1, fp
 80064f6:	220a      	movs	r2, #10
 80064f8:	4620      	mov	r0, r4
 80064fa:	f000 fdf1 	bl	80070e0 <__multadd>
 80064fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006500:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006504:	4683      	mov	fp, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	f000 8144 	beq.w	8006794 <_dtoa_r+0xb24>
 800650c:	2300      	movs	r3, #0
 800650e:	4639      	mov	r1, r7
 8006510:	220a      	movs	r2, #10
 8006512:	4620      	mov	r0, r4
 8006514:	f000 fde4 	bl	80070e0 <__multadd>
 8006518:	9b04      	ldr	r3, [sp, #16]
 800651a:	4607      	mov	r7, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	dc4d      	bgt.n	80065bc <_dtoa_r+0x94c>
 8006520:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006522:	2b02      	cmp	r3, #2
 8006524:	dd4a      	ble.n	80065bc <_dtoa_r+0x94c>
 8006526:	e011      	b.n	800654c <_dtoa_r+0x8dc>
 8006528:	d0c9      	beq.n	80064be <_dtoa_r+0x84e>
 800652a:	9a07      	ldr	r2, [sp, #28]
 800652c:	331c      	adds	r3, #28
 800652e:	441a      	add	r2, r3
 8006530:	4499      	add	r9, r3
 8006532:	441d      	add	r5, r3
 8006534:	4613      	mov	r3, r2
 8006536:	e7c1      	b.n	80064bc <_dtoa_r+0x84c>
 8006538:	4603      	mov	r3, r0
 800653a:	e7f6      	b.n	800652a <_dtoa_r+0x8ba>
 800653c:	f1b8 0f00 	cmp.w	r8, #0
 8006540:	dc36      	bgt.n	80065b0 <_dtoa_r+0x940>
 8006542:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006544:	2b02      	cmp	r3, #2
 8006546:	dd33      	ble.n	80065b0 <_dtoa_r+0x940>
 8006548:	f8cd 8010 	str.w	r8, [sp, #16]
 800654c:	9b04      	ldr	r3, [sp, #16]
 800654e:	b963      	cbnz	r3, 800656a <_dtoa_r+0x8fa>
 8006550:	4631      	mov	r1, r6
 8006552:	2205      	movs	r2, #5
 8006554:	4620      	mov	r0, r4
 8006556:	f000 fdc3 	bl	80070e0 <__multadd>
 800655a:	4601      	mov	r1, r0
 800655c:	4606      	mov	r6, r0
 800655e:	4658      	mov	r0, fp
 8006560:	f000 ffc6 	bl	80074f0 <__mcmp>
 8006564:	2800      	cmp	r0, #0
 8006566:	f73f add3 	bgt.w	8006110 <_dtoa_r+0x4a0>
 800656a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800656c:	9d06      	ldr	r5, [sp, #24]
 800656e:	ea6f 0a03 	mvn.w	sl, r3
 8006572:	f04f 0900 	mov.w	r9, #0
 8006576:	4631      	mov	r1, r6
 8006578:	4620      	mov	r0, r4
 800657a:	f000 fd9a 	bl	80070b2 <_Bfree>
 800657e:	2f00      	cmp	r7, #0
 8006580:	f43f aebd 	beq.w	80062fe <_dtoa_r+0x68e>
 8006584:	f1b9 0f00 	cmp.w	r9, #0
 8006588:	d005      	beq.n	8006596 <_dtoa_r+0x926>
 800658a:	45b9      	cmp	r9, r7
 800658c:	d003      	beq.n	8006596 <_dtoa_r+0x926>
 800658e:	4649      	mov	r1, r9
 8006590:	4620      	mov	r0, r4
 8006592:	f000 fd8e 	bl	80070b2 <_Bfree>
 8006596:	4639      	mov	r1, r7
 8006598:	4620      	mov	r0, r4
 800659a:	f000 fd8a 	bl	80070b2 <_Bfree>
 800659e:	e6ae      	b.n	80062fe <_dtoa_r+0x68e>
 80065a0:	2600      	movs	r6, #0
 80065a2:	4637      	mov	r7, r6
 80065a4:	e7e1      	b.n	800656a <_dtoa_r+0x8fa>
 80065a6:	46ba      	mov	sl, r7
 80065a8:	4637      	mov	r7, r6
 80065aa:	e5b1      	b.n	8006110 <_dtoa_r+0x4a0>
 80065ac:	40240000 	.word	0x40240000
 80065b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065b2:	f8cd 8010 	str.w	r8, [sp, #16]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	f000 80f3 	beq.w	80067a2 <_dtoa_r+0xb32>
 80065bc:	2d00      	cmp	r5, #0
 80065be:	dd05      	ble.n	80065cc <_dtoa_r+0x95c>
 80065c0:	4639      	mov	r1, r7
 80065c2:	462a      	mov	r2, r5
 80065c4:	4620      	mov	r0, r4
 80065c6:	f000 ff3f 	bl	8007448 <__lshift>
 80065ca:	4607      	mov	r7, r0
 80065cc:	9b08      	ldr	r3, [sp, #32]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d04c      	beq.n	800666c <_dtoa_r+0x9fc>
 80065d2:	6879      	ldr	r1, [r7, #4]
 80065d4:	4620      	mov	r0, r4
 80065d6:	f000 fd38 	bl	800704a <_Balloc>
 80065da:	4605      	mov	r5, r0
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	f107 010c 	add.w	r1, r7, #12
 80065e2:	3202      	adds	r2, #2
 80065e4:	0092      	lsls	r2, r2, #2
 80065e6:	300c      	adds	r0, #12
 80065e8:	f000 fd24 	bl	8007034 <memcpy>
 80065ec:	2201      	movs	r2, #1
 80065ee:	4629      	mov	r1, r5
 80065f0:	4620      	mov	r0, r4
 80065f2:	f000 ff29 	bl	8007448 <__lshift>
 80065f6:	46b9      	mov	r9, r7
 80065f8:	4607      	mov	r7, r0
 80065fa:	9b06      	ldr	r3, [sp, #24]
 80065fc:	9307      	str	r3, [sp, #28]
 80065fe:	9b02      	ldr	r3, [sp, #8]
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	9308      	str	r3, [sp, #32]
 8006606:	4631      	mov	r1, r6
 8006608:	4658      	mov	r0, fp
 800660a:	f7ff faa3 	bl	8005b54 <quorem>
 800660e:	4649      	mov	r1, r9
 8006610:	4605      	mov	r5, r0
 8006612:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006616:	4658      	mov	r0, fp
 8006618:	f000 ff6a 	bl	80074f0 <__mcmp>
 800661c:	463a      	mov	r2, r7
 800661e:	9002      	str	r0, [sp, #8]
 8006620:	4631      	mov	r1, r6
 8006622:	4620      	mov	r0, r4
 8006624:	f000 ff7e 	bl	8007524 <__mdiff>
 8006628:	68c3      	ldr	r3, [r0, #12]
 800662a:	4602      	mov	r2, r0
 800662c:	bb03      	cbnz	r3, 8006670 <_dtoa_r+0xa00>
 800662e:	4601      	mov	r1, r0
 8006630:	9009      	str	r0, [sp, #36]	; 0x24
 8006632:	4658      	mov	r0, fp
 8006634:	f000 ff5c 	bl	80074f0 <__mcmp>
 8006638:	4603      	mov	r3, r0
 800663a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800663c:	4611      	mov	r1, r2
 800663e:	4620      	mov	r0, r4
 8006640:	9309      	str	r3, [sp, #36]	; 0x24
 8006642:	f000 fd36 	bl	80070b2 <_Bfree>
 8006646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006648:	b9a3      	cbnz	r3, 8006674 <_dtoa_r+0xa04>
 800664a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800664c:	b992      	cbnz	r2, 8006674 <_dtoa_r+0xa04>
 800664e:	9a08      	ldr	r2, [sp, #32]
 8006650:	b982      	cbnz	r2, 8006674 <_dtoa_r+0xa04>
 8006652:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006656:	d029      	beq.n	80066ac <_dtoa_r+0xa3c>
 8006658:	9b02      	ldr	r3, [sp, #8]
 800665a:	2b00      	cmp	r3, #0
 800665c:	dd01      	ble.n	8006662 <_dtoa_r+0x9f2>
 800665e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006662:	9b07      	ldr	r3, [sp, #28]
 8006664:	1c5d      	adds	r5, r3, #1
 8006666:	f883 8000 	strb.w	r8, [r3]
 800666a:	e784      	b.n	8006576 <_dtoa_r+0x906>
 800666c:	4638      	mov	r0, r7
 800666e:	e7c2      	b.n	80065f6 <_dtoa_r+0x986>
 8006670:	2301      	movs	r3, #1
 8006672:	e7e3      	b.n	800663c <_dtoa_r+0x9cc>
 8006674:	9a02      	ldr	r2, [sp, #8]
 8006676:	2a00      	cmp	r2, #0
 8006678:	db04      	blt.n	8006684 <_dtoa_r+0xa14>
 800667a:	d123      	bne.n	80066c4 <_dtoa_r+0xa54>
 800667c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800667e:	bb0a      	cbnz	r2, 80066c4 <_dtoa_r+0xa54>
 8006680:	9a08      	ldr	r2, [sp, #32]
 8006682:	b9fa      	cbnz	r2, 80066c4 <_dtoa_r+0xa54>
 8006684:	2b00      	cmp	r3, #0
 8006686:	ddec      	ble.n	8006662 <_dtoa_r+0x9f2>
 8006688:	4659      	mov	r1, fp
 800668a:	2201      	movs	r2, #1
 800668c:	4620      	mov	r0, r4
 800668e:	f000 fedb 	bl	8007448 <__lshift>
 8006692:	4631      	mov	r1, r6
 8006694:	4683      	mov	fp, r0
 8006696:	f000 ff2b 	bl	80074f0 <__mcmp>
 800669a:	2800      	cmp	r0, #0
 800669c:	dc03      	bgt.n	80066a6 <_dtoa_r+0xa36>
 800669e:	d1e0      	bne.n	8006662 <_dtoa_r+0x9f2>
 80066a0:	f018 0f01 	tst.w	r8, #1
 80066a4:	d0dd      	beq.n	8006662 <_dtoa_r+0x9f2>
 80066a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80066aa:	d1d8      	bne.n	800665e <_dtoa_r+0x9ee>
 80066ac:	9b07      	ldr	r3, [sp, #28]
 80066ae:	9a07      	ldr	r2, [sp, #28]
 80066b0:	1c5d      	adds	r5, r3, #1
 80066b2:	2339      	movs	r3, #57	; 0x39
 80066b4:	7013      	strb	r3, [r2, #0]
 80066b6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80066ba:	1e6a      	subs	r2, r5, #1
 80066bc:	2b39      	cmp	r3, #57	; 0x39
 80066be:	d04d      	beq.n	800675c <_dtoa_r+0xaec>
 80066c0:	3301      	adds	r3, #1
 80066c2:	e052      	b.n	800676a <_dtoa_r+0xafa>
 80066c4:	9a07      	ldr	r2, [sp, #28]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	f102 0501 	add.w	r5, r2, #1
 80066cc:	dd06      	ble.n	80066dc <_dtoa_r+0xa6c>
 80066ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80066d2:	d0eb      	beq.n	80066ac <_dtoa_r+0xa3c>
 80066d4:	f108 0801 	add.w	r8, r8, #1
 80066d8:	9b07      	ldr	r3, [sp, #28]
 80066da:	e7c4      	b.n	8006666 <_dtoa_r+0x9f6>
 80066dc:	9b06      	ldr	r3, [sp, #24]
 80066de:	9a04      	ldr	r2, [sp, #16]
 80066e0:	1aeb      	subs	r3, r5, r3
 80066e2:	4293      	cmp	r3, r2
 80066e4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80066e8:	d021      	beq.n	800672e <_dtoa_r+0xabe>
 80066ea:	4659      	mov	r1, fp
 80066ec:	2300      	movs	r3, #0
 80066ee:	220a      	movs	r2, #10
 80066f0:	4620      	mov	r0, r4
 80066f2:	f000 fcf5 	bl	80070e0 <__multadd>
 80066f6:	45b9      	cmp	r9, r7
 80066f8:	4683      	mov	fp, r0
 80066fa:	f04f 0300 	mov.w	r3, #0
 80066fe:	f04f 020a 	mov.w	r2, #10
 8006702:	4649      	mov	r1, r9
 8006704:	4620      	mov	r0, r4
 8006706:	d105      	bne.n	8006714 <_dtoa_r+0xaa4>
 8006708:	f000 fcea 	bl	80070e0 <__multadd>
 800670c:	4681      	mov	r9, r0
 800670e:	4607      	mov	r7, r0
 8006710:	9507      	str	r5, [sp, #28]
 8006712:	e778      	b.n	8006606 <_dtoa_r+0x996>
 8006714:	f000 fce4 	bl	80070e0 <__multadd>
 8006718:	4639      	mov	r1, r7
 800671a:	4681      	mov	r9, r0
 800671c:	2300      	movs	r3, #0
 800671e:	220a      	movs	r2, #10
 8006720:	4620      	mov	r0, r4
 8006722:	f000 fcdd 	bl	80070e0 <__multadd>
 8006726:	4607      	mov	r7, r0
 8006728:	e7f2      	b.n	8006710 <_dtoa_r+0xaa0>
 800672a:	f04f 0900 	mov.w	r9, #0
 800672e:	4659      	mov	r1, fp
 8006730:	2201      	movs	r2, #1
 8006732:	4620      	mov	r0, r4
 8006734:	f000 fe88 	bl	8007448 <__lshift>
 8006738:	4631      	mov	r1, r6
 800673a:	4683      	mov	fp, r0
 800673c:	f000 fed8 	bl	80074f0 <__mcmp>
 8006740:	2800      	cmp	r0, #0
 8006742:	dcb8      	bgt.n	80066b6 <_dtoa_r+0xa46>
 8006744:	d102      	bne.n	800674c <_dtoa_r+0xadc>
 8006746:	f018 0f01 	tst.w	r8, #1
 800674a:	d1b4      	bne.n	80066b6 <_dtoa_r+0xa46>
 800674c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006750:	1e6a      	subs	r2, r5, #1
 8006752:	2b30      	cmp	r3, #48	; 0x30
 8006754:	f47f af0f 	bne.w	8006576 <_dtoa_r+0x906>
 8006758:	4615      	mov	r5, r2
 800675a:	e7f7      	b.n	800674c <_dtoa_r+0xadc>
 800675c:	9b06      	ldr	r3, [sp, #24]
 800675e:	4293      	cmp	r3, r2
 8006760:	d105      	bne.n	800676e <_dtoa_r+0xafe>
 8006762:	2331      	movs	r3, #49	; 0x31
 8006764:	9a06      	ldr	r2, [sp, #24]
 8006766:	f10a 0a01 	add.w	sl, sl, #1
 800676a:	7013      	strb	r3, [r2, #0]
 800676c:	e703      	b.n	8006576 <_dtoa_r+0x906>
 800676e:	4615      	mov	r5, r2
 8006770:	e7a1      	b.n	80066b6 <_dtoa_r+0xa46>
 8006772:	4b17      	ldr	r3, [pc, #92]	; (80067d0 <_dtoa_r+0xb60>)
 8006774:	f7ff bae1 	b.w	8005d3a <_dtoa_r+0xca>
 8006778:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800677a:	2b00      	cmp	r3, #0
 800677c:	f47f aabb 	bne.w	8005cf6 <_dtoa_r+0x86>
 8006780:	4b14      	ldr	r3, [pc, #80]	; (80067d4 <_dtoa_r+0xb64>)
 8006782:	f7ff bada 	b.w	8005d3a <_dtoa_r+0xca>
 8006786:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006788:	2b01      	cmp	r3, #1
 800678a:	f77f ae3f 	ble.w	800640c <_dtoa_r+0x79c>
 800678e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006790:	9308      	str	r3, [sp, #32]
 8006792:	e653      	b.n	800643c <_dtoa_r+0x7cc>
 8006794:	9b04      	ldr	r3, [sp, #16]
 8006796:	2b00      	cmp	r3, #0
 8006798:	dc03      	bgt.n	80067a2 <_dtoa_r+0xb32>
 800679a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800679c:	2b02      	cmp	r3, #2
 800679e:	f73f aed5 	bgt.w	800654c <_dtoa_r+0x8dc>
 80067a2:	9d06      	ldr	r5, [sp, #24]
 80067a4:	4631      	mov	r1, r6
 80067a6:	4658      	mov	r0, fp
 80067a8:	f7ff f9d4 	bl	8005b54 <quorem>
 80067ac:	9b06      	ldr	r3, [sp, #24]
 80067ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80067b2:	f805 8b01 	strb.w	r8, [r5], #1
 80067b6:	9a04      	ldr	r2, [sp, #16]
 80067b8:	1aeb      	subs	r3, r5, r3
 80067ba:	429a      	cmp	r2, r3
 80067bc:	ddb5      	ble.n	800672a <_dtoa_r+0xaba>
 80067be:	4659      	mov	r1, fp
 80067c0:	2300      	movs	r3, #0
 80067c2:	220a      	movs	r2, #10
 80067c4:	4620      	mov	r0, r4
 80067c6:	f000 fc8b 	bl	80070e0 <__multadd>
 80067ca:	4683      	mov	fp, r0
 80067cc:	e7ea      	b.n	80067a4 <_dtoa_r+0xb34>
 80067ce:	bf00      	nop
 80067d0:	08008540 	.word	0x08008540
 80067d4:	080085c0 	.word	0x080085c0

080067d8 <std>:
 80067d8:	2300      	movs	r3, #0
 80067da:	b510      	push	{r4, lr}
 80067dc:	4604      	mov	r4, r0
 80067de:	e9c0 3300 	strd	r3, r3, [r0]
 80067e2:	6083      	str	r3, [r0, #8]
 80067e4:	8181      	strh	r1, [r0, #12]
 80067e6:	6643      	str	r3, [r0, #100]	; 0x64
 80067e8:	81c2      	strh	r2, [r0, #14]
 80067ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067ee:	6183      	str	r3, [r0, #24]
 80067f0:	4619      	mov	r1, r3
 80067f2:	2208      	movs	r2, #8
 80067f4:	305c      	adds	r0, #92	; 0x5c
 80067f6:	f7fd fc77 	bl	80040e8 <memset>
 80067fa:	4b05      	ldr	r3, [pc, #20]	; (8006810 <std+0x38>)
 80067fc:	6224      	str	r4, [r4, #32]
 80067fe:	6263      	str	r3, [r4, #36]	; 0x24
 8006800:	4b04      	ldr	r3, [pc, #16]	; (8006814 <std+0x3c>)
 8006802:	62a3      	str	r3, [r4, #40]	; 0x28
 8006804:	4b04      	ldr	r3, [pc, #16]	; (8006818 <std+0x40>)
 8006806:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006808:	4b04      	ldr	r3, [pc, #16]	; (800681c <std+0x44>)
 800680a:	6323      	str	r3, [r4, #48]	; 0x30
 800680c:	bd10      	pop	{r4, pc}
 800680e:	bf00      	nop
 8006810:	08007ee5 	.word	0x08007ee5
 8006814:	08007f07 	.word	0x08007f07
 8006818:	08007f3f 	.word	0x08007f3f
 800681c:	08007f63 	.word	0x08007f63

08006820 <_cleanup_r>:
 8006820:	4901      	ldr	r1, [pc, #4]	; (8006828 <_cleanup_r+0x8>)
 8006822:	f000 b885 	b.w	8006930 <_fwalk_reent>
 8006826:	bf00      	nop
 8006828:	0800827d 	.word	0x0800827d

0800682c <__sfmoreglue>:
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	2568      	movs	r5, #104	; 0x68
 8006830:	1e4a      	subs	r2, r1, #1
 8006832:	4355      	muls	r5, r2
 8006834:	460e      	mov	r6, r1
 8006836:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800683a:	f001 f859 	bl	80078f0 <_malloc_r>
 800683e:	4604      	mov	r4, r0
 8006840:	b140      	cbz	r0, 8006854 <__sfmoreglue+0x28>
 8006842:	2100      	movs	r1, #0
 8006844:	e9c0 1600 	strd	r1, r6, [r0]
 8006848:	300c      	adds	r0, #12
 800684a:	60a0      	str	r0, [r4, #8]
 800684c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006850:	f7fd fc4a 	bl	80040e8 <memset>
 8006854:	4620      	mov	r0, r4
 8006856:	bd70      	pop	{r4, r5, r6, pc}

08006858 <__sinit>:
 8006858:	6983      	ldr	r3, [r0, #24]
 800685a:	b510      	push	{r4, lr}
 800685c:	4604      	mov	r4, r0
 800685e:	bb33      	cbnz	r3, 80068ae <__sinit+0x56>
 8006860:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006864:	6503      	str	r3, [r0, #80]	; 0x50
 8006866:	4b12      	ldr	r3, [pc, #72]	; (80068b0 <__sinit+0x58>)
 8006868:	4a12      	ldr	r2, [pc, #72]	; (80068b4 <__sinit+0x5c>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	6282      	str	r2, [r0, #40]	; 0x28
 800686e:	4298      	cmp	r0, r3
 8006870:	bf04      	itt	eq
 8006872:	2301      	moveq	r3, #1
 8006874:	6183      	streq	r3, [r0, #24]
 8006876:	f000 f81f 	bl	80068b8 <__sfp>
 800687a:	6060      	str	r0, [r4, #4]
 800687c:	4620      	mov	r0, r4
 800687e:	f000 f81b 	bl	80068b8 <__sfp>
 8006882:	60a0      	str	r0, [r4, #8]
 8006884:	4620      	mov	r0, r4
 8006886:	f000 f817 	bl	80068b8 <__sfp>
 800688a:	2200      	movs	r2, #0
 800688c:	60e0      	str	r0, [r4, #12]
 800688e:	2104      	movs	r1, #4
 8006890:	6860      	ldr	r0, [r4, #4]
 8006892:	f7ff ffa1 	bl	80067d8 <std>
 8006896:	2201      	movs	r2, #1
 8006898:	2109      	movs	r1, #9
 800689a:	68a0      	ldr	r0, [r4, #8]
 800689c:	f7ff ff9c 	bl	80067d8 <std>
 80068a0:	2202      	movs	r2, #2
 80068a2:	2112      	movs	r1, #18
 80068a4:	68e0      	ldr	r0, [r4, #12]
 80068a6:	f7ff ff97 	bl	80067d8 <std>
 80068aa:	2301      	movs	r3, #1
 80068ac:	61a3      	str	r3, [r4, #24]
 80068ae:	bd10      	pop	{r4, pc}
 80068b0:	0800852c 	.word	0x0800852c
 80068b4:	08006821 	.word	0x08006821

080068b8 <__sfp>:
 80068b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ba:	4b1b      	ldr	r3, [pc, #108]	; (8006928 <__sfp+0x70>)
 80068bc:	4607      	mov	r7, r0
 80068be:	681e      	ldr	r6, [r3, #0]
 80068c0:	69b3      	ldr	r3, [r6, #24]
 80068c2:	b913      	cbnz	r3, 80068ca <__sfp+0x12>
 80068c4:	4630      	mov	r0, r6
 80068c6:	f7ff ffc7 	bl	8006858 <__sinit>
 80068ca:	3648      	adds	r6, #72	; 0x48
 80068cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068d0:	3b01      	subs	r3, #1
 80068d2:	d503      	bpl.n	80068dc <__sfp+0x24>
 80068d4:	6833      	ldr	r3, [r6, #0]
 80068d6:	b133      	cbz	r3, 80068e6 <__sfp+0x2e>
 80068d8:	6836      	ldr	r6, [r6, #0]
 80068da:	e7f7      	b.n	80068cc <__sfp+0x14>
 80068dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80068e0:	b16d      	cbz	r5, 80068fe <__sfp+0x46>
 80068e2:	3468      	adds	r4, #104	; 0x68
 80068e4:	e7f4      	b.n	80068d0 <__sfp+0x18>
 80068e6:	2104      	movs	r1, #4
 80068e8:	4638      	mov	r0, r7
 80068ea:	f7ff ff9f 	bl	800682c <__sfmoreglue>
 80068ee:	6030      	str	r0, [r6, #0]
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d1f1      	bne.n	80068d8 <__sfp+0x20>
 80068f4:	230c      	movs	r3, #12
 80068f6:	4604      	mov	r4, r0
 80068f8:	603b      	str	r3, [r7, #0]
 80068fa:	4620      	mov	r0, r4
 80068fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068fe:	4b0b      	ldr	r3, [pc, #44]	; (800692c <__sfp+0x74>)
 8006900:	6665      	str	r5, [r4, #100]	; 0x64
 8006902:	e9c4 5500 	strd	r5, r5, [r4]
 8006906:	60a5      	str	r5, [r4, #8]
 8006908:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800690c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006910:	2208      	movs	r2, #8
 8006912:	4629      	mov	r1, r5
 8006914:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006918:	f7fd fbe6 	bl	80040e8 <memset>
 800691c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006920:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006924:	e7e9      	b.n	80068fa <__sfp+0x42>
 8006926:	bf00      	nop
 8006928:	0800852c 	.word	0x0800852c
 800692c:	ffff0001 	.word	0xffff0001

08006930 <_fwalk_reent>:
 8006930:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006934:	4680      	mov	r8, r0
 8006936:	4689      	mov	r9, r1
 8006938:	2600      	movs	r6, #0
 800693a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800693e:	b914      	cbnz	r4, 8006946 <_fwalk_reent+0x16>
 8006940:	4630      	mov	r0, r6
 8006942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006946:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800694a:	3f01      	subs	r7, #1
 800694c:	d501      	bpl.n	8006952 <_fwalk_reent+0x22>
 800694e:	6824      	ldr	r4, [r4, #0]
 8006950:	e7f5      	b.n	800693e <_fwalk_reent+0xe>
 8006952:	89ab      	ldrh	r3, [r5, #12]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d907      	bls.n	8006968 <_fwalk_reent+0x38>
 8006958:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800695c:	3301      	adds	r3, #1
 800695e:	d003      	beq.n	8006968 <_fwalk_reent+0x38>
 8006960:	4629      	mov	r1, r5
 8006962:	4640      	mov	r0, r8
 8006964:	47c8      	blx	r9
 8006966:	4306      	orrs	r6, r0
 8006968:	3568      	adds	r5, #104	; 0x68
 800696a:	e7ee      	b.n	800694a <_fwalk_reent+0x1a>

0800696c <rshift>:
 800696c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800696e:	6906      	ldr	r6, [r0, #16]
 8006970:	114b      	asrs	r3, r1, #5
 8006972:	429e      	cmp	r6, r3
 8006974:	f100 0414 	add.w	r4, r0, #20
 8006978:	dd31      	ble.n	80069de <rshift+0x72>
 800697a:	f011 011f 	ands.w	r1, r1, #31
 800697e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006982:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8006986:	d108      	bne.n	800699a <rshift+0x2e>
 8006988:	4621      	mov	r1, r4
 800698a:	42b2      	cmp	r2, r6
 800698c:	460b      	mov	r3, r1
 800698e:	d211      	bcs.n	80069b4 <rshift+0x48>
 8006990:	f852 3b04 	ldr.w	r3, [r2], #4
 8006994:	f841 3b04 	str.w	r3, [r1], #4
 8006998:	e7f7      	b.n	800698a <rshift+0x1e>
 800699a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800699e:	4623      	mov	r3, r4
 80069a0:	f1c1 0c20 	rsb	ip, r1, #32
 80069a4:	40cd      	lsrs	r5, r1
 80069a6:	3204      	adds	r2, #4
 80069a8:	42b2      	cmp	r2, r6
 80069aa:	4617      	mov	r7, r2
 80069ac:	d30d      	bcc.n	80069ca <rshift+0x5e>
 80069ae:	601d      	str	r5, [r3, #0]
 80069b0:	b105      	cbz	r5, 80069b4 <rshift+0x48>
 80069b2:	3304      	adds	r3, #4
 80069b4:	42a3      	cmp	r3, r4
 80069b6:	eba3 0204 	sub.w	r2, r3, r4
 80069ba:	bf08      	it	eq
 80069bc:	2300      	moveq	r3, #0
 80069be:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80069c2:	6102      	str	r2, [r0, #16]
 80069c4:	bf08      	it	eq
 80069c6:	6143      	streq	r3, [r0, #20]
 80069c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069ca:	683f      	ldr	r7, [r7, #0]
 80069cc:	fa07 f70c 	lsl.w	r7, r7, ip
 80069d0:	433d      	orrs	r5, r7
 80069d2:	f843 5b04 	str.w	r5, [r3], #4
 80069d6:	f852 5b04 	ldr.w	r5, [r2], #4
 80069da:	40cd      	lsrs	r5, r1
 80069dc:	e7e4      	b.n	80069a8 <rshift+0x3c>
 80069de:	4623      	mov	r3, r4
 80069e0:	e7e8      	b.n	80069b4 <rshift+0x48>

080069e2 <__hexdig_fun>:
 80069e2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80069e6:	2b09      	cmp	r3, #9
 80069e8:	d802      	bhi.n	80069f0 <__hexdig_fun+0xe>
 80069ea:	3820      	subs	r0, #32
 80069ec:	b2c0      	uxtb	r0, r0
 80069ee:	4770      	bx	lr
 80069f0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80069f4:	2b05      	cmp	r3, #5
 80069f6:	d801      	bhi.n	80069fc <__hexdig_fun+0x1a>
 80069f8:	3847      	subs	r0, #71	; 0x47
 80069fa:	e7f7      	b.n	80069ec <__hexdig_fun+0xa>
 80069fc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006a00:	2b05      	cmp	r3, #5
 8006a02:	d801      	bhi.n	8006a08 <__hexdig_fun+0x26>
 8006a04:	3827      	subs	r0, #39	; 0x27
 8006a06:	e7f1      	b.n	80069ec <__hexdig_fun+0xa>
 8006a08:	2000      	movs	r0, #0
 8006a0a:	4770      	bx	lr

08006a0c <__gethex>:
 8006a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a10:	b08b      	sub	sp, #44	; 0x2c
 8006a12:	9002      	str	r0, [sp, #8]
 8006a14:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006a16:	468a      	mov	sl, r1
 8006a18:	4690      	mov	r8, r2
 8006a1a:	9306      	str	r3, [sp, #24]
 8006a1c:	f000 fad1 	bl	8006fc2 <__localeconv_l>
 8006a20:	6803      	ldr	r3, [r0, #0]
 8006a22:	f04f 0b00 	mov.w	fp, #0
 8006a26:	4618      	mov	r0, r3
 8006a28:	9303      	str	r3, [sp, #12]
 8006a2a:	f7f9 fb91 	bl	8000150 <strlen>
 8006a2e:	9b03      	ldr	r3, [sp, #12]
 8006a30:	9001      	str	r0, [sp, #4]
 8006a32:	4403      	add	r3, r0
 8006a34:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006a38:	9307      	str	r3, [sp, #28]
 8006a3a:	f8da 3000 	ldr.w	r3, [sl]
 8006a3e:	3302      	adds	r3, #2
 8006a40:	461f      	mov	r7, r3
 8006a42:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006a46:	2830      	cmp	r0, #48	; 0x30
 8006a48:	d06c      	beq.n	8006b24 <__gethex+0x118>
 8006a4a:	f7ff ffca 	bl	80069e2 <__hexdig_fun>
 8006a4e:	4604      	mov	r4, r0
 8006a50:	2800      	cmp	r0, #0
 8006a52:	d16a      	bne.n	8006b2a <__gethex+0x11e>
 8006a54:	9a01      	ldr	r2, [sp, #4]
 8006a56:	9903      	ldr	r1, [sp, #12]
 8006a58:	4638      	mov	r0, r7
 8006a5a:	f001 fa86 	bl	8007f6a <strncmp>
 8006a5e:	2800      	cmp	r0, #0
 8006a60:	d166      	bne.n	8006b30 <__gethex+0x124>
 8006a62:	9b01      	ldr	r3, [sp, #4]
 8006a64:	5cf8      	ldrb	r0, [r7, r3]
 8006a66:	18fe      	adds	r6, r7, r3
 8006a68:	f7ff ffbb 	bl	80069e2 <__hexdig_fun>
 8006a6c:	2800      	cmp	r0, #0
 8006a6e:	d062      	beq.n	8006b36 <__gethex+0x12a>
 8006a70:	4633      	mov	r3, r6
 8006a72:	7818      	ldrb	r0, [r3, #0]
 8006a74:	461f      	mov	r7, r3
 8006a76:	2830      	cmp	r0, #48	; 0x30
 8006a78:	f103 0301 	add.w	r3, r3, #1
 8006a7c:	d0f9      	beq.n	8006a72 <__gethex+0x66>
 8006a7e:	f7ff ffb0 	bl	80069e2 <__hexdig_fun>
 8006a82:	fab0 f580 	clz	r5, r0
 8006a86:	4634      	mov	r4, r6
 8006a88:	f04f 0b01 	mov.w	fp, #1
 8006a8c:	096d      	lsrs	r5, r5, #5
 8006a8e:	463a      	mov	r2, r7
 8006a90:	4616      	mov	r6, r2
 8006a92:	7830      	ldrb	r0, [r6, #0]
 8006a94:	3201      	adds	r2, #1
 8006a96:	f7ff ffa4 	bl	80069e2 <__hexdig_fun>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	d1f8      	bne.n	8006a90 <__gethex+0x84>
 8006a9e:	9a01      	ldr	r2, [sp, #4]
 8006aa0:	9903      	ldr	r1, [sp, #12]
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	f001 fa61 	bl	8007f6a <strncmp>
 8006aa8:	b950      	cbnz	r0, 8006ac0 <__gethex+0xb4>
 8006aaa:	b954      	cbnz	r4, 8006ac2 <__gethex+0xb6>
 8006aac:	9b01      	ldr	r3, [sp, #4]
 8006aae:	18f4      	adds	r4, r6, r3
 8006ab0:	4622      	mov	r2, r4
 8006ab2:	4616      	mov	r6, r2
 8006ab4:	7830      	ldrb	r0, [r6, #0]
 8006ab6:	3201      	adds	r2, #1
 8006ab8:	f7ff ff93 	bl	80069e2 <__hexdig_fun>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	d1f8      	bne.n	8006ab2 <__gethex+0xa6>
 8006ac0:	b10c      	cbz	r4, 8006ac6 <__gethex+0xba>
 8006ac2:	1ba4      	subs	r4, r4, r6
 8006ac4:	00a4      	lsls	r4, r4, #2
 8006ac6:	7833      	ldrb	r3, [r6, #0]
 8006ac8:	2b50      	cmp	r3, #80	; 0x50
 8006aca:	d001      	beq.n	8006ad0 <__gethex+0xc4>
 8006acc:	2b70      	cmp	r3, #112	; 0x70
 8006ace:	d140      	bne.n	8006b52 <__gethex+0x146>
 8006ad0:	7873      	ldrb	r3, [r6, #1]
 8006ad2:	2b2b      	cmp	r3, #43	; 0x2b
 8006ad4:	d031      	beq.n	8006b3a <__gethex+0x12e>
 8006ad6:	2b2d      	cmp	r3, #45	; 0x2d
 8006ad8:	d033      	beq.n	8006b42 <__gethex+0x136>
 8006ada:	f04f 0900 	mov.w	r9, #0
 8006ade:	1c71      	adds	r1, r6, #1
 8006ae0:	7808      	ldrb	r0, [r1, #0]
 8006ae2:	f7ff ff7e 	bl	80069e2 <__hexdig_fun>
 8006ae6:	1e43      	subs	r3, r0, #1
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	2b18      	cmp	r3, #24
 8006aec:	d831      	bhi.n	8006b52 <__gethex+0x146>
 8006aee:	f1a0 0210 	sub.w	r2, r0, #16
 8006af2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006af6:	f7ff ff74 	bl	80069e2 <__hexdig_fun>
 8006afa:	1e43      	subs	r3, r0, #1
 8006afc:	b2db      	uxtb	r3, r3
 8006afe:	2b18      	cmp	r3, #24
 8006b00:	d922      	bls.n	8006b48 <__gethex+0x13c>
 8006b02:	f1b9 0f00 	cmp.w	r9, #0
 8006b06:	d000      	beq.n	8006b0a <__gethex+0xfe>
 8006b08:	4252      	negs	r2, r2
 8006b0a:	4414      	add	r4, r2
 8006b0c:	f8ca 1000 	str.w	r1, [sl]
 8006b10:	b30d      	cbz	r5, 8006b56 <__gethex+0x14a>
 8006b12:	f1bb 0f00 	cmp.w	fp, #0
 8006b16:	bf0c      	ite	eq
 8006b18:	2706      	moveq	r7, #6
 8006b1a:	2700      	movne	r7, #0
 8006b1c:	4638      	mov	r0, r7
 8006b1e:	b00b      	add	sp, #44	; 0x2c
 8006b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b24:	f10b 0b01 	add.w	fp, fp, #1
 8006b28:	e78a      	b.n	8006a40 <__gethex+0x34>
 8006b2a:	2500      	movs	r5, #0
 8006b2c:	462c      	mov	r4, r5
 8006b2e:	e7ae      	b.n	8006a8e <__gethex+0x82>
 8006b30:	463e      	mov	r6, r7
 8006b32:	2501      	movs	r5, #1
 8006b34:	e7c7      	b.n	8006ac6 <__gethex+0xba>
 8006b36:	4604      	mov	r4, r0
 8006b38:	e7fb      	b.n	8006b32 <__gethex+0x126>
 8006b3a:	f04f 0900 	mov.w	r9, #0
 8006b3e:	1cb1      	adds	r1, r6, #2
 8006b40:	e7ce      	b.n	8006ae0 <__gethex+0xd4>
 8006b42:	f04f 0901 	mov.w	r9, #1
 8006b46:	e7fa      	b.n	8006b3e <__gethex+0x132>
 8006b48:	230a      	movs	r3, #10
 8006b4a:	fb03 0202 	mla	r2, r3, r2, r0
 8006b4e:	3a10      	subs	r2, #16
 8006b50:	e7cf      	b.n	8006af2 <__gethex+0xe6>
 8006b52:	4631      	mov	r1, r6
 8006b54:	e7da      	b.n	8006b0c <__gethex+0x100>
 8006b56:	4629      	mov	r1, r5
 8006b58:	1bf3      	subs	r3, r6, r7
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	2b07      	cmp	r3, #7
 8006b5e:	dc49      	bgt.n	8006bf4 <__gethex+0x1e8>
 8006b60:	9802      	ldr	r0, [sp, #8]
 8006b62:	f000 fa72 	bl	800704a <_Balloc>
 8006b66:	f04f 0b00 	mov.w	fp, #0
 8006b6a:	4605      	mov	r5, r0
 8006b6c:	46da      	mov	sl, fp
 8006b6e:	9b01      	ldr	r3, [sp, #4]
 8006b70:	f100 0914 	add.w	r9, r0, #20
 8006b74:	f1c3 0301 	rsb	r3, r3, #1
 8006b78:	f8cd 9010 	str.w	r9, [sp, #16]
 8006b7c:	9308      	str	r3, [sp, #32]
 8006b7e:	42b7      	cmp	r7, r6
 8006b80:	d33b      	bcc.n	8006bfa <__gethex+0x1ee>
 8006b82:	9804      	ldr	r0, [sp, #16]
 8006b84:	f840 ab04 	str.w	sl, [r0], #4
 8006b88:	eba0 0009 	sub.w	r0, r0, r9
 8006b8c:	1080      	asrs	r0, r0, #2
 8006b8e:	6128      	str	r0, [r5, #16]
 8006b90:	0147      	lsls	r7, r0, #5
 8006b92:	4650      	mov	r0, sl
 8006b94:	f000 fb1d 	bl	80071d2 <__hi0bits>
 8006b98:	f8d8 6000 	ldr.w	r6, [r8]
 8006b9c:	1a3f      	subs	r7, r7, r0
 8006b9e:	42b7      	cmp	r7, r6
 8006ba0:	dd64      	ble.n	8006c6c <__gethex+0x260>
 8006ba2:	1bbf      	subs	r7, r7, r6
 8006ba4:	4639      	mov	r1, r7
 8006ba6:	4628      	mov	r0, r5
 8006ba8:	f000 fe27 	bl	80077fa <__any_on>
 8006bac:	4682      	mov	sl, r0
 8006bae:	b178      	cbz	r0, 8006bd0 <__gethex+0x1c4>
 8006bb0:	f04f 0a01 	mov.w	sl, #1
 8006bb4:	1e7b      	subs	r3, r7, #1
 8006bb6:	1159      	asrs	r1, r3, #5
 8006bb8:	f003 021f 	and.w	r2, r3, #31
 8006bbc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006bc0:	fa0a f202 	lsl.w	r2, sl, r2
 8006bc4:	420a      	tst	r2, r1
 8006bc6:	d003      	beq.n	8006bd0 <__gethex+0x1c4>
 8006bc8:	4553      	cmp	r3, sl
 8006bca:	dc46      	bgt.n	8006c5a <__gethex+0x24e>
 8006bcc:	f04f 0a02 	mov.w	sl, #2
 8006bd0:	4639      	mov	r1, r7
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	f7ff feca 	bl	800696c <rshift>
 8006bd8:	443c      	add	r4, r7
 8006bda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006bde:	42a3      	cmp	r3, r4
 8006be0:	da52      	bge.n	8006c88 <__gethex+0x27c>
 8006be2:	4629      	mov	r1, r5
 8006be4:	9802      	ldr	r0, [sp, #8]
 8006be6:	f000 fa64 	bl	80070b2 <_Bfree>
 8006bea:	2300      	movs	r3, #0
 8006bec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006bee:	27a3      	movs	r7, #163	; 0xa3
 8006bf0:	6013      	str	r3, [r2, #0]
 8006bf2:	e793      	b.n	8006b1c <__gethex+0x110>
 8006bf4:	3101      	adds	r1, #1
 8006bf6:	105b      	asrs	r3, r3, #1
 8006bf8:	e7b0      	b.n	8006b5c <__gethex+0x150>
 8006bfa:	1e73      	subs	r3, r6, #1
 8006bfc:	9305      	str	r3, [sp, #20]
 8006bfe:	9a07      	ldr	r2, [sp, #28]
 8006c00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d018      	beq.n	8006c3a <__gethex+0x22e>
 8006c08:	f1bb 0f20 	cmp.w	fp, #32
 8006c0c:	d107      	bne.n	8006c1e <__gethex+0x212>
 8006c0e:	9b04      	ldr	r3, [sp, #16]
 8006c10:	f8c3 a000 	str.w	sl, [r3]
 8006c14:	f04f 0a00 	mov.w	sl, #0
 8006c18:	46d3      	mov	fp, sl
 8006c1a:	3304      	adds	r3, #4
 8006c1c:	9304      	str	r3, [sp, #16]
 8006c1e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006c22:	f7ff fede 	bl	80069e2 <__hexdig_fun>
 8006c26:	f000 000f 	and.w	r0, r0, #15
 8006c2a:	fa00 f00b 	lsl.w	r0, r0, fp
 8006c2e:	ea4a 0a00 	orr.w	sl, sl, r0
 8006c32:	f10b 0b04 	add.w	fp, fp, #4
 8006c36:	9b05      	ldr	r3, [sp, #20]
 8006c38:	e00d      	b.n	8006c56 <__gethex+0x24a>
 8006c3a:	9b05      	ldr	r3, [sp, #20]
 8006c3c:	9a08      	ldr	r2, [sp, #32]
 8006c3e:	4413      	add	r3, r2
 8006c40:	42bb      	cmp	r3, r7
 8006c42:	d3e1      	bcc.n	8006c08 <__gethex+0x1fc>
 8006c44:	4618      	mov	r0, r3
 8006c46:	9a01      	ldr	r2, [sp, #4]
 8006c48:	9903      	ldr	r1, [sp, #12]
 8006c4a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c4c:	f001 f98d 	bl	8007f6a <strncmp>
 8006c50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c52:	2800      	cmp	r0, #0
 8006c54:	d1d8      	bne.n	8006c08 <__gethex+0x1fc>
 8006c56:	461e      	mov	r6, r3
 8006c58:	e791      	b.n	8006b7e <__gethex+0x172>
 8006c5a:	1eb9      	subs	r1, r7, #2
 8006c5c:	4628      	mov	r0, r5
 8006c5e:	f000 fdcc 	bl	80077fa <__any_on>
 8006c62:	2800      	cmp	r0, #0
 8006c64:	d0b2      	beq.n	8006bcc <__gethex+0x1c0>
 8006c66:	f04f 0a03 	mov.w	sl, #3
 8006c6a:	e7b1      	b.n	8006bd0 <__gethex+0x1c4>
 8006c6c:	da09      	bge.n	8006c82 <__gethex+0x276>
 8006c6e:	1bf7      	subs	r7, r6, r7
 8006c70:	4629      	mov	r1, r5
 8006c72:	463a      	mov	r2, r7
 8006c74:	9802      	ldr	r0, [sp, #8]
 8006c76:	f000 fbe7 	bl	8007448 <__lshift>
 8006c7a:	4605      	mov	r5, r0
 8006c7c:	1be4      	subs	r4, r4, r7
 8006c7e:	f100 0914 	add.w	r9, r0, #20
 8006c82:	f04f 0a00 	mov.w	sl, #0
 8006c86:	e7a8      	b.n	8006bda <__gethex+0x1ce>
 8006c88:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006c8c:	42a0      	cmp	r0, r4
 8006c8e:	dd6b      	ble.n	8006d68 <__gethex+0x35c>
 8006c90:	1b04      	subs	r4, r0, r4
 8006c92:	42a6      	cmp	r6, r4
 8006c94:	dc2e      	bgt.n	8006cf4 <__gethex+0x2e8>
 8006c96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006c9a:	2b02      	cmp	r3, #2
 8006c9c:	d022      	beq.n	8006ce4 <__gethex+0x2d8>
 8006c9e:	2b03      	cmp	r3, #3
 8006ca0:	d024      	beq.n	8006cec <__gethex+0x2e0>
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d115      	bne.n	8006cd2 <__gethex+0x2c6>
 8006ca6:	42a6      	cmp	r6, r4
 8006ca8:	d113      	bne.n	8006cd2 <__gethex+0x2c6>
 8006caa:	2e01      	cmp	r6, #1
 8006cac:	dc0b      	bgt.n	8006cc6 <__gethex+0x2ba>
 8006cae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006cb2:	9a06      	ldr	r2, [sp, #24]
 8006cb4:	2762      	movs	r7, #98	; 0x62
 8006cb6:	6013      	str	r3, [r2, #0]
 8006cb8:	2301      	movs	r3, #1
 8006cba:	612b      	str	r3, [r5, #16]
 8006cbc:	f8c9 3000 	str.w	r3, [r9]
 8006cc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006cc2:	601d      	str	r5, [r3, #0]
 8006cc4:	e72a      	b.n	8006b1c <__gethex+0x110>
 8006cc6:	1e71      	subs	r1, r6, #1
 8006cc8:	4628      	mov	r0, r5
 8006cca:	f000 fd96 	bl	80077fa <__any_on>
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	d1ed      	bne.n	8006cae <__gethex+0x2a2>
 8006cd2:	4629      	mov	r1, r5
 8006cd4:	9802      	ldr	r0, [sp, #8]
 8006cd6:	f000 f9ec 	bl	80070b2 <_Bfree>
 8006cda:	2300      	movs	r3, #0
 8006cdc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006cde:	2750      	movs	r7, #80	; 0x50
 8006ce0:	6013      	str	r3, [r2, #0]
 8006ce2:	e71b      	b.n	8006b1c <__gethex+0x110>
 8006ce4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d0e1      	beq.n	8006cae <__gethex+0x2a2>
 8006cea:	e7f2      	b.n	8006cd2 <__gethex+0x2c6>
 8006cec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1dd      	bne.n	8006cae <__gethex+0x2a2>
 8006cf2:	e7ee      	b.n	8006cd2 <__gethex+0x2c6>
 8006cf4:	1e67      	subs	r7, r4, #1
 8006cf6:	f1ba 0f00 	cmp.w	sl, #0
 8006cfa:	d132      	bne.n	8006d62 <__gethex+0x356>
 8006cfc:	b127      	cbz	r7, 8006d08 <__gethex+0x2fc>
 8006cfe:	4639      	mov	r1, r7
 8006d00:	4628      	mov	r0, r5
 8006d02:	f000 fd7a 	bl	80077fa <__any_on>
 8006d06:	4682      	mov	sl, r0
 8006d08:	2301      	movs	r3, #1
 8006d0a:	117a      	asrs	r2, r7, #5
 8006d0c:	f007 071f 	and.w	r7, r7, #31
 8006d10:	fa03 f707 	lsl.w	r7, r3, r7
 8006d14:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8006d18:	4621      	mov	r1, r4
 8006d1a:	421f      	tst	r7, r3
 8006d1c:	f04f 0702 	mov.w	r7, #2
 8006d20:	4628      	mov	r0, r5
 8006d22:	bf18      	it	ne
 8006d24:	f04a 0a02 	orrne.w	sl, sl, #2
 8006d28:	1b36      	subs	r6, r6, r4
 8006d2a:	f7ff fe1f 	bl	800696c <rshift>
 8006d2e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006d32:	f1ba 0f00 	cmp.w	sl, #0
 8006d36:	d048      	beq.n	8006dca <__gethex+0x3be>
 8006d38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006d3c:	2b02      	cmp	r3, #2
 8006d3e:	d015      	beq.n	8006d6c <__gethex+0x360>
 8006d40:	2b03      	cmp	r3, #3
 8006d42:	d017      	beq.n	8006d74 <__gethex+0x368>
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d109      	bne.n	8006d5c <__gethex+0x350>
 8006d48:	f01a 0f02 	tst.w	sl, #2
 8006d4c:	d006      	beq.n	8006d5c <__gethex+0x350>
 8006d4e:	f8d9 3000 	ldr.w	r3, [r9]
 8006d52:	ea4a 0a03 	orr.w	sl, sl, r3
 8006d56:	f01a 0f01 	tst.w	sl, #1
 8006d5a:	d10e      	bne.n	8006d7a <__gethex+0x36e>
 8006d5c:	f047 0710 	orr.w	r7, r7, #16
 8006d60:	e033      	b.n	8006dca <__gethex+0x3be>
 8006d62:	f04f 0a01 	mov.w	sl, #1
 8006d66:	e7cf      	b.n	8006d08 <__gethex+0x2fc>
 8006d68:	2701      	movs	r7, #1
 8006d6a:	e7e2      	b.n	8006d32 <__gethex+0x326>
 8006d6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d6e:	f1c3 0301 	rsb	r3, r3, #1
 8006d72:	9315      	str	r3, [sp, #84]	; 0x54
 8006d74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d0f0      	beq.n	8006d5c <__gethex+0x350>
 8006d7a:	f04f 0c00 	mov.w	ip, #0
 8006d7e:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006d82:	f105 0314 	add.w	r3, r5, #20
 8006d86:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006d8a:	eb03 010a 	add.w	r1, r3, sl
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d94:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006d98:	d01c      	beq.n	8006dd4 <__gethex+0x3c8>
 8006d9a:	3201      	adds	r2, #1
 8006d9c:	6002      	str	r2, [r0, #0]
 8006d9e:	2f02      	cmp	r7, #2
 8006da0:	f105 0314 	add.w	r3, r5, #20
 8006da4:	d138      	bne.n	8006e18 <__gethex+0x40c>
 8006da6:	f8d8 2000 	ldr.w	r2, [r8]
 8006daa:	3a01      	subs	r2, #1
 8006dac:	42b2      	cmp	r2, r6
 8006dae:	d10a      	bne.n	8006dc6 <__gethex+0x3ba>
 8006db0:	2201      	movs	r2, #1
 8006db2:	1171      	asrs	r1, r6, #5
 8006db4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006db8:	f006 061f 	and.w	r6, r6, #31
 8006dbc:	fa02 f606 	lsl.w	r6, r2, r6
 8006dc0:	421e      	tst	r6, r3
 8006dc2:	bf18      	it	ne
 8006dc4:	4617      	movne	r7, r2
 8006dc6:	f047 0720 	orr.w	r7, r7, #32
 8006dca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006dcc:	601d      	str	r5, [r3, #0]
 8006dce:	9b06      	ldr	r3, [sp, #24]
 8006dd0:	601c      	str	r4, [r3, #0]
 8006dd2:	e6a3      	b.n	8006b1c <__gethex+0x110>
 8006dd4:	4299      	cmp	r1, r3
 8006dd6:	f843 cc04 	str.w	ip, [r3, #-4]
 8006dda:	d8d8      	bhi.n	8006d8e <__gethex+0x382>
 8006ddc:	68ab      	ldr	r3, [r5, #8]
 8006dde:	4599      	cmp	r9, r3
 8006de0:	db12      	blt.n	8006e08 <__gethex+0x3fc>
 8006de2:	6869      	ldr	r1, [r5, #4]
 8006de4:	9802      	ldr	r0, [sp, #8]
 8006de6:	3101      	adds	r1, #1
 8006de8:	f000 f92f 	bl	800704a <_Balloc>
 8006dec:	4683      	mov	fp, r0
 8006dee:	692a      	ldr	r2, [r5, #16]
 8006df0:	f105 010c 	add.w	r1, r5, #12
 8006df4:	3202      	adds	r2, #2
 8006df6:	0092      	lsls	r2, r2, #2
 8006df8:	300c      	adds	r0, #12
 8006dfa:	f000 f91b 	bl	8007034 <memcpy>
 8006dfe:	4629      	mov	r1, r5
 8006e00:	9802      	ldr	r0, [sp, #8]
 8006e02:	f000 f956 	bl	80070b2 <_Bfree>
 8006e06:	465d      	mov	r5, fp
 8006e08:	692b      	ldr	r3, [r5, #16]
 8006e0a:	1c5a      	adds	r2, r3, #1
 8006e0c:	612a      	str	r2, [r5, #16]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006e14:	615a      	str	r2, [r3, #20]
 8006e16:	e7c2      	b.n	8006d9e <__gethex+0x392>
 8006e18:	692a      	ldr	r2, [r5, #16]
 8006e1a:	454a      	cmp	r2, r9
 8006e1c:	dd0b      	ble.n	8006e36 <__gethex+0x42a>
 8006e1e:	2101      	movs	r1, #1
 8006e20:	4628      	mov	r0, r5
 8006e22:	f7ff fda3 	bl	800696c <rshift>
 8006e26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e2a:	3401      	adds	r4, #1
 8006e2c:	42a3      	cmp	r3, r4
 8006e2e:	f6ff aed8 	blt.w	8006be2 <__gethex+0x1d6>
 8006e32:	2701      	movs	r7, #1
 8006e34:	e7c7      	b.n	8006dc6 <__gethex+0x3ba>
 8006e36:	f016 061f 	ands.w	r6, r6, #31
 8006e3a:	d0fa      	beq.n	8006e32 <__gethex+0x426>
 8006e3c:	449a      	add	sl, r3
 8006e3e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006e42:	f000 f9c6 	bl	80071d2 <__hi0bits>
 8006e46:	f1c6 0620 	rsb	r6, r6, #32
 8006e4a:	42b0      	cmp	r0, r6
 8006e4c:	dbe7      	blt.n	8006e1e <__gethex+0x412>
 8006e4e:	e7f0      	b.n	8006e32 <__gethex+0x426>

08006e50 <L_shift>:
 8006e50:	f1c2 0208 	rsb	r2, r2, #8
 8006e54:	0092      	lsls	r2, r2, #2
 8006e56:	b570      	push	{r4, r5, r6, lr}
 8006e58:	f1c2 0620 	rsb	r6, r2, #32
 8006e5c:	6843      	ldr	r3, [r0, #4]
 8006e5e:	6804      	ldr	r4, [r0, #0]
 8006e60:	fa03 f506 	lsl.w	r5, r3, r6
 8006e64:	432c      	orrs	r4, r5
 8006e66:	40d3      	lsrs	r3, r2
 8006e68:	6004      	str	r4, [r0, #0]
 8006e6a:	f840 3f04 	str.w	r3, [r0, #4]!
 8006e6e:	4288      	cmp	r0, r1
 8006e70:	d3f4      	bcc.n	8006e5c <L_shift+0xc>
 8006e72:	bd70      	pop	{r4, r5, r6, pc}

08006e74 <__match>:
 8006e74:	b530      	push	{r4, r5, lr}
 8006e76:	6803      	ldr	r3, [r0, #0]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e7e:	b914      	cbnz	r4, 8006e86 <__match+0x12>
 8006e80:	6003      	str	r3, [r0, #0]
 8006e82:	2001      	movs	r0, #1
 8006e84:	bd30      	pop	{r4, r5, pc}
 8006e86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e8a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006e8e:	2d19      	cmp	r5, #25
 8006e90:	bf98      	it	ls
 8006e92:	3220      	addls	r2, #32
 8006e94:	42a2      	cmp	r2, r4
 8006e96:	d0f0      	beq.n	8006e7a <__match+0x6>
 8006e98:	2000      	movs	r0, #0
 8006e9a:	e7f3      	b.n	8006e84 <__match+0x10>

08006e9c <__hexnan>:
 8006e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea0:	2500      	movs	r5, #0
 8006ea2:	680b      	ldr	r3, [r1, #0]
 8006ea4:	4682      	mov	sl, r0
 8006ea6:	115f      	asrs	r7, r3, #5
 8006ea8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006eac:	f013 031f 	ands.w	r3, r3, #31
 8006eb0:	bf18      	it	ne
 8006eb2:	3704      	addne	r7, #4
 8006eb4:	1f3e      	subs	r6, r7, #4
 8006eb6:	4690      	mov	r8, r2
 8006eb8:	46b1      	mov	r9, r6
 8006eba:	4634      	mov	r4, r6
 8006ebc:	46ab      	mov	fp, r5
 8006ebe:	b087      	sub	sp, #28
 8006ec0:	6801      	ldr	r1, [r0, #0]
 8006ec2:	9301      	str	r3, [sp, #4]
 8006ec4:	f847 5c04 	str.w	r5, [r7, #-4]
 8006ec8:	9502      	str	r5, [sp, #8]
 8006eca:	784a      	ldrb	r2, [r1, #1]
 8006ecc:	1c4b      	adds	r3, r1, #1
 8006ece:	9303      	str	r3, [sp, #12]
 8006ed0:	b342      	cbz	r2, 8006f24 <__hexnan+0x88>
 8006ed2:	4610      	mov	r0, r2
 8006ed4:	9105      	str	r1, [sp, #20]
 8006ed6:	9204      	str	r2, [sp, #16]
 8006ed8:	f7ff fd83 	bl	80069e2 <__hexdig_fun>
 8006edc:	2800      	cmp	r0, #0
 8006ede:	d143      	bne.n	8006f68 <__hexnan+0xcc>
 8006ee0:	9a04      	ldr	r2, [sp, #16]
 8006ee2:	9905      	ldr	r1, [sp, #20]
 8006ee4:	2a20      	cmp	r2, #32
 8006ee6:	d818      	bhi.n	8006f1a <__hexnan+0x7e>
 8006ee8:	9b02      	ldr	r3, [sp, #8]
 8006eea:	459b      	cmp	fp, r3
 8006eec:	dd13      	ble.n	8006f16 <__hexnan+0x7a>
 8006eee:	454c      	cmp	r4, r9
 8006ef0:	d206      	bcs.n	8006f00 <__hexnan+0x64>
 8006ef2:	2d07      	cmp	r5, #7
 8006ef4:	dc04      	bgt.n	8006f00 <__hexnan+0x64>
 8006ef6:	462a      	mov	r2, r5
 8006ef8:	4649      	mov	r1, r9
 8006efa:	4620      	mov	r0, r4
 8006efc:	f7ff ffa8 	bl	8006e50 <L_shift>
 8006f00:	4544      	cmp	r4, r8
 8006f02:	d944      	bls.n	8006f8e <__hexnan+0xf2>
 8006f04:	2300      	movs	r3, #0
 8006f06:	f1a4 0904 	sub.w	r9, r4, #4
 8006f0a:	f844 3c04 	str.w	r3, [r4, #-4]
 8006f0e:	461d      	mov	r5, r3
 8006f10:	464c      	mov	r4, r9
 8006f12:	f8cd b008 	str.w	fp, [sp, #8]
 8006f16:	9903      	ldr	r1, [sp, #12]
 8006f18:	e7d7      	b.n	8006eca <__hexnan+0x2e>
 8006f1a:	2a29      	cmp	r2, #41	; 0x29
 8006f1c:	d14a      	bne.n	8006fb4 <__hexnan+0x118>
 8006f1e:	3102      	adds	r1, #2
 8006f20:	f8ca 1000 	str.w	r1, [sl]
 8006f24:	f1bb 0f00 	cmp.w	fp, #0
 8006f28:	d044      	beq.n	8006fb4 <__hexnan+0x118>
 8006f2a:	454c      	cmp	r4, r9
 8006f2c:	d206      	bcs.n	8006f3c <__hexnan+0xa0>
 8006f2e:	2d07      	cmp	r5, #7
 8006f30:	dc04      	bgt.n	8006f3c <__hexnan+0xa0>
 8006f32:	462a      	mov	r2, r5
 8006f34:	4649      	mov	r1, r9
 8006f36:	4620      	mov	r0, r4
 8006f38:	f7ff ff8a 	bl	8006e50 <L_shift>
 8006f3c:	4544      	cmp	r4, r8
 8006f3e:	d928      	bls.n	8006f92 <__hexnan+0xf6>
 8006f40:	4643      	mov	r3, r8
 8006f42:	f854 2b04 	ldr.w	r2, [r4], #4
 8006f46:	42a6      	cmp	r6, r4
 8006f48:	f843 2b04 	str.w	r2, [r3], #4
 8006f4c:	d2f9      	bcs.n	8006f42 <__hexnan+0xa6>
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f843 2b04 	str.w	r2, [r3], #4
 8006f54:	429e      	cmp	r6, r3
 8006f56:	d2fb      	bcs.n	8006f50 <__hexnan+0xb4>
 8006f58:	6833      	ldr	r3, [r6, #0]
 8006f5a:	b91b      	cbnz	r3, 8006f64 <__hexnan+0xc8>
 8006f5c:	4546      	cmp	r6, r8
 8006f5e:	d127      	bne.n	8006fb0 <__hexnan+0x114>
 8006f60:	2301      	movs	r3, #1
 8006f62:	6033      	str	r3, [r6, #0]
 8006f64:	2005      	movs	r0, #5
 8006f66:	e026      	b.n	8006fb6 <__hexnan+0x11a>
 8006f68:	3501      	adds	r5, #1
 8006f6a:	2d08      	cmp	r5, #8
 8006f6c:	f10b 0b01 	add.w	fp, fp, #1
 8006f70:	dd06      	ble.n	8006f80 <__hexnan+0xe4>
 8006f72:	4544      	cmp	r4, r8
 8006f74:	d9cf      	bls.n	8006f16 <__hexnan+0x7a>
 8006f76:	2300      	movs	r3, #0
 8006f78:	2501      	movs	r5, #1
 8006f7a:	f844 3c04 	str.w	r3, [r4, #-4]
 8006f7e:	3c04      	subs	r4, #4
 8006f80:	6822      	ldr	r2, [r4, #0]
 8006f82:	f000 000f 	and.w	r0, r0, #15
 8006f86:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006f8a:	6020      	str	r0, [r4, #0]
 8006f8c:	e7c3      	b.n	8006f16 <__hexnan+0x7a>
 8006f8e:	2508      	movs	r5, #8
 8006f90:	e7c1      	b.n	8006f16 <__hexnan+0x7a>
 8006f92:	9b01      	ldr	r3, [sp, #4]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d0df      	beq.n	8006f58 <__hexnan+0xbc>
 8006f98:	f04f 32ff 	mov.w	r2, #4294967295
 8006f9c:	f1c3 0320 	rsb	r3, r3, #32
 8006fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8006fa4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006fa8:	401a      	ands	r2, r3
 8006faa:	f847 2c04 	str.w	r2, [r7, #-4]
 8006fae:	e7d3      	b.n	8006f58 <__hexnan+0xbc>
 8006fb0:	3e04      	subs	r6, #4
 8006fb2:	e7d1      	b.n	8006f58 <__hexnan+0xbc>
 8006fb4:	2004      	movs	r0, #4
 8006fb6:	b007      	add	sp, #28
 8006fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006fbc <__locale_ctype_ptr_l>:
 8006fbc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006fc0:	4770      	bx	lr

08006fc2 <__localeconv_l>:
 8006fc2:	30f0      	adds	r0, #240	; 0xf0
 8006fc4:	4770      	bx	lr
	...

08006fc8 <_localeconv_r>:
 8006fc8:	4b04      	ldr	r3, [pc, #16]	; (8006fdc <_localeconv_r+0x14>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6a18      	ldr	r0, [r3, #32]
 8006fce:	4b04      	ldr	r3, [pc, #16]	; (8006fe0 <_localeconv_r+0x18>)
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	bf08      	it	eq
 8006fd4:	4618      	moveq	r0, r3
 8006fd6:	30f0      	adds	r0, #240	; 0xf0
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	2000000c 	.word	0x2000000c
 8006fe0:	20000070 	.word	0x20000070

08006fe4 <malloc>:
 8006fe4:	4b02      	ldr	r3, [pc, #8]	; (8006ff0 <malloc+0xc>)
 8006fe6:	4601      	mov	r1, r0
 8006fe8:	6818      	ldr	r0, [r3, #0]
 8006fea:	f000 bc81 	b.w	80078f0 <_malloc_r>
 8006fee:	bf00      	nop
 8006ff0:	2000000c 	.word	0x2000000c

08006ff4 <__ascii_mbtowc>:
 8006ff4:	b082      	sub	sp, #8
 8006ff6:	b901      	cbnz	r1, 8006ffa <__ascii_mbtowc+0x6>
 8006ff8:	a901      	add	r1, sp, #4
 8006ffa:	b142      	cbz	r2, 800700e <__ascii_mbtowc+0x1a>
 8006ffc:	b14b      	cbz	r3, 8007012 <__ascii_mbtowc+0x1e>
 8006ffe:	7813      	ldrb	r3, [r2, #0]
 8007000:	600b      	str	r3, [r1, #0]
 8007002:	7812      	ldrb	r2, [r2, #0]
 8007004:	1c10      	adds	r0, r2, #0
 8007006:	bf18      	it	ne
 8007008:	2001      	movne	r0, #1
 800700a:	b002      	add	sp, #8
 800700c:	4770      	bx	lr
 800700e:	4610      	mov	r0, r2
 8007010:	e7fb      	b.n	800700a <__ascii_mbtowc+0x16>
 8007012:	f06f 0001 	mvn.w	r0, #1
 8007016:	e7f8      	b.n	800700a <__ascii_mbtowc+0x16>

08007018 <memchr>:
 8007018:	b510      	push	{r4, lr}
 800701a:	b2c9      	uxtb	r1, r1
 800701c:	4402      	add	r2, r0
 800701e:	4290      	cmp	r0, r2
 8007020:	4603      	mov	r3, r0
 8007022:	d101      	bne.n	8007028 <memchr+0x10>
 8007024:	2300      	movs	r3, #0
 8007026:	e003      	b.n	8007030 <memchr+0x18>
 8007028:	781c      	ldrb	r4, [r3, #0]
 800702a:	3001      	adds	r0, #1
 800702c:	428c      	cmp	r4, r1
 800702e:	d1f6      	bne.n	800701e <memchr+0x6>
 8007030:	4618      	mov	r0, r3
 8007032:	bd10      	pop	{r4, pc}

08007034 <memcpy>:
 8007034:	b510      	push	{r4, lr}
 8007036:	1e43      	subs	r3, r0, #1
 8007038:	440a      	add	r2, r1
 800703a:	4291      	cmp	r1, r2
 800703c:	d100      	bne.n	8007040 <memcpy+0xc>
 800703e:	bd10      	pop	{r4, pc}
 8007040:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007044:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007048:	e7f7      	b.n	800703a <memcpy+0x6>

0800704a <_Balloc>:
 800704a:	b570      	push	{r4, r5, r6, lr}
 800704c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800704e:	4604      	mov	r4, r0
 8007050:	460e      	mov	r6, r1
 8007052:	b93d      	cbnz	r5, 8007064 <_Balloc+0x1a>
 8007054:	2010      	movs	r0, #16
 8007056:	f7ff ffc5 	bl	8006fe4 <malloc>
 800705a:	6260      	str	r0, [r4, #36]	; 0x24
 800705c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007060:	6005      	str	r5, [r0, #0]
 8007062:	60c5      	str	r5, [r0, #12]
 8007064:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007066:	68eb      	ldr	r3, [r5, #12]
 8007068:	b183      	cbz	r3, 800708c <_Balloc+0x42>
 800706a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800706c:	68db      	ldr	r3, [r3, #12]
 800706e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007072:	b9b8      	cbnz	r0, 80070a4 <_Balloc+0x5a>
 8007074:	2101      	movs	r1, #1
 8007076:	fa01 f506 	lsl.w	r5, r1, r6
 800707a:	1d6a      	adds	r2, r5, #5
 800707c:	0092      	lsls	r2, r2, #2
 800707e:	4620      	mov	r0, r4
 8007080:	f000 fbdc 	bl	800783c <_calloc_r>
 8007084:	b160      	cbz	r0, 80070a0 <_Balloc+0x56>
 8007086:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800708a:	e00e      	b.n	80070aa <_Balloc+0x60>
 800708c:	2221      	movs	r2, #33	; 0x21
 800708e:	2104      	movs	r1, #4
 8007090:	4620      	mov	r0, r4
 8007092:	f000 fbd3 	bl	800783c <_calloc_r>
 8007096:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007098:	60e8      	str	r0, [r5, #12]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d1e4      	bne.n	800706a <_Balloc+0x20>
 80070a0:	2000      	movs	r0, #0
 80070a2:	bd70      	pop	{r4, r5, r6, pc}
 80070a4:	6802      	ldr	r2, [r0, #0]
 80070a6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80070aa:	2300      	movs	r3, #0
 80070ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80070b0:	e7f7      	b.n	80070a2 <_Balloc+0x58>

080070b2 <_Bfree>:
 80070b2:	b570      	push	{r4, r5, r6, lr}
 80070b4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80070b6:	4606      	mov	r6, r0
 80070b8:	460d      	mov	r5, r1
 80070ba:	b93c      	cbnz	r4, 80070cc <_Bfree+0x1a>
 80070bc:	2010      	movs	r0, #16
 80070be:	f7ff ff91 	bl	8006fe4 <malloc>
 80070c2:	6270      	str	r0, [r6, #36]	; 0x24
 80070c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070c8:	6004      	str	r4, [r0, #0]
 80070ca:	60c4      	str	r4, [r0, #12]
 80070cc:	b13d      	cbz	r5, 80070de <_Bfree+0x2c>
 80070ce:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80070d0:	686a      	ldr	r2, [r5, #4]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80070d8:	6029      	str	r1, [r5, #0]
 80070da:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80070de:	bd70      	pop	{r4, r5, r6, pc}

080070e0 <__multadd>:
 80070e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070e4:	461f      	mov	r7, r3
 80070e6:	4606      	mov	r6, r0
 80070e8:	460c      	mov	r4, r1
 80070ea:	2300      	movs	r3, #0
 80070ec:	690d      	ldr	r5, [r1, #16]
 80070ee:	f101 0c14 	add.w	ip, r1, #20
 80070f2:	f8dc 0000 	ldr.w	r0, [ip]
 80070f6:	3301      	adds	r3, #1
 80070f8:	b281      	uxth	r1, r0
 80070fa:	fb02 7101 	mla	r1, r2, r1, r7
 80070fe:	0c00      	lsrs	r0, r0, #16
 8007100:	0c0f      	lsrs	r7, r1, #16
 8007102:	fb02 7000 	mla	r0, r2, r0, r7
 8007106:	b289      	uxth	r1, r1
 8007108:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800710c:	429d      	cmp	r5, r3
 800710e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007112:	f84c 1b04 	str.w	r1, [ip], #4
 8007116:	dcec      	bgt.n	80070f2 <__multadd+0x12>
 8007118:	b1d7      	cbz	r7, 8007150 <__multadd+0x70>
 800711a:	68a3      	ldr	r3, [r4, #8]
 800711c:	42ab      	cmp	r3, r5
 800711e:	dc12      	bgt.n	8007146 <__multadd+0x66>
 8007120:	6861      	ldr	r1, [r4, #4]
 8007122:	4630      	mov	r0, r6
 8007124:	3101      	adds	r1, #1
 8007126:	f7ff ff90 	bl	800704a <_Balloc>
 800712a:	4680      	mov	r8, r0
 800712c:	6922      	ldr	r2, [r4, #16]
 800712e:	f104 010c 	add.w	r1, r4, #12
 8007132:	3202      	adds	r2, #2
 8007134:	0092      	lsls	r2, r2, #2
 8007136:	300c      	adds	r0, #12
 8007138:	f7ff ff7c 	bl	8007034 <memcpy>
 800713c:	4621      	mov	r1, r4
 800713e:	4630      	mov	r0, r6
 8007140:	f7ff ffb7 	bl	80070b2 <_Bfree>
 8007144:	4644      	mov	r4, r8
 8007146:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800714a:	3501      	adds	r5, #1
 800714c:	615f      	str	r7, [r3, #20]
 800714e:	6125      	str	r5, [r4, #16]
 8007150:	4620      	mov	r0, r4
 8007152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007156 <__s2b>:
 8007156:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800715a:	4615      	mov	r5, r2
 800715c:	2209      	movs	r2, #9
 800715e:	461f      	mov	r7, r3
 8007160:	3308      	adds	r3, #8
 8007162:	460c      	mov	r4, r1
 8007164:	fb93 f3f2 	sdiv	r3, r3, r2
 8007168:	4606      	mov	r6, r0
 800716a:	2201      	movs	r2, #1
 800716c:	2100      	movs	r1, #0
 800716e:	429a      	cmp	r2, r3
 8007170:	db20      	blt.n	80071b4 <__s2b+0x5e>
 8007172:	4630      	mov	r0, r6
 8007174:	f7ff ff69 	bl	800704a <_Balloc>
 8007178:	9b08      	ldr	r3, [sp, #32]
 800717a:	2d09      	cmp	r5, #9
 800717c:	6143      	str	r3, [r0, #20]
 800717e:	f04f 0301 	mov.w	r3, #1
 8007182:	6103      	str	r3, [r0, #16]
 8007184:	dd19      	ble.n	80071ba <__s2b+0x64>
 8007186:	f104 0809 	add.w	r8, r4, #9
 800718a:	46c1      	mov	r9, r8
 800718c:	442c      	add	r4, r5
 800718e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8007192:	4601      	mov	r1, r0
 8007194:	3b30      	subs	r3, #48	; 0x30
 8007196:	220a      	movs	r2, #10
 8007198:	4630      	mov	r0, r6
 800719a:	f7ff ffa1 	bl	80070e0 <__multadd>
 800719e:	45a1      	cmp	r9, r4
 80071a0:	d1f5      	bne.n	800718e <__s2b+0x38>
 80071a2:	eb08 0405 	add.w	r4, r8, r5
 80071a6:	3c08      	subs	r4, #8
 80071a8:	1b2d      	subs	r5, r5, r4
 80071aa:	1963      	adds	r3, r4, r5
 80071ac:	42bb      	cmp	r3, r7
 80071ae:	db07      	blt.n	80071c0 <__s2b+0x6a>
 80071b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071b4:	0052      	lsls	r2, r2, #1
 80071b6:	3101      	adds	r1, #1
 80071b8:	e7d9      	b.n	800716e <__s2b+0x18>
 80071ba:	340a      	adds	r4, #10
 80071bc:	2509      	movs	r5, #9
 80071be:	e7f3      	b.n	80071a8 <__s2b+0x52>
 80071c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80071c4:	4601      	mov	r1, r0
 80071c6:	3b30      	subs	r3, #48	; 0x30
 80071c8:	220a      	movs	r2, #10
 80071ca:	4630      	mov	r0, r6
 80071cc:	f7ff ff88 	bl	80070e0 <__multadd>
 80071d0:	e7eb      	b.n	80071aa <__s2b+0x54>

080071d2 <__hi0bits>:
 80071d2:	0c02      	lsrs	r2, r0, #16
 80071d4:	0412      	lsls	r2, r2, #16
 80071d6:	4603      	mov	r3, r0
 80071d8:	b9b2      	cbnz	r2, 8007208 <__hi0bits+0x36>
 80071da:	0403      	lsls	r3, r0, #16
 80071dc:	2010      	movs	r0, #16
 80071de:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80071e2:	bf04      	itt	eq
 80071e4:	021b      	lsleq	r3, r3, #8
 80071e6:	3008      	addeq	r0, #8
 80071e8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80071ec:	bf04      	itt	eq
 80071ee:	011b      	lsleq	r3, r3, #4
 80071f0:	3004      	addeq	r0, #4
 80071f2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80071f6:	bf04      	itt	eq
 80071f8:	009b      	lsleq	r3, r3, #2
 80071fa:	3002      	addeq	r0, #2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	db06      	blt.n	800720e <__hi0bits+0x3c>
 8007200:	005b      	lsls	r3, r3, #1
 8007202:	d503      	bpl.n	800720c <__hi0bits+0x3a>
 8007204:	3001      	adds	r0, #1
 8007206:	4770      	bx	lr
 8007208:	2000      	movs	r0, #0
 800720a:	e7e8      	b.n	80071de <__hi0bits+0xc>
 800720c:	2020      	movs	r0, #32
 800720e:	4770      	bx	lr

08007210 <__lo0bits>:
 8007210:	6803      	ldr	r3, [r0, #0]
 8007212:	4601      	mov	r1, r0
 8007214:	f013 0207 	ands.w	r2, r3, #7
 8007218:	d00b      	beq.n	8007232 <__lo0bits+0x22>
 800721a:	07da      	lsls	r2, r3, #31
 800721c:	d423      	bmi.n	8007266 <__lo0bits+0x56>
 800721e:	0798      	lsls	r0, r3, #30
 8007220:	bf49      	itett	mi
 8007222:	085b      	lsrmi	r3, r3, #1
 8007224:	089b      	lsrpl	r3, r3, #2
 8007226:	2001      	movmi	r0, #1
 8007228:	600b      	strmi	r3, [r1, #0]
 800722a:	bf5c      	itt	pl
 800722c:	600b      	strpl	r3, [r1, #0]
 800722e:	2002      	movpl	r0, #2
 8007230:	4770      	bx	lr
 8007232:	b298      	uxth	r0, r3
 8007234:	b9a8      	cbnz	r0, 8007262 <__lo0bits+0x52>
 8007236:	2010      	movs	r0, #16
 8007238:	0c1b      	lsrs	r3, r3, #16
 800723a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800723e:	bf04      	itt	eq
 8007240:	0a1b      	lsreq	r3, r3, #8
 8007242:	3008      	addeq	r0, #8
 8007244:	071a      	lsls	r2, r3, #28
 8007246:	bf04      	itt	eq
 8007248:	091b      	lsreq	r3, r3, #4
 800724a:	3004      	addeq	r0, #4
 800724c:	079a      	lsls	r2, r3, #30
 800724e:	bf04      	itt	eq
 8007250:	089b      	lsreq	r3, r3, #2
 8007252:	3002      	addeq	r0, #2
 8007254:	07da      	lsls	r2, r3, #31
 8007256:	d402      	bmi.n	800725e <__lo0bits+0x4e>
 8007258:	085b      	lsrs	r3, r3, #1
 800725a:	d006      	beq.n	800726a <__lo0bits+0x5a>
 800725c:	3001      	adds	r0, #1
 800725e:	600b      	str	r3, [r1, #0]
 8007260:	4770      	bx	lr
 8007262:	4610      	mov	r0, r2
 8007264:	e7e9      	b.n	800723a <__lo0bits+0x2a>
 8007266:	2000      	movs	r0, #0
 8007268:	4770      	bx	lr
 800726a:	2020      	movs	r0, #32
 800726c:	4770      	bx	lr

0800726e <__i2b>:
 800726e:	b510      	push	{r4, lr}
 8007270:	460c      	mov	r4, r1
 8007272:	2101      	movs	r1, #1
 8007274:	f7ff fee9 	bl	800704a <_Balloc>
 8007278:	2201      	movs	r2, #1
 800727a:	6144      	str	r4, [r0, #20]
 800727c:	6102      	str	r2, [r0, #16]
 800727e:	bd10      	pop	{r4, pc}

08007280 <__multiply>:
 8007280:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007284:	4614      	mov	r4, r2
 8007286:	690a      	ldr	r2, [r1, #16]
 8007288:	6923      	ldr	r3, [r4, #16]
 800728a:	4688      	mov	r8, r1
 800728c:	429a      	cmp	r2, r3
 800728e:	bfbe      	ittt	lt
 8007290:	460b      	movlt	r3, r1
 8007292:	46a0      	movlt	r8, r4
 8007294:	461c      	movlt	r4, r3
 8007296:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800729a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800729e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80072a2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80072a6:	eb07 0609 	add.w	r6, r7, r9
 80072aa:	42b3      	cmp	r3, r6
 80072ac:	bfb8      	it	lt
 80072ae:	3101      	addlt	r1, #1
 80072b0:	f7ff fecb 	bl	800704a <_Balloc>
 80072b4:	f100 0514 	add.w	r5, r0, #20
 80072b8:	462b      	mov	r3, r5
 80072ba:	2200      	movs	r2, #0
 80072bc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80072c0:	4573      	cmp	r3, lr
 80072c2:	d316      	bcc.n	80072f2 <__multiply+0x72>
 80072c4:	f104 0214 	add.w	r2, r4, #20
 80072c8:	f108 0114 	add.w	r1, r8, #20
 80072cc:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80072d0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80072d4:	9300      	str	r3, [sp, #0]
 80072d6:	9b00      	ldr	r3, [sp, #0]
 80072d8:	9201      	str	r2, [sp, #4]
 80072da:	4293      	cmp	r3, r2
 80072dc:	d80c      	bhi.n	80072f8 <__multiply+0x78>
 80072de:	2e00      	cmp	r6, #0
 80072e0:	dd03      	ble.n	80072ea <__multiply+0x6a>
 80072e2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d05d      	beq.n	80073a6 <__multiply+0x126>
 80072ea:	6106      	str	r6, [r0, #16]
 80072ec:	b003      	add	sp, #12
 80072ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072f2:	f843 2b04 	str.w	r2, [r3], #4
 80072f6:	e7e3      	b.n	80072c0 <__multiply+0x40>
 80072f8:	f8b2 b000 	ldrh.w	fp, [r2]
 80072fc:	f1bb 0f00 	cmp.w	fp, #0
 8007300:	d023      	beq.n	800734a <__multiply+0xca>
 8007302:	4689      	mov	r9, r1
 8007304:	46ac      	mov	ip, r5
 8007306:	f04f 0800 	mov.w	r8, #0
 800730a:	f859 4b04 	ldr.w	r4, [r9], #4
 800730e:	f8dc a000 	ldr.w	sl, [ip]
 8007312:	b2a3      	uxth	r3, r4
 8007314:	fa1f fa8a 	uxth.w	sl, sl
 8007318:	fb0b a303 	mla	r3, fp, r3, sl
 800731c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007320:	f8dc 4000 	ldr.w	r4, [ip]
 8007324:	4443      	add	r3, r8
 8007326:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800732a:	fb0b 840a 	mla	r4, fp, sl, r8
 800732e:	46e2      	mov	sl, ip
 8007330:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007334:	b29b      	uxth	r3, r3
 8007336:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800733a:	454f      	cmp	r7, r9
 800733c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007340:	f84a 3b04 	str.w	r3, [sl], #4
 8007344:	d82b      	bhi.n	800739e <__multiply+0x11e>
 8007346:	f8cc 8004 	str.w	r8, [ip, #4]
 800734a:	9b01      	ldr	r3, [sp, #4]
 800734c:	3204      	adds	r2, #4
 800734e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007352:	f1ba 0f00 	cmp.w	sl, #0
 8007356:	d020      	beq.n	800739a <__multiply+0x11a>
 8007358:	4689      	mov	r9, r1
 800735a:	46a8      	mov	r8, r5
 800735c:	f04f 0b00 	mov.w	fp, #0
 8007360:	682b      	ldr	r3, [r5, #0]
 8007362:	f8b9 c000 	ldrh.w	ip, [r9]
 8007366:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800736a:	b29b      	uxth	r3, r3
 800736c:	fb0a 440c 	mla	r4, sl, ip, r4
 8007370:	46c4      	mov	ip, r8
 8007372:	445c      	add	r4, fp
 8007374:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007378:	f84c 3b04 	str.w	r3, [ip], #4
 800737c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007380:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007384:	0c1b      	lsrs	r3, r3, #16
 8007386:	fb0a b303 	mla	r3, sl, r3, fp
 800738a:	454f      	cmp	r7, r9
 800738c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007390:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007394:	d805      	bhi.n	80073a2 <__multiply+0x122>
 8007396:	f8c8 3004 	str.w	r3, [r8, #4]
 800739a:	3504      	adds	r5, #4
 800739c:	e79b      	b.n	80072d6 <__multiply+0x56>
 800739e:	46d4      	mov	ip, sl
 80073a0:	e7b3      	b.n	800730a <__multiply+0x8a>
 80073a2:	46e0      	mov	r8, ip
 80073a4:	e7dd      	b.n	8007362 <__multiply+0xe2>
 80073a6:	3e01      	subs	r6, #1
 80073a8:	e799      	b.n	80072de <__multiply+0x5e>
	...

080073ac <__pow5mult>:
 80073ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b0:	4615      	mov	r5, r2
 80073b2:	f012 0203 	ands.w	r2, r2, #3
 80073b6:	4606      	mov	r6, r0
 80073b8:	460f      	mov	r7, r1
 80073ba:	d007      	beq.n	80073cc <__pow5mult+0x20>
 80073bc:	4c21      	ldr	r4, [pc, #132]	; (8007444 <__pow5mult+0x98>)
 80073be:	3a01      	subs	r2, #1
 80073c0:	2300      	movs	r3, #0
 80073c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80073c6:	f7ff fe8b 	bl	80070e0 <__multadd>
 80073ca:	4607      	mov	r7, r0
 80073cc:	10ad      	asrs	r5, r5, #2
 80073ce:	d035      	beq.n	800743c <__pow5mult+0x90>
 80073d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80073d2:	b93c      	cbnz	r4, 80073e4 <__pow5mult+0x38>
 80073d4:	2010      	movs	r0, #16
 80073d6:	f7ff fe05 	bl	8006fe4 <malloc>
 80073da:	6270      	str	r0, [r6, #36]	; 0x24
 80073dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80073e0:	6004      	str	r4, [r0, #0]
 80073e2:	60c4      	str	r4, [r0, #12]
 80073e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80073e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073ec:	b94c      	cbnz	r4, 8007402 <__pow5mult+0x56>
 80073ee:	f240 2171 	movw	r1, #625	; 0x271
 80073f2:	4630      	mov	r0, r6
 80073f4:	f7ff ff3b 	bl	800726e <__i2b>
 80073f8:	2300      	movs	r3, #0
 80073fa:	4604      	mov	r4, r0
 80073fc:	f8c8 0008 	str.w	r0, [r8, #8]
 8007400:	6003      	str	r3, [r0, #0]
 8007402:	f04f 0800 	mov.w	r8, #0
 8007406:	07eb      	lsls	r3, r5, #31
 8007408:	d50a      	bpl.n	8007420 <__pow5mult+0x74>
 800740a:	4639      	mov	r1, r7
 800740c:	4622      	mov	r2, r4
 800740e:	4630      	mov	r0, r6
 8007410:	f7ff ff36 	bl	8007280 <__multiply>
 8007414:	4681      	mov	r9, r0
 8007416:	4639      	mov	r1, r7
 8007418:	4630      	mov	r0, r6
 800741a:	f7ff fe4a 	bl	80070b2 <_Bfree>
 800741e:	464f      	mov	r7, r9
 8007420:	106d      	asrs	r5, r5, #1
 8007422:	d00b      	beq.n	800743c <__pow5mult+0x90>
 8007424:	6820      	ldr	r0, [r4, #0]
 8007426:	b938      	cbnz	r0, 8007438 <__pow5mult+0x8c>
 8007428:	4622      	mov	r2, r4
 800742a:	4621      	mov	r1, r4
 800742c:	4630      	mov	r0, r6
 800742e:	f7ff ff27 	bl	8007280 <__multiply>
 8007432:	6020      	str	r0, [r4, #0]
 8007434:	f8c0 8000 	str.w	r8, [r0]
 8007438:	4604      	mov	r4, r0
 800743a:	e7e4      	b.n	8007406 <__pow5mult+0x5a>
 800743c:	4638      	mov	r0, r7
 800743e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007442:	bf00      	nop
 8007444:	08008730 	.word	0x08008730

08007448 <__lshift>:
 8007448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800744c:	460c      	mov	r4, r1
 800744e:	4607      	mov	r7, r0
 8007450:	4616      	mov	r6, r2
 8007452:	6923      	ldr	r3, [r4, #16]
 8007454:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007458:	eb0a 0903 	add.w	r9, sl, r3
 800745c:	6849      	ldr	r1, [r1, #4]
 800745e:	68a3      	ldr	r3, [r4, #8]
 8007460:	f109 0501 	add.w	r5, r9, #1
 8007464:	42ab      	cmp	r3, r5
 8007466:	db32      	blt.n	80074ce <__lshift+0x86>
 8007468:	4638      	mov	r0, r7
 800746a:	f7ff fdee 	bl	800704a <_Balloc>
 800746e:	2300      	movs	r3, #0
 8007470:	4680      	mov	r8, r0
 8007472:	461a      	mov	r2, r3
 8007474:	f100 0114 	add.w	r1, r0, #20
 8007478:	4553      	cmp	r3, sl
 800747a:	db2b      	blt.n	80074d4 <__lshift+0x8c>
 800747c:	6920      	ldr	r0, [r4, #16]
 800747e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007482:	f104 0314 	add.w	r3, r4, #20
 8007486:	f016 021f 	ands.w	r2, r6, #31
 800748a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800748e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007492:	d025      	beq.n	80074e0 <__lshift+0x98>
 8007494:	2000      	movs	r0, #0
 8007496:	f1c2 0e20 	rsb	lr, r2, #32
 800749a:	468a      	mov	sl, r1
 800749c:	681e      	ldr	r6, [r3, #0]
 800749e:	4096      	lsls	r6, r2
 80074a0:	4330      	orrs	r0, r6
 80074a2:	f84a 0b04 	str.w	r0, [sl], #4
 80074a6:	f853 0b04 	ldr.w	r0, [r3], #4
 80074aa:	459c      	cmp	ip, r3
 80074ac:	fa20 f00e 	lsr.w	r0, r0, lr
 80074b0:	d814      	bhi.n	80074dc <__lshift+0x94>
 80074b2:	6048      	str	r0, [r1, #4]
 80074b4:	b108      	cbz	r0, 80074ba <__lshift+0x72>
 80074b6:	f109 0502 	add.w	r5, r9, #2
 80074ba:	3d01      	subs	r5, #1
 80074bc:	4638      	mov	r0, r7
 80074be:	f8c8 5010 	str.w	r5, [r8, #16]
 80074c2:	4621      	mov	r1, r4
 80074c4:	f7ff fdf5 	bl	80070b2 <_Bfree>
 80074c8:	4640      	mov	r0, r8
 80074ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ce:	3101      	adds	r1, #1
 80074d0:	005b      	lsls	r3, r3, #1
 80074d2:	e7c7      	b.n	8007464 <__lshift+0x1c>
 80074d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80074d8:	3301      	adds	r3, #1
 80074da:	e7cd      	b.n	8007478 <__lshift+0x30>
 80074dc:	4651      	mov	r1, sl
 80074de:	e7dc      	b.n	800749a <__lshift+0x52>
 80074e0:	3904      	subs	r1, #4
 80074e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80074e6:	459c      	cmp	ip, r3
 80074e8:	f841 2f04 	str.w	r2, [r1, #4]!
 80074ec:	d8f9      	bhi.n	80074e2 <__lshift+0x9a>
 80074ee:	e7e4      	b.n	80074ba <__lshift+0x72>

080074f0 <__mcmp>:
 80074f0:	6903      	ldr	r3, [r0, #16]
 80074f2:	690a      	ldr	r2, [r1, #16]
 80074f4:	b530      	push	{r4, r5, lr}
 80074f6:	1a9b      	subs	r3, r3, r2
 80074f8:	d10c      	bne.n	8007514 <__mcmp+0x24>
 80074fa:	0092      	lsls	r2, r2, #2
 80074fc:	3014      	adds	r0, #20
 80074fe:	3114      	adds	r1, #20
 8007500:	1884      	adds	r4, r0, r2
 8007502:	4411      	add	r1, r2
 8007504:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007508:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800750c:	4295      	cmp	r5, r2
 800750e:	d003      	beq.n	8007518 <__mcmp+0x28>
 8007510:	d305      	bcc.n	800751e <__mcmp+0x2e>
 8007512:	2301      	movs	r3, #1
 8007514:	4618      	mov	r0, r3
 8007516:	bd30      	pop	{r4, r5, pc}
 8007518:	42a0      	cmp	r0, r4
 800751a:	d3f3      	bcc.n	8007504 <__mcmp+0x14>
 800751c:	e7fa      	b.n	8007514 <__mcmp+0x24>
 800751e:	f04f 33ff 	mov.w	r3, #4294967295
 8007522:	e7f7      	b.n	8007514 <__mcmp+0x24>

08007524 <__mdiff>:
 8007524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007528:	460d      	mov	r5, r1
 800752a:	4607      	mov	r7, r0
 800752c:	4611      	mov	r1, r2
 800752e:	4628      	mov	r0, r5
 8007530:	4614      	mov	r4, r2
 8007532:	f7ff ffdd 	bl	80074f0 <__mcmp>
 8007536:	1e06      	subs	r6, r0, #0
 8007538:	d108      	bne.n	800754c <__mdiff+0x28>
 800753a:	4631      	mov	r1, r6
 800753c:	4638      	mov	r0, r7
 800753e:	f7ff fd84 	bl	800704a <_Balloc>
 8007542:	2301      	movs	r3, #1
 8007544:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754c:	bfa4      	itt	ge
 800754e:	4623      	movge	r3, r4
 8007550:	462c      	movge	r4, r5
 8007552:	4638      	mov	r0, r7
 8007554:	6861      	ldr	r1, [r4, #4]
 8007556:	bfa6      	itte	ge
 8007558:	461d      	movge	r5, r3
 800755a:	2600      	movge	r6, #0
 800755c:	2601      	movlt	r6, #1
 800755e:	f7ff fd74 	bl	800704a <_Balloc>
 8007562:	f04f 0e00 	mov.w	lr, #0
 8007566:	60c6      	str	r6, [r0, #12]
 8007568:	692b      	ldr	r3, [r5, #16]
 800756a:	6926      	ldr	r6, [r4, #16]
 800756c:	f104 0214 	add.w	r2, r4, #20
 8007570:	f105 0914 	add.w	r9, r5, #20
 8007574:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007578:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800757c:	f100 0114 	add.w	r1, r0, #20
 8007580:	f852 ab04 	ldr.w	sl, [r2], #4
 8007584:	f859 5b04 	ldr.w	r5, [r9], #4
 8007588:	fa1f f38a 	uxth.w	r3, sl
 800758c:	4473      	add	r3, lr
 800758e:	b2ac      	uxth	r4, r5
 8007590:	1b1b      	subs	r3, r3, r4
 8007592:	0c2c      	lsrs	r4, r5, #16
 8007594:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8007598:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800759c:	b29b      	uxth	r3, r3
 800759e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80075a2:	45c8      	cmp	r8, r9
 80075a4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80075a8:	4694      	mov	ip, r2
 80075aa:	f841 4b04 	str.w	r4, [r1], #4
 80075ae:	d8e7      	bhi.n	8007580 <__mdiff+0x5c>
 80075b0:	45bc      	cmp	ip, r7
 80075b2:	d304      	bcc.n	80075be <__mdiff+0x9a>
 80075b4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80075b8:	b183      	cbz	r3, 80075dc <__mdiff+0xb8>
 80075ba:	6106      	str	r6, [r0, #16]
 80075bc:	e7c4      	b.n	8007548 <__mdiff+0x24>
 80075be:	f85c 4b04 	ldr.w	r4, [ip], #4
 80075c2:	b2a2      	uxth	r2, r4
 80075c4:	4472      	add	r2, lr
 80075c6:	1413      	asrs	r3, r2, #16
 80075c8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80075cc:	b292      	uxth	r2, r2
 80075ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80075d2:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80075d6:	f841 2b04 	str.w	r2, [r1], #4
 80075da:	e7e9      	b.n	80075b0 <__mdiff+0x8c>
 80075dc:	3e01      	subs	r6, #1
 80075de:	e7e9      	b.n	80075b4 <__mdiff+0x90>

080075e0 <__ulp>:
 80075e0:	4b10      	ldr	r3, [pc, #64]	; (8007624 <__ulp+0x44>)
 80075e2:	400b      	ands	r3, r1
 80075e4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	dd02      	ble.n	80075f2 <__ulp+0x12>
 80075ec:	2000      	movs	r0, #0
 80075ee:	4619      	mov	r1, r3
 80075f0:	4770      	bx	lr
 80075f2:	425b      	negs	r3, r3
 80075f4:	151b      	asrs	r3, r3, #20
 80075f6:	2b13      	cmp	r3, #19
 80075f8:	f04f 0000 	mov.w	r0, #0
 80075fc:	f04f 0100 	mov.w	r1, #0
 8007600:	dc04      	bgt.n	800760c <__ulp+0x2c>
 8007602:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007606:	fa42 f103 	asr.w	r1, r2, r3
 800760a:	4770      	bx	lr
 800760c:	2201      	movs	r2, #1
 800760e:	3b14      	subs	r3, #20
 8007610:	2b1e      	cmp	r3, #30
 8007612:	bfce      	itee	gt
 8007614:	4613      	movgt	r3, r2
 8007616:	f1c3 031f 	rsble	r3, r3, #31
 800761a:	fa02 f303 	lslle.w	r3, r2, r3
 800761e:	4618      	mov	r0, r3
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	7ff00000 	.word	0x7ff00000

08007628 <__b2d>:
 8007628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800762c:	6907      	ldr	r7, [r0, #16]
 800762e:	f100 0914 	add.w	r9, r0, #20
 8007632:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007636:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800763a:	f1a7 0804 	sub.w	r8, r7, #4
 800763e:	4630      	mov	r0, r6
 8007640:	f7ff fdc7 	bl	80071d2 <__hi0bits>
 8007644:	f1c0 0320 	rsb	r3, r0, #32
 8007648:	280a      	cmp	r0, #10
 800764a:	600b      	str	r3, [r1, #0]
 800764c:	491e      	ldr	r1, [pc, #120]	; (80076c8 <__b2d+0xa0>)
 800764e:	dc17      	bgt.n	8007680 <__b2d+0x58>
 8007650:	45c1      	cmp	r9, r8
 8007652:	bf28      	it	cs
 8007654:	2200      	movcs	r2, #0
 8007656:	f1c0 0c0b 	rsb	ip, r0, #11
 800765a:	fa26 f30c 	lsr.w	r3, r6, ip
 800765e:	bf38      	it	cc
 8007660:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007664:	ea43 0501 	orr.w	r5, r3, r1
 8007668:	f100 0315 	add.w	r3, r0, #21
 800766c:	fa06 f303 	lsl.w	r3, r6, r3
 8007670:	fa22 f20c 	lsr.w	r2, r2, ip
 8007674:	ea43 0402 	orr.w	r4, r3, r2
 8007678:	4620      	mov	r0, r4
 800767a:	4629      	mov	r1, r5
 800767c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007680:	45c1      	cmp	r9, r8
 8007682:	bf3a      	itte	cc
 8007684:	f1a7 0808 	subcc.w	r8, r7, #8
 8007688:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800768c:	2200      	movcs	r2, #0
 800768e:	f1b0 030b 	subs.w	r3, r0, #11
 8007692:	d015      	beq.n	80076c0 <__b2d+0x98>
 8007694:	409e      	lsls	r6, r3
 8007696:	f1c3 0720 	rsb	r7, r3, #32
 800769a:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800769e:	fa22 f107 	lsr.w	r1, r2, r7
 80076a2:	45c8      	cmp	r8, r9
 80076a4:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 80076a8:	ea46 0501 	orr.w	r5, r6, r1
 80076ac:	bf94      	ite	ls
 80076ae:	2100      	movls	r1, #0
 80076b0:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80076b4:	fa02 f003 	lsl.w	r0, r2, r3
 80076b8:	40f9      	lsrs	r1, r7
 80076ba:	ea40 0401 	orr.w	r4, r0, r1
 80076be:	e7db      	b.n	8007678 <__b2d+0x50>
 80076c0:	ea46 0501 	orr.w	r5, r6, r1
 80076c4:	4614      	mov	r4, r2
 80076c6:	e7d7      	b.n	8007678 <__b2d+0x50>
 80076c8:	3ff00000 	.word	0x3ff00000

080076cc <__d2b>:
 80076cc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80076d0:	461c      	mov	r4, r3
 80076d2:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80076d6:	2101      	movs	r1, #1
 80076d8:	4690      	mov	r8, r2
 80076da:	f7ff fcb6 	bl	800704a <_Balloc>
 80076de:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80076e2:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80076e6:	4607      	mov	r7, r0
 80076e8:	bb34      	cbnz	r4, 8007738 <__d2b+0x6c>
 80076ea:	9201      	str	r2, [sp, #4]
 80076ec:	f1b8 0200 	subs.w	r2, r8, #0
 80076f0:	d027      	beq.n	8007742 <__d2b+0x76>
 80076f2:	a802      	add	r0, sp, #8
 80076f4:	f840 2d08 	str.w	r2, [r0, #-8]!
 80076f8:	f7ff fd8a 	bl	8007210 <__lo0bits>
 80076fc:	9900      	ldr	r1, [sp, #0]
 80076fe:	b1f0      	cbz	r0, 800773e <__d2b+0x72>
 8007700:	9a01      	ldr	r2, [sp, #4]
 8007702:	f1c0 0320 	rsb	r3, r0, #32
 8007706:	fa02 f303 	lsl.w	r3, r2, r3
 800770a:	430b      	orrs	r3, r1
 800770c:	40c2      	lsrs	r2, r0
 800770e:	617b      	str	r3, [r7, #20]
 8007710:	9201      	str	r2, [sp, #4]
 8007712:	9b01      	ldr	r3, [sp, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	bf14      	ite	ne
 8007718:	2102      	movne	r1, #2
 800771a:	2101      	moveq	r1, #1
 800771c:	61bb      	str	r3, [r7, #24]
 800771e:	6139      	str	r1, [r7, #16]
 8007720:	b1c4      	cbz	r4, 8007754 <__d2b+0x88>
 8007722:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007726:	4404      	add	r4, r0
 8007728:	6034      	str	r4, [r6, #0]
 800772a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800772e:	6028      	str	r0, [r5, #0]
 8007730:	4638      	mov	r0, r7
 8007732:	b002      	add	sp, #8
 8007734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007738:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800773c:	e7d5      	b.n	80076ea <__d2b+0x1e>
 800773e:	6179      	str	r1, [r7, #20]
 8007740:	e7e7      	b.n	8007712 <__d2b+0x46>
 8007742:	a801      	add	r0, sp, #4
 8007744:	f7ff fd64 	bl	8007210 <__lo0bits>
 8007748:	2101      	movs	r1, #1
 800774a:	9b01      	ldr	r3, [sp, #4]
 800774c:	6139      	str	r1, [r7, #16]
 800774e:	617b      	str	r3, [r7, #20]
 8007750:	3020      	adds	r0, #32
 8007752:	e7e5      	b.n	8007720 <__d2b+0x54>
 8007754:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007758:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800775c:	6030      	str	r0, [r6, #0]
 800775e:	6918      	ldr	r0, [r3, #16]
 8007760:	f7ff fd37 	bl	80071d2 <__hi0bits>
 8007764:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007768:	e7e1      	b.n	800772e <__d2b+0x62>

0800776a <__ratio>:
 800776a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800776e:	4688      	mov	r8, r1
 8007770:	4669      	mov	r1, sp
 8007772:	4681      	mov	r9, r0
 8007774:	f7ff ff58 	bl	8007628 <__b2d>
 8007778:	468b      	mov	fp, r1
 800777a:	4606      	mov	r6, r0
 800777c:	460f      	mov	r7, r1
 800777e:	4640      	mov	r0, r8
 8007780:	a901      	add	r1, sp, #4
 8007782:	f7ff ff51 	bl	8007628 <__b2d>
 8007786:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800778a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800778e:	460d      	mov	r5, r1
 8007790:	eba3 0c02 	sub.w	ip, r3, r2
 8007794:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007798:	1a9b      	subs	r3, r3, r2
 800779a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800779e:	2b00      	cmp	r3, #0
 80077a0:	bfd5      	itete	le
 80077a2:	460a      	movle	r2, r1
 80077a4:	463a      	movgt	r2, r7
 80077a6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80077aa:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80077ae:	bfd8      	it	le
 80077b0:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 80077b4:	462b      	mov	r3, r5
 80077b6:	4602      	mov	r2, r0
 80077b8:	4659      	mov	r1, fp
 80077ba:	4630      	mov	r0, r6
 80077bc:	f7f8 ffb6 	bl	800072c <__aeabi_ddiv>
 80077c0:	b003      	add	sp, #12
 80077c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080077c6 <__copybits>:
 80077c6:	3901      	subs	r1, #1
 80077c8:	b510      	push	{r4, lr}
 80077ca:	1149      	asrs	r1, r1, #5
 80077cc:	6914      	ldr	r4, [r2, #16]
 80077ce:	3101      	adds	r1, #1
 80077d0:	f102 0314 	add.w	r3, r2, #20
 80077d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80077d8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80077dc:	42a3      	cmp	r3, r4
 80077de:	4602      	mov	r2, r0
 80077e0:	d303      	bcc.n	80077ea <__copybits+0x24>
 80077e2:	2300      	movs	r3, #0
 80077e4:	428a      	cmp	r2, r1
 80077e6:	d305      	bcc.n	80077f4 <__copybits+0x2e>
 80077e8:	bd10      	pop	{r4, pc}
 80077ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80077ee:	f840 2b04 	str.w	r2, [r0], #4
 80077f2:	e7f3      	b.n	80077dc <__copybits+0x16>
 80077f4:	f842 3b04 	str.w	r3, [r2], #4
 80077f8:	e7f4      	b.n	80077e4 <__copybits+0x1e>

080077fa <__any_on>:
 80077fa:	f100 0214 	add.w	r2, r0, #20
 80077fe:	6900      	ldr	r0, [r0, #16]
 8007800:	114b      	asrs	r3, r1, #5
 8007802:	4298      	cmp	r0, r3
 8007804:	b510      	push	{r4, lr}
 8007806:	db11      	blt.n	800782c <__any_on+0x32>
 8007808:	dd0a      	ble.n	8007820 <__any_on+0x26>
 800780a:	f011 011f 	ands.w	r1, r1, #31
 800780e:	d007      	beq.n	8007820 <__any_on+0x26>
 8007810:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007814:	fa24 f001 	lsr.w	r0, r4, r1
 8007818:	fa00 f101 	lsl.w	r1, r0, r1
 800781c:	428c      	cmp	r4, r1
 800781e:	d10b      	bne.n	8007838 <__any_on+0x3e>
 8007820:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007824:	4293      	cmp	r3, r2
 8007826:	d803      	bhi.n	8007830 <__any_on+0x36>
 8007828:	2000      	movs	r0, #0
 800782a:	bd10      	pop	{r4, pc}
 800782c:	4603      	mov	r3, r0
 800782e:	e7f7      	b.n	8007820 <__any_on+0x26>
 8007830:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007834:	2900      	cmp	r1, #0
 8007836:	d0f5      	beq.n	8007824 <__any_on+0x2a>
 8007838:	2001      	movs	r0, #1
 800783a:	e7f6      	b.n	800782a <__any_on+0x30>

0800783c <_calloc_r>:
 800783c:	b538      	push	{r3, r4, r5, lr}
 800783e:	fb02 f401 	mul.w	r4, r2, r1
 8007842:	4621      	mov	r1, r4
 8007844:	f000 f854 	bl	80078f0 <_malloc_r>
 8007848:	4605      	mov	r5, r0
 800784a:	b118      	cbz	r0, 8007854 <_calloc_r+0x18>
 800784c:	4622      	mov	r2, r4
 800784e:	2100      	movs	r1, #0
 8007850:	f7fc fc4a 	bl	80040e8 <memset>
 8007854:	4628      	mov	r0, r5
 8007856:	bd38      	pop	{r3, r4, r5, pc}

08007858 <_free_r>:
 8007858:	b538      	push	{r3, r4, r5, lr}
 800785a:	4605      	mov	r5, r0
 800785c:	2900      	cmp	r1, #0
 800785e:	d043      	beq.n	80078e8 <_free_r+0x90>
 8007860:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007864:	1f0c      	subs	r4, r1, #4
 8007866:	2b00      	cmp	r3, #0
 8007868:	bfb8      	it	lt
 800786a:	18e4      	addlt	r4, r4, r3
 800786c:	f000 fdbf 	bl	80083ee <__malloc_lock>
 8007870:	4a1e      	ldr	r2, [pc, #120]	; (80078ec <_free_r+0x94>)
 8007872:	6813      	ldr	r3, [r2, #0]
 8007874:	4610      	mov	r0, r2
 8007876:	b933      	cbnz	r3, 8007886 <_free_r+0x2e>
 8007878:	6063      	str	r3, [r4, #4]
 800787a:	6014      	str	r4, [r2, #0]
 800787c:	4628      	mov	r0, r5
 800787e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007882:	f000 bdb5 	b.w	80083f0 <__malloc_unlock>
 8007886:	42a3      	cmp	r3, r4
 8007888:	d90b      	bls.n	80078a2 <_free_r+0x4a>
 800788a:	6821      	ldr	r1, [r4, #0]
 800788c:	1862      	adds	r2, r4, r1
 800788e:	4293      	cmp	r3, r2
 8007890:	bf01      	itttt	eq
 8007892:	681a      	ldreq	r2, [r3, #0]
 8007894:	685b      	ldreq	r3, [r3, #4]
 8007896:	1852      	addeq	r2, r2, r1
 8007898:	6022      	streq	r2, [r4, #0]
 800789a:	6063      	str	r3, [r4, #4]
 800789c:	6004      	str	r4, [r0, #0]
 800789e:	e7ed      	b.n	800787c <_free_r+0x24>
 80078a0:	4613      	mov	r3, r2
 80078a2:	685a      	ldr	r2, [r3, #4]
 80078a4:	b10a      	cbz	r2, 80078aa <_free_r+0x52>
 80078a6:	42a2      	cmp	r2, r4
 80078a8:	d9fa      	bls.n	80078a0 <_free_r+0x48>
 80078aa:	6819      	ldr	r1, [r3, #0]
 80078ac:	1858      	adds	r0, r3, r1
 80078ae:	42a0      	cmp	r0, r4
 80078b0:	d10b      	bne.n	80078ca <_free_r+0x72>
 80078b2:	6820      	ldr	r0, [r4, #0]
 80078b4:	4401      	add	r1, r0
 80078b6:	1858      	adds	r0, r3, r1
 80078b8:	4282      	cmp	r2, r0
 80078ba:	6019      	str	r1, [r3, #0]
 80078bc:	d1de      	bne.n	800787c <_free_r+0x24>
 80078be:	6810      	ldr	r0, [r2, #0]
 80078c0:	6852      	ldr	r2, [r2, #4]
 80078c2:	4401      	add	r1, r0
 80078c4:	6019      	str	r1, [r3, #0]
 80078c6:	605a      	str	r2, [r3, #4]
 80078c8:	e7d8      	b.n	800787c <_free_r+0x24>
 80078ca:	d902      	bls.n	80078d2 <_free_r+0x7a>
 80078cc:	230c      	movs	r3, #12
 80078ce:	602b      	str	r3, [r5, #0]
 80078d0:	e7d4      	b.n	800787c <_free_r+0x24>
 80078d2:	6820      	ldr	r0, [r4, #0]
 80078d4:	1821      	adds	r1, r4, r0
 80078d6:	428a      	cmp	r2, r1
 80078d8:	bf01      	itttt	eq
 80078da:	6811      	ldreq	r1, [r2, #0]
 80078dc:	6852      	ldreq	r2, [r2, #4]
 80078de:	1809      	addeq	r1, r1, r0
 80078e0:	6021      	streq	r1, [r4, #0]
 80078e2:	6062      	str	r2, [r4, #4]
 80078e4:	605c      	str	r4, [r3, #4]
 80078e6:	e7c9      	b.n	800787c <_free_r+0x24>
 80078e8:	bd38      	pop	{r3, r4, r5, pc}
 80078ea:	bf00      	nop
 80078ec:	2000020c 	.word	0x2000020c

080078f0 <_malloc_r>:
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	1ccd      	adds	r5, r1, #3
 80078f4:	f025 0503 	bic.w	r5, r5, #3
 80078f8:	3508      	adds	r5, #8
 80078fa:	2d0c      	cmp	r5, #12
 80078fc:	bf38      	it	cc
 80078fe:	250c      	movcc	r5, #12
 8007900:	2d00      	cmp	r5, #0
 8007902:	4606      	mov	r6, r0
 8007904:	db01      	blt.n	800790a <_malloc_r+0x1a>
 8007906:	42a9      	cmp	r1, r5
 8007908:	d903      	bls.n	8007912 <_malloc_r+0x22>
 800790a:	230c      	movs	r3, #12
 800790c:	6033      	str	r3, [r6, #0]
 800790e:	2000      	movs	r0, #0
 8007910:	bd70      	pop	{r4, r5, r6, pc}
 8007912:	f000 fd6c 	bl	80083ee <__malloc_lock>
 8007916:	4a21      	ldr	r2, [pc, #132]	; (800799c <_malloc_r+0xac>)
 8007918:	6814      	ldr	r4, [r2, #0]
 800791a:	4621      	mov	r1, r4
 800791c:	b991      	cbnz	r1, 8007944 <_malloc_r+0x54>
 800791e:	4c20      	ldr	r4, [pc, #128]	; (80079a0 <_malloc_r+0xb0>)
 8007920:	6823      	ldr	r3, [r4, #0]
 8007922:	b91b      	cbnz	r3, 800792c <_malloc_r+0x3c>
 8007924:	4630      	mov	r0, r6
 8007926:	f000 facd 	bl	8007ec4 <_sbrk_r>
 800792a:	6020      	str	r0, [r4, #0]
 800792c:	4629      	mov	r1, r5
 800792e:	4630      	mov	r0, r6
 8007930:	f000 fac8 	bl	8007ec4 <_sbrk_r>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d124      	bne.n	8007982 <_malloc_r+0x92>
 8007938:	230c      	movs	r3, #12
 800793a:	4630      	mov	r0, r6
 800793c:	6033      	str	r3, [r6, #0]
 800793e:	f000 fd57 	bl	80083f0 <__malloc_unlock>
 8007942:	e7e4      	b.n	800790e <_malloc_r+0x1e>
 8007944:	680b      	ldr	r3, [r1, #0]
 8007946:	1b5b      	subs	r3, r3, r5
 8007948:	d418      	bmi.n	800797c <_malloc_r+0x8c>
 800794a:	2b0b      	cmp	r3, #11
 800794c:	d90f      	bls.n	800796e <_malloc_r+0x7e>
 800794e:	600b      	str	r3, [r1, #0]
 8007950:	18cc      	adds	r4, r1, r3
 8007952:	50cd      	str	r5, [r1, r3]
 8007954:	4630      	mov	r0, r6
 8007956:	f000 fd4b 	bl	80083f0 <__malloc_unlock>
 800795a:	f104 000b 	add.w	r0, r4, #11
 800795e:	1d23      	adds	r3, r4, #4
 8007960:	f020 0007 	bic.w	r0, r0, #7
 8007964:	1ac3      	subs	r3, r0, r3
 8007966:	d0d3      	beq.n	8007910 <_malloc_r+0x20>
 8007968:	425a      	negs	r2, r3
 800796a:	50e2      	str	r2, [r4, r3]
 800796c:	e7d0      	b.n	8007910 <_malloc_r+0x20>
 800796e:	684b      	ldr	r3, [r1, #4]
 8007970:	428c      	cmp	r4, r1
 8007972:	bf16      	itet	ne
 8007974:	6063      	strne	r3, [r4, #4]
 8007976:	6013      	streq	r3, [r2, #0]
 8007978:	460c      	movne	r4, r1
 800797a:	e7eb      	b.n	8007954 <_malloc_r+0x64>
 800797c:	460c      	mov	r4, r1
 800797e:	6849      	ldr	r1, [r1, #4]
 8007980:	e7cc      	b.n	800791c <_malloc_r+0x2c>
 8007982:	1cc4      	adds	r4, r0, #3
 8007984:	f024 0403 	bic.w	r4, r4, #3
 8007988:	42a0      	cmp	r0, r4
 800798a:	d005      	beq.n	8007998 <_malloc_r+0xa8>
 800798c:	1a21      	subs	r1, r4, r0
 800798e:	4630      	mov	r0, r6
 8007990:	f000 fa98 	bl	8007ec4 <_sbrk_r>
 8007994:	3001      	adds	r0, #1
 8007996:	d0cf      	beq.n	8007938 <_malloc_r+0x48>
 8007998:	6025      	str	r5, [r4, #0]
 800799a:	e7db      	b.n	8007954 <_malloc_r+0x64>
 800799c:	2000020c 	.word	0x2000020c
 80079a0:	20000210 	.word	0x20000210

080079a4 <__ssputs_r>:
 80079a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079a8:	688e      	ldr	r6, [r1, #8]
 80079aa:	4682      	mov	sl, r0
 80079ac:	429e      	cmp	r6, r3
 80079ae:	460c      	mov	r4, r1
 80079b0:	4690      	mov	r8, r2
 80079b2:	4699      	mov	r9, r3
 80079b4:	d837      	bhi.n	8007a26 <__ssputs_r+0x82>
 80079b6:	898a      	ldrh	r2, [r1, #12]
 80079b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80079bc:	d031      	beq.n	8007a22 <__ssputs_r+0x7e>
 80079be:	2302      	movs	r3, #2
 80079c0:	6825      	ldr	r5, [r4, #0]
 80079c2:	6909      	ldr	r1, [r1, #16]
 80079c4:	1a6f      	subs	r7, r5, r1
 80079c6:	6965      	ldr	r5, [r4, #20]
 80079c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80079cc:	fb95 f5f3 	sdiv	r5, r5, r3
 80079d0:	f109 0301 	add.w	r3, r9, #1
 80079d4:	443b      	add	r3, r7
 80079d6:	429d      	cmp	r5, r3
 80079d8:	bf38      	it	cc
 80079da:	461d      	movcc	r5, r3
 80079dc:	0553      	lsls	r3, r2, #21
 80079de:	d530      	bpl.n	8007a42 <__ssputs_r+0x9e>
 80079e0:	4629      	mov	r1, r5
 80079e2:	f7ff ff85 	bl	80078f0 <_malloc_r>
 80079e6:	4606      	mov	r6, r0
 80079e8:	b950      	cbnz	r0, 8007a00 <__ssputs_r+0x5c>
 80079ea:	230c      	movs	r3, #12
 80079ec:	f04f 30ff 	mov.w	r0, #4294967295
 80079f0:	f8ca 3000 	str.w	r3, [sl]
 80079f4:	89a3      	ldrh	r3, [r4, #12]
 80079f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079fa:	81a3      	strh	r3, [r4, #12]
 80079fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a00:	463a      	mov	r2, r7
 8007a02:	6921      	ldr	r1, [r4, #16]
 8007a04:	f7ff fb16 	bl	8007034 <memcpy>
 8007a08:	89a3      	ldrh	r3, [r4, #12]
 8007a0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a12:	81a3      	strh	r3, [r4, #12]
 8007a14:	6126      	str	r6, [r4, #16]
 8007a16:	443e      	add	r6, r7
 8007a18:	6026      	str	r6, [r4, #0]
 8007a1a:	464e      	mov	r6, r9
 8007a1c:	6165      	str	r5, [r4, #20]
 8007a1e:	1bed      	subs	r5, r5, r7
 8007a20:	60a5      	str	r5, [r4, #8]
 8007a22:	454e      	cmp	r6, r9
 8007a24:	d900      	bls.n	8007a28 <__ssputs_r+0x84>
 8007a26:	464e      	mov	r6, r9
 8007a28:	4632      	mov	r2, r6
 8007a2a:	4641      	mov	r1, r8
 8007a2c:	6820      	ldr	r0, [r4, #0]
 8007a2e:	f000 fcc5 	bl	80083bc <memmove>
 8007a32:	68a3      	ldr	r3, [r4, #8]
 8007a34:	2000      	movs	r0, #0
 8007a36:	1b9b      	subs	r3, r3, r6
 8007a38:	60a3      	str	r3, [r4, #8]
 8007a3a:	6823      	ldr	r3, [r4, #0]
 8007a3c:	441e      	add	r6, r3
 8007a3e:	6026      	str	r6, [r4, #0]
 8007a40:	e7dc      	b.n	80079fc <__ssputs_r+0x58>
 8007a42:	462a      	mov	r2, r5
 8007a44:	f000 fcd5 	bl	80083f2 <_realloc_r>
 8007a48:	4606      	mov	r6, r0
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d1e2      	bne.n	8007a14 <__ssputs_r+0x70>
 8007a4e:	6921      	ldr	r1, [r4, #16]
 8007a50:	4650      	mov	r0, sl
 8007a52:	f7ff ff01 	bl	8007858 <_free_r>
 8007a56:	e7c8      	b.n	80079ea <__ssputs_r+0x46>

08007a58 <_svfiprintf_r>:
 8007a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a5c:	461d      	mov	r5, r3
 8007a5e:	898b      	ldrh	r3, [r1, #12]
 8007a60:	b09d      	sub	sp, #116	; 0x74
 8007a62:	061f      	lsls	r7, r3, #24
 8007a64:	4680      	mov	r8, r0
 8007a66:	460c      	mov	r4, r1
 8007a68:	4616      	mov	r6, r2
 8007a6a:	d50f      	bpl.n	8007a8c <_svfiprintf_r+0x34>
 8007a6c:	690b      	ldr	r3, [r1, #16]
 8007a6e:	b96b      	cbnz	r3, 8007a8c <_svfiprintf_r+0x34>
 8007a70:	2140      	movs	r1, #64	; 0x40
 8007a72:	f7ff ff3d 	bl	80078f0 <_malloc_r>
 8007a76:	6020      	str	r0, [r4, #0]
 8007a78:	6120      	str	r0, [r4, #16]
 8007a7a:	b928      	cbnz	r0, 8007a88 <_svfiprintf_r+0x30>
 8007a7c:	230c      	movs	r3, #12
 8007a7e:	f8c8 3000 	str.w	r3, [r8]
 8007a82:	f04f 30ff 	mov.w	r0, #4294967295
 8007a86:	e0c8      	b.n	8007c1a <_svfiprintf_r+0x1c2>
 8007a88:	2340      	movs	r3, #64	; 0x40
 8007a8a:	6163      	str	r3, [r4, #20]
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a90:	2320      	movs	r3, #32
 8007a92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a96:	2330      	movs	r3, #48	; 0x30
 8007a98:	f04f 0b01 	mov.w	fp, #1
 8007a9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007aa0:	9503      	str	r5, [sp, #12]
 8007aa2:	4637      	mov	r7, r6
 8007aa4:	463d      	mov	r5, r7
 8007aa6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007aaa:	b10b      	cbz	r3, 8007ab0 <_svfiprintf_r+0x58>
 8007aac:	2b25      	cmp	r3, #37	; 0x25
 8007aae:	d13e      	bne.n	8007b2e <_svfiprintf_r+0xd6>
 8007ab0:	ebb7 0a06 	subs.w	sl, r7, r6
 8007ab4:	d00b      	beq.n	8007ace <_svfiprintf_r+0x76>
 8007ab6:	4653      	mov	r3, sl
 8007ab8:	4632      	mov	r2, r6
 8007aba:	4621      	mov	r1, r4
 8007abc:	4640      	mov	r0, r8
 8007abe:	f7ff ff71 	bl	80079a4 <__ssputs_r>
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	f000 80a4 	beq.w	8007c10 <_svfiprintf_r+0x1b8>
 8007ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aca:	4453      	add	r3, sl
 8007acc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ace:	783b      	ldrb	r3, [r7, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 809d 	beq.w	8007c10 <_svfiprintf_r+0x1b8>
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8007adc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ae0:	9304      	str	r3, [sp, #16]
 8007ae2:	9307      	str	r3, [sp, #28]
 8007ae4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ae8:	931a      	str	r3, [sp, #104]	; 0x68
 8007aea:	462f      	mov	r7, r5
 8007aec:	2205      	movs	r2, #5
 8007aee:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007af2:	4850      	ldr	r0, [pc, #320]	; (8007c34 <_svfiprintf_r+0x1dc>)
 8007af4:	f7ff fa90 	bl	8007018 <memchr>
 8007af8:	9b04      	ldr	r3, [sp, #16]
 8007afa:	b9d0      	cbnz	r0, 8007b32 <_svfiprintf_r+0xda>
 8007afc:	06d9      	lsls	r1, r3, #27
 8007afe:	bf44      	itt	mi
 8007b00:	2220      	movmi	r2, #32
 8007b02:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b06:	071a      	lsls	r2, r3, #28
 8007b08:	bf44      	itt	mi
 8007b0a:	222b      	movmi	r2, #43	; 0x2b
 8007b0c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b10:	782a      	ldrb	r2, [r5, #0]
 8007b12:	2a2a      	cmp	r2, #42	; 0x2a
 8007b14:	d015      	beq.n	8007b42 <_svfiprintf_r+0xea>
 8007b16:	462f      	mov	r7, r5
 8007b18:	2000      	movs	r0, #0
 8007b1a:	250a      	movs	r5, #10
 8007b1c:	9a07      	ldr	r2, [sp, #28]
 8007b1e:	4639      	mov	r1, r7
 8007b20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b24:	3b30      	subs	r3, #48	; 0x30
 8007b26:	2b09      	cmp	r3, #9
 8007b28:	d94d      	bls.n	8007bc6 <_svfiprintf_r+0x16e>
 8007b2a:	b1b8      	cbz	r0, 8007b5c <_svfiprintf_r+0x104>
 8007b2c:	e00f      	b.n	8007b4e <_svfiprintf_r+0xf6>
 8007b2e:	462f      	mov	r7, r5
 8007b30:	e7b8      	b.n	8007aa4 <_svfiprintf_r+0x4c>
 8007b32:	4a40      	ldr	r2, [pc, #256]	; (8007c34 <_svfiprintf_r+0x1dc>)
 8007b34:	463d      	mov	r5, r7
 8007b36:	1a80      	subs	r0, r0, r2
 8007b38:	fa0b f000 	lsl.w	r0, fp, r0
 8007b3c:	4318      	orrs	r0, r3
 8007b3e:	9004      	str	r0, [sp, #16]
 8007b40:	e7d3      	b.n	8007aea <_svfiprintf_r+0x92>
 8007b42:	9a03      	ldr	r2, [sp, #12]
 8007b44:	1d11      	adds	r1, r2, #4
 8007b46:	6812      	ldr	r2, [r2, #0]
 8007b48:	9103      	str	r1, [sp, #12]
 8007b4a:	2a00      	cmp	r2, #0
 8007b4c:	db01      	blt.n	8007b52 <_svfiprintf_r+0xfa>
 8007b4e:	9207      	str	r2, [sp, #28]
 8007b50:	e004      	b.n	8007b5c <_svfiprintf_r+0x104>
 8007b52:	4252      	negs	r2, r2
 8007b54:	f043 0302 	orr.w	r3, r3, #2
 8007b58:	9207      	str	r2, [sp, #28]
 8007b5a:	9304      	str	r3, [sp, #16]
 8007b5c:	783b      	ldrb	r3, [r7, #0]
 8007b5e:	2b2e      	cmp	r3, #46	; 0x2e
 8007b60:	d10c      	bne.n	8007b7c <_svfiprintf_r+0x124>
 8007b62:	787b      	ldrb	r3, [r7, #1]
 8007b64:	2b2a      	cmp	r3, #42	; 0x2a
 8007b66:	d133      	bne.n	8007bd0 <_svfiprintf_r+0x178>
 8007b68:	9b03      	ldr	r3, [sp, #12]
 8007b6a:	3702      	adds	r7, #2
 8007b6c:	1d1a      	adds	r2, r3, #4
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	9203      	str	r2, [sp, #12]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	bfb8      	it	lt
 8007b76:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b7a:	9305      	str	r3, [sp, #20]
 8007b7c:	4d2e      	ldr	r5, [pc, #184]	; (8007c38 <_svfiprintf_r+0x1e0>)
 8007b7e:	2203      	movs	r2, #3
 8007b80:	7839      	ldrb	r1, [r7, #0]
 8007b82:	4628      	mov	r0, r5
 8007b84:	f7ff fa48 	bl	8007018 <memchr>
 8007b88:	b138      	cbz	r0, 8007b9a <_svfiprintf_r+0x142>
 8007b8a:	2340      	movs	r3, #64	; 0x40
 8007b8c:	1b40      	subs	r0, r0, r5
 8007b8e:	fa03 f000 	lsl.w	r0, r3, r0
 8007b92:	9b04      	ldr	r3, [sp, #16]
 8007b94:	3701      	adds	r7, #1
 8007b96:	4303      	orrs	r3, r0
 8007b98:	9304      	str	r3, [sp, #16]
 8007b9a:	7839      	ldrb	r1, [r7, #0]
 8007b9c:	2206      	movs	r2, #6
 8007b9e:	4827      	ldr	r0, [pc, #156]	; (8007c3c <_svfiprintf_r+0x1e4>)
 8007ba0:	1c7e      	adds	r6, r7, #1
 8007ba2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ba6:	f7ff fa37 	bl	8007018 <memchr>
 8007baa:	2800      	cmp	r0, #0
 8007bac:	d038      	beq.n	8007c20 <_svfiprintf_r+0x1c8>
 8007bae:	4b24      	ldr	r3, [pc, #144]	; (8007c40 <_svfiprintf_r+0x1e8>)
 8007bb0:	bb13      	cbnz	r3, 8007bf8 <_svfiprintf_r+0x1a0>
 8007bb2:	9b03      	ldr	r3, [sp, #12]
 8007bb4:	3307      	adds	r3, #7
 8007bb6:	f023 0307 	bic.w	r3, r3, #7
 8007bba:	3308      	adds	r3, #8
 8007bbc:	9303      	str	r3, [sp, #12]
 8007bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc0:	444b      	add	r3, r9
 8007bc2:	9309      	str	r3, [sp, #36]	; 0x24
 8007bc4:	e76d      	b.n	8007aa2 <_svfiprintf_r+0x4a>
 8007bc6:	fb05 3202 	mla	r2, r5, r2, r3
 8007bca:	2001      	movs	r0, #1
 8007bcc:	460f      	mov	r7, r1
 8007bce:	e7a6      	b.n	8007b1e <_svfiprintf_r+0xc6>
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	250a      	movs	r5, #10
 8007bd4:	4619      	mov	r1, r3
 8007bd6:	3701      	adds	r7, #1
 8007bd8:	9305      	str	r3, [sp, #20]
 8007bda:	4638      	mov	r0, r7
 8007bdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007be0:	3a30      	subs	r2, #48	; 0x30
 8007be2:	2a09      	cmp	r2, #9
 8007be4:	d903      	bls.n	8007bee <_svfiprintf_r+0x196>
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d0c8      	beq.n	8007b7c <_svfiprintf_r+0x124>
 8007bea:	9105      	str	r1, [sp, #20]
 8007bec:	e7c6      	b.n	8007b7c <_svfiprintf_r+0x124>
 8007bee:	fb05 2101 	mla	r1, r5, r1, r2
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	4607      	mov	r7, r0
 8007bf6:	e7f0      	b.n	8007bda <_svfiprintf_r+0x182>
 8007bf8:	ab03      	add	r3, sp, #12
 8007bfa:	9300      	str	r3, [sp, #0]
 8007bfc:	4622      	mov	r2, r4
 8007bfe:	4b11      	ldr	r3, [pc, #68]	; (8007c44 <_svfiprintf_r+0x1ec>)
 8007c00:	a904      	add	r1, sp, #16
 8007c02:	4640      	mov	r0, r8
 8007c04:	f7fc fb0a 	bl	800421c <_printf_float>
 8007c08:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007c0c:	4681      	mov	r9, r0
 8007c0e:	d1d6      	bne.n	8007bbe <_svfiprintf_r+0x166>
 8007c10:	89a3      	ldrh	r3, [r4, #12]
 8007c12:	065b      	lsls	r3, r3, #25
 8007c14:	f53f af35 	bmi.w	8007a82 <_svfiprintf_r+0x2a>
 8007c18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c1a:	b01d      	add	sp, #116	; 0x74
 8007c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c20:	ab03      	add	r3, sp, #12
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	4622      	mov	r2, r4
 8007c26:	4b07      	ldr	r3, [pc, #28]	; (8007c44 <_svfiprintf_r+0x1ec>)
 8007c28:	a904      	add	r1, sp, #16
 8007c2a:	4640      	mov	r0, r8
 8007c2c:	f7fc fda2 	bl	8004774 <_printf_i>
 8007c30:	e7ea      	b.n	8007c08 <_svfiprintf_r+0x1b0>
 8007c32:	bf00      	nop
 8007c34:	0800873c 	.word	0x0800873c
 8007c38:	08008742 	.word	0x08008742
 8007c3c:	08008746 	.word	0x08008746
 8007c40:	0800421d 	.word	0x0800421d
 8007c44:	080079a5 	.word	0x080079a5

08007c48 <__sfputc_r>:
 8007c48:	6893      	ldr	r3, [r2, #8]
 8007c4a:	b410      	push	{r4}
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	6093      	str	r3, [r2, #8]
 8007c52:	da07      	bge.n	8007c64 <__sfputc_r+0x1c>
 8007c54:	6994      	ldr	r4, [r2, #24]
 8007c56:	42a3      	cmp	r3, r4
 8007c58:	db01      	blt.n	8007c5e <__sfputc_r+0x16>
 8007c5a:	290a      	cmp	r1, #10
 8007c5c:	d102      	bne.n	8007c64 <__sfputc_r+0x1c>
 8007c5e:	bc10      	pop	{r4}
 8007c60:	f000 b996 	b.w	8007f90 <__swbuf_r>
 8007c64:	6813      	ldr	r3, [r2, #0]
 8007c66:	1c58      	adds	r0, r3, #1
 8007c68:	6010      	str	r0, [r2, #0]
 8007c6a:	7019      	strb	r1, [r3, #0]
 8007c6c:	4608      	mov	r0, r1
 8007c6e:	bc10      	pop	{r4}
 8007c70:	4770      	bx	lr

08007c72 <__sfputs_r>:
 8007c72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c74:	4606      	mov	r6, r0
 8007c76:	460f      	mov	r7, r1
 8007c78:	4614      	mov	r4, r2
 8007c7a:	18d5      	adds	r5, r2, r3
 8007c7c:	42ac      	cmp	r4, r5
 8007c7e:	d101      	bne.n	8007c84 <__sfputs_r+0x12>
 8007c80:	2000      	movs	r0, #0
 8007c82:	e007      	b.n	8007c94 <__sfputs_r+0x22>
 8007c84:	463a      	mov	r2, r7
 8007c86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c8a:	4630      	mov	r0, r6
 8007c8c:	f7ff ffdc 	bl	8007c48 <__sfputc_r>
 8007c90:	1c43      	adds	r3, r0, #1
 8007c92:	d1f3      	bne.n	8007c7c <__sfputs_r+0xa>
 8007c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c98 <_vfiprintf_r>:
 8007c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c9c:	460c      	mov	r4, r1
 8007c9e:	b09d      	sub	sp, #116	; 0x74
 8007ca0:	4617      	mov	r7, r2
 8007ca2:	461d      	mov	r5, r3
 8007ca4:	4606      	mov	r6, r0
 8007ca6:	b118      	cbz	r0, 8007cb0 <_vfiprintf_r+0x18>
 8007ca8:	6983      	ldr	r3, [r0, #24]
 8007caa:	b90b      	cbnz	r3, 8007cb0 <_vfiprintf_r+0x18>
 8007cac:	f7fe fdd4 	bl	8006858 <__sinit>
 8007cb0:	4b7c      	ldr	r3, [pc, #496]	; (8007ea4 <_vfiprintf_r+0x20c>)
 8007cb2:	429c      	cmp	r4, r3
 8007cb4:	d158      	bne.n	8007d68 <_vfiprintf_r+0xd0>
 8007cb6:	6874      	ldr	r4, [r6, #4]
 8007cb8:	89a3      	ldrh	r3, [r4, #12]
 8007cba:	0718      	lsls	r0, r3, #28
 8007cbc:	d55e      	bpl.n	8007d7c <_vfiprintf_r+0xe4>
 8007cbe:	6923      	ldr	r3, [r4, #16]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d05b      	beq.n	8007d7c <_vfiprintf_r+0xe4>
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8007cc8:	2320      	movs	r3, #32
 8007cca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007cce:	2330      	movs	r3, #48	; 0x30
 8007cd0:	f04f 0b01 	mov.w	fp, #1
 8007cd4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007cd8:	9503      	str	r5, [sp, #12]
 8007cda:	46b8      	mov	r8, r7
 8007cdc:	4645      	mov	r5, r8
 8007cde:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007ce2:	b10b      	cbz	r3, 8007ce8 <_vfiprintf_r+0x50>
 8007ce4:	2b25      	cmp	r3, #37	; 0x25
 8007ce6:	d154      	bne.n	8007d92 <_vfiprintf_r+0xfa>
 8007ce8:	ebb8 0a07 	subs.w	sl, r8, r7
 8007cec:	d00b      	beq.n	8007d06 <_vfiprintf_r+0x6e>
 8007cee:	4653      	mov	r3, sl
 8007cf0:	463a      	mov	r2, r7
 8007cf2:	4621      	mov	r1, r4
 8007cf4:	4630      	mov	r0, r6
 8007cf6:	f7ff ffbc 	bl	8007c72 <__sfputs_r>
 8007cfa:	3001      	adds	r0, #1
 8007cfc:	f000 80c2 	beq.w	8007e84 <_vfiprintf_r+0x1ec>
 8007d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d02:	4453      	add	r3, sl
 8007d04:	9309      	str	r3, [sp, #36]	; 0x24
 8007d06:	f898 3000 	ldrb.w	r3, [r8]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	f000 80ba 	beq.w	8007e84 <_vfiprintf_r+0x1ec>
 8007d10:	2300      	movs	r3, #0
 8007d12:	f04f 32ff 	mov.w	r2, #4294967295
 8007d16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d1a:	9304      	str	r3, [sp, #16]
 8007d1c:	9307      	str	r3, [sp, #28]
 8007d1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d22:	931a      	str	r3, [sp, #104]	; 0x68
 8007d24:	46a8      	mov	r8, r5
 8007d26:	2205      	movs	r2, #5
 8007d28:	f818 1b01 	ldrb.w	r1, [r8], #1
 8007d2c:	485e      	ldr	r0, [pc, #376]	; (8007ea8 <_vfiprintf_r+0x210>)
 8007d2e:	f7ff f973 	bl	8007018 <memchr>
 8007d32:	9b04      	ldr	r3, [sp, #16]
 8007d34:	bb78      	cbnz	r0, 8007d96 <_vfiprintf_r+0xfe>
 8007d36:	06d9      	lsls	r1, r3, #27
 8007d38:	bf44      	itt	mi
 8007d3a:	2220      	movmi	r2, #32
 8007d3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007d40:	071a      	lsls	r2, r3, #28
 8007d42:	bf44      	itt	mi
 8007d44:	222b      	movmi	r2, #43	; 0x2b
 8007d46:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007d4a:	782a      	ldrb	r2, [r5, #0]
 8007d4c:	2a2a      	cmp	r2, #42	; 0x2a
 8007d4e:	d02a      	beq.n	8007da6 <_vfiprintf_r+0x10e>
 8007d50:	46a8      	mov	r8, r5
 8007d52:	2000      	movs	r0, #0
 8007d54:	250a      	movs	r5, #10
 8007d56:	9a07      	ldr	r2, [sp, #28]
 8007d58:	4641      	mov	r1, r8
 8007d5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d5e:	3b30      	subs	r3, #48	; 0x30
 8007d60:	2b09      	cmp	r3, #9
 8007d62:	d969      	bls.n	8007e38 <_vfiprintf_r+0x1a0>
 8007d64:	b360      	cbz	r0, 8007dc0 <_vfiprintf_r+0x128>
 8007d66:	e024      	b.n	8007db2 <_vfiprintf_r+0x11a>
 8007d68:	4b50      	ldr	r3, [pc, #320]	; (8007eac <_vfiprintf_r+0x214>)
 8007d6a:	429c      	cmp	r4, r3
 8007d6c:	d101      	bne.n	8007d72 <_vfiprintf_r+0xda>
 8007d6e:	68b4      	ldr	r4, [r6, #8]
 8007d70:	e7a2      	b.n	8007cb8 <_vfiprintf_r+0x20>
 8007d72:	4b4f      	ldr	r3, [pc, #316]	; (8007eb0 <_vfiprintf_r+0x218>)
 8007d74:	429c      	cmp	r4, r3
 8007d76:	bf08      	it	eq
 8007d78:	68f4      	ldreq	r4, [r6, #12]
 8007d7a:	e79d      	b.n	8007cb8 <_vfiprintf_r+0x20>
 8007d7c:	4621      	mov	r1, r4
 8007d7e:	4630      	mov	r0, r6
 8007d80:	f000 f978 	bl	8008074 <__swsetup_r>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	d09d      	beq.n	8007cc4 <_vfiprintf_r+0x2c>
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8c:	b01d      	add	sp, #116	; 0x74
 8007d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d92:	46a8      	mov	r8, r5
 8007d94:	e7a2      	b.n	8007cdc <_vfiprintf_r+0x44>
 8007d96:	4a44      	ldr	r2, [pc, #272]	; (8007ea8 <_vfiprintf_r+0x210>)
 8007d98:	4645      	mov	r5, r8
 8007d9a:	1a80      	subs	r0, r0, r2
 8007d9c:	fa0b f000 	lsl.w	r0, fp, r0
 8007da0:	4318      	orrs	r0, r3
 8007da2:	9004      	str	r0, [sp, #16]
 8007da4:	e7be      	b.n	8007d24 <_vfiprintf_r+0x8c>
 8007da6:	9a03      	ldr	r2, [sp, #12]
 8007da8:	1d11      	adds	r1, r2, #4
 8007daa:	6812      	ldr	r2, [r2, #0]
 8007dac:	9103      	str	r1, [sp, #12]
 8007dae:	2a00      	cmp	r2, #0
 8007db0:	db01      	blt.n	8007db6 <_vfiprintf_r+0x11e>
 8007db2:	9207      	str	r2, [sp, #28]
 8007db4:	e004      	b.n	8007dc0 <_vfiprintf_r+0x128>
 8007db6:	4252      	negs	r2, r2
 8007db8:	f043 0302 	orr.w	r3, r3, #2
 8007dbc:	9207      	str	r2, [sp, #28]
 8007dbe:	9304      	str	r3, [sp, #16]
 8007dc0:	f898 3000 	ldrb.w	r3, [r8]
 8007dc4:	2b2e      	cmp	r3, #46	; 0x2e
 8007dc6:	d10e      	bne.n	8007de6 <_vfiprintf_r+0x14e>
 8007dc8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007dcc:	2b2a      	cmp	r3, #42	; 0x2a
 8007dce:	d138      	bne.n	8007e42 <_vfiprintf_r+0x1aa>
 8007dd0:	9b03      	ldr	r3, [sp, #12]
 8007dd2:	f108 0802 	add.w	r8, r8, #2
 8007dd6:	1d1a      	adds	r2, r3, #4
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	9203      	str	r2, [sp, #12]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	bfb8      	it	lt
 8007de0:	f04f 33ff 	movlt.w	r3, #4294967295
 8007de4:	9305      	str	r3, [sp, #20]
 8007de6:	4d33      	ldr	r5, [pc, #204]	; (8007eb4 <_vfiprintf_r+0x21c>)
 8007de8:	2203      	movs	r2, #3
 8007dea:	f898 1000 	ldrb.w	r1, [r8]
 8007dee:	4628      	mov	r0, r5
 8007df0:	f7ff f912 	bl	8007018 <memchr>
 8007df4:	b140      	cbz	r0, 8007e08 <_vfiprintf_r+0x170>
 8007df6:	2340      	movs	r3, #64	; 0x40
 8007df8:	1b40      	subs	r0, r0, r5
 8007dfa:	fa03 f000 	lsl.w	r0, r3, r0
 8007dfe:	9b04      	ldr	r3, [sp, #16]
 8007e00:	f108 0801 	add.w	r8, r8, #1
 8007e04:	4303      	orrs	r3, r0
 8007e06:	9304      	str	r3, [sp, #16]
 8007e08:	f898 1000 	ldrb.w	r1, [r8]
 8007e0c:	2206      	movs	r2, #6
 8007e0e:	482a      	ldr	r0, [pc, #168]	; (8007eb8 <_vfiprintf_r+0x220>)
 8007e10:	f108 0701 	add.w	r7, r8, #1
 8007e14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e18:	f7ff f8fe 	bl	8007018 <memchr>
 8007e1c:	2800      	cmp	r0, #0
 8007e1e:	d037      	beq.n	8007e90 <_vfiprintf_r+0x1f8>
 8007e20:	4b26      	ldr	r3, [pc, #152]	; (8007ebc <_vfiprintf_r+0x224>)
 8007e22:	bb1b      	cbnz	r3, 8007e6c <_vfiprintf_r+0x1d4>
 8007e24:	9b03      	ldr	r3, [sp, #12]
 8007e26:	3307      	adds	r3, #7
 8007e28:	f023 0307 	bic.w	r3, r3, #7
 8007e2c:	3308      	adds	r3, #8
 8007e2e:	9303      	str	r3, [sp, #12]
 8007e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e32:	444b      	add	r3, r9
 8007e34:	9309      	str	r3, [sp, #36]	; 0x24
 8007e36:	e750      	b.n	8007cda <_vfiprintf_r+0x42>
 8007e38:	fb05 3202 	mla	r2, r5, r2, r3
 8007e3c:	2001      	movs	r0, #1
 8007e3e:	4688      	mov	r8, r1
 8007e40:	e78a      	b.n	8007d58 <_vfiprintf_r+0xc0>
 8007e42:	2300      	movs	r3, #0
 8007e44:	250a      	movs	r5, #10
 8007e46:	4619      	mov	r1, r3
 8007e48:	f108 0801 	add.w	r8, r8, #1
 8007e4c:	9305      	str	r3, [sp, #20]
 8007e4e:	4640      	mov	r0, r8
 8007e50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e54:	3a30      	subs	r2, #48	; 0x30
 8007e56:	2a09      	cmp	r2, #9
 8007e58:	d903      	bls.n	8007e62 <_vfiprintf_r+0x1ca>
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d0c3      	beq.n	8007de6 <_vfiprintf_r+0x14e>
 8007e5e:	9105      	str	r1, [sp, #20]
 8007e60:	e7c1      	b.n	8007de6 <_vfiprintf_r+0x14e>
 8007e62:	fb05 2101 	mla	r1, r5, r1, r2
 8007e66:	2301      	movs	r3, #1
 8007e68:	4680      	mov	r8, r0
 8007e6a:	e7f0      	b.n	8007e4e <_vfiprintf_r+0x1b6>
 8007e6c:	ab03      	add	r3, sp, #12
 8007e6e:	9300      	str	r3, [sp, #0]
 8007e70:	4622      	mov	r2, r4
 8007e72:	4b13      	ldr	r3, [pc, #76]	; (8007ec0 <_vfiprintf_r+0x228>)
 8007e74:	a904      	add	r1, sp, #16
 8007e76:	4630      	mov	r0, r6
 8007e78:	f7fc f9d0 	bl	800421c <_printf_float>
 8007e7c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007e80:	4681      	mov	r9, r0
 8007e82:	d1d5      	bne.n	8007e30 <_vfiprintf_r+0x198>
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	065b      	lsls	r3, r3, #25
 8007e88:	f53f af7e 	bmi.w	8007d88 <_vfiprintf_r+0xf0>
 8007e8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e8e:	e77d      	b.n	8007d8c <_vfiprintf_r+0xf4>
 8007e90:	ab03      	add	r3, sp, #12
 8007e92:	9300      	str	r3, [sp, #0]
 8007e94:	4622      	mov	r2, r4
 8007e96:	4b0a      	ldr	r3, [pc, #40]	; (8007ec0 <_vfiprintf_r+0x228>)
 8007e98:	a904      	add	r1, sp, #16
 8007e9a:	4630      	mov	r0, r6
 8007e9c:	f7fc fc6a 	bl	8004774 <_printf_i>
 8007ea0:	e7ec      	b.n	8007e7c <_vfiprintf_r+0x1e4>
 8007ea2:	bf00      	nop
 8007ea4:	080085f0 	.word	0x080085f0
 8007ea8:	0800873c 	.word	0x0800873c
 8007eac:	08008610 	.word	0x08008610
 8007eb0:	080085d0 	.word	0x080085d0
 8007eb4:	08008742 	.word	0x08008742
 8007eb8:	08008746 	.word	0x08008746
 8007ebc:	0800421d 	.word	0x0800421d
 8007ec0:	08007c73 	.word	0x08007c73

08007ec4 <_sbrk_r>:
 8007ec4:	b538      	push	{r3, r4, r5, lr}
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	4c05      	ldr	r4, [pc, #20]	; (8007ee0 <_sbrk_r+0x1c>)
 8007eca:	4605      	mov	r5, r0
 8007ecc:	4608      	mov	r0, r1
 8007ece:	6023      	str	r3, [r4, #0]
 8007ed0:	f7f9 fa62 	bl	8001398 <_sbrk>
 8007ed4:	1c43      	adds	r3, r0, #1
 8007ed6:	d102      	bne.n	8007ede <_sbrk_r+0x1a>
 8007ed8:	6823      	ldr	r3, [r4, #0]
 8007eda:	b103      	cbz	r3, 8007ede <_sbrk_r+0x1a>
 8007edc:	602b      	str	r3, [r5, #0]
 8007ede:	bd38      	pop	{r3, r4, r5, pc}
 8007ee0:	20000378 	.word	0x20000378

08007ee4 <__sread>:
 8007ee4:	b510      	push	{r4, lr}
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eec:	f000 faa8 	bl	8008440 <_read_r>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	bfab      	itete	ge
 8007ef4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ef6:	89a3      	ldrhlt	r3, [r4, #12]
 8007ef8:	181b      	addge	r3, r3, r0
 8007efa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007efe:	bfac      	ite	ge
 8007f00:	6563      	strge	r3, [r4, #84]	; 0x54
 8007f02:	81a3      	strhlt	r3, [r4, #12]
 8007f04:	bd10      	pop	{r4, pc}

08007f06 <__swrite>:
 8007f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f0a:	461f      	mov	r7, r3
 8007f0c:	898b      	ldrh	r3, [r1, #12]
 8007f0e:	4605      	mov	r5, r0
 8007f10:	05db      	lsls	r3, r3, #23
 8007f12:	460c      	mov	r4, r1
 8007f14:	4616      	mov	r6, r2
 8007f16:	d505      	bpl.n	8007f24 <__swrite+0x1e>
 8007f18:	2302      	movs	r3, #2
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f20:	f000 f9d6 	bl	80082d0 <_lseek_r>
 8007f24:	89a3      	ldrh	r3, [r4, #12]
 8007f26:	4632      	mov	r2, r6
 8007f28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f2c:	81a3      	strh	r3, [r4, #12]
 8007f2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f32:	463b      	mov	r3, r7
 8007f34:	4628      	mov	r0, r5
 8007f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f3a:	f000 b889 	b.w	8008050 <_write_r>

08007f3e <__sseek>:
 8007f3e:	b510      	push	{r4, lr}
 8007f40:	460c      	mov	r4, r1
 8007f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f46:	f000 f9c3 	bl	80082d0 <_lseek_r>
 8007f4a:	1c43      	adds	r3, r0, #1
 8007f4c:	89a3      	ldrh	r3, [r4, #12]
 8007f4e:	bf15      	itete	ne
 8007f50:	6560      	strne	r0, [r4, #84]	; 0x54
 8007f52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007f56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007f5a:	81a3      	strheq	r3, [r4, #12]
 8007f5c:	bf18      	it	ne
 8007f5e:	81a3      	strhne	r3, [r4, #12]
 8007f60:	bd10      	pop	{r4, pc}

08007f62 <__sclose>:
 8007f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f66:	f000 b8f3 	b.w	8008150 <_close_r>

08007f6a <strncmp>:
 8007f6a:	b510      	push	{r4, lr}
 8007f6c:	b16a      	cbz	r2, 8007f8a <strncmp+0x20>
 8007f6e:	3901      	subs	r1, #1
 8007f70:	1884      	adds	r4, r0, r2
 8007f72:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007f76:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d103      	bne.n	8007f86 <strncmp+0x1c>
 8007f7e:	42a0      	cmp	r0, r4
 8007f80:	d001      	beq.n	8007f86 <strncmp+0x1c>
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d1f5      	bne.n	8007f72 <strncmp+0x8>
 8007f86:	1a98      	subs	r0, r3, r2
 8007f88:	bd10      	pop	{r4, pc}
 8007f8a:	4610      	mov	r0, r2
 8007f8c:	e7fc      	b.n	8007f88 <strncmp+0x1e>
	...

08007f90 <__swbuf_r>:
 8007f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f92:	460e      	mov	r6, r1
 8007f94:	4614      	mov	r4, r2
 8007f96:	4605      	mov	r5, r0
 8007f98:	b118      	cbz	r0, 8007fa2 <__swbuf_r+0x12>
 8007f9a:	6983      	ldr	r3, [r0, #24]
 8007f9c:	b90b      	cbnz	r3, 8007fa2 <__swbuf_r+0x12>
 8007f9e:	f7fe fc5b 	bl	8006858 <__sinit>
 8007fa2:	4b21      	ldr	r3, [pc, #132]	; (8008028 <__swbuf_r+0x98>)
 8007fa4:	429c      	cmp	r4, r3
 8007fa6:	d12a      	bne.n	8007ffe <__swbuf_r+0x6e>
 8007fa8:	686c      	ldr	r4, [r5, #4]
 8007faa:	69a3      	ldr	r3, [r4, #24]
 8007fac:	60a3      	str	r3, [r4, #8]
 8007fae:	89a3      	ldrh	r3, [r4, #12]
 8007fb0:	071a      	lsls	r2, r3, #28
 8007fb2:	d52e      	bpl.n	8008012 <__swbuf_r+0x82>
 8007fb4:	6923      	ldr	r3, [r4, #16]
 8007fb6:	b363      	cbz	r3, 8008012 <__swbuf_r+0x82>
 8007fb8:	6923      	ldr	r3, [r4, #16]
 8007fba:	6820      	ldr	r0, [r4, #0]
 8007fbc:	b2f6      	uxtb	r6, r6
 8007fbe:	1ac0      	subs	r0, r0, r3
 8007fc0:	6963      	ldr	r3, [r4, #20]
 8007fc2:	4637      	mov	r7, r6
 8007fc4:	4283      	cmp	r3, r0
 8007fc6:	dc04      	bgt.n	8007fd2 <__swbuf_r+0x42>
 8007fc8:	4621      	mov	r1, r4
 8007fca:	4628      	mov	r0, r5
 8007fcc:	f000 f956 	bl	800827c <_fflush_r>
 8007fd0:	bb28      	cbnz	r0, 800801e <__swbuf_r+0x8e>
 8007fd2:	68a3      	ldr	r3, [r4, #8]
 8007fd4:	3001      	adds	r0, #1
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	60a3      	str	r3, [r4, #8]
 8007fda:	6823      	ldr	r3, [r4, #0]
 8007fdc:	1c5a      	adds	r2, r3, #1
 8007fde:	6022      	str	r2, [r4, #0]
 8007fe0:	701e      	strb	r6, [r3, #0]
 8007fe2:	6963      	ldr	r3, [r4, #20]
 8007fe4:	4283      	cmp	r3, r0
 8007fe6:	d004      	beq.n	8007ff2 <__swbuf_r+0x62>
 8007fe8:	89a3      	ldrh	r3, [r4, #12]
 8007fea:	07db      	lsls	r3, r3, #31
 8007fec:	d519      	bpl.n	8008022 <__swbuf_r+0x92>
 8007fee:	2e0a      	cmp	r6, #10
 8007ff0:	d117      	bne.n	8008022 <__swbuf_r+0x92>
 8007ff2:	4621      	mov	r1, r4
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	f000 f941 	bl	800827c <_fflush_r>
 8007ffa:	b190      	cbz	r0, 8008022 <__swbuf_r+0x92>
 8007ffc:	e00f      	b.n	800801e <__swbuf_r+0x8e>
 8007ffe:	4b0b      	ldr	r3, [pc, #44]	; (800802c <__swbuf_r+0x9c>)
 8008000:	429c      	cmp	r4, r3
 8008002:	d101      	bne.n	8008008 <__swbuf_r+0x78>
 8008004:	68ac      	ldr	r4, [r5, #8]
 8008006:	e7d0      	b.n	8007faa <__swbuf_r+0x1a>
 8008008:	4b09      	ldr	r3, [pc, #36]	; (8008030 <__swbuf_r+0xa0>)
 800800a:	429c      	cmp	r4, r3
 800800c:	bf08      	it	eq
 800800e:	68ec      	ldreq	r4, [r5, #12]
 8008010:	e7cb      	b.n	8007faa <__swbuf_r+0x1a>
 8008012:	4621      	mov	r1, r4
 8008014:	4628      	mov	r0, r5
 8008016:	f000 f82d 	bl	8008074 <__swsetup_r>
 800801a:	2800      	cmp	r0, #0
 800801c:	d0cc      	beq.n	8007fb8 <__swbuf_r+0x28>
 800801e:	f04f 37ff 	mov.w	r7, #4294967295
 8008022:	4638      	mov	r0, r7
 8008024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008026:	bf00      	nop
 8008028:	080085f0 	.word	0x080085f0
 800802c:	08008610 	.word	0x08008610
 8008030:	080085d0 	.word	0x080085d0

08008034 <__ascii_wctomb>:
 8008034:	b149      	cbz	r1, 800804a <__ascii_wctomb+0x16>
 8008036:	2aff      	cmp	r2, #255	; 0xff
 8008038:	bf8b      	itete	hi
 800803a:	238a      	movhi	r3, #138	; 0x8a
 800803c:	700a      	strbls	r2, [r1, #0]
 800803e:	6003      	strhi	r3, [r0, #0]
 8008040:	2001      	movls	r0, #1
 8008042:	bf88      	it	hi
 8008044:	f04f 30ff 	movhi.w	r0, #4294967295
 8008048:	4770      	bx	lr
 800804a:	4608      	mov	r0, r1
 800804c:	4770      	bx	lr
	...

08008050 <_write_r>:
 8008050:	b538      	push	{r3, r4, r5, lr}
 8008052:	4605      	mov	r5, r0
 8008054:	4608      	mov	r0, r1
 8008056:	4611      	mov	r1, r2
 8008058:	2200      	movs	r2, #0
 800805a:	4c05      	ldr	r4, [pc, #20]	; (8008070 <_write_r+0x20>)
 800805c:	6022      	str	r2, [r4, #0]
 800805e:	461a      	mov	r2, r3
 8008060:	f7f9 f94d 	bl	80012fe <_write>
 8008064:	1c43      	adds	r3, r0, #1
 8008066:	d102      	bne.n	800806e <_write_r+0x1e>
 8008068:	6823      	ldr	r3, [r4, #0]
 800806a:	b103      	cbz	r3, 800806e <_write_r+0x1e>
 800806c:	602b      	str	r3, [r5, #0]
 800806e:	bd38      	pop	{r3, r4, r5, pc}
 8008070:	20000378 	.word	0x20000378

08008074 <__swsetup_r>:
 8008074:	4b32      	ldr	r3, [pc, #200]	; (8008140 <__swsetup_r+0xcc>)
 8008076:	b570      	push	{r4, r5, r6, lr}
 8008078:	681d      	ldr	r5, [r3, #0]
 800807a:	4606      	mov	r6, r0
 800807c:	460c      	mov	r4, r1
 800807e:	b125      	cbz	r5, 800808a <__swsetup_r+0x16>
 8008080:	69ab      	ldr	r3, [r5, #24]
 8008082:	b913      	cbnz	r3, 800808a <__swsetup_r+0x16>
 8008084:	4628      	mov	r0, r5
 8008086:	f7fe fbe7 	bl	8006858 <__sinit>
 800808a:	4b2e      	ldr	r3, [pc, #184]	; (8008144 <__swsetup_r+0xd0>)
 800808c:	429c      	cmp	r4, r3
 800808e:	d10f      	bne.n	80080b0 <__swsetup_r+0x3c>
 8008090:	686c      	ldr	r4, [r5, #4]
 8008092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008096:	b29a      	uxth	r2, r3
 8008098:	0715      	lsls	r5, r2, #28
 800809a:	d42c      	bmi.n	80080f6 <__swsetup_r+0x82>
 800809c:	06d0      	lsls	r0, r2, #27
 800809e:	d411      	bmi.n	80080c4 <__swsetup_r+0x50>
 80080a0:	2209      	movs	r2, #9
 80080a2:	6032      	str	r2, [r6, #0]
 80080a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080a8:	81a3      	strh	r3, [r4, #12]
 80080aa:	f04f 30ff 	mov.w	r0, #4294967295
 80080ae:	e03e      	b.n	800812e <__swsetup_r+0xba>
 80080b0:	4b25      	ldr	r3, [pc, #148]	; (8008148 <__swsetup_r+0xd4>)
 80080b2:	429c      	cmp	r4, r3
 80080b4:	d101      	bne.n	80080ba <__swsetup_r+0x46>
 80080b6:	68ac      	ldr	r4, [r5, #8]
 80080b8:	e7eb      	b.n	8008092 <__swsetup_r+0x1e>
 80080ba:	4b24      	ldr	r3, [pc, #144]	; (800814c <__swsetup_r+0xd8>)
 80080bc:	429c      	cmp	r4, r3
 80080be:	bf08      	it	eq
 80080c0:	68ec      	ldreq	r4, [r5, #12]
 80080c2:	e7e6      	b.n	8008092 <__swsetup_r+0x1e>
 80080c4:	0751      	lsls	r1, r2, #29
 80080c6:	d512      	bpl.n	80080ee <__swsetup_r+0x7a>
 80080c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080ca:	b141      	cbz	r1, 80080de <__swsetup_r+0x6a>
 80080cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080d0:	4299      	cmp	r1, r3
 80080d2:	d002      	beq.n	80080da <__swsetup_r+0x66>
 80080d4:	4630      	mov	r0, r6
 80080d6:	f7ff fbbf 	bl	8007858 <_free_r>
 80080da:	2300      	movs	r3, #0
 80080dc:	6363      	str	r3, [r4, #52]	; 0x34
 80080de:	89a3      	ldrh	r3, [r4, #12]
 80080e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080e4:	81a3      	strh	r3, [r4, #12]
 80080e6:	2300      	movs	r3, #0
 80080e8:	6063      	str	r3, [r4, #4]
 80080ea:	6923      	ldr	r3, [r4, #16]
 80080ec:	6023      	str	r3, [r4, #0]
 80080ee:	89a3      	ldrh	r3, [r4, #12]
 80080f0:	f043 0308 	orr.w	r3, r3, #8
 80080f4:	81a3      	strh	r3, [r4, #12]
 80080f6:	6923      	ldr	r3, [r4, #16]
 80080f8:	b94b      	cbnz	r3, 800810e <__swsetup_r+0x9a>
 80080fa:	89a3      	ldrh	r3, [r4, #12]
 80080fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008104:	d003      	beq.n	800810e <__swsetup_r+0x9a>
 8008106:	4621      	mov	r1, r4
 8008108:	4630      	mov	r0, r6
 800810a:	f000 f917 	bl	800833c <__smakebuf_r>
 800810e:	89a2      	ldrh	r2, [r4, #12]
 8008110:	f012 0301 	ands.w	r3, r2, #1
 8008114:	d00c      	beq.n	8008130 <__swsetup_r+0xbc>
 8008116:	2300      	movs	r3, #0
 8008118:	60a3      	str	r3, [r4, #8]
 800811a:	6963      	ldr	r3, [r4, #20]
 800811c:	425b      	negs	r3, r3
 800811e:	61a3      	str	r3, [r4, #24]
 8008120:	6923      	ldr	r3, [r4, #16]
 8008122:	b953      	cbnz	r3, 800813a <__swsetup_r+0xc6>
 8008124:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008128:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800812c:	d1ba      	bne.n	80080a4 <__swsetup_r+0x30>
 800812e:	bd70      	pop	{r4, r5, r6, pc}
 8008130:	0792      	lsls	r2, r2, #30
 8008132:	bf58      	it	pl
 8008134:	6963      	ldrpl	r3, [r4, #20]
 8008136:	60a3      	str	r3, [r4, #8]
 8008138:	e7f2      	b.n	8008120 <__swsetup_r+0xac>
 800813a:	2000      	movs	r0, #0
 800813c:	e7f7      	b.n	800812e <__swsetup_r+0xba>
 800813e:	bf00      	nop
 8008140:	2000000c 	.word	0x2000000c
 8008144:	080085f0 	.word	0x080085f0
 8008148:	08008610 	.word	0x08008610
 800814c:	080085d0 	.word	0x080085d0

08008150 <_close_r>:
 8008150:	b538      	push	{r3, r4, r5, lr}
 8008152:	2300      	movs	r3, #0
 8008154:	4c05      	ldr	r4, [pc, #20]	; (800816c <_close_r+0x1c>)
 8008156:	4605      	mov	r5, r0
 8008158:	4608      	mov	r0, r1
 800815a:	6023      	str	r3, [r4, #0]
 800815c:	f7f9 f8eb 	bl	8001336 <_close>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d102      	bne.n	800816a <_close_r+0x1a>
 8008164:	6823      	ldr	r3, [r4, #0]
 8008166:	b103      	cbz	r3, 800816a <_close_r+0x1a>
 8008168:	602b      	str	r3, [r5, #0]
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	20000378 	.word	0x20000378

08008170 <__sflush_r>:
 8008170:	898a      	ldrh	r2, [r1, #12]
 8008172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008176:	4605      	mov	r5, r0
 8008178:	0710      	lsls	r0, r2, #28
 800817a:	460c      	mov	r4, r1
 800817c:	d458      	bmi.n	8008230 <__sflush_r+0xc0>
 800817e:	684b      	ldr	r3, [r1, #4]
 8008180:	2b00      	cmp	r3, #0
 8008182:	dc05      	bgt.n	8008190 <__sflush_r+0x20>
 8008184:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008186:	2b00      	cmp	r3, #0
 8008188:	dc02      	bgt.n	8008190 <__sflush_r+0x20>
 800818a:	2000      	movs	r0, #0
 800818c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008190:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008192:	2e00      	cmp	r6, #0
 8008194:	d0f9      	beq.n	800818a <__sflush_r+0x1a>
 8008196:	2300      	movs	r3, #0
 8008198:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800819c:	682f      	ldr	r7, [r5, #0]
 800819e:	6a21      	ldr	r1, [r4, #32]
 80081a0:	602b      	str	r3, [r5, #0]
 80081a2:	d032      	beq.n	800820a <__sflush_r+0x9a>
 80081a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80081a6:	89a3      	ldrh	r3, [r4, #12]
 80081a8:	075a      	lsls	r2, r3, #29
 80081aa:	d505      	bpl.n	80081b8 <__sflush_r+0x48>
 80081ac:	6863      	ldr	r3, [r4, #4]
 80081ae:	1ac0      	subs	r0, r0, r3
 80081b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80081b2:	b10b      	cbz	r3, 80081b8 <__sflush_r+0x48>
 80081b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081b6:	1ac0      	subs	r0, r0, r3
 80081b8:	2300      	movs	r3, #0
 80081ba:	4602      	mov	r2, r0
 80081bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081be:	6a21      	ldr	r1, [r4, #32]
 80081c0:	4628      	mov	r0, r5
 80081c2:	47b0      	blx	r6
 80081c4:	1c43      	adds	r3, r0, #1
 80081c6:	89a3      	ldrh	r3, [r4, #12]
 80081c8:	d106      	bne.n	80081d8 <__sflush_r+0x68>
 80081ca:	6829      	ldr	r1, [r5, #0]
 80081cc:	291d      	cmp	r1, #29
 80081ce:	d848      	bhi.n	8008262 <__sflush_r+0xf2>
 80081d0:	4a29      	ldr	r2, [pc, #164]	; (8008278 <__sflush_r+0x108>)
 80081d2:	40ca      	lsrs	r2, r1
 80081d4:	07d6      	lsls	r6, r2, #31
 80081d6:	d544      	bpl.n	8008262 <__sflush_r+0xf2>
 80081d8:	2200      	movs	r2, #0
 80081da:	6062      	str	r2, [r4, #4]
 80081dc:	6922      	ldr	r2, [r4, #16]
 80081de:	04d9      	lsls	r1, r3, #19
 80081e0:	6022      	str	r2, [r4, #0]
 80081e2:	d504      	bpl.n	80081ee <__sflush_r+0x7e>
 80081e4:	1c42      	adds	r2, r0, #1
 80081e6:	d101      	bne.n	80081ec <__sflush_r+0x7c>
 80081e8:	682b      	ldr	r3, [r5, #0]
 80081ea:	b903      	cbnz	r3, 80081ee <__sflush_r+0x7e>
 80081ec:	6560      	str	r0, [r4, #84]	; 0x54
 80081ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081f0:	602f      	str	r7, [r5, #0]
 80081f2:	2900      	cmp	r1, #0
 80081f4:	d0c9      	beq.n	800818a <__sflush_r+0x1a>
 80081f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081fa:	4299      	cmp	r1, r3
 80081fc:	d002      	beq.n	8008204 <__sflush_r+0x94>
 80081fe:	4628      	mov	r0, r5
 8008200:	f7ff fb2a 	bl	8007858 <_free_r>
 8008204:	2000      	movs	r0, #0
 8008206:	6360      	str	r0, [r4, #52]	; 0x34
 8008208:	e7c0      	b.n	800818c <__sflush_r+0x1c>
 800820a:	2301      	movs	r3, #1
 800820c:	4628      	mov	r0, r5
 800820e:	47b0      	blx	r6
 8008210:	1c41      	adds	r1, r0, #1
 8008212:	d1c8      	bne.n	80081a6 <__sflush_r+0x36>
 8008214:	682b      	ldr	r3, [r5, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d0c5      	beq.n	80081a6 <__sflush_r+0x36>
 800821a:	2b1d      	cmp	r3, #29
 800821c:	d001      	beq.n	8008222 <__sflush_r+0xb2>
 800821e:	2b16      	cmp	r3, #22
 8008220:	d101      	bne.n	8008226 <__sflush_r+0xb6>
 8008222:	602f      	str	r7, [r5, #0]
 8008224:	e7b1      	b.n	800818a <__sflush_r+0x1a>
 8008226:	89a3      	ldrh	r3, [r4, #12]
 8008228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800822c:	81a3      	strh	r3, [r4, #12]
 800822e:	e7ad      	b.n	800818c <__sflush_r+0x1c>
 8008230:	690f      	ldr	r7, [r1, #16]
 8008232:	2f00      	cmp	r7, #0
 8008234:	d0a9      	beq.n	800818a <__sflush_r+0x1a>
 8008236:	0793      	lsls	r3, r2, #30
 8008238:	bf18      	it	ne
 800823a:	2300      	movne	r3, #0
 800823c:	680e      	ldr	r6, [r1, #0]
 800823e:	bf08      	it	eq
 8008240:	694b      	ldreq	r3, [r1, #20]
 8008242:	eba6 0807 	sub.w	r8, r6, r7
 8008246:	600f      	str	r7, [r1, #0]
 8008248:	608b      	str	r3, [r1, #8]
 800824a:	f1b8 0f00 	cmp.w	r8, #0
 800824e:	dd9c      	ble.n	800818a <__sflush_r+0x1a>
 8008250:	4643      	mov	r3, r8
 8008252:	463a      	mov	r2, r7
 8008254:	6a21      	ldr	r1, [r4, #32]
 8008256:	4628      	mov	r0, r5
 8008258:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800825a:	47b0      	blx	r6
 800825c:	2800      	cmp	r0, #0
 800825e:	dc06      	bgt.n	800826e <__sflush_r+0xfe>
 8008260:	89a3      	ldrh	r3, [r4, #12]
 8008262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008266:	81a3      	strh	r3, [r4, #12]
 8008268:	f04f 30ff 	mov.w	r0, #4294967295
 800826c:	e78e      	b.n	800818c <__sflush_r+0x1c>
 800826e:	4407      	add	r7, r0
 8008270:	eba8 0800 	sub.w	r8, r8, r0
 8008274:	e7e9      	b.n	800824a <__sflush_r+0xda>
 8008276:	bf00      	nop
 8008278:	20400001 	.word	0x20400001

0800827c <_fflush_r>:
 800827c:	b538      	push	{r3, r4, r5, lr}
 800827e:	690b      	ldr	r3, [r1, #16]
 8008280:	4605      	mov	r5, r0
 8008282:	460c      	mov	r4, r1
 8008284:	b1db      	cbz	r3, 80082be <_fflush_r+0x42>
 8008286:	b118      	cbz	r0, 8008290 <_fflush_r+0x14>
 8008288:	6983      	ldr	r3, [r0, #24]
 800828a:	b90b      	cbnz	r3, 8008290 <_fflush_r+0x14>
 800828c:	f7fe fae4 	bl	8006858 <__sinit>
 8008290:	4b0c      	ldr	r3, [pc, #48]	; (80082c4 <_fflush_r+0x48>)
 8008292:	429c      	cmp	r4, r3
 8008294:	d109      	bne.n	80082aa <_fflush_r+0x2e>
 8008296:	686c      	ldr	r4, [r5, #4]
 8008298:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800829c:	b17b      	cbz	r3, 80082be <_fflush_r+0x42>
 800829e:	4621      	mov	r1, r4
 80082a0:	4628      	mov	r0, r5
 80082a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082a6:	f7ff bf63 	b.w	8008170 <__sflush_r>
 80082aa:	4b07      	ldr	r3, [pc, #28]	; (80082c8 <_fflush_r+0x4c>)
 80082ac:	429c      	cmp	r4, r3
 80082ae:	d101      	bne.n	80082b4 <_fflush_r+0x38>
 80082b0:	68ac      	ldr	r4, [r5, #8]
 80082b2:	e7f1      	b.n	8008298 <_fflush_r+0x1c>
 80082b4:	4b05      	ldr	r3, [pc, #20]	; (80082cc <_fflush_r+0x50>)
 80082b6:	429c      	cmp	r4, r3
 80082b8:	bf08      	it	eq
 80082ba:	68ec      	ldreq	r4, [r5, #12]
 80082bc:	e7ec      	b.n	8008298 <_fflush_r+0x1c>
 80082be:	2000      	movs	r0, #0
 80082c0:	bd38      	pop	{r3, r4, r5, pc}
 80082c2:	bf00      	nop
 80082c4:	080085f0 	.word	0x080085f0
 80082c8:	08008610 	.word	0x08008610
 80082cc:	080085d0 	.word	0x080085d0

080082d0 <_lseek_r>:
 80082d0:	b538      	push	{r3, r4, r5, lr}
 80082d2:	4605      	mov	r5, r0
 80082d4:	4608      	mov	r0, r1
 80082d6:	4611      	mov	r1, r2
 80082d8:	2200      	movs	r2, #0
 80082da:	4c05      	ldr	r4, [pc, #20]	; (80082f0 <_lseek_r+0x20>)
 80082dc:	6022      	str	r2, [r4, #0]
 80082de:	461a      	mov	r2, r3
 80082e0:	f7f9 f84d 	bl	800137e <_lseek>
 80082e4:	1c43      	adds	r3, r0, #1
 80082e6:	d102      	bne.n	80082ee <_lseek_r+0x1e>
 80082e8:	6823      	ldr	r3, [r4, #0]
 80082ea:	b103      	cbz	r3, 80082ee <_lseek_r+0x1e>
 80082ec:	602b      	str	r3, [r5, #0]
 80082ee:	bd38      	pop	{r3, r4, r5, pc}
 80082f0:	20000378 	.word	0x20000378

080082f4 <__swhatbuf_r>:
 80082f4:	b570      	push	{r4, r5, r6, lr}
 80082f6:	460e      	mov	r6, r1
 80082f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082fc:	b096      	sub	sp, #88	; 0x58
 80082fe:	2900      	cmp	r1, #0
 8008300:	4614      	mov	r4, r2
 8008302:	461d      	mov	r5, r3
 8008304:	da07      	bge.n	8008316 <__swhatbuf_r+0x22>
 8008306:	2300      	movs	r3, #0
 8008308:	602b      	str	r3, [r5, #0]
 800830a:	89b3      	ldrh	r3, [r6, #12]
 800830c:	061a      	lsls	r2, r3, #24
 800830e:	d410      	bmi.n	8008332 <__swhatbuf_r+0x3e>
 8008310:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008314:	e00e      	b.n	8008334 <__swhatbuf_r+0x40>
 8008316:	466a      	mov	r2, sp
 8008318:	f000 f8a4 	bl	8008464 <_fstat_r>
 800831c:	2800      	cmp	r0, #0
 800831e:	dbf2      	blt.n	8008306 <__swhatbuf_r+0x12>
 8008320:	9a01      	ldr	r2, [sp, #4]
 8008322:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008326:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800832a:	425a      	negs	r2, r3
 800832c:	415a      	adcs	r2, r3
 800832e:	602a      	str	r2, [r5, #0]
 8008330:	e7ee      	b.n	8008310 <__swhatbuf_r+0x1c>
 8008332:	2340      	movs	r3, #64	; 0x40
 8008334:	2000      	movs	r0, #0
 8008336:	6023      	str	r3, [r4, #0]
 8008338:	b016      	add	sp, #88	; 0x58
 800833a:	bd70      	pop	{r4, r5, r6, pc}

0800833c <__smakebuf_r>:
 800833c:	898b      	ldrh	r3, [r1, #12]
 800833e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008340:	079d      	lsls	r5, r3, #30
 8008342:	4606      	mov	r6, r0
 8008344:	460c      	mov	r4, r1
 8008346:	d507      	bpl.n	8008358 <__smakebuf_r+0x1c>
 8008348:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800834c:	6023      	str	r3, [r4, #0]
 800834e:	6123      	str	r3, [r4, #16]
 8008350:	2301      	movs	r3, #1
 8008352:	6163      	str	r3, [r4, #20]
 8008354:	b002      	add	sp, #8
 8008356:	bd70      	pop	{r4, r5, r6, pc}
 8008358:	ab01      	add	r3, sp, #4
 800835a:	466a      	mov	r2, sp
 800835c:	f7ff ffca 	bl	80082f4 <__swhatbuf_r>
 8008360:	9900      	ldr	r1, [sp, #0]
 8008362:	4605      	mov	r5, r0
 8008364:	4630      	mov	r0, r6
 8008366:	f7ff fac3 	bl	80078f0 <_malloc_r>
 800836a:	b948      	cbnz	r0, 8008380 <__smakebuf_r+0x44>
 800836c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008370:	059a      	lsls	r2, r3, #22
 8008372:	d4ef      	bmi.n	8008354 <__smakebuf_r+0x18>
 8008374:	f023 0303 	bic.w	r3, r3, #3
 8008378:	f043 0302 	orr.w	r3, r3, #2
 800837c:	81a3      	strh	r3, [r4, #12]
 800837e:	e7e3      	b.n	8008348 <__smakebuf_r+0xc>
 8008380:	4b0d      	ldr	r3, [pc, #52]	; (80083b8 <__smakebuf_r+0x7c>)
 8008382:	62b3      	str	r3, [r6, #40]	; 0x28
 8008384:	89a3      	ldrh	r3, [r4, #12]
 8008386:	6020      	str	r0, [r4, #0]
 8008388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800838c:	81a3      	strh	r3, [r4, #12]
 800838e:	9b00      	ldr	r3, [sp, #0]
 8008390:	6120      	str	r0, [r4, #16]
 8008392:	6163      	str	r3, [r4, #20]
 8008394:	9b01      	ldr	r3, [sp, #4]
 8008396:	b15b      	cbz	r3, 80083b0 <__smakebuf_r+0x74>
 8008398:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800839c:	4630      	mov	r0, r6
 800839e:	f000 f873 	bl	8008488 <_isatty_r>
 80083a2:	b128      	cbz	r0, 80083b0 <__smakebuf_r+0x74>
 80083a4:	89a3      	ldrh	r3, [r4, #12]
 80083a6:	f023 0303 	bic.w	r3, r3, #3
 80083aa:	f043 0301 	orr.w	r3, r3, #1
 80083ae:	81a3      	strh	r3, [r4, #12]
 80083b0:	89a3      	ldrh	r3, [r4, #12]
 80083b2:	431d      	orrs	r5, r3
 80083b4:	81a5      	strh	r5, [r4, #12]
 80083b6:	e7cd      	b.n	8008354 <__smakebuf_r+0x18>
 80083b8:	08006821 	.word	0x08006821

080083bc <memmove>:
 80083bc:	4288      	cmp	r0, r1
 80083be:	b510      	push	{r4, lr}
 80083c0:	eb01 0302 	add.w	r3, r1, r2
 80083c4:	d807      	bhi.n	80083d6 <memmove+0x1a>
 80083c6:	1e42      	subs	r2, r0, #1
 80083c8:	4299      	cmp	r1, r3
 80083ca:	d00a      	beq.n	80083e2 <memmove+0x26>
 80083cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083d0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80083d4:	e7f8      	b.n	80083c8 <memmove+0xc>
 80083d6:	4283      	cmp	r3, r0
 80083d8:	d9f5      	bls.n	80083c6 <memmove+0xa>
 80083da:	1881      	adds	r1, r0, r2
 80083dc:	1ad2      	subs	r2, r2, r3
 80083de:	42d3      	cmn	r3, r2
 80083e0:	d100      	bne.n	80083e4 <memmove+0x28>
 80083e2:	bd10      	pop	{r4, pc}
 80083e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083e8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80083ec:	e7f7      	b.n	80083de <memmove+0x22>

080083ee <__malloc_lock>:
 80083ee:	4770      	bx	lr

080083f0 <__malloc_unlock>:
 80083f0:	4770      	bx	lr

080083f2 <_realloc_r>:
 80083f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083f4:	4607      	mov	r7, r0
 80083f6:	4614      	mov	r4, r2
 80083f8:	460e      	mov	r6, r1
 80083fa:	b921      	cbnz	r1, 8008406 <_realloc_r+0x14>
 80083fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008400:	4611      	mov	r1, r2
 8008402:	f7ff ba75 	b.w	80078f0 <_malloc_r>
 8008406:	b922      	cbnz	r2, 8008412 <_realloc_r+0x20>
 8008408:	f7ff fa26 	bl	8007858 <_free_r>
 800840c:	4625      	mov	r5, r4
 800840e:	4628      	mov	r0, r5
 8008410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008412:	f000 f849 	bl	80084a8 <_malloc_usable_size_r>
 8008416:	42a0      	cmp	r0, r4
 8008418:	d20f      	bcs.n	800843a <_realloc_r+0x48>
 800841a:	4621      	mov	r1, r4
 800841c:	4638      	mov	r0, r7
 800841e:	f7ff fa67 	bl	80078f0 <_malloc_r>
 8008422:	4605      	mov	r5, r0
 8008424:	2800      	cmp	r0, #0
 8008426:	d0f2      	beq.n	800840e <_realloc_r+0x1c>
 8008428:	4631      	mov	r1, r6
 800842a:	4622      	mov	r2, r4
 800842c:	f7fe fe02 	bl	8007034 <memcpy>
 8008430:	4631      	mov	r1, r6
 8008432:	4638      	mov	r0, r7
 8008434:	f7ff fa10 	bl	8007858 <_free_r>
 8008438:	e7e9      	b.n	800840e <_realloc_r+0x1c>
 800843a:	4635      	mov	r5, r6
 800843c:	e7e7      	b.n	800840e <_realloc_r+0x1c>
	...

08008440 <_read_r>:
 8008440:	b538      	push	{r3, r4, r5, lr}
 8008442:	4605      	mov	r5, r0
 8008444:	4608      	mov	r0, r1
 8008446:	4611      	mov	r1, r2
 8008448:	2200      	movs	r2, #0
 800844a:	4c05      	ldr	r4, [pc, #20]	; (8008460 <_read_r+0x20>)
 800844c:	6022      	str	r2, [r4, #0]
 800844e:	461a      	mov	r2, r3
 8008450:	f7f8 ff38 	bl	80012c4 <_read>
 8008454:	1c43      	adds	r3, r0, #1
 8008456:	d102      	bne.n	800845e <_read_r+0x1e>
 8008458:	6823      	ldr	r3, [r4, #0]
 800845a:	b103      	cbz	r3, 800845e <_read_r+0x1e>
 800845c:	602b      	str	r3, [r5, #0]
 800845e:	bd38      	pop	{r3, r4, r5, pc}
 8008460:	20000378 	.word	0x20000378

08008464 <_fstat_r>:
 8008464:	b538      	push	{r3, r4, r5, lr}
 8008466:	2300      	movs	r3, #0
 8008468:	4c06      	ldr	r4, [pc, #24]	; (8008484 <_fstat_r+0x20>)
 800846a:	4605      	mov	r5, r0
 800846c:	4608      	mov	r0, r1
 800846e:	4611      	mov	r1, r2
 8008470:	6023      	str	r3, [r4, #0]
 8008472:	f7f8 ff6b 	bl	800134c <_fstat>
 8008476:	1c43      	adds	r3, r0, #1
 8008478:	d102      	bne.n	8008480 <_fstat_r+0x1c>
 800847a:	6823      	ldr	r3, [r4, #0]
 800847c:	b103      	cbz	r3, 8008480 <_fstat_r+0x1c>
 800847e:	602b      	str	r3, [r5, #0]
 8008480:	bd38      	pop	{r3, r4, r5, pc}
 8008482:	bf00      	nop
 8008484:	20000378 	.word	0x20000378

08008488 <_isatty_r>:
 8008488:	b538      	push	{r3, r4, r5, lr}
 800848a:	2300      	movs	r3, #0
 800848c:	4c05      	ldr	r4, [pc, #20]	; (80084a4 <_isatty_r+0x1c>)
 800848e:	4605      	mov	r5, r0
 8008490:	4608      	mov	r0, r1
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	f7f8 ff69 	bl	800136a <_isatty>
 8008498:	1c43      	adds	r3, r0, #1
 800849a:	d102      	bne.n	80084a2 <_isatty_r+0x1a>
 800849c:	6823      	ldr	r3, [r4, #0]
 800849e:	b103      	cbz	r3, 80084a2 <_isatty_r+0x1a>
 80084a0:	602b      	str	r3, [r5, #0]
 80084a2:	bd38      	pop	{r3, r4, r5, pc}
 80084a4:	20000378 	.word	0x20000378

080084a8 <_malloc_usable_size_r>:
 80084a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084ac:	1f18      	subs	r0, r3, #4
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	bfbc      	itt	lt
 80084b2:	580b      	ldrlt	r3, [r1, r0]
 80084b4:	18c0      	addlt	r0, r0, r3
 80084b6:	4770      	bx	lr

080084b8 <_init>:
 80084b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ba:	bf00      	nop
 80084bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084be:	bc08      	pop	{r3}
 80084c0:	469e      	mov	lr, r3
 80084c2:	4770      	bx	lr

080084c4 <_fini>:
 80084c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084c6:	bf00      	nop
 80084c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ca:	bc08      	pop	{r3}
 80084cc:	469e      	mov	lr, r3
 80084ce:	4770      	bx	lr
