
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -569.17

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -61.51

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -61.51

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  41.11 source latency dpath.a_reg.out[1]$_DFFE_PP_/CLK ^
 -36.69 target latency dpath.b_reg.out[12]$_DFFE_PP_/CLK ^
  -0.74 CRPR
--------------
   3.67 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         62.00   62.00 ^ input external delay
     1    0.67    0.00    0.00   62.00 ^ reset (in)
                                         reset (net)
                  0.10    0.03   62.03 ^ input34/A (BUFx2_ASAP7_75t_R)
     3    2.24   10.00   12.50   74.53 ^ input34/Y (BUFx2_ASAP7_75t_R)
                                         net34 (net)
                 10.03    0.26   74.79 ^ _336_/B (AOI21x1_ASAP7_75t_R)
     1    0.72    6.34    6.29   81.08 v _336_/Y (AOI21x1_ASAP7_75t_R)
                                         _002_ (net)
                  6.35    0.04   81.13 v ctrl.state.out[2]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                 81.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.85   14.84   15.03   15.23 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.87    0.36   15.59 ^ clkbuf_2_3__f_clk/A (BUFx2_ASAP7_75t_R)
    10    7.08   24.72   23.62   39.21 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                 24.76    0.66   39.86 ^ ctrl.state.out[2]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          0.00   39.86   clock reconvergence pessimism
                         12.57   52.43   library hold time
                                 52.43   data required time
-----------------------------------------------------------------------------
                                 52.43   data required time
                                -81.13   data arrival time
-----------------------------------------------------------------------------
                                 28.69   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.85   14.84   15.03   15.23 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.87    0.37   15.60 ^ clkbuf_2_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    7.44   26.04   24.04   39.64 ^ clkbuf_2_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                 26.08    0.53   40.17 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    2.03   17.82   50.69   90.87 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _033_ (net)
                 17.82    0.09   90.96 ^ _352_/A (INVx3_ASAP7_75t_R)
     3    2.70    9.07    7.49   98.45 v _352_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                  9.09    0.25   98.70 v _569_/A (HAxp5_ASAP7_75t_R)
     3    2.06   31.89   18.42  117.13 ^ _569_/CON (HAxp5_ASAP7_75t_R)
                                         _017_ (net)
     2    1.62   35.61   17.78  134.91 v _569_/SN (HAxp5_ASAP7_75t_R)
                                         _049_ (net)
                 35.62    0.10  135.02 v rebuffer16/A (BUFx3_ASAP7_75t_R)
     4    2.72    8.94   21.92  156.94 v rebuffer16/Y (BUFx3_ASAP7_75t_R)
                                         net69 (net)
                  8.95    0.13  157.07 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.53   20.08   28.50  185.57 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.09    0.20  185.78 v _396_/A (OR2x2_ASAP7_75t_R)
     1    0.79    7.33   22.11  207.88 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  7.33    0.04  207.93 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.90   11.89   19.94  227.87 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.91    0.24  228.10 v _402_/A1 (AO21x2_ASAP7_75t_R)
     2    1.37    7.96   19.32  247.42 v _402_/Y (AO21x2_ASAP7_75t_R)
                                         _163_ (net)
                  7.97    0.13  247.55 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.81   14.35   24.37  271.92 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 14.36    0.08  272.00 v _418_/A (XOR2x1_ASAP7_75t_R)
     2    1.62   14.29   23.31  295.31 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         net41 (net)
                 14.29    0.17  295.48 v output41/A (BUFx3_ASAP7_75t_R)
     1    0.45    4.46   14.00  309.48 v output41/Y (BUFx3_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  4.46    0.03  309.51 v resp_msg[13] (out)
                                309.51   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -309.51   data arrival time
-----------------------------------------------------------------------------
                                -61.51   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.65    0.21    0.21 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    3.85   14.84   15.03   15.23 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 14.87    0.37   15.60 ^ clkbuf_2_0__f_clk/A (BUFx2_ASAP7_75t_R)
     9    7.44   26.04   24.04   39.64 ^ clkbuf_2_0__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                 26.08    0.53   40.17 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    2.03   17.82   50.69   90.87 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _033_ (net)
                 17.82    0.09   90.96 ^ _352_/A (INVx3_ASAP7_75t_R)
     3    2.70    9.07    7.49   98.45 v _352_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                  9.09    0.25   98.70 v _569_/A (HAxp5_ASAP7_75t_R)
     3    2.06   31.89   18.42  117.13 ^ _569_/CON (HAxp5_ASAP7_75t_R)
                                         _017_ (net)
     2    1.62   35.61   17.78  134.91 v _569_/SN (HAxp5_ASAP7_75t_R)
                                         _049_ (net)
                 35.62    0.10  135.02 v rebuffer16/A (BUFx3_ASAP7_75t_R)
     4    2.72    8.94   21.92  156.94 v rebuffer16/Y (BUFx3_ASAP7_75t_R)
                                         net69 (net)
                  8.95    0.13  157.07 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.53   20.08   28.50  185.57 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.09    0.20  185.78 v _396_/A (OR2x2_ASAP7_75t_R)
     1    0.79    7.33   22.11  207.88 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  7.33    0.04  207.93 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.90   11.89   19.94  227.87 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.91    0.24  228.10 v _402_/A1 (AO21x2_ASAP7_75t_R)
     2    1.37    7.96   19.32  247.42 v _402_/Y (AO21x2_ASAP7_75t_R)
                                         _163_ (net)
                  7.97    0.13  247.55 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.81   14.35   24.37  271.92 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 14.36    0.08  272.00 v _418_/A (XOR2x1_ASAP7_75t_R)
     2    1.62   14.29   23.31  295.31 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         net41 (net)
                 14.29    0.17  295.48 v output41/A (BUFx3_ASAP7_75t_R)
     1    0.45    4.46   14.00  309.48 v output41/Y (BUFx3_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  4.46    0.03  309.51 v resp_msg[13] (out)
                                309.51   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -309.51   data arrival time
-----------------------------------------------------------------------------
                                -61.51   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
227.8123321533203

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7119

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
18.496784210205078

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8028

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 29

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.23   15.23 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  24.41   39.64 ^ clkbuf_2_0__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.53   40.17 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
  50.69   90.87 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
   7.59   98.45 v _352_/Y (INVx3_ASAP7_75t_R)
  18.67  117.13 ^ _569_/CON (HAxp5_ASAP7_75t_R)
  17.78  134.91 v _569_/SN (HAxp5_ASAP7_75t_R)
  22.03  156.94 v rebuffer16/Y (BUFx3_ASAP7_75t_R)
  22.23  179.17 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.93  197.10 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.91  218.01 v _306_/Y (OR2x2_ASAP7_75t_R)
  22.99  241.00 v _368_/Y (AO21x2_ASAP7_75t_R)
  23.90  264.90 v _370_/Y (AND3x4_ASAP7_75t_R)
  19.71  284.61 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  23.71  308.32 ^ rebuffer67/Y (BUFx6f_ASAP7_75t_R)
  18.28  326.60 ^ _444_/Y (BUFx12f_ASAP7_75t_R)
  10.41  337.01 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.46  362.47 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.07  362.55 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx3_ASAP7_75t_R)
         362.55   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock source latency
   0.00  310.00 ^ clk (in)
  14.49  324.49 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.92  347.41 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.85  348.27 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
   0.74  349.01   clock reconvergence pessimism
   2.52  351.53   library setup time
         351.53   data required time
---------------------------------------------------------
         351.53   data required time
        -362.55   data arrival time
---------------------------------------------------------
         -11.01   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  14.49   14.49 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.01   36.50 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.30   36.80 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  44.34   81.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   7.62   88.76 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.08   88.84 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          88.84   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.23   15.23 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  23.97   39.21 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.36   39.56 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  -2.70   36.86   clock reconvergence pessimism
  11.94   48.80   library hold time
          48.80   data required time
---------------------------------------------------------
          48.80   data required time
         -88.84   data arrival time
---------------------------------------------------------
          40.04   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
37.3734

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
39.8620

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
309.5146

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-61.5146

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-19.874539

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.18e-04   2.83e-05   6.82e-09   2.46e-04  27.8%
Combinational          2.95e-04   2.41e-04   3.16e-08   5.36e-04  60.6%
Clock                  3.78e-05   6.42e-05   4.02e-10   1.02e-04  11.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.50e-04   3.34e-04   3.88e-08   8.84e-04 100.0%
                          62.3%      37.7%       0.0%
