{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_cb; (run from /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_cb\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_cb -o sim.exe +define+SIMULATION /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/order_book.v /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/circuit_breaker.v /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/anomaly_detector.v /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/feature_extractor.v /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/ml_inference_engine.v /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/cascade_detector.v /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/tt_um_nanotrade.v /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/tb_cb.v (in eda.work/sim_cb.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 3030 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/eda.work/sim_cb.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_cb.cpp Vtb_cb___024root__DepSet_h2b2a16b1__0.cpp Vtb_cb___024root__DepSet_h43ed4bed__0.cpp Vtb_cb__main.cpp Vtb_cb__Trace__0.cpp Vtb_cb__ConstPool_0.cpp Vtb_cb___024root__Slow.cpp Vtb_cb___024root__DepSet_h2b2a16b1__0__Slow.cpp Vtb_cb___024root__DepSet_h43ed4bed__0__Slow.cpp Vtb_cb__Syms.cpp Vtb_cb__Trace__0__Slow.cpp Vtb_cb__TraceDecls__0__Slow.cpp > Vtb_cb__ALL.cpp\necho \"\" > Vtb_cb__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_cb__ALL.o Vtb_cb__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_cb__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_cb__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/eda.work/sim_cb.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.431 MB sources in 9 modules, into 0.479 MB in 12 C++ files needing 0.001 MB\n- Verilator: Walltime 3.319 s (elab=0.004, cvt=0.033, bld=3.265); cpu 0.067 s on 7 threads; alloced 56.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/eda.work/sim_cb.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_cb.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 3067 for ./obj_dir/sim.exe\n\n+============================================================+\n|    NanoTrade  --  ML Circuit Breaker Dedicated Test        |\n|    Injects ML class/confidence, verifies silicon response  |\n+============================================================+\n\n  [cy 8   ]  Reset released\n\n+------------------------------------------------------------+\n|  TEST 1 -- FLASH_CRASH (class 3)  ->  PAUSE               |\n|  confidence=60  ->  freeze 120 cycles (2.4 us @ 50 MHz)  |\n+------------------------------------------------------------+\n  [PASS]  cy=38    Pre-CB baseline: matching active\n  [cy 38  ]  Baseline matches (10 pairs): 10\n  [PASS]  cy=41    ST 1a: cb_state == PAUSE (2'b11)\n  [PASS]  cy=41    TEST 1b: cb_active asserted\n  [PASS]  cy=71    T 1c: match_valid=0 during PAUSE\n  [cy 71  ]  Matches during PAUSE (10 pairs): 0 (expect 0)\n  [cy 71  ]  Waiting for 120-cycle countdown to expire...\n  [PASS]  cy=166   EST 1d: CB self-healed to NORMAL\n  [PASS]  cy=166   TEST 1e: cb_active deasserted\n  [PASS]  cy=196   matching resumes after self-heal\n  [cy 196 ]  Matches after self-heal (10 pairs): 10\n\n+------------------------------------------------------------+\n|  TEST 2 -- QUOTE_STUFFING (class 5)  ->  THROTTLE         |\n|  confidence=60  ->  1 order per 4 cycles                 |\n|  Observable: cb_state=THROTTLE, match rate reduced vs CB=0|\n+------------------------------------------------------------+\n  [cy 256 ]  Unthrottled matches (20 pairs): 20\n  [PASS]  cy=259   2a: cb_state == THROTTLE (2'b01)\n  [PASS]  cy=259   2b: THROTTLE is not a full PAUSE\n  [cy 319 ]  Throttled matches (20 pairs): 19 (reduced from 20)\n  [PASS]  cy=319   rottled match rate < unthrottled\n\n+------------------------------------------------------------+\n|  TEST 3 -- ORDER_IMBALANCE (class 4)  ->  WIDEN           |\n|  confidence=64  ->  spread guard = 2 book-ticks           |\n|  Narrow: buy@31 sell@31 -> bid=15 < threshold=17: BLOCKED |\n|  Deep:   buy@40 sell@31 -> bid=20 >= threshold=17: MATCH  |\n+------------------------------------------------------------+\n  [PASS]  cy=428   ST 3a: cb_state == WIDEN (2'b10)\n  [cy 458 ]  Narrow cross (buy@31,sell@31) matches: 0 (expect 0)\n  [PASS]  cy=458   crossing blocked by spread guard\n  [cy 497 ]  Deep cross (buy@40,sell@31) matches: 10 (expect >0)\n  [PASS]  cy=497   sing (bid >= ask+guard) executes\n\n+------------------------------------------------------------+\n|  TEST 4 -- NORMAL (class 0)  ->  CB clears immediately    |\n+------------------------------------------------------------+\n  [PASS]  cy=586   E active before NORMAL injection\n  [PASS]  cy=589   TEST 4b: CB cleared to NORMAL\n  [PASS]  cy=589   TEST 4c: cb_active deasserted\n  [PASS]  cy=619   resumes immediately after NORMAL\n  [cy 619 ]  Post-clear matches (10 pairs): 10\n\n+------------------------------------------------------------+\n|  TEST 5 -- Self-Healing (countdown = 20 cycles)           |\n|  Zero host action -- CB expires on its own                |\n+------------------------------------------------------------+\n  [PASS]  cy=622   ST 5a: CB active after injection\n  [cy 622 ]  Waiting 28 cycles with no host action...\n  [PASS]  cy=650    CB self-healed (no host needed)\n  [PASS]  cy=650   c: cb_active low after self-heal\n\n+============================================================+\n|                  CIRCUIT BREAKER TEST SUMMARY             |\n+============================================================+\n|  Tests PASSED : 20                                         |\n|  Tests FAILED : 0   -- ALL PASS                           |\n+============================================================+\n|  FLASH_CRASH  -> PAUSE    : match_valid=0 enforced in HW  |\n|  QUOTE_STUFF  -> THROTTLE : order rate cut in HW          |\n|  IMBALANCE    -> WIDEN    : spread guard enforced in HW   |\n|  NORMAL       -> CLEAR    : full speed instantly resumed  |\n|  Self-heal    : countdown expires, zero host action       |\n|  ML->CB latency: 2 clock cycles = 40 ns @ 50 MHz         |\n+============================================================+\n\n- /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/tb_cb.v:310: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 13us; walltime 0.004 s; speed 2.829 ms/s\n- Verilator: cpu 0.005 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/e69937cf-f4d5-4739-8452-e4ae7998884f.edacmd/eda.work/sim_cb.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_cb: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_cb.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 10692,
  "stdout_total_size": 10692,
  "message": "Job completed successfully. Runtime: 3.619256019592285s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771741272.865511,
  "stop_time": 1771741276.4847672,
  "waves_returned": true,
  "wave_file": "cb.vcd",
  "wave_file_size": 27261,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}