
Debug/intro:     file format elf32-littlearm


Disassembly of section .text:

20000000 <startup>:
 *
 */
__attribute__((naked)) __attribute__((section (".start_section")) )
void startup ( void )
{
__asm__ volatile(" LDR R0,=0x2001C000\n");		/* set stack */
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <startup+0xc>)
__asm__ volatile(" MOV SP,R0\n");
20000002:	4685      	mov	sp, r0
__asm__ volatile(" BL main\n");					/* call main */
20000004:	f000 f804 	bl	20000010 <main>
__asm__ volatile(".L1: B .L1\n");				/* never return */
20000008:	e7fe      	b.n	20000008 <startup+0x8>
}
2000000a:	46c0      	nop			; (mov r8, r8)
2000000c:	2001c000 	andcs	ip, r1, r0

20000010 <main>:

void main(void) {
20000010:	b580      	push	{r7, lr}
20000012:	b082      	sub	sp, #8
20000014:	af00      	add	r7, sp, #0
  char a = 107;
20000016:	1dfb      	adds	r3, r7, #7
20000018:	226b      	movs	r2, #107	; 0x6b
2000001a:	701a      	strb	r2, [r3, #0]
  char b = 183;
2000001c:	1dbb      	adds	r3, r7, #6
2000001e:	22b7      	movs	r2, #183	; 0xb7
20000020:	701a      	strb	r2, [r3, #0]
  char c = 158;
20000022:	1d7b      	adds	r3, r7, #5
20000024:	229e      	movs	r2, #158	; 0x9e
20000026:	701a      	strb	r2, [r3, #0]
  a = c * b;
20000028:	1dfb      	adds	r3, r7, #7
2000002a:	1d7a      	adds	r2, r7, #5
2000002c:	1db9      	adds	r1, r7, #6
2000002e:	7812      	ldrb	r2, [r2, #0]
20000030:	7809      	ldrb	r1, [r1, #0]
20000032:	434a      	muls	r2, r1
20000034:	701a      	strb	r2, [r3, #0]
  b = a * c;
20000036:	1dbb      	adds	r3, r7, #6
20000038:	1dfa      	adds	r2, r7, #7
2000003a:	1d79      	adds	r1, r7, #5
2000003c:	7812      	ldrb	r2, [r2, #0]
2000003e:	7809      	ldrb	r1, [r1, #0]
20000040:	434a      	muls	r2, r1
20000042:	701a      	strb	r2, [r3, #0]
  a = b ^ c;
20000044:	1dfb      	adds	r3, r7, #7
20000046:	1db9      	adds	r1, r7, #6
20000048:	1d7a      	adds	r2, r7, #5
2000004a:	7809      	ldrb	r1, [r1, #0]
2000004c:	7812      	ldrb	r2, [r2, #0]
2000004e:	404a      	eors	r2, r1
20000050:	701a      	strb	r2, [r3, #0]
  b = a | c;
20000052:	1dbb      	adds	r3, r7, #6
20000054:	1df9      	adds	r1, r7, #7
20000056:	1d7a      	adds	r2, r7, #5
20000058:	7809      	ldrb	r1, [r1, #0]
2000005a:	7812      	ldrb	r2, [r2, #0]
2000005c:	430a      	orrs	r2, r1
2000005e:	701a      	strb	r2, [r3, #0]
  a = c + b;
20000060:	1dfb      	adds	r3, r7, #7
20000062:	1d79      	adds	r1, r7, #5
20000064:	1dba      	adds	r2, r7, #6
20000066:	7809      	ldrb	r1, [r1, #0]
20000068:	7812      	ldrb	r2, [r2, #0]
2000006a:	188a      	adds	r2, r1, r2
2000006c:	701a      	strb	r2, [r3, #0]
  b = a + c;
2000006e:	1dbb      	adds	r3, r7, #6
20000070:	1df9      	adds	r1, r7, #7
20000072:	1d7a      	adds	r2, r7, #5
20000074:	7809      	ldrb	r1, [r1, #0]
20000076:	7812      	ldrb	r2, [r2, #0]
20000078:	188a      	adds	r2, r1, r2
2000007a:	701a      	strb	r2, [r3, #0]
  c = a * b;
2000007c:	1d7b      	adds	r3, r7, #5
2000007e:	1dfa      	adds	r2, r7, #7
20000080:	1db9      	adds	r1, r7, #6
20000082:	7812      	ldrb	r2, [r2, #0]
20000084:	7809      	ldrb	r1, [r1, #0]
20000086:	434a      	muls	r2, r1
20000088:	701a      	strb	r2, [r3, #0]
  c = a * b;
2000008a:	1d7b      	adds	r3, r7, #5
2000008c:	1dfa      	adds	r2, r7, #7
2000008e:	1db9      	adds	r1, r7, #6
20000090:	7812      	ldrb	r2, [r2, #0]
20000092:	7809      	ldrb	r1, [r1, #0]
20000094:	434a      	muls	r2, r1
20000096:	701a      	strb	r2, [r3, #0]
  b = c * a;
20000098:	1dbb      	adds	r3, r7, #6
2000009a:	1d7a      	adds	r2, r7, #5
2000009c:	1df9      	adds	r1, r7, #7
2000009e:	7812      	ldrb	r2, [r2, #0]
200000a0:	7809      	ldrb	r1, [r1, #0]
200000a2:	434a      	muls	r2, r1
200000a4:	701a      	strb	r2, [r3, #0]
  a = c - b;
200000a6:	1dfb      	adds	r3, r7, #7
200000a8:	1d79      	adds	r1, r7, #5
200000aa:	1dba      	adds	r2, r7, #6
200000ac:	7809      	ldrb	r1, [r1, #0]
200000ae:	7812      	ldrb	r2, [r2, #0]
200000b0:	1a8a      	subs	r2, r1, r2
200000b2:	701a      	strb	r2, [r3, #0]
  a += b;
200000b4:	1dfb      	adds	r3, r7, #7
200000b6:	1df9      	adds	r1, r7, #7
200000b8:	1dba      	adds	r2, r7, #6
200000ba:	7809      	ldrb	r1, [r1, #0]
200000bc:	7812      	ldrb	r2, [r2, #0]
200000be:	188a      	adds	r2, r1, r2
200000c0:	701a      	strb	r2, [r3, #0]
  a += c;
200000c2:	1dfb      	adds	r3, r7, #7
200000c4:	1df9      	adds	r1, r7, #7
200000c6:	1d7a      	adds	r2, r7, #5
200000c8:	7809      	ldrb	r1, [r1, #0]
200000ca:	7812      	ldrb	r2, [r2, #0]
200000cc:	188a      	adds	r2, r1, r2
200000ce:	701a      	strb	r2, [r3, #0]
  char result = (char)(a & 0xFF);
200000d0:	1d3b      	adds	r3, r7, #4
200000d2:	1dfa      	adds	r2, r7, #7
200000d4:	7812      	ldrb	r2, [r2, #0]
200000d6:	701a      	strb	r2, [r3, #0]
}
200000d8:	46c0      	nop			; (mov r8, r8)
200000da:	46bd      	mov	sp, r7
200000dc:	b002      	add	sp, #8
200000de:	bd80      	pop	{r7, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000088 	andeq	r0, r0, r8, lsl #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00007c0c 	andeq	r7, r0, ip, lsl #24
  14:	0000ab00 	andeq	sl, r0, r0, lsl #22
	...
  24:	00d80200 	sbcseq	r0, r8, r0, lsl #4
  28:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
  2c:	00001006 	andeq	r1, r0, r6
  30:	0000d020 	andeq	sp, r0, r0, lsr #32
  34:	729c0100 	addsvc	r0, ip, #0, 2
  38:	03000000 	movweq	r0, #0
  3c:	0f010061 	svceq	0x00010061
  40:	00007208 	andeq	r7, r0, r8, lsl #4
  44:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
  48:	01006203 	tsteq	r0, r3, lsl #4
  4c:	00720810 	rsbseq	r0, r2, r0, lsl r8
  50:	91020000 	mrsls	r0, (UNDEF: 2)
  54:	00630376 	rsbeq	r0, r3, r6, ror r3
  58:	72081101 	andvc	r1, r8, #1073741824	; 0x40000000
  5c:	02000000 	andeq	r0, r0, #0
  60:	dd047591 	cfstr32le	mvfx7, [r4, #-580]	; 0xfffffdbc
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	0072081e 	rsbseq	r0, r2, lr, lsl r8
  6c:	91020000 	mrsls	r0, (UNDEF: 2)
  70:	01050074 	tsteq	r5, r4, ror r0
  74:	0000e408 	andeq	lr, r0, r8, lsl #8
  78:	00d00600 	sbcseq	r0, r0, r0, lsl #12
  7c:	06010000 	streq	r0, [r1], -r0
  80:	00000006 	andeq	r0, r0, r6
  84:	00000c20 	andeq	r0, r0, r0, lsr #24
  88:	009c0100 	addseq	r0, ip, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23
  14:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <startup-0x1f17c7d4>
  1c:	0b390b3b 	bleq	e42d10 <startup-0x1f1bd2f0>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	01194297 			; <UNDEFINED> instruction: 0x01194297
  2c:	03000013 	movweq	r0, #19
  30:	08030034 	stmdaeq	r3, {r2, r4, r5}
  34:	0b3b0b3a 	bleq	ec2d24 <startup-0x1f13d2dc>
  38:	13490b39 	movtne	r0, #39737	; 0x9b39
  3c:	00001802 	andeq	r1, r0, r2, lsl #16
  40:	03003404 	movweq	r3, #1028	; 0x404
  44:	3b0b3a0e 	blcc	2ce884 <startup-0x1fd3177c>
  48:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  4c:	00180213 	andseq	r0, r8, r3, lsl r2
  50:	00240500 	eoreq	r0, r4, r0, lsl #10
  54:	0b3e0b0b 	bleq	f82c88 <startup-0x1f07d378>
  58:	00000e03 	andeq	r0, r0, r3, lsl #28
  5c:	3f002e06 	svccc	0x00002e06
  60:	3a0e0319 	bcc	380ccc <startup-0x1fc7f334>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	1119270b 	tstne	r9, fp, lsl #14
  6c:	40061201 	andmi	r1, r6, r1, lsl #4
  70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000010 	andcs	r0, r0, r0, lsl r0
  14:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	20000010 	andcs	r0, r0, r0, lsl r0
   4:	200000e0 	andcs	r0, r0, r0, ror #1
   8:	20000000 	andcs	r0, r0, r0
   c:	2000000c 	andcs	r0, r0, ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000089 	andeq	r0, r0, r9, lsl #1
   4:	00450003 	subeq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	6c69772f 	stclvs	7, cr7, [r9], #-188	; 0xffffff44
  24:	6d61696c 			; <UNDEFINED> instruction: 0x6d61696c
  28:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  2c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  30:	652f7374 	strvs	r7, [pc, #-884]!	; fffffcc4 <main+0xdffffcb4>
  34:	38346164 	ldmdacc	r4!, {r2, r5, r6, r8, sp, lr}
  38:	6e692f32 	mcrvs	15, 3, r2, cr9, cr2, {1}
  3c:	006f7274 	rsbeq	r7, pc, r4, ror r2	; <UNPREDICTABLE>
  40:	61747300 	cmnvs	r4, r0, lsl #6
  44:	70757472 	rsbsvc	r7, r5, r2, ror r4
  48:	0100632e 	tsteq	r0, lr, lsr #6
  4c:	05000000 	streq	r0, [r0, #-0]
  50:	02050001 	andeq	r0, r5, #1
  54:	20000000 	andcs	r0, r0, r0
  58:	21211318 			; <UNDEFINED> instruction: 0x21211318
  5c:	0302212f 	movweq	r2, #8495	; 0x212f
  60:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
  64:	02050011 	andeq	r0, r5, #17
  68:	20000010 	andcs	r0, r0, r0, lsl r0
  6c:	05010d03 	streq	r0, [r1, #-3331]	; 0xfffff2fd
  70:	3d3d3d08 	ldccc	13, cr3, [sp, #-32]!	; 0xffffffe0
  74:	753d0505 	ldrvc	r0, [sp, #-1285]!	; 0xfffffafb
  78:	75757575 	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
  7c:	75757575 	ldrbvc	r7, [r5, #-1397]!	; 0xfffffa8b
  80:	08057575 	stmdaeq	r5, {r0, r2, r4, r5, r6, r8, sl, ip, sp, lr}
  84:	4b010575 	blmi	41660 <startup-0x1ffbe9a0>
  88:	01000402 	tsteq	r0, r2, lsl #8
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	20393943 	eorscs	r3, r9, r3, asr #18
   8:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
   c:	30322031 	eorscc	r2, r2, r1, lsr r0
  10:	30313931 	eorscc	r3, r1, r1, lsr r9
  14:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
  18:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  1c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  20:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  24:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
  28:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
  2c:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  30:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  34:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  38:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  3c:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
  40:	205d3939 	subscs	r3, sp, r9, lsr r9
  44:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
  48:	20626d75 	rsbcs	r6, r2, r5, ror sp
  4c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  50:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  54:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  58:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  5c:	616d2d20 	cmnvs	sp, r0, lsr #26
  60:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  64:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  68:	206d2d36 	rsbcs	r2, sp, r6, lsr sp
  6c:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  70:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
  74:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  78:	00393963 	eorseq	r3, r9, r3, ror #18
  7c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffc8 <main+0xdfffffb8>
  80:	69772f65 	ldmdbvs	r7!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  84:	61696c6c 	cmnvs	r9, ip, ror #24
  88:	6f442f6d 	svcvs	0x00442f6d
  8c:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  90:	2f73746e 	svccs	0x0073746e
  94:	34616465 	strbtcc	r6, [r1], #-1125	; 0xfffffb9b
  98:	692f3238 	stmdbvs	pc!, {r3, r4, r5, r9, ip, sp}	; <UNPREDICTABLE>
  9c:	6f72746e 	svcvs	0x0072746e
  a0:	6174732f 	cmnvs	r4, pc, lsr #6
  a4:	70757472 	rsbsvc	r7, r5, r2, ror r4
  a8:	2f00632e 	svccs	0x0000632e
  ac:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  b0:	6c69772f 	stclvs	7, cr7, [r9], #-188	; 0xffffff44
  b4:	6d61696c 			; <UNDEFINED> instruction: 0x6d61696c
  b8:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  bc:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  c0:	652f7374 	strvs	r7, [pc, #-884]!	; fffffd54 <main+0xdffffd44>
  c4:	38346164 	ldmdacc	r4!, {r2, r5, r6, r8, sp, lr}
  c8:	6e692f32 	mcrvs	15, 3, r2, cr9, cr2, {1}
  cc:	006f7274 	rsbeq	r7, pc, r4, ror r2	; <UNPREDICTABLE>
  d0:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  d4:	00707574 	rsbseq	r7, r0, r4, ror r5
  d8:	6e69616d 	powvsez	f6, f1, #5.0
  dc:	73657200 	cmnvc	r5, #0, 4
  e0:	00746c75 	rsbseq	r6, r4, r5, ror ip
  e4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <startup-0x1ef2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d39 	eorscc	r2, r2, r9, lsr sp
  30:	712d3931 			; <UNDEFINED> instruction: 0x712d3931
  34:	616d2d34 	cmnvs	sp, r4, lsr sp
  38:	29726f6a 	ldmdbcs	r2!, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
  3c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
  40:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  44:	31393130 	teqcc	r9, r0, lsr r1
  48:	20353230 	eorscs	r3, r5, r0, lsr r2
  4c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  50:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  54:	415b2029 	cmpmi	fp, r9, lsr #32
  58:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
  5c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
  60:	6172622d 	cmnvs	r2, sp, lsr #4
  64:	2068636e 	rsbcs	r6, r8, lr, ror #6
  68:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  6c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  70:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
  74:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d2d3605 	stcmi	6, cr3, [sp, #-20]!	; 0xffffffec
  14:	070b0600 	streq	r0, [fp, -r0, lsl #12]
  18:	1201094d 	andne	r0, r1, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <startup-0x1ffb9bd0>
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	20000000 	andcs	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	20000010 	andcs	r0, r0, r0, lsl r0
  2c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  30:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  34:	41018e02 	tstmi	r1, r2, lsl #28
  38:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  3c:	00000007 	andeq	r0, r0, r7
