   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"BitIoLdd18.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.bss.DeviceDataPrv__DEFAULT_RTOS_ALLOC,"aw",%nobits
  21              		.align	2
  24              	DeviceDataPrv__DEFAULT_RTOS_ALLOC:
  25 0000 00000000 		.space	4
  26              		.section	.text.BitIoLdd18_Init,"ax",%progbits
  27              		.align	2
  28              		.global	BitIoLdd18_Init
  29              		.thumb
  30              		.thumb_func
  32              	BitIoLdd18_Init:
  33              	.LFB0:
  34              		.file 1 "../Generated_Code/BitIoLdd18.c"
   1:../Generated_Code/BitIoLdd18.c **** /* ###################################################################
   2:../Generated_Code/BitIoLdd18.c **** **     This component module is generated by Processor Expert. Do not modify it.
   3:../Generated_Code/BitIoLdd18.c **** **     Filename    : BitIoLdd18.c
   4:../Generated_Code/BitIoLdd18.c **** **     Project     : TEAM_Robot
   5:../Generated_Code/BitIoLdd18.c **** **     Processor   : MK22FX512VLK12
   6:../Generated_Code/BitIoLdd18.c **** **     Component   : BitIO_LDD
   7:../Generated_Code/BitIoLdd18.c **** **     Version     : Component 01.033, Driver 01.03, CPU db: 3.00.000
   8:../Generated_Code/BitIoLdd18.c **** **     Repository  : Kinetis
   9:../Generated_Code/BitIoLdd18.c **** **     Compiler    : GNU C Compiler
  10:../Generated_Code/BitIoLdd18.c **** **     Date/Time   : 2018-09-28, 15:03, # CodeGen: 0
  11:../Generated_Code/BitIoLdd18.c **** **     Abstract    :
  12:../Generated_Code/BitIoLdd18.c **** **         The HAL BitIO component provides a low level API for unified
  13:../Generated_Code/BitIoLdd18.c **** **         access to general purpose digital input/output pins across
  14:../Generated_Code/BitIoLdd18.c **** **         various device designs.
  15:../Generated_Code/BitIoLdd18.c **** **
  16:../Generated_Code/BitIoLdd18.c **** **         RTOS drivers using HAL BitIO API are simpler and more
  17:../Generated_Code/BitIoLdd18.c **** **         portable to various microprocessors.
  18:../Generated_Code/BitIoLdd18.c **** **     Settings    :
  19:../Generated_Code/BitIoLdd18.c **** **          Component name                                 : BitIoLdd18
  20:../Generated_Code/BitIoLdd18.c **** **          Pin for I/O                                    : ADC1_SE7b/PTC11/LLWU_P11/I2C1_SDA/FTM3
  21:../Generated_Code/BitIoLdd18.c **** **          Pin signal                                     : Right_B_J9_13
  22:../Generated_Code/BitIoLdd18.c **** **          Direction                                      : Input
  23:../Generated_Code/BitIoLdd18.c **** **          Initialization                                 : 
  24:../Generated_Code/BitIoLdd18.c **** **            Init. direction                              : Input
  25:../Generated_Code/BitIoLdd18.c **** **            Init. value                                  : 0
  26:../Generated_Code/BitIoLdd18.c **** **            Auto initialization                          : yes
  27:../Generated_Code/BitIoLdd18.c **** **          Safe mode                                      : no
  28:../Generated_Code/BitIoLdd18.c **** **     Contents    :
  29:../Generated_Code/BitIoLdd18.c **** **         Init   - LDD_TDeviceData* BitIoLdd18_Init(LDD_TUserData *UserDataPtr);
  30:../Generated_Code/BitIoLdd18.c **** **         GetVal - bool BitIoLdd18_GetVal(LDD_TDeviceData *DeviceDataPtr);
  31:../Generated_Code/BitIoLdd18.c **** **
  32:../Generated_Code/BitIoLdd18.c **** **     Copyright : 1997 - 2015 Freescale Semiconductor, Inc. 
  33:../Generated_Code/BitIoLdd18.c **** **     All Rights Reserved.
  34:../Generated_Code/BitIoLdd18.c **** **     
  35:../Generated_Code/BitIoLdd18.c **** **     Redistribution and use in source and binary forms, with or without modification,
  36:../Generated_Code/BitIoLdd18.c **** **     are permitted provided that the following conditions are met:
  37:../Generated_Code/BitIoLdd18.c **** **     
  38:../Generated_Code/BitIoLdd18.c **** **     o Redistributions of source code must retain the above copyright notice, this list
  39:../Generated_Code/BitIoLdd18.c **** **       of conditions and the following disclaimer.
  40:../Generated_Code/BitIoLdd18.c **** **     
  41:../Generated_Code/BitIoLdd18.c **** **     o Redistributions in binary form must reproduce the above copyright notice, this
  42:../Generated_Code/BitIoLdd18.c **** **       list of conditions and the following disclaimer in the documentation and/or
  43:../Generated_Code/BitIoLdd18.c **** **       other materials provided with the distribution.
  44:../Generated_Code/BitIoLdd18.c **** **     
  45:../Generated_Code/BitIoLdd18.c **** **     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
  46:../Generated_Code/BitIoLdd18.c **** **       contributors may be used to endorse or promote products derived from this
  47:../Generated_Code/BitIoLdd18.c **** **       software without specific prior written permission.
  48:../Generated_Code/BitIoLdd18.c **** **     
  49:../Generated_Code/BitIoLdd18.c **** **     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
  50:../Generated_Code/BitIoLdd18.c **** **     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  51:../Generated_Code/BitIoLdd18.c **** **     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  52:../Generated_Code/BitIoLdd18.c **** **     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
  53:../Generated_Code/BitIoLdd18.c **** **     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  54:../Generated_Code/BitIoLdd18.c **** **     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  55:../Generated_Code/BitIoLdd18.c **** **     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
  56:../Generated_Code/BitIoLdd18.c **** **     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  57:../Generated_Code/BitIoLdd18.c **** **     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  58:../Generated_Code/BitIoLdd18.c **** **     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  59:../Generated_Code/BitIoLdd18.c **** **     
  60:../Generated_Code/BitIoLdd18.c **** **     http: www.freescale.com
  61:../Generated_Code/BitIoLdd18.c **** **     mail: support@freescale.com
  62:../Generated_Code/BitIoLdd18.c **** ** ###################################################################*/
  63:../Generated_Code/BitIoLdd18.c **** /*!
  64:../Generated_Code/BitIoLdd18.c **** ** @file BitIoLdd18.c
  65:../Generated_Code/BitIoLdd18.c **** ** @version 01.03
  66:../Generated_Code/BitIoLdd18.c **** ** @brief
  67:../Generated_Code/BitIoLdd18.c **** **         The HAL BitIO component provides a low level API for unified
  68:../Generated_Code/BitIoLdd18.c **** **         access to general purpose digital input/output pins across
  69:../Generated_Code/BitIoLdd18.c **** **         various device designs.
  70:../Generated_Code/BitIoLdd18.c **** **
  71:../Generated_Code/BitIoLdd18.c **** **         RTOS drivers using HAL BitIO API are simpler and more
  72:../Generated_Code/BitIoLdd18.c **** **         portable to various microprocessors.
  73:../Generated_Code/BitIoLdd18.c **** */         
  74:../Generated_Code/BitIoLdd18.c **** /*!
  75:../Generated_Code/BitIoLdd18.c **** **  @addtogroup BitIoLdd18_module BitIoLdd18 module documentation
  76:../Generated_Code/BitIoLdd18.c **** **  @{
  77:../Generated_Code/BitIoLdd18.c **** */         
  78:../Generated_Code/BitIoLdd18.c **** 
  79:../Generated_Code/BitIoLdd18.c **** /* MODULE BitIoLdd18. */
  80:../Generated_Code/BitIoLdd18.c **** 
  81:../Generated_Code/BitIoLdd18.c **** /* {Default RTOS Adapter} No RTOS includes */
  82:../Generated_Code/BitIoLdd18.c **** #include "BitIoLdd18.h"
  83:../Generated_Code/BitIoLdd18.c **** 
  84:../Generated_Code/BitIoLdd18.c **** #ifdef __cplusplus
  85:../Generated_Code/BitIoLdd18.c **** extern "C" {
  86:../Generated_Code/BitIoLdd18.c **** #endif 
  87:../Generated_Code/BitIoLdd18.c **** 
  88:../Generated_Code/BitIoLdd18.c **** typedef struct {
  89:../Generated_Code/BitIoLdd18.c ****   LDD_TUserData *UserDataPtr;          /* Pointer to user data */
  90:../Generated_Code/BitIoLdd18.c **** } BitIoLdd18_TDeviceData;              /* Device data structure type */
  91:../Generated_Code/BitIoLdd18.c **** 
  92:../Generated_Code/BitIoLdd18.c **** typedef BitIoLdd18_TDeviceData *BitIoLdd18_TDeviceDataPtr ; /* Pointer to the device data structure
  93:../Generated_Code/BitIoLdd18.c **** 
  94:../Generated_Code/BitIoLdd18.c **** /* {Default RTOS Adapter} Static object used for simulation of dynamic driver memory allocation */
  95:../Generated_Code/BitIoLdd18.c **** static BitIoLdd18_TDeviceData DeviceDataPrv__DEFAULT_RTOS_ALLOC;
  96:../Generated_Code/BitIoLdd18.c **** /*
  97:../Generated_Code/BitIoLdd18.c **** ** ===================================================================
  98:../Generated_Code/BitIoLdd18.c **** **     Method      :  BitIoLdd18_Init (component BitIO_LDD)
  99:../Generated_Code/BitIoLdd18.c **** */
 100:../Generated_Code/BitIoLdd18.c **** /*!
 101:../Generated_Code/BitIoLdd18.c **** **     @brief
 102:../Generated_Code/BitIoLdd18.c **** **         Initializes the device. Allocates memory for the device data
 103:../Generated_Code/BitIoLdd18.c **** **         structure, allocates interrupt vectors and sets interrupt
 104:../Generated_Code/BitIoLdd18.c **** **         priority, sets pin routing, sets timing, etc. If the "Enable
 105:../Generated_Code/BitIoLdd18.c **** **         in init. code" is set to "yes" value then the device is also
 106:../Generated_Code/BitIoLdd18.c **** **         enabled(see the description of the Enable() method). In this
 107:../Generated_Code/BitIoLdd18.c **** **         case the Enable() method is not necessary and needn't to be
 108:../Generated_Code/BitIoLdd18.c **** **         generated. 
 109:../Generated_Code/BitIoLdd18.c **** **     @param
 110:../Generated_Code/BitIoLdd18.c **** **         UserDataPtr     - Pointer to the user or
 111:../Generated_Code/BitIoLdd18.c **** **                           RTOS specific data. This pointer will be
 112:../Generated_Code/BitIoLdd18.c **** **                           passed as an event or callback parameter.
 113:../Generated_Code/BitIoLdd18.c **** **     @return
 114:../Generated_Code/BitIoLdd18.c **** **                         - Pointer to the dynamically allocated private
 115:../Generated_Code/BitIoLdd18.c **** **                           structure or NULL if there was an error.
 116:../Generated_Code/BitIoLdd18.c **** */
 117:../Generated_Code/BitIoLdd18.c **** /* ===================================================================*/
 118:../Generated_Code/BitIoLdd18.c **** LDD_TDeviceData* BitIoLdd18_Init(LDD_TUserData *UserDataPtr)
 119:../Generated_Code/BitIoLdd18.c **** {
  35              		.loc 1 119 0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 16
  38              		@ frame_needed = 1, uses_anonymous_args = 0
  39              		@ link register save eliminated.
  40 0000 80B4     		push	{r7}
  41              		.cfi_def_cfa_offset 4
  42              		.cfi_offset 7, -4
  43 0002 85B0     		sub	sp, sp, #20
  44              		.cfi_def_cfa_offset 24
  45 0004 00AF     		add	r7, sp, #0
  46              		.cfi_def_cfa_register 7
  47 0006 7860     		str	r0, [r7, #4]
 120:../Generated_Code/BitIoLdd18.c ****   /* Allocate device structure */
 121:../Generated_Code/BitIoLdd18.c ****   BitIoLdd18_TDeviceDataPtr DeviceDataPrv;
 122:../Generated_Code/BitIoLdd18.c **** 
 123:../Generated_Code/BitIoLdd18.c ****   /* {Default RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer 
 124:../Generated_Code/BitIoLdd18.c ****   DeviceDataPrv = &DeviceDataPrv__DEFAULT_RTOS_ALLOC;
  48              		.loc 1 124 0
  49 0008 0F4B     		ldr	r3, .L3
  50 000a FB60     		str	r3, [r7, #12]
 125:../Generated_Code/BitIoLdd18.c ****   DeviceDataPrv->UserDataPtr = UserDataPtr; /* Store the RTOS device structure */
  51              		.loc 1 125 0
  52 000c FB68     		ldr	r3, [r7, #12]
  53 000e 7A68     		ldr	r2, [r7, #4]
  54 0010 1A60     		str	r2, [r3]
 126:../Generated_Code/BitIoLdd18.c ****   /* Configure pin as input */
 127:../Generated_Code/BitIoLdd18.c ****   /* GPIOC_PDDR: PDD&=~0x0800 */
 128:../Generated_Code/BitIoLdd18.c ****   GPIOC_PDDR &= (uint32_t)~(uint32_t)(GPIO_PDDR_PDD(0x0800));
  55              		.loc 1 128 0
  56 0012 0E4B     		ldr	r3, .L3+4
  57 0014 0D4A     		ldr	r2, .L3+4
  58 0016 5269     		ldr	r2, [r2, #20]
  59 0018 22F40062 		bic	r2, r2, #2048
  60 001c 5A61     		str	r2, [r3, #20]
 129:../Generated_Code/BitIoLdd18.c ****   /* Initialization of Port Control register */
 130:../Generated_Code/BitIoLdd18.c ****   /* PORTC_PCR11: ISF=0,MUX=1 */
 131:../Generated_Code/BitIoLdd18.c ****   PORTC_PCR11 = (uint32_t)((PORTC_PCR11 & (uint32_t)~(uint32_t)(
  61              		.loc 1 131 0
  62 001e 0C4A     		ldr	r2, .L3+8
  63 0020 0B4B     		ldr	r3, .L3+8
  64 0022 DB6A     		ldr	r3, [r3, #44]
  65 0024 23F08073 		bic	r3, r3, #16777216
  66 0028 23F4E063 		bic	r3, r3, #1792
  67 002c 43F48073 		orr	r3, r3, #256
  68 0030 D362     		str	r3, [r2, #44]
 132:../Generated_Code/BitIoLdd18.c ****                  PORT_PCR_ISF_MASK |
 133:../Generated_Code/BitIoLdd18.c ****                  PORT_PCR_MUX(0x06)
 134:../Generated_Code/BitIoLdd18.c ****                 )) | (uint32_t)(
 135:../Generated_Code/BitIoLdd18.c ****                  PORT_PCR_MUX(0x01)
 136:../Generated_Code/BitIoLdd18.c ****                 ));
 137:../Generated_Code/BitIoLdd18.c ****   /* Registration of the device structure */
 138:../Generated_Code/BitIoLdd18.c ****   PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_BitIoLdd18_ID,DeviceDataPrv);
  69              		.loc 1 138 0
  70 0032 084B     		ldr	r3, .L3+12
  71 0034 FA68     		ldr	r2, [r7, #12]
  72 0036 9A63     		str	r2, [r3, #56]
 139:../Generated_Code/BitIoLdd18.c ****   return ((LDD_TDeviceData *)DeviceDataPrv);
  73              		.loc 1 139 0
  74 0038 FB68     		ldr	r3, [r7, #12]
 140:../Generated_Code/BitIoLdd18.c **** }
  75              		.loc 1 140 0
  76 003a 1846     		mov	r0, r3
  77 003c 1437     		adds	r7, r7, #20
  78 003e BD46     		mov	sp, r7
  79              		@ sp needed
  80 0040 5DF8047B 		ldr	r7, [sp], #4
  81 0044 7047     		bx	lr
  82              	.L4:
  83 0046 00BF     		.align	2
  84              	.L3:
  85 0048 00000000 		.word	DeviceDataPrv__DEFAULT_RTOS_ALLOC
  86 004c 80F00F40 		.word	1074786432
  87 0050 00B00440 		.word	1074049024
  88 0054 00000000 		.word	PE_LDD_DeviceDataList
  89              		.cfi_endproc
  90              	.LFE0:
  92              		.section	.text.BitIoLdd18_GetVal,"ax",%progbits
  93              		.align	2
  94              		.global	BitIoLdd18_GetVal
  95              		.thumb
  96              		.thumb_func
  98              	BitIoLdd18_GetVal:
  99              	.LFB1:
 141:../Generated_Code/BitIoLdd18.c **** /*
 142:../Generated_Code/BitIoLdd18.c **** ** ===================================================================
 143:../Generated_Code/BitIoLdd18.c **** **     Method      :  BitIoLdd18_GetVal (component BitIO_LDD)
 144:../Generated_Code/BitIoLdd18.c **** */
 145:../Generated_Code/BitIoLdd18.c **** /*!
 146:../Generated_Code/BitIoLdd18.c **** **     @brief
 147:../Generated_Code/BitIoLdd18.c **** **         Returns the input/output value. If the direction is [input]
 148:../Generated_Code/BitIoLdd18.c **** **         then the input value of the pin is read and returned. If the
 149:../Generated_Code/BitIoLdd18.c **** **         direction is [output] then the last written value is read
 150:../Generated_Code/BitIoLdd18.c **** **         and returned (see <Safe mode> property for limitations).
 151:../Generated_Code/BitIoLdd18.c **** **         This method cannot be disabled if direction is [input].
 152:../Generated_Code/BitIoLdd18.c **** **     @param
 153:../Generated_Code/BitIoLdd18.c **** **         DeviceDataPtr   - Device data structure
 154:../Generated_Code/BitIoLdd18.c **** **                           pointer returned by <Init> method.
 155:../Generated_Code/BitIoLdd18.c **** **     @return
 156:../Generated_Code/BitIoLdd18.c **** **                         - Input or output value. Possible values:
 157:../Generated_Code/BitIoLdd18.c **** **                           <false> - logical "0" (Low level)
 158:../Generated_Code/BitIoLdd18.c **** **                           <true> - logical "1" (High level)
 159:../Generated_Code/BitIoLdd18.c **** */
 160:../Generated_Code/BitIoLdd18.c **** /* ===================================================================*/
 161:../Generated_Code/BitIoLdd18.c **** bool BitIoLdd18_GetVal(LDD_TDeviceData *DeviceDataPtr)
 162:../Generated_Code/BitIoLdd18.c **** {
 100              		.loc 1 162 0
 101              		.cfi_startproc
 102              		@ args = 0, pretend = 0, frame = 16
 103              		@ frame_needed = 1, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105 0000 80B4     		push	{r7}
 106              		.cfi_def_cfa_offset 4
 107              		.cfi_offset 7, -4
 108 0002 85B0     		sub	sp, sp, #20
 109              		.cfi_def_cfa_offset 24
 110 0004 00AF     		add	r7, sp, #0
 111              		.cfi_def_cfa_register 7
 112 0006 7860     		str	r0, [r7, #4]
 163:../Generated_Code/BitIoLdd18.c ****   uint32_t PortData;                   /* Port data masked according to the bit used */
 164:../Generated_Code/BitIoLdd18.c **** 
 165:../Generated_Code/BitIoLdd18.c ****   (void)DeviceDataPtr;                 /* Parameter is not used, suppress unused argument warning *
 166:../Generated_Code/BitIoLdd18.c ****   PortData = GPIO_PDD_GetPortDataInput(BitIoLdd18_MODULE_BASE_ADDRESS) & BitIoLdd18_PORT_MASK;
 113              		.loc 1 166 0
 114 0008 084B     		ldr	r3, .L7
 115 000a 1B69     		ldr	r3, [r3, #16]
 116 000c 03F40063 		and	r3, r3, #2048
 117 0010 FB60     		str	r3, [r7, #12]
 167:../Generated_Code/BitIoLdd18.c ****   return (PortData != 0U) ? (bool)TRUE : (bool)FALSE;
 118              		.loc 1 167 0
 119 0012 FB68     		ldr	r3, [r7, #12]
 120 0014 002B     		cmp	r3, #0
 121 0016 0CBF     		ite	eq
 122 0018 0023     		moveq	r3, #0
 123 001a 0123     		movne	r3, #1
 124 001c DBB2     		uxtb	r3, r3
 168:../Generated_Code/BitIoLdd18.c **** }
 125              		.loc 1 168 0
 126 001e 1846     		mov	r0, r3
 127 0020 1437     		adds	r7, r7, #20
 128 0022 BD46     		mov	sp, r7
 129              		@ sp needed
 130 0024 5DF8047B 		ldr	r7, [sp], #4
 131 0028 7047     		bx	lr
 132              	.L8:
 133 002a 00BF     		.align	2
 134              	.L7:
 135 002c 80F00F40 		.word	1074786432
 136              		.cfi_endproc
 137              	.LFE1:
 139              		.text
 140              	.Letext0:
 141              		.file 2 "c:\\freescale\\kds_v3\\toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 142              		.file 3 "c:\\freescale\\kds_v3\\toolchain\\arm-none-eabi\\include\\stdint.h"
 143              		.file 4 "../Generated_Code/PE_Types.h"
 144              		.file 5 "C:/INTRO_HS18/IntroAronAlex/TEAM_Robot/Static_Code/IO_Map/MK22F12.h"
DEFINED SYMBOLS
                            *ABS*:00000000 BitIoLdd18.c
C:\Users\Aron\AppData\Local\Temp\cc98ce59.s:21     .bss.DeviceDataPrv__DEFAULT_RTOS_ALLOC:00000000 $d
C:\Users\Aron\AppData\Local\Temp\cc98ce59.s:24     .bss.DeviceDataPrv__DEFAULT_RTOS_ALLOC:00000000 DeviceDataPrv__DEFAULT_RTOS_ALLOC
C:\Users\Aron\AppData\Local\Temp\cc98ce59.s:27     .text.BitIoLdd18_Init:00000000 $t
C:\Users\Aron\AppData\Local\Temp\cc98ce59.s:32     .text.BitIoLdd18_Init:00000000 BitIoLdd18_Init
C:\Users\Aron\AppData\Local\Temp\cc98ce59.s:85     .text.BitIoLdd18_Init:00000048 $d
C:\Users\Aron\AppData\Local\Temp\cc98ce59.s:93     .text.BitIoLdd18_GetVal:00000000 $t
C:\Users\Aron\AppData\Local\Temp\cc98ce59.s:98     .text.BitIoLdd18_GetVal:00000000 BitIoLdd18_GetVal
C:\Users\Aron\AppData\Local\Temp\cc98ce59.s:135    .text.BitIoLdd18_GetVal:0000002c $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.22dcf9ce9babd46e5ea858ea4400d115
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4._default_types.h.15.8b2cb27e528498f8ff711db085d6e489
                           .group:00000000 wm4.stdint.h.20.796e373797e732130a803d4c0338fa1b
                           .group:00000000 wm4.PE_Types.h.68.de7a315b6e4c635a9a7a45ae6ec20b08
                           .group:00000000 wm4.PE_Error.h.60.6ccf96637e85421388d147a5dcbc3621
                           .group:00000000 wm4.PE_Const.h.60.44eca2ca2a72148441f11b3e43b344a9
                           .group:00000000 wm4.MK22F12.h.59.83dcc0895f45d7d67f2182a38aa7f04f
                           .group:00000000 wm4.PDD_Types.h.5.e0b4125fe5201c5e1f688b067f4f0d54
                           .group:00000000 wm4.GPIO_PDD.h.123.0d360e6978ec29f76970d5d88d4be5fd
                           .group:00000000 wm4.Cpu.h.66.9574a96471c5a4e92ddf5418cbdcf9a5
                           .group:00000000 wm4.BitIoLdd18.h.102.6a50fa381c427783ae1bd3e4b9da5ddd

UNDEFINED SYMBOLS
PE_LDD_DeviceDataList
