static void\r\nnv50_pior_clock(struct nvkm_ior *pior)\r\n{\r\nstruct nvkm_device *device = pior->disp->engine.subdev.device;\r\nconst u32 poff = nv50_ior_base(pior);\r\nnvkm_mask(device, 0x614380 + poff, 0x00000707, 0x00000001);\r\n}\r\nstatic int\r\nnv50_pior_dp_links(struct nvkm_ior *pior, struct nvkm_i2c_aux *aux)\r\n{\r\nint ret = nvkm_i2c_aux_lnk_ctl(aux, pior->dp.nr, pior->dp.bw,\r\npior->dp.ef);\r\nif (ret)\r\nreturn ret;\r\nreturn 1;\r\n}\r\nstatic void\r\nnv50_pior_power_wait(struct nvkm_device *device, u32 poff)\r\n{\r\nnvkm_msec(device, 2000,\r\nif (!(nvkm_rd32(device, 0x61e004 + poff) & 0x80000000))\r\nbreak;\r\n);\r\n}\r\nstatic void\r\nnv50_pior_power(struct nvkm_ior *pior, bool normal, bool pu,\r\nbool data, bool vsync, bool hsync)\r\n{\r\nstruct nvkm_device *device = pior->disp->engine.subdev.device;\r\nconst u32 poff = nv50_ior_base(pior);\r\nconst u32 shift = normal ? 0 : 16;\r\nconst u32 state = 0x80000000 | (0x00000001 * !!pu) << shift;\r\nconst u32 field = 0x80000000 | (0x00000101 << shift);\r\nnv50_pior_power_wait(device, poff);\r\nnvkm_mask(device, 0x61e004 + poff, field, state);\r\nnv50_pior_power_wait(device, poff);\r\n}\r\nvoid\r\nnv50_pior_depth(struct nvkm_ior *ior, struct nvkm_ior_state *state, u32 ctrl)\r\n{\r\nif (state->head && state == &ior->asy) {\r\nstruct nvkm_head *head =\r\nnvkm_head_find(ior->disp, __ffs(state->head));\r\nif (!WARN_ON(!head)) {\r\nstruct nvkm_head_state *state = &head->asy;\r\nswitch ((ctrl & 0x000f0000) >> 16) {\r\ncase 6: state->or.depth = 30; break;\r\ncase 5: state->or.depth = 24; break;\r\ncase 2: state->or.depth = 18; break;\r\ncase 0: state->or.depth = 18; break;\r\ndefault:\r\nstate->or.depth = 18;\r\nWARN_ON(1);\r\nbreak;\r\n}\r\n}\r\n}\r\n}\r\nstatic void\r\nnv50_pior_state(struct nvkm_ior *pior, struct nvkm_ior_state *state)\r\n{\r\nstruct nvkm_device *device = pior->disp->engine.subdev.device;\r\nconst u32 coff = pior->id * 8 + (state == &pior->arm) * 4;\r\nu32 ctrl = nvkm_rd32(device, 0x610b80 + coff);\r\nstate->proto_evo = (ctrl & 0x00000f00) >> 8;\r\nstate->rgdiv = 1;\r\nswitch (state->proto_evo) {\r\ncase 0: state->proto = TMDS; break;\r\ndefault:\r\nstate->proto = UNKNOWN;\r\nbreak;\r\n}\r\nstate->head = ctrl & 0x00000003;\r\nnv50_pior_depth(pior, state, ctrl);\r\n}\r\nint\r\nnv50_pior_new(struct nvkm_disp *disp, int id)\r\n{\r\nstruct nvkm_device *device = disp->engine.subdev.device;\r\nif (!(nvkm_rd32(device, 0x610184) & (0x10000000 << id)))\r\nreturn 0;\r\nreturn nvkm_ior_new_(&nv50_pior, disp, PIOR, id);\r\n}
