#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May  1 16:10:15 2024
# Process ID: 38715
# Current directory: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1
# Command line: vivado -log vespa_soc_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vespa_soc_wrapper.tcl
# Log file: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/vespa_soc_wrapper.vds
# Journal file: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/vivado.jou
# Running On: brunoPC, OS: Linux, CPU Frequency: 1787.318 MHz, CPU Physical cores: 4, Host memory: 8090 MB
#-----------------------------------------------------------
source vespa_soc_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2033.145 ; gain = 150.023 ; free physical = 2806 ; free virtual = 11980
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/utils_1/imports/synth_1/vespa_soc_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/utils_1/imports/synth_1/vespa_soc_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vespa_soc_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38747
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.906 ; gain = 377.770 ; free physical = 1753 ; free virtual = 10980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_wrapper' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/hdl/vespa_soc_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'vespa_soc' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:13]
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_CustomInterconnect_0_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_CustomInterconnect_0_0/synth/vespa_soc_CustomInterconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CustomInterconnect' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d598/src/CustomInterconnect.v:24]
INFO: [Synth 8-6155] done synthesizing module 'CustomInterconnect' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/d598/src/CustomInterconnect.v:24]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_CustomInterconnect_0_0' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_CustomInterconnect_0_0/synth/vespa_soc_CustomInterconnect_0_0.v:53]
WARNING: [Synth 8-7071] port 'o_WEnable_1' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_WAddr_1' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_WData_1' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_REnable_1' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_RAddr_1' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_WEnable_4' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_WAddr_4' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_WData_4' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_REnable_4' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_RAddr_4' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_WEnable_6' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_WAddr_6' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_WData_6' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_REnable_6' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7071] port 'o_RAddr_6' of module 'vespa_soc_CustomInterconnect_0_0' is unconnected for instance 'CustomInterconnect_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
WARNING: [Synth 8-7023] instance 'CustomInterconnect_0' of module 'vespa_soc_CustomInterconnect_0_0' has 54 connections declared, but only 39 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:72]
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_DataMemory_0_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/synth/vespa_soc_DataMemory_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SlaveInterface' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/561f/src/SlaveInterface.v:17]
INFO: [Synth 8-638] synthesizing module 'VeSPA_RAM' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/synth/VeSPA_RAM.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: VeSPA_RAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/synth/VeSPA_RAM.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'VeSPA_RAM' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/synth/VeSPA_RAM.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'SlaveInterface' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/561f/src/SlaveInterface.v:17]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_DataMemory_0_0' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/synth/vespa_soc_DataMemory_0_0.v:53]
WARNING: [Synth 8-7071] port 'o_Err' of module 'vespa_soc_DataMemory_0_0' is unconnected for instance 'DataMemory_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:112]
WARNING: [Synth 8-7023] instance 'DataMemory_0' of module 'vespa_soc_DataMemory_0_0' has 10 connections declared, but only 9 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:112]
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_GPIO_Slave_0_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_GPIO_Slave_0_0/synth/vespa_soc_GPIO_Slave_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'GPIO_Slave' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cee3/src/Gpio_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'GPIO_PORT' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cee3/src/gpio.v:24]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_PORT' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cee3/src/gpio.v:24]
INFO: [Synth 8-6155] done synthesizing module 'GPIO_Slave' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/cee3/src/Gpio_Slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_GPIO_Slave_0_0' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_GPIO_Slave_0_0/synth/vespa_soc_GPIO_Slave_0_0.v:53]
WARNING: [Synth 8-7071] port 'o_Err' of module 'vespa_soc_GPIO_Slave_0_0' is unconnected for instance 'GPIO_Slave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:122]
WARNING: [Synth 8-7071] port 'pin' of module 'vespa_soc_GPIO_Slave_0_0' is unconnected for instance 'GPIO_Slave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:122]
WARNING: [Synth 8-7023] instance 'GPIO_Slave_0' of module 'vespa_soc_GPIO_Slave_0_0' has 10 connections declared, but only 8 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:122]
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_PS2_0_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/synth/vespa_soc_PS2_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PS2' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:19]
INFO: [Synth 8-638] synthesizing module 'Ps2Fifo' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/synth/Ps2Fifo.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 510 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 509 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_8' declared at '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_8' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/synth/Ps2Fifo.vhd:541]
INFO: [Synth 8-256] done synthesizing module 'Ps2Fifo' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/synth/Ps2Fifo.vhd:73]
WARNING: [Synth 8-7071] port 'full' of module 'Ps2Fifo' is unconnected for instance '_Ps2Fifo' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:53]
WARNING: [Synth 8-7023] instance '_Ps2Fifo' of module 'Ps2Fifo' has 9 connections declared, but only 8 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:53]
INFO: [Synth 8-226] default block is never used [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:127]
WARNING: [Synth 8-6090] variable 'r_Temp' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:167]
WARNING: [Synth 8-6090] variable 'r_LastPulse' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:168]
INFO: [Synth 8-6155] done synthesizing module 'PS2' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_PS2_0_0' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/synth/vespa_soc_PS2_0_0.v:53]
WARNING: [Synth 8-7071] port 'o_Err' of module 'vespa_soc_PS2_0_0' is unconnected for instance 'PS2_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:131]
WARNING: [Synth 8-7071] port 'o_Data' of module 'vespa_soc_PS2_0_0' is unconnected for instance 'PS2_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:131]
WARNING: [Synth 8-7023] instance 'PS2_0' of module 'vespa_soc_PS2_0_0' has 12 connections declared, but only 10 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:131]
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_UartSlave_0_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_UartSlave_0_0/synth/vespa_soc_UartSlave_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Uart' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/Uart.v:17]
INFO: [Synth 8-6157] synthesizing module 'UartBaudRate' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartBaudRate.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UartBaudRate' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartBaudRate.v:3]
INFO: [Synth 8-6157] synthesizing module 'UartTx' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v:4]
INFO: [Synth 8-226] default block is never used [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'UartTx' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v:4]
INFO: [Synth 8-6157] synthesizing module 'UartRx' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'UartRx' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Uart' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/Uart.v:17]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_UartSlave_0_0' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_UartSlave_0_0/synth/vespa_soc_UartSlave_0_0.v:53]
WARNING: [Synth 8-7071] port 'o_Err' of module 'vespa_soc_UartSlave_0_0' is unconnected for instance 'UartSlave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:142]
WARNING: [Synth 8-7023] instance 'UartSlave_0' of module 'vespa_soc_UartSlave_0_0' has 11 connections declared, but only 10 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:142]
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_timerSlave_0_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_timerSlave_0_0/synth/vespa_soc_timerSlave_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'timerSlave' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timerSlave.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:33]
INFO: [Synth 8-226] default block is never used [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:108]
INFO: [Synth 8-226] default block is never used [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:192]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:33]
INFO: [Synth 8-6155] done synthesizing module 'timerSlave' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timerSlave.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_timerSlave_0_0' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_timerSlave_0_0/synth/vespa_soc_timerSlave_0_0.v:53]
WARNING: [Synth 8-7071] port 'o_Err' of module 'vespa_soc_timerSlave_0_0' is unconnected for instance 'timerSlave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:153]
WARNING: [Synth 8-7071] port 'o_TimerOverflow' of module 'vespa_soc_timerSlave_0_0' is unconnected for instance 'timerSlave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:153]
WARNING: [Synth 8-7071] port 'o_PWMChannel1' of module 'vespa_soc_timerSlave_0_0' is unconnected for instance 'timerSlave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:153]
WARNING: [Synth 8-7071] port 'o_PWMChannel2' of module 'vespa_soc_timerSlave_0_0' is unconnected for instance 'timerSlave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:153]
WARNING: [Synth 8-7071] port 'o_PWMChannel3' of module 'vespa_soc_timerSlave_0_0' is unconnected for instance 'timerSlave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:153]
WARNING: [Synth 8-7071] port 'o_PWMChannel4' of module 'vespa_soc_timerSlave_0_0' is unconnected for instance 'timerSlave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:153]
WARNING: [Synth 8-7071] port 'o_OnePulse' of module 'vespa_soc_timerSlave_0_0' is unconnected for instance 'timerSlave_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:153]
WARNING: [Synth 8-7023] instance 'timerSlave_0' of module 'vespa_soc_timerSlave_0_0' has 15 connections declared, but only 8 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:153]
INFO: [Synth 8-6157] synthesizing module 'vespa_soc_vespa_cpu_0_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/synth/vespa_soc_vespa_cpu_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vespa_cpu' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/vespa_cpu.v:24]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/controlUnit.v:24]
INFO: [Synth 8-6157] synthesizing module 'check_cond' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/controlUnit.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/controlUnit.v:249]
INFO: [Synth 8-6155] done synthesizing module 'check_cond' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/controlUnit.v:222]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/controlUnit.v:24]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/datapath.v:27]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/alu.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/alu.v:74]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/alu.v:27]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/registerFile.v:29]
INFO: [Synth 8-638] synthesizing module 'RAM32X32B' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/RAM32X32B/synth/RAM32X32B.vhd:78]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: RAM32X32B.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.9043 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/RAM32X32B/synth/RAM32X32B.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'RAM32X32B' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/RAM32X32B/synth/RAM32X32B.vhd:78]
WARNING: [Synth 8-7071] port 'doutb' of module 'RAM32X32B' is unconnected for instance 'rf1' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/registerFile.v:51]
WARNING: [Synth 8-7023] instance 'rf1' of module 'RAM32X32B' has 14 connections declared, but only 13 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/registerFile.v:51]
WARNING: [Synth 8-7071] port 'doutb' of module 'RAM32X32B' is unconnected for instance 'rf2' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/registerFile.v:66]
WARNING: [Synth 8-7023] instance 'rf2' of module 'RAM32X32B' has 14 connections declared, but only 13 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/registerFile.v:66]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/registerFile.v:29]
INFO: [Synth 8-638] synthesizing module 'code_memory' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/code_memory/synth/code_memory.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: code_memory.mif - type: string 
	Parameter C_INIT_FILE bound to: code_memory.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_DataMemory_0_0/src/VeSPA_RAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/code_memory/synth/code_memory.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'code_memory' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/src/code_memory/synth/code_memory.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/datapath.v:27]
INFO: [Synth 8-6155] done synthesizing module 'vespa_cpu' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/vespa_cpu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_vespa_cpu_0_0' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_vespa_cpu_0_0/synth/vespa_soc_vespa_cpu_0_0.v:53]
WARNING: [Synth 8-7071] port 'int_ack_complete' of module 'vespa_soc_vespa_cpu_0_0' is unconnected for instance 'vespa_cpu_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:162]
WARNING: [Synth 8-7071] port 'int_ack_attended' of module 'vespa_soc_vespa_cpu_0_0' is unconnected for instance 'vespa_cpu_0' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:162]
WARNING: [Synth 8-7023] instance 'vespa_cpu_0' of module 'vespa_soc_vespa_cpu_0_0' has 15 connections declared, but only 13 given [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:162]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'vespa_soc_wrapper' (0#1) [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/hdl/vespa_soc_wrapper.v:13]
WARNING: [Synth 8-3848] Net o_Err in module/entity SlaveInterface does not have driver. [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/561f/src/SlaveInterface.v:28]
WARNING: [Synth 8-6014] Unused sequential element r_DataOut_reg was removed.  [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:70]
WARNING: [Synth 8-6014] Unused sequential element r_Temp_reg was removed.  [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/f1e0/src/PS2.v:124]
WARNING: [Synth 8-7137] Register buffer_reg in module UartTx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v:40]
WARNING: [Synth 8-7137] Register counter_reg in module UartTx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartTx.v:41]
WARNING: [Synth 8-7137] Register counter_reg in module UartRx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v:33]
WARNING: [Synth 8-7137] Register buffer_reg in module UartRx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/5d81/src/UartRx.v:34]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[31] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[30] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[29] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[28] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[27] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[26] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[25] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[24] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[23] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[22] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[21] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[20] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[19] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[18] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[17] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[16] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[15] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[14] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[13] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[12] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[8] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[7] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[6] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[5] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[4] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[3] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[2] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[1] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:01:30 . Memory (MB): peak = 3218.398 ; gain = 827.262 ; free physical = 150 ; free virtual = 3261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:30 . Memory (MB): peak = 3218.398 ; gain = 827.262 ; free physical = 132 ; free virtual = 3246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:30 . Memory (MB): peak = 3218.398 ; gain = 827.262 ; free physical = 132 ; free virtual = 3246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3218.398 ; gain = 0.000 ; free physical = 153 ; free virtual = 3302
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/Ps2Fifo.xdc] for cell 'vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0'
Finished Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ip/vespa_soc_PS2_0_0/src/Ps2Fifo/Ps2Fifo.xdc] for cell 'vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0'
Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/constrs_1/new/Zybo_Z710.xdc]
Finished Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/constrs_1/new/Zybo_Z710.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/constrs_1/new/Zybo_Z710.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vespa_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vespa_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vespa_soc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vespa_soc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3282.430 ; gain = 0.000 ; free physical = 134 ; free virtual = 3335
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3282.430 ; gain = 0.000 ; free physical = 128 ; free virtual = 3334
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:43 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 142 ; free virtual = 3329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:43 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 141 ; free virtual = 3329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/PS2_0/inst/_Ps2Fifo/U0. (constraint file  /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/CustomInterconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/UartSlave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/DataMemory_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/DataMemory_0/inst/_Bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/GPIO_Slave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/PS2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/PS2_0/inst/_Ps2Fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/timerSlave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/vespa_cpu_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vespa_soc_i/vespa_cpu_0/inst/DATAPATH/CODE_MEM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:43 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 139 ; free virtual = 3329
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_CurrentState_reg' in module 'PS2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartTx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UartRx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0001 |                               00
                 ST_DATA |                             0010 |                               01
               ST_PARITY |                             0100 |                               10
                 ST_STOP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_CurrentState_reg' using encoding 'one-hot' in module 'PS2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_IDLE1 |                               00 |                               00
                S_START1 |                               01 |                               01
                 S_DATA1 |                               10 |                               10
                 S_STOP1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UartTx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                  S_DATA |                              010 |                               01
                  S_STOP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UartRx'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/controlUnit.v:251]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/alu.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/alu.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/alu.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'V_reg' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/alu.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/8915/src/alu.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:44 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 131 ; free virtual = 3326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 26    
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 21    
	   4 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 88    
	   4 Input    1 Bit        Muxes := 31    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_r_CurrentState_reg[3]) is unused and will be removed from module vespa_soc_PS2_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_r_CurrentState_reg[2]) is unused and will be removed from module vespa_soc_PS2_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_r_CurrentState_reg[1]) is unused and will be removed from module vespa_soc_PS2_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_r_CurrentState_reg[0]) is unused and will be removed from module vespa_soc_PS2_0_0.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'vespa_soc_i/timerSlave_0/inst/inst/r_DivisorClk8_reg/Q' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'vespa_soc_i/timerSlave_0/inst/inst/r_DivisorClk4_reg/Q' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'vespa_soc_i/timerSlave_0/inst/inst/r_DivisorClk2_reg/Q' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:82]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:82]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/ipshared/78e9/src/timer.v:82]
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[31]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[30]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[29]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[28]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[27]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[26]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[25]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[24]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[23]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[22]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[21]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[20]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[19]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[18]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[17]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[16]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[15]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[14]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[13]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[12]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[11]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[10]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[9]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[8]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[7]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[6]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[5]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[4]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[3]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[2]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[1]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst/r_EventCounter_reg[0]_C) is unused and will be removed from module vespa_soc_timerSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[6]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[6]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[5]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[5]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[4]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[4]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[3]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[3]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[2]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[2]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[1]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[1]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[0]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartTx/buffer_reg[0]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[3]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[3]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[2]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[2]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[1]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[1]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[0]_LDC) is unused and will be removed from module vespa_soc_UartSlave_0_0.
INFO: [Synth 8-3332] Sequential element (inst/_UartRx/counter_reg[0]_C) is unused and will be removed from module vespa_soc_UartSlave_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:51 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 137 ; free virtual = 3281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:57 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 131 ; free virtual = 3272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 130 ; free virtual = 3252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 125 ; free virtual = 3251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 124 ; free virtual = 3246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 124 ; free virtual = 3246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 124 ; free virtual = 3246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 124 ; free virtual = 3246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 123 ; free virtual = 3245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 123 ; free virtual = 3245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_6     | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fifo_generator_v13_2_8 | inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[0]                                                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_6     | inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]                  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |CARRY4   |    64|
|3     |FIFO18E1 |     1|
|4     |LUT1     |   202|
|5     |LUT2     |   554|
|6     |LUT3     |    98|
|7     |LUT4     |   134|
|8     |LUT5     |   186|
|9     |LUT6     |   532|
|10    |MUXF7    |    35|
|11    |RAMB36E1 |     7|
|17    |SRL16E   |     5|
|18    |FDCE     |    16|
|19    |FDPE     |    37|
|20    |FDRE     |   380|
|21    |FDSE     |    21|
|22    |LD       |     1|
|23    |LDC      |    68|
|24    |IBUF     |     3|
|25    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:02:10 . Memory (MB): peak = 3282.430 ; gain = 891.293 ; free physical = 125 ; free virtual = 3247
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 1182 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:02:12 . Memory (MB): peak = 3286.340 ; gain = 831.172 ; free physical = 4135 ; free virtual = 10893
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:02:18 . Memory (MB): peak = 3286.340 ; gain = 895.203 ; free physical = 4135 ; free virtual = 10894
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3286.340 ; gain = 0.000 ; free physical = 4132 ; free virtual = 10895
INFO: [Netlist 29-17] Analyzing 176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3306.441 ; gain = 0.000 ; free physical = 4115 ; free virtual = 10891
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  LD => LDCE: 1 instance 
  LDC => LDCE: 68 instances

Synth Design complete | Checksum: a6ae0d4f
INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 159 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:02:22 . Memory (MB): peak = 3306.441 ; gain = 1235.609 ; free physical = 4111 ; free virtual = 10889
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 5618.843; main = 2485.690; forked = 5550.403
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 15345.430; main = 3306.445; forked = 12062.996
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/vespa_soc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vespa_soc_wrapper_utilization_synth.rpt -pb vespa_soc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  1 16:12:51 2024...
