$date
	Fri Apr 18 16:59:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module apbslave_tb $end
$var wire 1 ! pready $end
$var wire 16 " prdata [15:0] $end
$var reg 8 # paddr [7:0] $end
$var reg 1 $ pclk $end
$var reg 1 % penable $end
$var reg 1 & psel $end
$var reg 16 ' pwdata [15:0] $end
$var reg 1 ( pwrite $end
$var reg 1 ) rst $end
$var integer 32 * i [31:0] $end
$var integer 32 + j [31:0] $end
$scope module DUT $end
$var wire 8 , paddr [7:0] $end
$var wire 1 $ pclk $end
$var wire 1 % penable $end
$var wire 1 ! pready $end
$var wire 1 & psel $end
$var wire 16 - pwdata [15:0] $end
$var wire 1 ( pwrite $end
$var wire 1 ) rst $end
$var reg 3 . cur_st [2:0] $end
$var reg 1 / dev_sel $end
$var reg 3 0 nx_st [2:0] $end
$var reg 16 1 prdata [15:0] $end
$upscope $end
$scope task read_data $end
$upscope $end
$scope task waitforclk $end
$var integer 32 2 n [31:0] $end
$upscope $end
$scope task write_data $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
bx 1
b1 0
0/
b1 .
b0 -
b0 ,
bx +
bx *
1)
0(
b0 '
0&
0%
0$
b0 #
bx "
1!
$end
#500
1$
#1000
0$
#1500
1$
#2000
0$
#2010
b10 0
1&
0)
#2500
b10 .
1$
#3000
0$
#3010
b100 0
b1010101001010101 '
b1010101001010101 -
1(
1%
#3500
b10 0
1/
b100 .
1$
#4000
0$
#4010
b1 2
#4500
b100 0
0/
b10 .
1$
#5000
0$
#5500
b10 0
1/
b100 .
1$
0(
#6000
0$
#6500
b100 0
0/
b1010101001010101 "
b1010101001010101 1
b10 .
1$
b1010 2
#7000
0$
#7500
b10 0
1/
b100 .
1$
#8000
0$
#8500
b100 0
0/
b10 .
1$
#9000
0$
#9500
b10 0
1/
b100 .
1$
#10000
0$
#10500
b100 0
0/
b10 .
1$
#11000
0$
#11500
b10 0
1/
b100 .
1$
#12000
0$
#12500
b100 0
0/
b10 .
1$
#13000
0$
#13500
b10 0
1/
b100 .
1$
#14000
0$
#14500
b100 0
0/
b10 .
1$
#15000
0$
#15500
b10 0
1/
b100 .
1$
