Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  2 00:38:40 2021
| Host         : Yoga-14s-2021 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zynq_design_wrapper_timing_summary_routed.rpt -pb zynq_design_wrapper_timing_summary_routed.pb -rpx zynq_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.591        0.000                      0                 9432        0.032        0.000                      0                 9432        3.750        0.000                       0                  3405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.591        0.000                      0                 9432        0.032        0.000                      0                 9432        3.750        0.000                       0                  3405  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 3.265ns (41.156%)  route 4.668ns (58.844%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.540    10.921    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 3.265ns (41.156%)  route 4.668ns (58.844%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.540    10.921    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 3.265ns (41.156%)  route 4.668ns (58.844%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.540    10.921    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 3.265ns (41.156%)  route 4.668ns (58.844%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.540    10.921    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 3.265ns (41.156%)  route 4.668ns (58.844%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.540    10.921    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 3.265ns (41.156%)  route 4.668ns (58.844%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.540    10.921    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.933ns  (logic 3.265ns (41.156%)  route 4.668ns (58.844%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.540    10.921    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y75         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y75         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 3.265ns (41.261%)  route 4.648ns (58.739%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.520    10.901    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y74         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y74         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 3.265ns (41.261%)  route 4.648ns (58.739%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.520    10.901    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y74         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y74         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 3.265ns (41.261%)  route 4.648ns (58.739%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.694     2.988    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X31Y85         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]/Q
                         net (fo=4, routed)           0.556     4.000    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]
    SLICE_X30Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.595 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.595    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.712 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.712    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.829 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.829    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.946 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.946    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.063 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.063    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.180    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.495 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5/O[3]
                         net (fo=1, routed)           0.718     6.213    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/R[28]
    SLICE_X29Y90         LUT6 (Prop_lut6_I2_O)        0.307     6.520 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.520    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.090 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           1.268     8.358    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_1
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.313     8.671 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.586     9.257    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.381 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.520    10.901    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X35Y74         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        1.463    12.642    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X35Y74         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X35Y74         FDRE (Setup_fdre_C_CE)      -0.205    12.512    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_39_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.213ns (52.305%)  route 0.194ns (47.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.551     0.887    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y92         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_39_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_39_reg/Q
                         net (fo=1, routed)           0.194     1.245    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0
    SLICE_X48Y94         LUT3 (Prop_lut3_I0_O)        0.049     1.294 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_1/O
                         net (fo=1, routed)           0.000     1.294    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[3]
    SLICE_X48Y94         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.824     1.190    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X48Y94         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y94         FDRE (Hold_fdre_C_D)         0.107     1.262    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_14_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.213ns (52.114%)  route 0.196ns (47.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.553     0.889    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X50Y97         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_14_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_14_reg/Q
                         net (fo=1, routed)           0.196     1.248    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.049     1.297 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe[0][15]_i_1/O
                         net (fo=1, routed)           0.000     1.297    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[15]
    SLICE_X48Y96         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.824     1.190    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X48Y96         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.107     1.262    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.577     0.913    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.103     1.157    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y98         SRL16E                                       r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.845     1.211    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.513%)  route 0.120ns (48.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.656     0.992    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.120     1.240    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X28Y99         FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.845     1.211    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.019     1.195    zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.136%)  route 0.112ns (34.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.639     0.975    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X42Y100        FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_register_array_reg[1][3]/Q
                         net (fo=1, routed)           0.112     1.251    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_ip2bus_data_reg[0][9]
    SLICE_X43Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.296 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_ip2bus_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.296    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/D[13]
    SLICE_X43Y99         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.825     1.191    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.766%)  route 0.387ns (70.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.635     0.971    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X50Y100        FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=84, routed)          0.387     1.522    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/ADDRD0
    SLICE_X50Y98         RAMD64E                                      r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.821     1.187    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/WCLK
    SLICE_X50Y98         RAMD64E                                      r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMA/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.462    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.766%)  route 0.387ns (70.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.635     0.971    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X50Y100        FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=84, routed)          0.387     1.522    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/ADDRD0
    SLICE_X50Y98         RAMD64E                                      r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.821     1.187    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/WCLK
    SLICE_X50Y98         RAMD64E                                      r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMB/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.462    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.766%)  route 0.387ns (70.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.635     0.971    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X50Y100        FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=84, routed)          0.387     1.522    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/ADDRD0
    SLICE_X50Y98         RAMD64E                                      r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.821     1.187    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/WCLK
    SLICE_X50Y98         RAMD64E                                      r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMC/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.462    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.766%)  route 0.387ns (70.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.635     0.971    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X50Y100        FDRE                                         r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.135 r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=84, routed)          0.387     1.522    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/ADDRD0
    SLICE_X50Y98         RAMD64E                                      r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.821     1.187    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/WCLK
    SLICE_X50Y98         RAMD64E                                      r  zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMD/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.462    zynq_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.238%)  route 0.220ns (59.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.554     0.890    zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X32Y65         FDRE                                         r  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/Q
                         net (fo=1, routed)           0.220     1.257    zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X2Y12         RAMB36E1                                     r  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3406, routed)        0.865     1.231    zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.242     1.192    zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y18   zynq_design_i/MLPHLS_Opt_0/inst/mul_ln105_reg_1488_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y14   zynq_design_i/MLPHLS_Opt_0/inst/mul_ln106_4_reg_1523_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21   zynq_design_i/MLPHLS_Opt_0/inst/MLPHLS_Opt_mac_mubkb_U9/MLPHLS_Opt_mac_mubkb_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y17   zynq_design_i/MLPHLS_Opt_0/inst/MLPHLS_Opt_mac_mubkb_U1/MLPHLS_Opt_mac_mubkb_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16   zynq_design_i/MLPHLS_Opt_0/inst/mul_ln106_3_reg_1513_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y18   zynq_design_i/MLPHLS_Opt_0/inst/mul_ln106_reg_1493_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y19   zynq_design_i/MLPHLS_Opt_0/inst/MLPHLS_Opt_mac_mubkb_U3/MLPHLS_Opt_mac_mubkb_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y16   zynq_design_i/MLPHLS_Opt_0/inst/mul_ln105_3_reg_1508_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y17   zynq_design_i/MLPHLS_Opt_0/inst/MLPHLS_Opt_mac_mubkb_U2/MLPHLS_Opt_mac_mubkb_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14   zynq_design_i/MLPHLS_Opt_0/inst/mul_ln105_4_reg_1518_reg/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y71  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y68  zynq_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y43  zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/ram_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y43  zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y43  zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/ram_reg_0_7_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y43  zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y43  zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/ram_reg_0_7_2_2/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y43  zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y43  zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/ram_reg_0_7_3_3/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y43  zynq_design_i/MLPHLS_Opt_0/inst/Data_U/MLPHLS_Opt_Data_ram_U/ram_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y45  zynq_design_i/MLPHLS_Opt_0/inst/W11_U/MLPHLS_Opt_W11_ram_U/ram_reg_0_7_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X22Y45  zynq_design_i/MLPHLS_Opt_0/inst/W11_U/MLPHLS_Opt_W11_ram_U/ram_reg_0_7_0_0/SP/CLK



