

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Tue Apr 11 22:26:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      185|  1.740 us|  1.850 us|  175|  186|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_blockmatmul_Pipeline_1_fu_79                             |blockmatmul_Pipeline_1                            |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_blockmatmul_Pipeline_loadA_fu_85                         |blockmatmul_Pipeline_loadA                        |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_blockmatmul_Pipeline_partialsum_fu_99                    |blockmatmul_Pipeline_partialsum                   |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    4720|   7920|    -|
|Memory           |        0|    -|     192|     24|    0|
|Multiplexer      |        -|    -|       -|    305|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    4925|   8249|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       4|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |grp_blockmatmul_Pipeline_1_fu_79                             |blockmatmul_Pipeline_1                            |        0|   0|     7|    50|    0|
    |grp_blockmatmul_Pipeline_loadA_fu_85                         |blockmatmul_Pipeline_loadA                        |        0|   0|    11|    71|    0|
    |grp_blockmatmul_Pipeline_partialsum_fu_99                    |blockmatmul_Pipeline_partialsum                   |        0|  48|  4133|  1765|    0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |        0|   0|   569|  6034|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                  |        0|  48|  4720|  7920|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |AB_U   |AB_RAM_AUTO_1R1W   |        0|  64|   8|    0|    16|   32|     1|          512|
    |A_0_U  |A_0_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_1_U  |A_0_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_2_U  |A_0_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |A_3_U  |A_0_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0| 192|  24|    0|    48|  160|     5|         1536|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |AB_address0   |  20|          4|    4|         16|
    |AB_ce0        |  20|          4|    1|          4|
    |AB_ce1        |   9|          2|    1|          2|
    |AB_d0         |  14|          3|   32|         96|
    |AB_we0        |  14|          3|    1|          3|
    |AB_we1        |   9|          2|    1|          2|
    |A_0_address0  |  14|          3|    3|          9|
    |A_0_ce0       |  14|          3|    1|          3|
    |A_0_we0       |   9|          2|    1|          2|
    |A_1_address0  |  14|          3|    3|          9|
    |A_1_ce0       |  14|          3|    1|          3|
    |A_1_we0       |   9|          2|    1|          2|
    |A_2_address0  |  14|          3|    3|          9|
    |A_2_ce0       |  14|          3|    1|          3|
    |A_2_we0       |   9|          2|    1|          2|
    |A_3_address0  |  14|          3|    3|          9|
    |A_3_ce0       |  14|          3|    1|          3|
    |A_3_we0       |   9|          2|    1|          2|
    |Arows_read    |   9|          2|    1|          2|
    |Bcols_read    |   9|          2|    1|          2|
    |ap_NS_fsm     |  53|         10|    1|         10|
    +--------------+----+-----------+-----+-----------+
    |Total         | 305|         64|   63|        193|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  9|   0|    9|          0|
    |grp_blockmatmul_Pipeline_1_fu_79_ap_start_reg                             |  1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_loadA_fu_85_ap_start_reg                         |  1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start_reg                    |  1|   0|    1|          0|
    |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     | 13|   0|   13|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   blockmatmul|  return value|
|Arows_dout          |   in|  128|     ap_fifo|         Arows|       pointer|
|Arows_empty_n       |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read          |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout          |   in|  128|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n       |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read          |  out|    1|     ap_fifo|         Bcols|       pointer|
|ABpartial_i         |   in|  512|     ap_ovld|     ABpartial|       pointer|
|ABpartial_o         |  out|  512|     ap_ovld|     ABpartial|       pointer|
|ABpartial_o_ap_vld  |  out|    1|     ap_ovld|     ABpartial|       pointer|
|it                  |   in|   32|     ap_none|            it|        scalar|
+--------------------+-----+-----+------------+--------------+--------------+

