Reading OpenROAD database at '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/31-openroad-repairdesignpostgpl/asic_top.odb'…
Reading library file at '/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/1shp1i9i4na0sqd794l2lhbyka37r5wh-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1218822.0 u
legalized HPWL        1232235.5 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 6965 instances
[INFO DPL-0021] HPWL before          1232235.5 u
[INFO DPL-0022] HPWL after           1218822.0 u
[INFO DPL-0023] HPWL delta               -1.1 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               590    2214.62
  Tap cell                               9207   11519.80
  Timing Repair Buffer                   1775   12647.13
  Inverter                                318    1221.17
  Sequential cell                        2978   74113.58
  Multi-Input combinational cell        15307  147841.79
  Total                                 30175  249558.10
Writing OpenROAD database to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/33-openroad-detailedplacement/asic_top.odb'…
Writing netlist to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/33-openroad-detailedplacement/asic_top.nl.v'…
Writing powered netlist to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/33-openroad-detailedplacement/asic_top.pnl.v'…
Writing layout to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/33-openroad-detailedplacement/asic_top.def'…
Writing timing constraints to '/Users/prahalad/Asic-Cryptography/main/rtl/runs/RUN_2025-07-30_13-59-37/33-openroad-detailedplacement/asic_top.sdc'…
