<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-05-30T11:50:50" hostname="thinker" package="free_list" id="0" name="default" tests="4" errors="0" failures="2" time="1" skipped="3">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="FAIL"/>
</properties>
<testcase classname="default" name="build execution" time="0">
<failure type="FAIL" message="Task returned status FAIL." />
</testcase>
<testcase classname="default" name="Property ASSERT in free_list at free_list.v:93.13-93.40" time="0" type="ASSERT" location="free_list.v:93.13-93.40" id="_witness_.check_assert_free_list_v_93_51">
<skipped />
</testcase>
<testcase classname="default" name="Property ASSERT in free_list at free_list.v:94.13-94.40" time="0" type="ASSERT" location="free_list.v:94.13-94.40" id="_witness_.check_assert_free_list_v_94_53">
<skipped />
</testcase>
<testcase classname="default" name="Property ASSERT in free_list at free_list.v:98.21-98.55" time="0" type="ASSERT" location="free_list.v:98.21-98.55" id="_witness_.check_assert_free_list_v_98_57">
<skipped />
</testcase>
<testcase classname="default" name="Property ASSERT in free_list at free_list.v:99.21-99.49" time="0" type="ASSERT" location="free_list.v:99.21-99.49" id="_witness_.check_assert_free_list_v_99_58" tracefile="engine_0/trace.vcd">
<failure type="ASSERT" message="Property ASSERT in free_list at free_list.v:99.21-99.49 failed. Trace file: engine_0/trace.vcd" />
</testcase>
<system-out>SBY 11:50:49 [free_list] Removing directory '/home/kalyan/Documents/risc/formal/free_list'.
SBY 11:50:49 [free_list] Copy '/home/kalyan/Documents/risc/rtl/free_list.v' to '/home/kalyan/Documents/risc/formal/free_list/src/free_list.v'.
SBY 11:50:49 [free_list] engine_0: smtbmc
SBY 11:50:49 [free_list] base: starting process &quot;cd free_list/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 11:50:49 [free_list] base: free_list.v:78: Warning: SystemVerilog does not allow &quot;restrict&quot; without &quot;property&quot;.
SBY 11:50:49 [free_list] base: Warning: Resizing cell port free_list.enc3.i_vec from 48 bits to 64 bits.
SBY 11:50:49 [free_list] base: Warning: Resizing cell port free_list.enc2.i_vec from 48 bits to 64 bits.
SBY 11:50:49 [free_list] base: Warning: Resizing cell port free_list.enc1.i_vec from 48 bits to 64 bits.
SBY 11:50:49 [free_list] base: Warning: Resizing cell port free_list.enc0.i_vec from 48 bits to 64 bits.
SBY 11:50:49 [free_list] base: finished (returncode=0)
SBY 11:50:49 [free_list] prep: starting process &quot;cd free_list/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 11:50:49 [free_list] prep: finished (returncode=0)
SBY 11:50:49 [free_list] smt2: starting process &quot;cd free_list/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 11:50:49 [free_list] smt2: finished (returncode=0)
SBY 11:50:49 [free_list] engine_0: starting process &quot;cd free_list; yosys-smtbmc --presat --unroll --noprogress -t 32  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2&quot;
SBY 11:50:49 [free_list] engine_0: ##   0:00:00  Solver: yices
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Checking assumptions in step 0..
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Checking assertions in step 0..
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Checking assumptions in step 1..
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Checking assertions in step 1..
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Checking assumptions in step 2..
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Checking assertions in step 2..
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Checking assumptions in step 3..
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Checking assertions in step 3..
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  BMC failed!
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Assert failed in free_list: free_list.v:99.21-99.49 (_witness_.check_assert_free_list_v_99_58)
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace.vcd
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace_tb.v
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace.smtc
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace.yw
SBY 11:50:50 [free_list] engine_0: ##   0:00:00  Status: failed
SBY 11:50:50 [free_list] engine_0: finished (returncode=1)
SBY 11:50:50 [free_list] engine_0: Status returned by engine: FAIL
SBY 11:50:50 [free_list] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 11:50:50 [free_list] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 11:50:50 [free_list] summary: engine_0 (smtbmc) returned FAIL
SBY 11:50:50 [free_list] summary: counterexample trace: free_list/engine_0/trace.vcd
SBY 11:50:50 [free_list] summary:   failed assertion free_list._witness_.check_assert_free_list_v_99_58 at free_list.v:99.21-99.49 in step 3
SBY 11:50:50 [free_list] DONE (FAIL, rc=2)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
