// Seed: 4035179647
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  assign id_6[1 : 1] = {id_5 / 1{1'b0}};
  assign id_5 = id_4 % 1'd0;
endmodule
module module_1 (
    input  tri1 id_0
    , id_3,
    output tri  id_1
);
  assign id_1 = 1'd0;
  assign id_3 = id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
endmodule
