<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>vitasdk: include/psp2kern/kernel/cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="vitasdk"/>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">vitasdk
   </div>
   <div id="projectbrief">Documentation of the vitasdk</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,true,'search.html','Search');
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('ern_2kernel_2cpu_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cpu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="ern_2types_8h_source.html">psp2kern/types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="sysclib_8h_source.html">psp2kern/kernel/sysclib.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="mmu_8h_source.html">psp2kern/kernel/sysmem/mmu.h</a>&gt;</code><br />
</div>
<p><a href="ern_2kernel_2cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structSceCorelockContext"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a></td></tr>
<tr class="separator:structSceCorelockContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa5b75a3c600994738e933102d28329e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaa5b75a3c600994738e933102d28329e3">ENTER_SYSCALL</a>(state)</td></tr>
<tr class="memdesc:gaa5b75a3c600994738e933102d28329e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when entering a syscall.  <a href="group__SceCpuKernel.html#gaa5b75a3c600994738e933102d28329e3">More...</a><br /></td></tr>
<tr class="separator:gaa5b75a3c600994738e933102d28329e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga47b24d3d1d69aeea9dc02cf55ccd55c9">EXIT_SYSCALL</a>(state)</td></tr>
<tr class="memdesc:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call this when exiting a syscall.  <a href="group__SceCpuKernel.html#ga47b24d3d1d69aeea9dc02cf55ccd55c9">More...</a><br /></td></tr>
<tr class="separator:ga47b24d3d1d69aeea9dc02cf55ccd55c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga644001baef7abdd596b8d536b62fe3f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga644001baef7abdd596b8d536b62fe3f0">ksceKernelCpuDcacheWritebackRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga644001baef7abdd596b8d536b62fe3f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback a range of L1 dcache (without L2)  <a href="group__SceCpuKernel.html#ga644001baef7abdd596b8d536b62fe3f0">More...</a><br /></td></tr>
<tr class="separator:ga644001baef7abdd596b8d536b62fe3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4651268bb4ef22633f5b6055061fd64"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gab4651268bb4ef22633f5b6055061fd64">ksceKernelCpuGetCpuId</a> (void)</td></tr>
<tr class="memdesc:gab4651268bb4ef22633f5b6055061fd64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the CPU ID of the calling processor.  <a href="group__SceCpuKernel.html#gab4651268bb4ef22633f5b6055061fd64">More...</a><br /></td></tr>
<tr class="separator:gab4651268bb4ef22633f5b6055061fd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4ae03a7a343e652e31eb16f815f543"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga5e4ae03a7a343e652e31eb16f815f543">ksceKernelCpuDisableInterrupts</a> (void)</td></tr>
<tr class="memdesc:ga5e4ae03a7a343e652e31eb16f815f543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabled interrupts.  <a href="group__SceCpuKernel.html#ga5e4ae03a7a343e652e31eb16f815f543">More...</a><br /></td></tr>
<tr class="separator:ga5e4ae03a7a343e652e31eb16f815f543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7c1d3c751c3af9b5fc0b2393b665e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaf2d7c1d3c751c3af9b5fc0b2393b665e">ksceKernelCpuEnableInterrupts</a> (int <a class="el" href="group__SceKernelDebugKernel.html#gac8bf36fe0577cba66bccda3a6f7e80a4">flags</a>)</td></tr>
<tr class="memdesc:gaf2d7c1d3c751c3af9b5fc0b2393b665e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupts.  <a href="group__SceCpuKernel.html#gaf2d7c1d3c751c3af9b5fc0b2393b665e">More...</a><br /></td></tr>
<tr class="separator:gaf2d7c1d3c751c3af9b5fc0b2393b665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e43bde269f1e1ad556c0f7602960ed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga58e43bde269f1e1ad556c0f7602960ed">ksceKernelCpuDcacheInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga58e43bde269f1e1ad556c0f7602960ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a range of L1 dcache (without L2)  <a href="group__SceCpuKernel.html#ga58e43bde269f1e1ad556c0f7602960ed">More...</a><br /></td></tr>
<tr class="separator:ga58e43bde269f1e1ad556c0f7602960ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a93171fc77d84fa8a70b71b0798d2c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga8a93171fc77d84fa8a70b71b0798d2c8">ksceKernelCpuDcacheWritebackInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga8a93171fc77d84fa8a70b71b0798d2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache (without L2)  <a href="group__SceCpuKernel.html#ga8a93171fc77d84fa8a70b71b0798d2c8">More...</a><br /></td></tr>
<tr class="separator:ga8a93171fc77d84fa8a70b71b0798d2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6986657ca54a772cf65172cc942b80d6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga6986657ca54a772cf65172cc942b80d6">ksceKernelCpuDcacheInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:ga6986657ca54a772cf65172cc942b80d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all the L1 dcache (without L2)  <a href="group__SceCpuKernel.html#ga6986657ca54a772cf65172cc942b80d6">More...</a><br /></td></tr>
<tr class="separator:ga6986657ca54a772cf65172cc942b80d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2c0255688b5b2114c417484e46644d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaaf2c0255688b5b2114c417484e46644d">ksceKernelCpuDcacheWritebackAll</a> (void)</td></tr>
<tr class="memdesc:gaaf2c0255688b5b2114c417484e46644d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback all the L1 dcache (without L2)  <a href="group__SceCpuKernel.html#gaaf2c0255688b5b2114c417484e46644d">More...</a><br /></td></tr>
<tr class="separator:gaaf2c0255688b5b2114c417484e46644d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e762b395b3ff620fa62deff747641e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaa7e762b395b3ff620fa62deff747641e">ksceKernelCpuDcacheWritebackInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:gaa7e762b395b3ff620fa62deff747641e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate all the L1 dcache (without L2)  <a href="group__SceCpuKernel.html#gaa7e762b395b3ff620fa62deff747641e">More...</a><br /></td></tr>
<tr class="separator:gaa7e762b395b3ff620fa62deff747641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01e2c7db4d22924746468a804771087"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gac01e2c7db4d22924746468a804771087">ksceKernelCpuDcacheAndL2WritebackRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:gac01e2c7db4d22924746468a804771087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback a range of L1 dcache and L2.  <a href="group__SceCpuKernel.html#gac01e2c7db4d22924746468a804771087">More...</a><br /></td></tr>
<tr class="separator:gac01e2c7db4d22924746468a804771087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9446f23dc8fea22955dd21c250743e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga1e9446f23dc8fea22955dd21c250743e">ksceKernelCpuDcacheAndL2InvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga1e9446f23dc8fea22955dd21c250743e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache and L2.  <a href="group__SceCpuKernel.html#ga1e9446f23dc8fea22955dd21c250743e">More...</a><br /></td></tr>
<tr class="separator:ga1e9446f23dc8fea22955dd21c250743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1401f75bbf69455bf24e189207b24e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gae1401f75bbf69455bf24e189207b24e0">ksceKernelCpuDcacheAndL2WritebackInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:gae1401f75bbf69455bf24e189207b24e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 dcache and L2.  <a href="group__SceCpuKernel.html#gae1401f75bbf69455bf24e189207b24e0">More...</a><br /></td></tr>
<tr class="separator:gae1401f75bbf69455bf24e189207b24e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34661ab47340a3c061425f5f4bf0fe35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga34661ab47340a3c061425f5f4bf0fe35">ksceKernelCpuIcacheInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:ga34661ab47340a3c061425f5f4bf0fe35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a range of L1 icache (without L2)  <a href="group__SceCpuKernel.html#ga34661ab47340a3c061425f5f4bf0fe35">More...</a><br /></td></tr>
<tr class="separator:ga34661ab47340a3c061425f5f4bf0fe35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fbbeae621b85af21dd6986d16898e0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga82fbbeae621b85af21dd6986d16898e0">ksceKernelCpuIcacheInvalidateAll</a> (void)</td></tr>
<tr class="memdesc:ga82fbbeae621b85af21dd6986d16898e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all the L1 icache (without L2)  <a href="group__SceCpuKernel.html#ga82fbbeae621b85af21dd6986d16898e0">More...</a><br /></td></tr>
<tr class="separator:ga82fbbeae621b85af21dd6986d16898e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e8774c9f4d2e6f3870ce26adb30c71"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gab0e8774c9f4d2e6f3870ce26adb30c71">ksceKernelCpuIcacheAndL2WritebackInvalidateRange</a> (const void *ptr, <a class="el" href="group__SceTypesKernel.html#ga6f2706740670a84a49050f5327a2bf35">SceSize</a> len)</td></tr>
<tr class="memdesc:gab0e8774c9f4d2e6f3870ce26adb30c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writeback and invalidate a range of L1 icache and L2.  <a href="group__SceCpuKernel.html#gab0e8774c9f4d2e6f3870ce26adb30c71">More...</a><br /></td></tr>
<tr class="separator:gab0e8774c9f4d2e6f3870ce26adb30c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cc811b572caa5ef2a7616707f2f766"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga74cc811b572caa5ef2a7616707f2f766">ksceKernelCpuSuspendIntr</a> (int *addr)</td></tr>
<tr class="memdesc:ga74cc811b572caa5ef2a7616707f2f766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Suspend all interrupts (disables IRQs)  <a href="group__SceCpuKernel.html#ga74cc811b572caa5ef2a7616707f2f766">More...</a><br /></td></tr>
<tr class="separator:ga74cc811b572caa5ef2a7616707f2f766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f7f38286e8d0b08837729bab4face8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gad9f7f38286e8d0b08837729bab4face8">ksceKernelCpuResumeIntr</a> (int *addr, int prev_state)</td></tr>
<tr class="memdesc:gad9f7f38286e8d0b08837729bab4face8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume all interrupts (enables IRQs)  <a href="group__SceCpuKernel.html#gad9f7f38286e8d0b08837729bab4face8">More...</a><br /></td></tr>
<tr class="separator:gad9f7f38286e8d0b08837729bab4face8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30b72fe83595ec4dfcafc14bf04b145"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaa30b72fe83595ec4dfcafc14bf04b145">ksceKernelCpuSpinLockIrqSave</a> (int *addr)</td></tr>
<tr class="memdesc:gaa30b72fe83595ec4dfcafc14bf04b145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupts (IRQs) and spin-lock.  <a href="group__SceCpuKernel.html#gaa30b72fe83595ec4dfcafc14bf04b145">More...</a><br /></td></tr>
<tr class="separator:gaa30b72fe83595ec4dfcafc14bf04b145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf609c6394e271c010838dbd33550a35b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#gaf609c6394e271c010838dbd33550a35b">ksceKernelCpuSpinLockIrqRestore</a> (int *addr, int <a class="el" href="group__SceKernelDebugKernel.html#gac8bf36fe0577cba66bccda3a6f7e80a4">flags</a>)</td></tr>
<tr class="memdesc:gaf609c6394e271c010838dbd33550a35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spin-unlock and restore interrupt state.  <a href="group__SceCpuKernel.html#gaf609c6394e271c010838dbd33550a35b">More...</a><br /></td></tr>
<tr class="separator:gaf609c6394e271c010838dbd33550a35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97fec603f28a6c333e9469fcf1859abb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga97fec603f28a6c333e9469fcf1859abb">ksceKernelCorelockInitialize</a> (<a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx)</td></tr>
<tr class="separator:ga97fec603f28a6c333e9469fcf1859abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eeaceac9629151baafa9bcd7e37a971"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga9eeaceac9629151baafa9bcd7e37a971">ksceKernelCorelockLock</a> (<a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx, <a class="el" href="group__SceTypesKernel.html#gab5754ec0168b4b65a5334d9ddada460a">SceUInt32</a> core)</td></tr>
<tr class="separator:ga9eeaceac9629151baafa9bcd7e37a971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59efe9a7590000a8317bf777c7e9b770"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SceCpuKernel.html#ga59efe9a7590000a8317bf777c7e9b770">ksceKernelCorelockUnlock</a> (<a class="el" href="group__SceCpuKernel.html#structSceCorelockContext">SceCorelockContext</a> *ctx)</td></tr>
<tr class="separator:ga59efe9a7590000a8317bf777c7e9b770"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_897e19e60e1fdcde2ca75bb881442839.html">psp2kern</a></li><li class="navelem"><a class="el" href="dir_ec7ce0decaf119d3f3f03563c1567600.html">kernel</a></li><li class="navelem"><a class="el" href="ern_2kernel_2cpu_8h.html">cpu.h</a></li>
    <li class="footer"><a href="http://vitasdk.org">Vita SDK</a></li>
  </ul>
</div>
</body>
</html>
