// Seed: 4039168436
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  reg id_2 = (1 == 1'b0);
  always id_2 <= #1 1;
  assign id_2 = 1 - 1'd0;
endmodule
module module_1;
  assign id_2 = id_1;
  logic id_2, id_3;
endmodule
