<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="axi4_conv2D/axi4_conv2D.cpp:18:30" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 9 has been inferred" OldID="for.inc.load.9," ID="weightsseq" BundleName="gmem" VarName="weights" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:18:30" LoopName="VITIS_LOOP_18_3" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)" Length="9" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="axi4_conv2D/axi4_conv2D.cpp:24:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" OldID="for.inc.load.15," ID="scevgepseq" BundleName="gmem" VarName="image_in" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:24:17" LoopName="loop_x" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)" Length="3" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="axi4_conv2D/axi4_conv2D.cpp:13:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16 has been inferred" OldID="for.inc41.store.12," ID="image_outseq" BundleName="gmem" VarName="image_out" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:13:19" LoopName="VITIS_LOOP_13_1" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)" Length="16" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="axi4_conv2D/axi4_conv2D.cpp:18:30" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgepseq" BundleName="gmem" VarName="image_in" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:18:30" LoopName="VITIS_LOOP_18_3" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="axi4_conv2D/axi4_conv2D.cpp:14:26" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="weightsseq" BundleName="gmem" VarName="weights" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:14:26" LoopName="VITIS_LOOP_14_2" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="axi4_conv2D/axi4_conv2D.cpp:14:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="image_outseq" BundleName="gmem" VarName="image_out" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:14:26" LoopName="VITIS_LOOP_14_2" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="axi4_conv2D/axi4_conv2D.cpp:24:17" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="weightsseq" BundleName="gmem" VarName="weights" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:24:17" LoopName="loop_x" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="axi4_conv2D/axi4_conv2D.cpp:24:17" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="scevgepseq" BundleName="gmem" VarName="image_in" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:24:17" LoopName="loop_x" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="axi4_conv2D/axi4_conv2D.cpp:18:30" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" ID="seq1" BundleName="gmem" ParentFunc="axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="axi4_conv2D/axi4_conv2D.cpp:13:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_13_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="axi4_conv2D/axi4_conv2D.cpp:13:19" LoopName="VITIS_LOOP_13_1" Length="16" Width="8" Direction="write"/>
</VitisHLS:BurstInfo>

