import alu_pkg::*;

module adder( // Module performs addition and subtraction on two single-precision floats, all in one module as substraction is treated as the addition of a negative number
	input clk,
	input rst_n,
	input enable,

	input logic [DATA_WIDTH-1:0] operandOne,
	input logic [DATA_WIDTH-1:0] operandTwo,
	input alu_operations_e operation,

	output logic [DATA_WIDTH-1:0] result,
);

	operand_format_t operandOneFormatted;
       	operand_format_t operandTwoFormatted;
	operand_format_t resultFormatted;

	logic [EXPONENT_WIDTH-1:0] exponentDifference;
	logic [EXPONENT_WIDTH-1:0] base;
	logic [MANTISSA_WIDTH:0] prependedMantissaOne;
	logic [MANTISSA_WIDTH:0] prependedMantissaTwo;
	logic [$clog2(MANTISSA_WIDTH):0] leadingZero;

	alu_operations_e effectiveOperation;
	
	logic magSame;
	logic magDiffer;

	logic [MANTISSA_WIDTH+1:0] mantissaSum;
	logic [MANTISSA_WIDTH:0] mantissaDiff;

	logic [MANTISSA_WIDTH:0] biggerMantissa;
	logic [MANTISSA_WIDTH:0] smallerMantissa;

	logic [MANTISSA_WIDTH:0] normalizedDiff;
	logic [MANTISSA_WIDTH:0] denormalizedDiff;

	assign magSame = operandOne[DATA_WIDTH-2:0] == operandTwo[DATA_WIDTH-2:0];
	assign magDiffer = operandOne[DATA_WIDTH-2:0] > operandTwo[DATA_WIDTH-2:0];

	always_ff @(posedge clk or negedge rst_n) begin // Block for deciding the sign of the result
		if (!rst_n) begin 
			resultFormatted.sign <= 0;
		end else if (enable) begin	
			if (effectiveOperation == ADD) begin
				resultFormatted.sign <= operandOneFormatted.sign;
			end else if (magSame) begin 
				resultFormatted.sign <= 1'b0;
			end else if (magDiffer) begin 
				resultFormatted.sign <= operandOneFormatted.sign;
			end else begin 
				resultFormatted.sign <= ~operandOneFormatted.sign;	
			end
		end
	end
	
	assign exponentDifference = (operandOneFormatted.exponent >= operandTwoFormatted.exponent) ? (operandOneFormatted.exponent - operandTwoFormatted.exponent)
       												   : (operandTwoFormatted.exponent - operandOneFormatted.exponent);

	assign base = (operandOneFormatted.exponent >= operandTwoFormatted.exponent) ? operandOneFormatted.exponent : operandTwoFormatted.exponent;
	
	assign biggerMantissa = magDiffer ? prependedMantissaOne : prependedMantissaTwo;
	assign smallerMantissa = (magDiffer ? prependedMantissaTwo : prependedMantissaOne) >> exponentDifference; 

	assign mantissaSum = biggerMantissa + smallerMantissa;
	assign mantissaDiff = biggerMantissa - smallerMantissa;

	always_ff @(posedge clk or negedge rst_n) begin // Block for computing whole number/exponent portion of result
		if (!rst_n) begin 
			resultFormatted.exponent <= '0;
		end else if (enable) begin
			if (effectiveOperation == ADD) begin
				if (mantissaSum[MANTISSA_WIDTH+1] == 1'b1) begin	
					resultFormatted.exponent <= base == 8'hFE ? 8'hFF : base + 1'b1;
				end else begin 
					resultFormatted.exponent <= base;
				end
			end else begin 
				if (mantissaDiff == '0 || leadingZero >= base) begin 
					resultFormatted.exponent <= '0;
				end else begin 
					resultFormatted.exponent <= base - leadingZero;
				end
			end
		end
	end

	assign normalizedDiff = mantissaDiff << leadingZero;
	assign denormalizedDiff = mantissaDiff << (base - 1'b1);

	always_ff @(posedge clk or negedge rst_n) begin // Block for computing the fractional/mantissa portion of the result
		if (!rst_n) begin 
			resultFormatted.mantissa <= '0;
		end else if (enable) begin 
			if (effectiveOperation == ADD) begin 
				if (mantissaSum[MANTISSA_WIDTH+1]) begin 
					resultFormatted.mantissa <= base == 8'hFE ? '0 : mantissaSum[MANTISSA_WIDTH:1];
				end else begin 
					resultFormatted.mantissa <= mantissaSum[MANTISSA_WIDTH-1:0];
				end
			end else begin 
				if (mantissaDiff == '0) begin 
					resultFormatted.mantissa <= '0;
				end else if (leadingZero >= base) begin 
					resultFormatted.mantissa <= denormalizedDiff[MANTISSA_WIDTH-1:0];
				end else begin 
					resultFormatted.mantissa <= normalizedDiff[MANTISSA_WIDTH-1:0];
				end
			end
		end
	end

	always_comb begin // Block for formatting data
		operandOneFormatted = '0;
		operandTwoFormatted = '0;
		prependedMantissaOne = '0;
		prependedMantissaTwo = '0;
		effectiveOperation = ADD;
		if (enable) begin
			operandOneFormatted.sign = operandOne[DATA_WIDTH - 1];
			operandTwoFormatted.sign = operandTwo[DATA_WIDTH - 1];

			operandOneFormatted.exponent = operandOne[DATA_WIDTH - 2 -: EXPONENT_WIDTH];
			operandTwoFormatted.exponent = operandTwo[DATA_WIDTH - 2 -: EXPONENT_WIDTH];

			operandOneFormatted.mantissa = operandOne[DATA_WIDTH - 2 - EXPONENT_WIDTH -: MANTISSA_WIDTH];
			operandTwoFormatted.mantissa = operandTwo[DATA_WIDTH - 2 - EXPONENT_WIDTH -: MANTISSA_WIDTH];

			prependedMantissaOne = {1'b1, operandOneFormatted.mantissa};
			prependedMantissaTwo = {1'b1, operandTwoFormatted.mantissa};
			
			effectiveOperation = (operandOneFormatted.sign ^ operandTwoFormatted.sign ^ operation == SUB) ? SUB : ADD;
		end
	end

	always_comb begin 
		leadingZero = MANTISSA_WIDTH + 1;
		for (int i = 0; i <= MANTISSA_WIDTH; i++) begin 
			if (mantissaDiff[i]) begin 
				leadingZero = MANTISSA_WIDTH - i;
			end
		end
	end

	assign result = {resultFormatted.sign, resultFormatted.exponent, resultFormatted.mantissa};
endmodule
