<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,       974, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    28074, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    13159, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    11993, user inline pragmas are applied</column>
            <column name="">(4) simplification,    11893, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1876499 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    51584, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    51586, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    51682, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    48751, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    48761, loop and instruction simplification</column>
            <column name="">(2) parallelization,    48746, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    48746, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    48746, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    48771, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    48833, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:186" col2="974" col3="11893" col4="48751" col5="48746" col6="48833">
                    <row id="5" col0="load_tmp" col1="code_generated.cpp:12" col2="69" col3="29" col4="4719" col5="4718" col6="4724"/>
                    <row id="10" col0="load_A" col1="code_generated.cpp:23" col2="69" col3="29" col4="6399" col5="6398" col6="6404"/>
                    <row id="1" col0="load_B" col1="code_generated.cpp:34" col2="69" col3="29" col4="163" col5="162" col6="168"/>
                    <row id="7" col0="load_D" col1="code_generated.cpp:45" col2="107" col3="39" col4="2864" col5="2863" col6="2873"/>
                    <row id="4" col0="load_C" col1="code_generated.cpp:58" col2="107" col3="39" col4="1926" col5="1925" col6="1935"/>
                    <row id="3" col0="task0" col1="code_generated.cpp:98" col2="57" col3="1281" col4="2411" col5="2411" col6="2418"/>
                    <row id="11" col0="task1" col1="code_generated.cpp:117" col2="91" col3="4498" col4="7363" col5="7363" col6="7373"/>
                    <row id="2" col0="task2" col1="code_generated.cpp:142" col2="59" col3="300" col4="3457" col5="3457" col6="3464"/>
                    <row id="9" col0="task3" col1="code_generated.cpp:161" col2="90" col3="5528" col4="7501" col5="7501" col6="7508"/>
                    <row id="6" col0="store_tmp" col1="code_generated.cpp:71" col2="69" col3="29" col4="1359" col5="1359" col6="1362"/>
                    <row id="8" col0="store_D" col1="code_generated.cpp:83" col2="107" col3="39" col4="1384" col5="1384" col6="1391"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

