/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [33:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_32z;
  reg [4:0] celloutsig_0_34z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [15:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = celloutsig_0_17z[2] ? celloutsig_0_15z : celloutsig_0_13z[3];
  assign celloutsig_1_10z = !(celloutsig_1_0z ? celloutsig_1_5z : celloutsig_1_4z[10]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[5] | celloutsig_1_3z) & (celloutsig_1_2z[19] | celloutsig_1_1z[9]));
  assign celloutsig_1_3z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_9z = celloutsig_0_5z | ~(celloutsig_0_6z);
  assign celloutsig_0_22z = celloutsig_0_17z[4] ^ celloutsig_0_12z;
  assign celloutsig_0_18z = { celloutsig_0_16z[1:0], celloutsig_0_13z } & celloutsig_0_2z[10:1];
  assign celloutsig_0_8z = { celloutsig_0_2z[3:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z } === { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z } === { celloutsig_0_7z[2], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_12z = { in_data[58:51], celloutsig_0_6z, celloutsig_0_4z } || { in_data[47:39], celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[62] & ~(in_data[94]);
  assign celloutsig_1_18z = celloutsig_1_1z[9:5] % { 1'h1, celloutsig_1_4z[13:11], celloutsig_1_10z };
  assign celloutsig_0_39z = { celloutsig_0_23z[7:2], celloutsig_0_6z, celloutsig_0_12z } % { 1'h1, celloutsig_0_34z[3:1], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_10z = { in_data[95:71], celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, in_data[29:15], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_2z = - { in_data[82:72], celloutsig_0_0z };
  assign celloutsig_0_23z = ~ celloutsig_0_13z;
  assign celloutsig_0_24z = & { celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[105] & in_data[123];
  assign celloutsig_0_1z = celloutsig_0_0z[0] & celloutsig_0_0z[1];
  assign celloutsig_0_28z = celloutsig_0_4z & celloutsig_0_6z;
  assign celloutsig_0_3z = celloutsig_0_1z & celloutsig_0_0z[2];
  assign celloutsig_0_4z = ~^ { in_data[44:42], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_2z[18], celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[3:1] >> in_data[25:23];
  assign celloutsig_0_40z = celloutsig_0_25z[19:15] >> celloutsig_0_32z[9:5];
  assign celloutsig_0_7z = { celloutsig_0_0z[1], celloutsig_0_4z, celloutsig_0_6z } >> in_data[75:73];
  assign celloutsig_0_13z = { celloutsig_0_10z[14:8], celloutsig_0_6z } >> { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_7z[2], celloutsig_0_1z, celloutsig_0_1z } <<< { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_0z[2:1], celloutsig_0_8z, celloutsig_0_14z } <<< { celloutsig_0_16z[5:0], celloutsig_0_15z };
  assign celloutsig_0_25z = { celloutsig_0_11z[2], celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_4z } <<< { celloutsig_0_10z[12:5], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[163:143] - { celloutsig_1_1z[11:4], celloutsig_1_1z[12:3], celloutsig_1_1z[3], celloutsig_1_1z[3], celloutsig_1_1z[3] };
  assign celloutsig_0_14z = in_data[85:82] ~^ { celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[65:56], celloutsig_0_9z } ~^ { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_23z[5:1], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_28z } ~^ { celloutsig_0_16z[10:3], celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_1_4z = celloutsig_1_2z[20:2] ^ { celloutsig_1_1z[11:6], celloutsig_1_1z[12:3], celloutsig_1_1z[3], celloutsig_1_1z[3], celloutsig_1_1z[3] };
  assign celloutsig_0_20z = celloutsig_0_14z ^ celloutsig_0_16z[9:6];
  assign celloutsig_0_5z = ~((celloutsig_0_0z[1] & in_data[43]) | in_data[90]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_34z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_34z = { celloutsig_0_18z[2:1], celloutsig_0_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_6z = celloutsig_1_4z[16:1];
  assign { celloutsig_1_1z[3], celloutsig_1_1z[12:4] } = ~ { celloutsig_1_0z, in_data[169:161] };
  assign { out_data[97], out_data[99:98] } = { celloutsig_1_1z[3], celloutsig_1_1z[5:4] } ^ { celloutsig_1_8z, celloutsig_1_18z[4:3] };
  assign celloutsig_1_1z[2:0] = { celloutsig_1_1z[3], celloutsig_1_1z[3], celloutsig_1_1z[3] };
  assign { out_data[132:128], out_data[96], out_data[39:32], out_data[4:0] } = { celloutsig_1_18z, out_data[97], celloutsig_0_39z, celloutsig_0_40z };
endmodule
