

================================================================
== Vitis HLS Report for 'push_tensor2d_bycol_3'
================================================================
* Date:           Thu Oct  2 22:23:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.516 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min   |   max   |                      Type                      |
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+
    |  2359310|  2359310|  9.437 ms|  9.437 ms|  2359297|  2359297|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+---------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2  |  2359308|  2359308|        14|          1|          1|  2359296|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      241|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       70|     -|
|Register             |        -|      -|      222|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      222|      311|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_2_fu_172_p2                     |         +|   0|  0|  12|          12|           1|
    |add_ln24_fu_140_p2                       |         +|   0|  0|  22|          22|           1|
    |add_ln25_fu_186_p2                       |         +|   0|  0|  10|          10|           1|
    |add_ln27_2_fu_252_p2                     |         +|   0|  0|  64|          64|          64|
    |add_ln27_fu_234_p2                       |         +|   0|  0|  45|          22|          22|
    |sub_ln27_fu_228_p2                       |         -|   0|  0|  45|          22|          22|
    |ap_block_pp0_stage0_01001_grp1           |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_146_p2                      |      icmp|   0|  0|   9|          22|          22|
    |icmp_ln25_fu_158_p2                      |      icmp|   0|  0|   4|          10|          10|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter14_grp1  |        or|   0|  0|   2|           1|           1|
    |select_ln24_2_fu_178_p3                  |    select|   0|  0|  12|           1|          12|
    |select_ln24_fu_164_p3                    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 241|         190|         161|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |W_strm_blk_n             |   1|          2|    1|          2|
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   1|          2|    1|          2|
    |c_fu_88                  |  16|          2|   12|         24|
    |gmem2_blk_n_AR           |   1|          2|    1|          2|
    |gmem2_blk_n_R            |   1|          2|    1|          2|
    |indvar_flatten_fu_92     |  32|          2|   22|         44|
    |r_fu_84                  |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         18|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_88                            |  12|   0|   12|          0|
    |gmem2_addr_reg_331                 |  64|   0|   64|          0|
    |indvar_flatten_fu_92               |  22|   0|   22|          0|
    |r_fu_84                            |  10|   0|   10|          0|
    |select_ln24_2_reg_326              |  12|   0|   12|          0|
    |select_ln24_reg_320                |  10|   0|   10|          0|
    |tsor_read_reg_311                  |  64|   0|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 222|   0|  222|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  push_tensor2d_bycol.3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  push_tensor2d_bycol.3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  push_tensor2d_bycol.3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  push_tensor2d_bycol.3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  push_tensor2d_bycol.3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  push_tensor2d_bycol.3|  return value|
|m_axi_gmem2_0_AWVALID   |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWREADY   |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWADDR    |  out|   64|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWID      |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWLEN     |  out|   32|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE    |  out|    3|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWBURST   |  out|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK    |  out|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE   |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWPROT    |  out|    3|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWQOS     |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWREGION  |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_AWUSER    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WVALID    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WREADY    |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WDATA     |  out|   32|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WSTRB     |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WLAST     |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WID       |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_WUSER     |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARVALID   |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARREADY   |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARADDR    |  out|   64|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARID      |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARLEN     |  out|   32|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE    |  out|    3|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARBURST   |  out|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK    |  out|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE   |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARPROT    |  out|    3|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARQOS     |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARREGION  |  out|    4|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_ARUSER    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RVALID    |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RREADY    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RDATA     |   in|   32|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RLAST     |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RID       |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM  |   in|   13|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RUSER     |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_RRESP     |   in|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BVALID    |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BREADY    |  out|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BRESP     |   in|    2|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BID       |   in|    1|       m_axi|                  gmem2|       pointer|
|m_axi_gmem2_0_BUSER     |   in|    1|       m_axi|                  gmem2|       pointer|
|W_strm_din              |  out|   32|     ap_fifo|                 W_strm|       pointer|
|W_strm_full_n           |   in|    1|     ap_fifo|                 W_strm|       pointer|
|W_strm_write            |  out|    1|     ap_fifo|                 W_strm|       pointer|
|tsor                    |   in|   64|   ap_stable|                   tsor|        scalar|
+------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [kernel_FFN.cpp:25]   --->   Operation 17 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [kernel_FFN.cpp:24]   --->   Operation 18 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %tsor, i1 1, void @p_str"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem2, i1 1, void @p_str"   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tsor_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tsor" [kernel_FFN.cpp:23]   --->   Operation 24 'read' 'tsor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.39ns)   --->   "%store_ln24 = store i12 0, i12 %c" [kernel_FFN.cpp:24]   --->   Operation 26 'store' 'store_ln24' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 27 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 0, i10 %r" [kernel_FFN.cpp:25]   --->   Operation 27 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [kernel_FFN.cpp:24]   --->   Operation 28 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i22 %indvar_flatten" [kernel_FFN.cpp:24]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.81ns)   --->   "%add_ln24 = add i22 %indvar_flatten_load, i22 1" [kernel_FFN.cpp:24]   --->   Operation 30 'add' 'add_ln24' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.67ns)   --->   "%icmp_ln24 = icmp_eq  i22 %indvar_flatten_load, i22 2359296" [kernel_FFN.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.67> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc5, void %for.end7" [kernel_FFN.cpp:24]   --->   Operation 32 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_load = load i10 %r" [kernel_FFN.cpp:25]   --->   Operation 33 'load' 'r_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c_load = load i12 %c" [kernel_FFN.cpp:24]   --->   Operation 34 'load' 'c_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.60ns)   --->   "%icmp_ln25 = icmp_eq  i10 %r_load, i10 768" [kernel_FFN.cpp:25]   --->   Operation 35 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.37ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i10 0, i10 %r_load" [kernel_FFN.cpp:24]   --->   Operation 36 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln24_2 = add i12 %c_load, i12 1" [kernel_FFN.cpp:24]   --->   Operation 37 'add' 'add_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%select_ln24_2 = select i1 %icmp_ln25, i12 %add_ln24_2, i12 %c_load" [kernel_FFN.cpp:24]   --->   Operation 38 'select' 'select_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.71ns)   --->   "%add_ln25 = add i10 %select_ln24, i10 1" [kernel_FFN.cpp:25]   --->   Operation 39 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln24 = store i22 %add_ln24, i22 %indvar_flatten" [kernel_FFN.cpp:24]   --->   Operation 40 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln24 = store i12 %select_ln24_2, i12 %c" [kernel_FFN.cpp:24]   --->   Operation 41 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.39>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 %add_ln25, i10 %r" [kernel_FFN.cpp:25]   --->   Operation 42 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.39>

State 3 <SV = 2> <Delay = 1.98>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i12 %select_ln24_2" [kernel_FFN.cpp:24]   --->   Operation 43 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln24, i12 0" [kernel_FFN.cpp:27]   --->   Operation 44 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln24, i10 0" [kernel_FFN.cpp:27]   --->   Operation 45 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i20 %tmp" [kernel_FFN.cpp:27]   --->   Operation 46 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln27 = sub i22 %p_shl, i22 %zext_ln27_2" [kernel_FFN.cpp:27]   --->   Operation 47 'sub' 'sub_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln27 = add i22 %sub_ln27, i22 %zext_ln24" [kernel_FFN.cpp:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %add_ln27, i2 0" [kernel_FFN.cpp:27]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i24 %shl_ln" [kernel_FFN.cpp:27]   --->   Operation 50 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.01ns)   --->   "%add_ln27_2 = add i64 %zext_ln27, i64 %tsor_read" [kernel_FFN.cpp:27]   --->   Operation 51 'add' 'add_ln27_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_2, i32 2, i32 63" [kernel_FFN.cpp:27]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i62 %trunc_ln" [kernel_FFN.cpp:27]   --->   Operation 53 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27" [kernel_FFN.cpp:27]   --->   Operation 54 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 55 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMAddr_to_gmem2_load_req = muxlogic i64 %gmem2_addr"   --->   Operation 55 'muxlogic' 'muxLogicAXIMAddr_to_gmem2_load_req' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 56 [1/1] (1.35ns) (share mux size 86)   --->   "%muxLogicAXIMBurst_to_gmem2_load_req = muxlogic i64 1"   --->   Operation 56 'muxlogic' 'muxLogicAXIMBurst_to_gmem2_load_req' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 57 [11/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 57 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 58 [10/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 58 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 59 [9/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 59 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 60 [8/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 60 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 61 [7/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 61 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 62 [6/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 62 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 63 [5/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 63 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 64 [4/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 64 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 65 [3/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 65 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 66 [2/11] (2.92ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 66 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.99>
ST_14 : Operation 67 [1/11] (0.99ns) (share mux size 86)   --->   "%gmem2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [kernel_FFN.cpp:27]   --->   Operation 67 'readreq' 'gmem2_load_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 76 [1/1] (0.28ns)   --->   "%ret_ln28 = ret" [kernel_FFN.cpp:28]   --->   Operation 76 'ret' 'ret_ln28' <Predicate = (icmp_ln24)> <Delay = 0.28>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_25_2_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_FFN.cpp:26]   --->   Operation 70 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read = muxlogic"   --->   Operation 71 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read' <Predicate = true> <Delay = 1.18>
ST_15 : Operation 72 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem2_addr" [kernel_FFN.cpp:27]   --->   Operation 72 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 73 [1/1] (0.34ns) (share mux size 3)   --->   "%muxLogicFIFOData_to_write_ln27 = muxlogic i32 %gmem2_addr_read"   --->   Operation 73 'muxlogic' 'muxLogicFIFOData_to_write_ln27' <Predicate = true> <Delay = 0.34>
ST_15 : Operation 74 [1/1] ( I:0.98ns O:0.98ns ) (share mux size 3)   --->   "%write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %W_strm, i32 %gmem2_addr_read" [kernel_FFN.cpp:27]   --->   Operation 74 'write' 'write_ln27' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc" [kernel_FFN.cpp:25]   --->   Operation 75 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tsor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ W_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                                   (alloca           ) [ 0110000000000000]
c                                   (alloca           ) [ 0110000000000000]
indvar_flatten                      (alloca           ) [ 0110000000000000]
specstablecontent_ln0               (specstablecontent) [ 0000000000000000]
specstablecontent_ln0               (specstablecontent) [ 0000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000]
specinterface_ln0                   (specinterface    ) [ 0000000000000000]
tsor_read                           (read             ) [ 0111000000000000]
store_ln0                           (store            ) [ 0000000000000000]
store_ln24                          (store            ) [ 0000000000000000]
store_ln25                          (store            ) [ 0000000000000000]
br_ln24                             (br               ) [ 0000000000000000]
indvar_flatten_load                 (load             ) [ 0000000000000000]
add_ln24                            (add              ) [ 0000000000000000]
icmp_ln24                           (icmp             ) [ 0111111111111110]
br_ln24                             (br               ) [ 0000000000000000]
r_load                              (load             ) [ 0000000000000000]
c_load                              (load             ) [ 0000000000000000]
icmp_ln25                           (icmp             ) [ 0000000000000000]
select_ln24                         (select           ) [ 0101000000000000]
add_ln24_2                          (add              ) [ 0000000000000000]
select_ln24_2                       (select           ) [ 0101000000000000]
add_ln25                            (add              ) [ 0000000000000000]
store_ln24                          (store            ) [ 0000000000000000]
store_ln24                          (store            ) [ 0000000000000000]
store_ln25                          (store            ) [ 0000000000000000]
zext_ln24                           (zext             ) [ 0000000000000000]
p_shl                               (bitconcatenate   ) [ 0000000000000000]
tmp                                 (bitconcatenate   ) [ 0000000000000000]
zext_ln27_2                         (zext             ) [ 0000000000000000]
sub_ln27                            (sub              ) [ 0000000000000000]
add_ln27                            (add              ) [ 0000000000000000]
shl_ln                              (bitconcatenate   ) [ 0000000000000000]
zext_ln27                           (zext             ) [ 0000000000000000]
add_ln27_2                          (add              ) [ 0000000000000000]
trunc_ln                            (partselect       ) [ 0000000000000000]
sext_ln27                           (sext             ) [ 0000000000000000]
gmem2_addr                          (getelementptr    ) [ 0100111111111111]
muxLogicAXIMAddr_to_gmem2_load_req  (muxlogic         ) [ 0000000000000000]
muxLogicAXIMBurst_to_gmem2_load_req (muxlogic         ) [ 0000000000000000]
gmem2_load_req                      (readreq          ) [ 0000000000000000]
specloopname_ln0                    (specloopname     ) [ 0000000000000000]
speclooptripcount_ln0               (speclooptripcount) [ 0000000000000000]
specpipeline_ln26                   (specpipeline     ) [ 0000000000000000]
muxLogicAXIMCE_to_gmem2_addr_read   (muxlogic         ) [ 0000000000000000]
gmem2_addr_read                     (read             ) [ 0000000000000000]
muxLogicFIFOData_to_write_ln27      (muxlogic         ) [ 0000000000000000]
write_ln27                          (write            ) [ 0000000000000000]
br_ln25                             (br               ) [ 0000000000000000]
ret_ln28                            (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tsor">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tsor"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i10.i12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i22.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_24_1_VITIS_LOOP_25_2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="r_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="c_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tsor_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tsor_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln27_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/15 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_readreq_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem2_load_req/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="gmem2_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="12"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/15 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="22" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln24_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="12" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln25_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="22" slack="1"/>
<pin id="139" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln24_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="22" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln24_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="22" slack="0"/>
<pin id="148" dir="0" index="1" bw="22" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="r_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="1"/>
<pin id="154" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="c_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="1"/>
<pin id="157" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln25_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln24_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln24_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln24_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="0"/>
<pin id="182" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln25_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln24_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="22" slack="1"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln24_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="12" slack="1"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln25_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="1"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln24_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="1"/>
<pin id="209" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_shl_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="1"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="20" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="1"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln27_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="20" slack="0"/>
<pin id="226" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln27_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="22" slack="0"/>
<pin id="230" dir="0" index="1" bw="20" slack="0"/>
<pin id="231" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln27_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="22" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shl_ln_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="24" slack="0"/>
<pin id="242" dir="0" index="1" bw="22" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln27_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="24" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln27_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="2"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="62" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="3" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln27_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="62" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="gmem2_addr_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="muxLogicAXIMAddr_to_gmem2_load_req_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_gmem2_load_req/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="muxLogicAXIMBurst_to_gmem2_load_req_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_gmem2_load_req/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="muxLogicAXIMCE_to_gmem2_addr_read_fu_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem2_addr_read/15 "/>
</bind>
</comp>

<comp id="286" class="1004" name="muxLogicFIFOData_to_write_ln27_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln27/15 "/>
</bind>
</comp>

<comp id="290" class="1005" name="r_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="297" class="1005" name="c_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvar_flatten_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="22" slack="0"/>
<pin id="306" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="311" class="1005" name="tsor_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="2"/>
<pin id="313" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tsor_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln24_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="12"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="320" class="1005" name="select_ln24_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="1"/>
<pin id="322" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="326" class="1005" name="select_ln24_2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="1"/>
<pin id="328" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="gmem2_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="82" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="68" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="80" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="116" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="152" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="155" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="158" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="155" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="164" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="140" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="178" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="186" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="210" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="207" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="252" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="270"><net_src comp="257" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="116" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="84" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="300"><net_src comp="88" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="307"><net_src comp="92" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="314"><net_src comp="96" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="319"><net_src comp="146" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="164" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="329"><net_src comp="178" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="334"><net_src comp="271" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {}
	Port: W_strm | {15 }
 - Input state : 
	Port: push_tensor2d_bycol.3 : gmem2 | {4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: push_tensor2d_bycol.3 : tsor | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln24 : 1
		store_ln25 : 1
	State 2
		add_ln24 : 1
		icmp_ln24 : 1
		br_ln24 : 2
		icmp_ln25 : 1
		select_ln24 : 2
		add_ln24_2 : 1
		select_ln24_2 : 2
		add_ln25 : 3
		store_ln24 : 2
		store_ln24 : 3
		store_ln25 : 4
	State 3
		zext_ln27_2 : 1
		sub_ln27 : 2
		add_ln27 : 3
		shl_ln : 4
		zext_ln27 : 5
		add_ln27_2 : 6
		trunc_ln : 7
		sext_ln27 : 8
		gmem2_addr : 9
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|          |               add_ln24_fu_140              |    0    |    22   |
|          |              add_ln24_2_fu_172             |    0    |    12   |
|    add   |               add_ln25_fu_186              |    0    |    10   |
|          |               add_ln27_fu_234              |    0    |    45   |
|          |              add_ln27_2_fu_252             |    0    |    64   |
|----------|--------------------------------------------|---------|---------|
|    sub   |               sub_ln27_fu_228              |    0    |    45   |
|----------|--------------------------------------------|---------|---------|
|  select  |             select_ln24_fu_164             |    0    |    10   |
|          |            select_ln24_2_fu_178            |    0    |    12   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln24_fu_146              |    0    |    9    |
|          |              icmp_ln25_fu_158              |    0    |    4    |
|----------|--------------------------------------------|---------|---------|
|   read   |            tsor_read_read_fu_96            |    0    |    0    |
|          |         gmem2_addr_read_read_fu_116        |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |           write_ln27_write_fu_102          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|  readreq |             grp_readreq_fu_109             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              zext_ln24_fu_207              |    0    |    0    |
|   zext   |             zext_ln27_2_fu_224             |    0    |    0    |
|          |              zext_ln27_fu_248              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                p_shl_fu_210                |    0    |    0    |
|bitconcatenate|                 tmp_fu_217                 |    0    |    0    |
|          |                shl_ln_fu_240               |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|partselect|               trunc_ln_fu_257              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   sext   |              sext_ln27_fu_267              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |  muxLogicAXIMAddr_to_gmem2_load_req_fu_277 |    0    |    0    |
| muxlogic | muxLogicAXIMBurst_to_gmem2_load_req_fu_280 |    0    |    0    |
|          |  muxLogicAXIMCE_to_gmem2_addr_read_fu_284  |    0    |    0    |
|          |    muxLogicFIFOData_to_write_ln27_fu_286   |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |   233   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       c_reg_297      |   12   |
|  gmem2_addr_reg_331  |   32   |
|   icmp_ln24_reg_316  |    1   |
|indvar_flatten_reg_304|   22   |
|       r_reg_290      |   10   |
| select_ln24_2_reg_326|   12   |
|  select_ln24_reg_320 |   10   |
|   tsor_read_reg_311  |   64   |
+----------------------+--------+
|         Total        |   163  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   233  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   163  |    -   |
+-----------+--------+--------+
|   Total   |   163  |   233  |
+-----------+--------+--------+
