# RISCV_Single_Cycle_Processor
Designed a microarchitecture that executes R-, I-, S- and B-type instructions in a single cycle, using system verilog in Vivado.
