module top(
	clk,
	rst_n,
	sink_stb,
	sink_ack,
	sink_wr,
	sink_a,
	sink_d,
	source_stb,
	source_ack,
	source_wr,
	source_a,
	source_d,
	adr,
	we,
	dat_w,
	dat_r
);


endmodule