Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  5 23:19:02 2020
| Host         : Tony-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: C1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: PULSE/Q1_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: PULSE/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    169.127        0.000                      0                   34        0.183        0.000                      0                   34        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5Mhz    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5Mhz    {0.000 25.000}       50.000          20.000          
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5Mhz_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5Mhz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_5Mhz        169.127        0.000                      0                   34        0.501        0.000                      0                   34       13.360        0.000                       0                    36  
  clkfbout_clk_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5Mhz_1      169.155        0.000                      0                   34        0.501        0.000                      0                   34       13.360        0.000                       0                    36  
  clkfbout_clk_5Mhz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5Mhz_1  clk_out1_clk_5Mhz        169.127        0.000                      0                   34        0.183        0.000                      0                   34  
clk_out1_clk_5Mhz    clk_out1_clk_5Mhz_1      169.127        0.000                      0                   34        0.183        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz
  To Clock:  clk_out1_clk_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      169.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             169.127ns  (required time - arrival time)
  Source:                 PULSE/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        30.613ns  (logic 10.769ns (35.178%)  route 19.844ns (64.822%))
  Logic Levels:           40  (CARRY4=26 LUT1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.570    -0.942    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PULSE/count_reg[4]/Q
                         net (fo=2, routed)           0.908     0.484    PULSE/count_reg[4]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.009 r  PULSE/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.009    PULSE/i__carry_i_8_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.123 r  PULSE/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSE/i__carry__0_i_11_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.237 r  PULSE/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.237    PULSE/i__carry__1_i_13_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  PULSE/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.351    PULSE/i__carry__1_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  PULSE/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.465    PULSE/i__carry__2_i_9_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.579 r  PULSE/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.579    PULSE/i__carry__4_i_13_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  PULSE/i__carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.693    PULSE/i__carry__4_i_9_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.932 r  PULSE/i__carry_i_11/O[2]
                         net (fo=354, routed)         4.562     6.494    PULSE/count_reg[31]_0[2]
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.302     6.796 r  PULSE/i__carry__1_i_9/O
                         net (fo=30, routed)          1.975     8.771    PULSE/i__carry__1_i_9_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  PULSE/i__carry__1_i_3/O
                         net (fo=1, routed)           0.624     9.519    PULSE/i__carry__1_i_3_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.039 r  PULSE/Q3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.039    PULSE/Q3_inferred__0/i__carry__1_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  PULSE/Q3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.156    PULSE/Q3_inferred__0/i__carry__2_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  PULSE/Q3_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.273    PULSE/Q3_inferred__0/i__carry__3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.512 r  PULSE/Q3_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.817    11.328    PULSE/Q3_inferred__0/i__carry__4_n_5
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.629 f  PULSE/i___103_carry__4_i_11/O
                         net (fo=2, routed)           0.810    12.439    PULSE/i___103_carry__4_i_11_n_0
    SLICE_X58Y13         LUT5 (Prop_lut5_I4_O)        0.124    12.563 r  PULSE/i___103_carry__4_i_3/O
                         net (fo=2, routed)           0.805    13.369    PULSE/i___103_carry__4_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.493 r  PULSE/i___103_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.493    PULSE/i___103_carry__4_i_7_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.043 r  PULSE/Q3_inferred__0/i___103_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.043    PULSE/Q3_inferred__0/i___103_carry__4_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.157 r  PULSE/Q3_inferred__0/i___103_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.157    PULSE/Q3_inferred__0/i___103_carry__5_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.379 r  PULSE/Q3_inferred__0/i___103_carry__6/O[0]
                         net (fo=14, routed)          1.403    15.782    PULSE/Q3_inferred__0/i___103_carry__6_n_7
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.321    16.103 r  PULSE/i___185_carry__0_i_4/O
                         net (fo=2, routed)           0.637    16.739    PULSE/i___185_carry__0_i_4_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.328    17.067 r  PULSE/i___185_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.067    PULSE/i___185_carry__0_i_8_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.599 r  PULSE/Q3_inferred__0/i___185_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.599    PULSE/Q3_inferred__0/i___185_carry__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  PULSE/Q3_inferred__0/i___185_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    PULSE/Q3_inferred__0/i___185_carry__1_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.935 r  PULSE/Q3_inferred__0/i___185_carry__2/O[0]
                         net (fo=4, routed)           0.998    18.933    PULSE/Q3_inferred__0/i___185_carry__2_n_7
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.327    19.260 r  PULSE/i___257_carry__1_i_2/O
                         net (fo=1, routed)           0.617    19.877    PULSE/i___257_carry__1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649    20.526 r  PULSE/Q3_inferred__0/i___257_carry__1/O[3]
                         net (fo=1, routed)           1.375    21.901    PULSE/Q3_inferred__0/i___257_carry__1_n_4
    SLICE_X63Y12         LUT4 (Prop_lut4_I3_O)        0.307    22.208 r  PULSE/i___293_carry__4_i_5/O
                         net (fo=1, routed)           0.000    22.208    PULSE/i___293_carry__4_i_5_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.560 f  PULSE/Q3_inferred__0/i___293_carry__4/O[3]
                         net (fo=1, routed)           0.413    22.973    PULSE/Q3_inferred__0/i___293_carry__4_n_4
    SLICE_X65Y13         LUT1 (Prop_lut1_I0_O)        0.306    23.279 r  PULSE/i___357_carry__3_i_1/O
                         net (fo=1, routed)           0.000    23.279    PULSE/i___357_carry__3_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.770 r  PULSE/Q3_inferred__0/i___357_carry__3/CO[1]
                         net (fo=26, routed)          1.569    25.338    PULSE/Q3_inferred__0/i___357_carry__3_n_2
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.329    25.667 r  PULSE/Q_i_29/O
                         net (fo=1, routed)           0.000    25.667    PULSE/Q_i_29_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.200 r  PULSE/Q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.200    PULSE/Q_reg_i_10_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.317 r  PULSE/Q_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.317    PULSE/Q_reg_i_23_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.434 r  PULSE/Q_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.434    PULSE/Q_reg_i_26_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.551 r  PULSE/Q_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.551    PULSE/Q_reg_i_22_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.780 r  PULSE/Q_reg_i_25/CO[2]
                         net (fo=1, routed)           0.954    27.734    PULSE/Q_reg_i_25_n_1
    SLICE_X65Y14         LUT4 (Prop_lut4_I2_O)        0.310    28.044 r  PULSE/Q_i_8/O
                         net (fo=1, routed)           0.977    29.022    PULSE/Q_i_8_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I1_O)        0.124    29.146 r  PULSE/Q_i_2/O
                         net (fo=1, routed)           0.401    29.547    PULSE/Q_i_2_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I0_O)        0.124    29.671 r  PULSE/Q_i_1/O
                         net (fo=1, routed)           0.000    29.671    PULSE/Q_i_1_n_0
    SLICE_X65Y7          FDRE                                         r  PULSE/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X65Y7          FDRE                                         r  PULSE/Q_reg/C
                         clock pessimism              0.564   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X65Y7          FDRE (Setup_fdre_C_D)        0.029   198.798    PULSE/Q_reg
  -------------------------------------------------------------------
                         required time                        198.798    
                         arrival time                         -29.671    
  -------------------------------------------------------------------
                         slack                                169.127    

Slack (MET) :             171.280ns  (required time - arrival time)
  Source:                 PULSE/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        28.460ns  (logic 9.871ns (34.684%)  route 18.589ns (65.316%))
  Logic Levels:           38  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.570    -0.942    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PULSE/count_reg[4]/Q
                         net (fo=2, routed)           0.908     0.484    PULSE/count_reg[4]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.009 r  PULSE/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.009    PULSE/i__carry_i_8_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.123 r  PULSE/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSE/i__carry__0_i_11_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.237 r  PULSE/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.237    PULSE/i__carry__1_i_13_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  PULSE/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.351    PULSE/i__carry__1_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  PULSE/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.465    PULSE/i__carry__2_i_9_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.579 r  PULSE/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.579    PULSE/i__carry__4_i_13_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  PULSE/i__carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.693    PULSE/i__carry__4_i_9_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.932 r  PULSE/i__carry_i_11/O[2]
                         net (fo=354, routed)         4.232     6.164    PULSE/count_reg[31]_0[2]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.296     6.460 r  PULSE/i__carry__0_i_12/O
                         net (fo=30, routed)          1.319     7.780    PULSE/i__carry__0_i_12_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.326     8.106 r  PULSE/Q13__199_carry__0_i_2/O
                         net (fo=2, routed)           1.375     9.481    PULSE/Q13__199_carry__0_i_2_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  PULSE/Q13__199_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.605    PULSE/Q13__199_carry__0_i_6_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.003 r  PULSE/Q13__199_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.003    PULSE/Q13__199_carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  PULSE/Q13__199_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.117    PULSE/Q13__199_carry__1_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  PULSE/Q13__199_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.231    PULSE/Q13__199_carry__2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.345 r  PULSE/Q13__199_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.345    PULSE/Q13__199_carry__3_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.679 r  PULSE/Q13__199_carry__4/O[1]
                         net (fo=3, routed)           1.221    11.901    PULSE/Q13__199_carry__4_n_6
    SLICE_X57Y13         LUT3 (Prop_lut3_I1_O)        0.303    12.204 f  PULSE/Q13__285_carry__5_i_12/O
                         net (fo=2, routed)           0.530    12.733    PULSE/Q13__285_carry__5_i_12_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I0_O)        0.150    12.883 r  PULSE/Q13__285_carry__6_i_4/O
                         net (fo=2, routed)           1.520    14.403    PULSE/Q13__285_carry__6_i_4_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.348    14.751 r  PULSE/Q13__285_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.751    PULSE/Q13__285_carry__6_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.295 r  PULSE/Q13__285_carry__6/O[2]
                         net (fo=4, routed)           1.435    16.730    PULSE/Q13__285_carry__6_n_5
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.301    17.031 r  PULSE/Q13__365_carry_i_1/O
                         net (fo=2, routed)           0.755    17.786    PULSE/Q13__365_carry_i_1_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.182 r  PULSE/Q13__365_carry/CO[3]
                         net (fo=1, routed)           0.000    18.182    PULSE/Q13__365_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.401 r  PULSE/Q13__365_carry__0/O[0]
                         net (fo=1, routed)           0.974    19.375    PULSE/Q13__365_carry__0_n_7
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.295    19.670 r  PULSE/Q13__384_carry_i_1/O
                         net (fo=1, routed)           0.000    19.670    PULSE/Q13__384_carry_i_1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.046 r  PULSE/Q13__384_carry/CO[3]
                         net (fo=1, routed)           0.000    20.046    PULSE/Q13__384_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.369 r  PULSE/Q13__384_carry__0/O[1]
                         net (fo=1, routed)           0.859    21.228    PULSE/Q13__384_carry__0_n_6
    SLICE_X61Y6          LUT4 (Prop_lut4_I0_O)        0.306    21.534 r  PULSE/Q13__399_carry__2_i_3/O
                         net (fo=1, routed)           0.000    21.534    PULSE/Q13__399_carry__2_i_3_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.782 f  PULSE/Q13__399_carry__2/O[2]
                         net (fo=1, routed)           0.650    22.433    PULSE/Q13__399_carry__2_n_5
    SLICE_X62Y5          LUT1 (Prop_lut1_I0_O)        0.302    22.735 r  PULSE/Q13__438_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.735    PULSE/Q13__438_carry__1_i_1_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    23.049 r  PULSE/Q13__438_carry__1/CO[2]
                         net (fo=16, routed)          0.889    23.938    PULSE/Q13__438_carry__1_n_1
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.313    24.251 r  PULSE/Q1_i_21/O
                         net (fo=1, routed)           0.000    24.251    PULSE/Q1_i_21_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.627 r  PULSE/Q1_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.627    PULSE/Q1_reg_i_14_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.744 r  PULSE/Q1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.744    PULSE/Q1_reg_i_13_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.861 r  PULSE/Q1_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.861    PULSE/Q1_reg_i_15_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.018 r  PULSE/Q1_reg_i_16/CO[1]
                         net (fo=1, routed)           0.850    25.867    PULSE/Q1_reg_i_16_n_2
    SLICE_X65Y2          LUT4 (Prop_lut4_I2_O)        0.332    26.199 f  PULSE/Q1_i_12/O
                         net (fo=1, routed)           0.638    26.837    PULSE/Q1_i_12_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.961 r  PULSE/Q1_i_4/O
                         net (fo=1, routed)           0.433    27.394    PULSE/Q1_i_4_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I4_O)        0.124    27.518 r  PULSE/Q1_i_1/O
                         net (fo=1, routed)           0.000    27.518    PULSE/Q1_i_1_n_0
    SLICE_X65Y3          FDRE                                         r  PULSE/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X65Y3          FDRE                                         r  PULSE/Q1_reg/C
                         clock pessimism              0.564   199.087    
                         clock uncertainty           -0.318   198.770    
    SLICE_X65Y3          FDRE (Setup_fdre_C_D)        0.029   198.799    PULSE/Q1_reg
  -------------------------------------------------------------------
                         required time                        198.799    
                         arrival time                         -27.518    
  -------------------------------------------------------------------
                         slack                                171.280    

Slack (MET) :             196.340ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 2.043ns (59.717%)  route 1.378ns (40.283%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.481 r  PULSE/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.481    PULSE/count_reg[28]_i_1_n_6
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                196.340    

Slack (MET) :             196.348ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 2.035ns (59.622%)  route 1.378ns (40.378%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.473 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.473    PULSE/count_reg[28]_i_1_n_4
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.473    
  -------------------------------------------------------------------
                         slack                                196.348    

Slack (MET) :             196.424ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.959ns (58.703%)  route 1.378ns (41.297%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.397 r  PULSE/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.397    PULSE/count_reg[28]_i_1_n_5
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.397    
  -------------------------------------------------------------------
                         slack                                196.424    

Slack (MET) :             196.444ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.939ns (58.454%)  route 1.378ns (41.546%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.377 r  PULSE/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.377    PULSE/count_reg[28]_i_1_n_7
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                196.444    

Slack (MET) :             196.458ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.926ns (58.290%)  route 1.378ns (41.710%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.364 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.364    PULSE/count_reg[24]_i_1_n_6
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                196.458    

Slack (MET) :             196.466ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.918ns (58.189%)  route 1.378ns (41.811%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.356 r  PULSE/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.356    PULSE/count_reg[24]_i_1_n_4
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                196.466    

Slack (MET) :             196.542ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.842ns (57.202%)  route 1.378ns (42.798%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.280 r  PULSE/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.280    PULSE/count_reg[24]_i_1_n_5
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[26]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                196.542    

Slack (MET) :             196.562ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.822ns (56.935%)  route 1.378ns (43.065%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.260 r  PULSE/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.260    PULSE/count_reg[24]_i_1_n_7
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                196.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 PULSE/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.273ns (42.997%)  route 0.362ns (57.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[11]/Q
                         net (fo=2, routed)           0.362    -0.090    PULSE/count_reg[11]
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.019 r  PULSE/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.019    PULSE/count_reg[8]_i_1_n_4
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.134    -0.482    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.274ns (42.639%)  route 0.369ns (57.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           0.369    -0.084    PULSE/count_reg[6]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.026 r  PULSE/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.026    PULSE/count_reg[4]_i_1_n_5
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134    -0.482    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.279ns (42.743%)  route 0.374ns (57.257%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.566    -0.615    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 f  PULSE/count_reg[0]/Q
                         net (fo=40, routed)          0.374    -0.078    PULSE/count_reg[0]
    SLICE_X50Y6          LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  PULSE/count[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.033    PULSE/count[0]_i_2_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.037 r  PULSE/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.037    PULSE/count_reg[0]_i_1_n_7
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.837    -0.853    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.237    -0.615    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.134    -0.481    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563    -0.618    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PULSE/count_reg[27]/Q
                         net (fo=2, routed)           0.401    -0.053    PULSE/count_reg[27]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.056 r  PULSE/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.056    PULSE/count_reg[24]_i_1_n_4
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833    -0.857    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    -0.484    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[15]/Q
                         net (fo=2, routed)           0.401    -0.051    PULSE/count_reg[15]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.058 r  PULSE/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.058    PULSE/count_reg[12]_i_1_n_4
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.134    -0.482    PULSE/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    PULSE/clk_out1
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  PULSE/count_reg[19]/Q
                         net (fo=2, routed)           0.401    -0.052    PULSE/count_reg[19]
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.057 r  PULSE/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    PULSE/count_reg[16]_i_1_n_4
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    PULSE/clk_out1
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.134    -0.483    PULSE/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    PULSE/clk_out1
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  PULSE/count_reg[23]/Q
                         net (fo=2, routed)           0.401    -0.052    PULSE/count_reg[23]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.057 r  PULSE/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    PULSE/count_reg[20]_i_1_n_4
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    PULSE/clk_out1
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.134    -0.483    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  PULSE/count_reg[31]/Q
                         net (fo=2, routed)           0.401    -0.054    PULSE/count_reg[31]
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.055 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.055    PULSE/count_reg[28]_i_1_n_4
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832    -0.858    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.134    -0.485    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.310ns (45.682%)  route 0.369ns (54.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           0.369    -0.084    PULSE/count_reg[6]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.062 r  PULSE/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    PULSE/count_reg[4]_i_1_n_4
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134    -0.482    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 PULSE/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.279ns (40.764%)  route 0.405ns (59.236%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563    -0.618    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PULSE/count_reg[24]/Q
                         net (fo=2, routed)           0.405    -0.049    PULSE/count_reg[24]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.066 r  PULSE/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    PULSE/count_reg[24]_i_1_n_7
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833    -0.857    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    -0.484    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.550    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5Mhz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y8      PULSE/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y9      PULSE/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y9      PULSE/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y9      PULSE/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y9      PULSE/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y10     PULSE/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y10     PULSE/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y10     PULSE/count_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     PULSE/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     PULSE/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     PULSE/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     PULSE/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y12     PULSE/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y12     PULSE/count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y9      PULSE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y9      PULSE/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y9      PULSE/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y9      PULSE/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y3      PULSE/Q1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y8      PULSE/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5Mhz
  To Clock:  clkfbout_clk_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz_1
  To Clock:  clk_out1_clk_5Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack      169.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             169.155ns  (required time - arrival time)
  Source:                 PULSE/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        30.613ns  (logic 10.769ns (35.178%)  route 19.844ns (64.822%))
  Logic Levels:           40  (CARRY4=26 LUT1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.570    -0.942    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PULSE/count_reg[4]/Q
                         net (fo=2, routed)           0.908     0.484    PULSE/count_reg[4]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.009 r  PULSE/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.009    PULSE/i__carry_i_8_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.123 r  PULSE/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSE/i__carry__0_i_11_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.237 r  PULSE/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.237    PULSE/i__carry__1_i_13_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  PULSE/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.351    PULSE/i__carry__1_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  PULSE/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.465    PULSE/i__carry__2_i_9_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.579 r  PULSE/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.579    PULSE/i__carry__4_i_13_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  PULSE/i__carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.693    PULSE/i__carry__4_i_9_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.932 r  PULSE/i__carry_i_11/O[2]
                         net (fo=354, routed)         4.562     6.494    PULSE/count_reg[31]_0[2]
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.302     6.796 r  PULSE/i__carry__1_i_9/O
                         net (fo=30, routed)          1.975     8.771    PULSE/i__carry__1_i_9_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  PULSE/i__carry__1_i_3/O
                         net (fo=1, routed)           0.624     9.519    PULSE/i__carry__1_i_3_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.039 r  PULSE/Q3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.039    PULSE/Q3_inferred__0/i__carry__1_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  PULSE/Q3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.156    PULSE/Q3_inferred__0/i__carry__2_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  PULSE/Q3_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.273    PULSE/Q3_inferred__0/i__carry__3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.512 r  PULSE/Q3_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.817    11.328    PULSE/Q3_inferred__0/i__carry__4_n_5
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.629 f  PULSE/i___103_carry__4_i_11/O
                         net (fo=2, routed)           0.810    12.439    PULSE/i___103_carry__4_i_11_n_0
    SLICE_X58Y13         LUT5 (Prop_lut5_I4_O)        0.124    12.563 r  PULSE/i___103_carry__4_i_3/O
                         net (fo=2, routed)           0.805    13.369    PULSE/i___103_carry__4_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.493 r  PULSE/i___103_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.493    PULSE/i___103_carry__4_i_7_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.043 r  PULSE/Q3_inferred__0/i___103_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.043    PULSE/Q3_inferred__0/i___103_carry__4_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.157 r  PULSE/Q3_inferred__0/i___103_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.157    PULSE/Q3_inferred__0/i___103_carry__5_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.379 r  PULSE/Q3_inferred__0/i___103_carry__6/O[0]
                         net (fo=14, routed)          1.403    15.782    PULSE/Q3_inferred__0/i___103_carry__6_n_7
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.321    16.103 r  PULSE/i___185_carry__0_i_4/O
                         net (fo=2, routed)           0.637    16.739    PULSE/i___185_carry__0_i_4_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.328    17.067 r  PULSE/i___185_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.067    PULSE/i___185_carry__0_i_8_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.599 r  PULSE/Q3_inferred__0/i___185_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.599    PULSE/Q3_inferred__0/i___185_carry__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  PULSE/Q3_inferred__0/i___185_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    PULSE/Q3_inferred__0/i___185_carry__1_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.935 r  PULSE/Q3_inferred__0/i___185_carry__2/O[0]
                         net (fo=4, routed)           0.998    18.933    PULSE/Q3_inferred__0/i___185_carry__2_n_7
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.327    19.260 r  PULSE/i___257_carry__1_i_2/O
                         net (fo=1, routed)           0.617    19.877    PULSE/i___257_carry__1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649    20.526 r  PULSE/Q3_inferred__0/i___257_carry__1/O[3]
                         net (fo=1, routed)           1.375    21.901    PULSE/Q3_inferred__0/i___257_carry__1_n_4
    SLICE_X63Y12         LUT4 (Prop_lut4_I3_O)        0.307    22.208 r  PULSE/i___293_carry__4_i_5/O
                         net (fo=1, routed)           0.000    22.208    PULSE/i___293_carry__4_i_5_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.560 f  PULSE/Q3_inferred__0/i___293_carry__4/O[3]
                         net (fo=1, routed)           0.413    22.973    PULSE/Q3_inferred__0/i___293_carry__4_n_4
    SLICE_X65Y13         LUT1 (Prop_lut1_I0_O)        0.306    23.279 r  PULSE/i___357_carry__3_i_1/O
                         net (fo=1, routed)           0.000    23.279    PULSE/i___357_carry__3_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.770 r  PULSE/Q3_inferred__0/i___357_carry__3/CO[1]
                         net (fo=26, routed)          1.569    25.338    PULSE/Q3_inferred__0/i___357_carry__3_n_2
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.329    25.667 r  PULSE/Q_i_29/O
                         net (fo=1, routed)           0.000    25.667    PULSE/Q_i_29_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.200 r  PULSE/Q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.200    PULSE/Q_reg_i_10_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.317 r  PULSE/Q_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.317    PULSE/Q_reg_i_23_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.434 r  PULSE/Q_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.434    PULSE/Q_reg_i_26_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.551 r  PULSE/Q_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.551    PULSE/Q_reg_i_22_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.780 r  PULSE/Q_reg_i_25/CO[2]
                         net (fo=1, routed)           0.954    27.734    PULSE/Q_reg_i_25_n_1
    SLICE_X65Y14         LUT4 (Prop_lut4_I2_O)        0.310    28.044 r  PULSE/Q_i_8/O
                         net (fo=1, routed)           0.977    29.022    PULSE/Q_i_8_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I1_O)        0.124    29.146 r  PULSE/Q_i_2/O
                         net (fo=1, routed)           0.401    29.547    PULSE/Q_i_2_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I0_O)        0.124    29.671 r  PULSE/Q_i_1/O
                         net (fo=1, routed)           0.000    29.671    PULSE/Q_i_1_n_0
    SLICE_X65Y7          FDRE                                         r  PULSE/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X65Y7          FDRE                                         r  PULSE/Q_reg/C
                         clock pessimism              0.564   199.086    
                         clock uncertainty           -0.289   198.797    
    SLICE_X65Y7          FDRE (Setup_fdre_C_D)        0.029   198.826    PULSE/Q_reg
  -------------------------------------------------------------------
                         required time                        198.826    
                         arrival time                         -29.671    
  -------------------------------------------------------------------
                         slack                                169.155    

Slack (MET) :             171.309ns  (required time - arrival time)
  Source:                 PULSE/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        28.460ns  (logic 9.871ns (34.684%)  route 18.589ns (65.316%))
  Logic Levels:           38  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.570    -0.942    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PULSE/count_reg[4]/Q
                         net (fo=2, routed)           0.908     0.484    PULSE/count_reg[4]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.009 r  PULSE/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.009    PULSE/i__carry_i_8_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.123 r  PULSE/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSE/i__carry__0_i_11_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.237 r  PULSE/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.237    PULSE/i__carry__1_i_13_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  PULSE/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.351    PULSE/i__carry__1_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  PULSE/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.465    PULSE/i__carry__2_i_9_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.579 r  PULSE/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.579    PULSE/i__carry__4_i_13_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  PULSE/i__carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.693    PULSE/i__carry__4_i_9_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.932 r  PULSE/i__carry_i_11/O[2]
                         net (fo=354, routed)         4.232     6.164    PULSE/count_reg[31]_0[2]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.296     6.460 r  PULSE/i__carry__0_i_12/O
                         net (fo=30, routed)          1.319     7.780    PULSE/i__carry__0_i_12_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.326     8.106 r  PULSE/Q13__199_carry__0_i_2/O
                         net (fo=2, routed)           1.375     9.481    PULSE/Q13__199_carry__0_i_2_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  PULSE/Q13__199_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.605    PULSE/Q13__199_carry__0_i_6_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.003 r  PULSE/Q13__199_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.003    PULSE/Q13__199_carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  PULSE/Q13__199_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.117    PULSE/Q13__199_carry__1_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  PULSE/Q13__199_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.231    PULSE/Q13__199_carry__2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.345 r  PULSE/Q13__199_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.345    PULSE/Q13__199_carry__3_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.679 r  PULSE/Q13__199_carry__4/O[1]
                         net (fo=3, routed)           1.221    11.901    PULSE/Q13__199_carry__4_n_6
    SLICE_X57Y13         LUT3 (Prop_lut3_I1_O)        0.303    12.204 f  PULSE/Q13__285_carry__5_i_12/O
                         net (fo=2, routed)           0.530    12.733    PULSE/Q13__285_carry__5_i_12_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I0_O)        0.150    12.883 r  PULSE/Q13__285_carry__6_i_4/O
                         net (fo=2, routed)           1.520    14.403    PULSE/Q13__285_carry__6_i_4_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.348    14.751 r  PULSE/Q13__285_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.751    PULSE/Q13__285_carry__6_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.295 r  PULSE/Q13__285_carry__6/O[2]
                         net (fo=4, routed)           1.435    16.730    PULSE/Q13__285_carry__6_n_5
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.301    17.031 r  PULSE/Q13__365_carry_i_1/O
                         net (fo=2, routed)           0.755    17.786    PULSE/Q13__365_carry_i_1_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.182 r  PULSE/Q13__365_carry/CO[3]
                         net (fo=1, routed)           0.000    18.182    PULSE/Q13__365_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.401 r  PULSE/Q13__365_carry__0/O[0]
                         net (fo=1, routed)           0.974    19.375    PULSE/Q13__365_carry__0_n_7
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.295    19.670 r  PULSE/Q13__384_carry_i_1/O
                         net (fo=1, routed)           0.000    19.670    PULSE/Q13__384_carry_i_1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.046 r  PULSE/Q13__384_carry/CO[3]
                         net (fo=1, routed)           0.000    20.046    PULSE/Q13__384_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.369 r  PULSE/Q13__384_carry__0/O[1]
                         net (fo=1, routed)           0.859    21.228    PULSE/Q13__384_carry__0_n_6
    SLICE_X61Y6          LUT4 (Prop_lut4_I0_O)        0.306    21.534 r  PULSE/Q13__399_carry__2_i_3/O
                         net (fo=1, routed)           0.000    21.534    PULSE/Q13__399_carry__2_i_3_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.782 f  PULSE/Q13__399_carry__2/O[2]
                         net (fo=1, routed)           0.650    22.433    PULSE/Q13__399_carry__2_n_5
    SLICE_X62Y5          LUT1 (Prop_lut1_I0_O)        0.302    22.735 r  PULSE/Q13__438_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.735    PULSE/Q13__438_carry__1_i_1_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    23.049 r  PULSE/Q13__438_carry__1/CO[2]
                         net (fo=16, routed)          0.889    23.938    PULSE/Q13__438_carry__1_n_1
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.313    24.251 r  PULSE/Q1_i_21/O
                         net (fo=1, routed)           0.000    24.251    PULSE/Q1_i_21_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.627 r  PULSE/Q1_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.627    PULSE/Q1_reg_i_14_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.744 r  PULSE/Q1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.744    PULSE/Q1_reg_i_13_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.861 r  PULSE/Q1_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.861    PULSE/Q1_reg_i_15_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.018 r  PULSE/Q1_reg_i_16/CO[1]
                         net (fo=1, routed)           0.850    25.867    PULSE/Q1_reg_i_16_n_2
    SLICE_X65Y2          LUT4 (Prop_lut4_I2_O)        0.332    26.199 f  PULSE/Q1_i_12/O
                         net (fo=1, routed)           0.638    26.837    PULSE/Q1_i_12_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.961 r  PULSE/Q1_i_4/O
                         net (fo=1, routed)           0.433    27.394    PULSE/Q1_i_4_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I4_O)        0.124    27.518 r  PULSE/Q1_i_1/O
                         net (fo=1, routed)           0.000    27.518    PULSE/Q1_i_1_n_0
    SLICE_X65Y3          FDRE                                         r  PULSE/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X65Y3          FDRE                                         r  PULSE/Q1_reg/C
                         clock pessimism              0.564   199.087    
                         clock uncertainty           -0.289   198.798    
    SLICE_X65Y3          FDRE (Setup_fdre_C_D)        0.029   198.827    PULSE/Q1_reg
  -------------------------------------------------------------------
                         required time                        198.827    
                         arrival time                         -27.518    
  -------------------------------------------------------------------
                         slack                                171.309    

Slack (MET) :             196.368ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 2.043ns (59.717%)  route 1.378ns (40.283%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.481 r  PULSE/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.481    PULSE/count_reg[28]_i_1_n_6
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.289   198.740    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.849    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.849    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                196.368    

Slack (MET) :             196.376ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 2.035ns (59.622%)  route 1.378ns (40.378%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.473 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.473    PULSE/count_reg[28]_i_1_n_4
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.289   198.740    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.849    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.849    
                         arrival time                          -2.473    
  -------------------------------------------------------------------
                         slack                                196.376    

Slack (MET) :             196.452ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.959ns (58.703%)  route 1.378ns (41.297%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.397 r  PULSE/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.397    PULSE/count_reg[28]_i_1_n_5
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.289   198.740    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.849    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.849    
                         arrival time                          -2.397    
  -------------------------------------------------------------------
                         slack                                196.452    

Slack (MET) :             196.472ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.939ns (58.454%)  route 1.378ns (41.546%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.377 r  PULSE/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.377    PULSE/count_reg[28]_i_1_n_7
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.289   198.740    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.849    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.849    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                196.472    

Slack (MET) :             196.486ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.926ns (58.290%)  route 1.378ns (41.710%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.364 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.364    PULSE/count_reg[24]_i_1_n_6
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.289   198.741    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.850    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                196.486    

Slack (MET) :             196.494ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.918ns (58.189%)  route 1.378ns (41.811%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.356 r  PULSE/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.356    PULSE/count_reg[24]_i_1_n_4
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.289   198.741    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.850    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                196.494    

Slack (MET) :             196.570ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.842ns (57.202%)  route 1.378ns (42.798%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.280 r  PULSE/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.280    PULSE/count_reg[24]_i_1_n_5
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[26]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.289   198.741    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.850    PULSE/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                196.570    

Slack (MET) :             196.590ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.822ns (56.935%)  route 1.378ns (43.065%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.260 r  PULSE/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.260    PULSE/count_reg[24]_i_1_n_7
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.289   198.741    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.850    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                196.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 PULSE/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.273ns (42.997%)  route 0.362ns (57.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[11]/Q
                         net (fo=2, routed)           0.362    -0.090    PULSE/count_reg[11]
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.019 r  PULSE/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.019    PULSE/count_reg[8]_i_1_n_4
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.134    -0.482    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.274ns (42.639%)  route 0.369ns (57.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           0.369    -0.084    PULSE/count_reg[6]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.026 r  PULSE/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.026    PULSE/count_reg[4]_i_1_n_5
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134    -0.482    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.279ns (42.743%)  route 0.374ns (57.257%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.566    -0.615    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 f  PULSE/count_reg[0]/Q
                         net (fo=40, routed)          0.374    -0.078    PULSE/count_reg[0]
    SLICE_X50Y6          LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  PULSE/count[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.033    PULSE/count[0]_i_2_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.037 r  PULSE/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.037    PULSE/count_reg[0]_i_1_n_7
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.837    -0.853    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.237    -0.615    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.134    -0.481    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563    -0.618    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PULSE/count_reg[27]/Q
                         net (fo=2, routed)           0.401    -0.053    PULSE/count_reg[27]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.056 r  PULSE/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.056    PULSE/count_reg[24]_i_1_n_4
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833    -0.857    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    -0.484    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[15]/Q
                         net (fo=2, routed)           0.401    -0.051    PULSE/count_reg[15]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.058 r  PULSE/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.058    PULSE/count_reg[12]_i_1_n_4
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.134    -0.482    PULSE/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    PULSE/clk_out1
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  PULSE/count_reg[19]/Q
                         net (fo=2, routed)           0.401    -0.052    PULSE/count_reg[19]
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.057 r  PULSE/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    PULSE/count_reg[16]_i_1_n_4
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    PULSE/clk_out1
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.134    -0.483    PULSE/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    PULSE/clk_out1
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  PULSE/count_reg[23]/Q
                         net (fo=2, routed)           0.401    -0.052    PULSE/count_reg[23]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.057 r  PULSE/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    PULSE/count_reg[20]_i_1_n_4
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    PULSE/clk_out1
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.237    -0.617    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.134    -0.483    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 PULSE/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  PULSE/count_reg[31]/Q
                         net (fo=2, routed)           0.401    -0.054    PULSE/count_reg[31]
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.055 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.055    PULSE/count_reg[28]_i_1_n_4
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832    -0.858    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.134    -0.485    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.310ns (45.682%)  route 0.369ns (54.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           0.369    -0.084    PULSE/count_reg[6]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.062 r  PULSE/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    PULSE/count_reg[4]_i_1_n_4
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.237    -0.616    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134    -0.482    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 PULSE/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.279ns (40.764%)  route 0.405ns (59.236%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563    -0.618    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PULSE/count_reg[24]/Q
                         net (fo=2, routed)           0.405    -0.049    PULSE/count_reg[24]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.066 r  PULSE/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    PULSE/count_reg[24]_i_1_n_7
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833    -0.857    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    -0.484    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.550    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5Mhz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    CLK1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y8      PULSE/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y9      PULSE/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y9      PULSE/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y9      PULSE/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y9      PULSE/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y10     PULSE/count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y10     PULSE/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y10     PULSE/count_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     PULSE/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     PULSE/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     PULSE/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y11     PULSE/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y12     PULSE/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y12     PULSE/count_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y9      PULSE/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y9      PULSE/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y9      PULSE/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y9      PULSE/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y10     PULSE/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y3      PULSE/Q1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y8      PULSE/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5Mhz_1
  To Clock:  clkfbout_clk_5Mhz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5Mhz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    CLK1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz_1
  To Clock:  clk_out1_clk_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      169.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             169.127ns  (required time - arrival time)
  Source:                 PULSE/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        30.613ns  (logic 10.769ns (35.178%)  route 19.844ns (64.822%))
  Logic Levels:           40  (CARRY4=26 LUT1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.570    -0.942    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PULSE/count_reg[4]/Q
                         net (fo=2, routed)           0.908     0.484    PULSE/count_reg[4]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.009 r  PULSE/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.009    PULSE/i__carry_i_8_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.123 r  PULSE/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSE/i__carry__0_i_11_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.237 r  PULSE/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.237    PULSE/i__carry__1_i_13_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  PULSE/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.351    PULSE/i__carry__1_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  PULSE/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.465    PULSE/i__carry__2_i_9_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.579 r  PULSE/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.579    PULSE/i__carry__4_i_13_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  PULSE/i__carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.693    PULSE/i__carry__4_i_9_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.932 r  PULSE/i__carry_i_11/O[2]
                         net (fo=354, routed)         4.562     6.494    PULSE/count_reg[31]_0[2]
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.302     6.796 r  PULSE/i__carry__1_i_9/O
                         net (fo=30, routed)          1.975     8.771    PULSE/i__carry__1_i_9_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  PULSE/i__carry__1_i_3/O
                         net (fo=1, routed)           0.624     9.519    PULSE/i__carry__1_i_3_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.039 r  PULSE/Q3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.039    PULSE/Q3_inferred__0/i__carry__1_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  PULSE/Q3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.156    PULSE/Q3_inferred__0/i__carry__2_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  PULSE/Q3_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.273    PULSE/Q3_inferred__0/i__carry__3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.512 r  PULSE/Q3_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.817    11.328    PULSE/Q3_inferred__0/i__carry__4_n_5
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.629 f  PULSE/i___103_carry__4_i_11/O
                         net (fo=2, routed)           0.810    12.439    PULSE/i___103_carry__4_i_11_n_0
    SLICE_X58Y13         LUT5 (Prop_lut5_I4_O)        0.124    12.563 r  PULSE/i___103_carry__4_i_3/O
                         net (fo=2, routed)           0.805    13.369    PULSE/i___103_carry__4_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.493 r  PULSE/i___103_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.493    PULSE/i___103_carry__4_i_7_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.043 r  PULSE/Q3_inferred__0/i___103_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.043    PULSE/Q3_inferred__0/i___103_carry__4_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.157 r  PULSE/Q3_inferred__0/i___103_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.157    PULSE/Q3_inferred__0/i___103_carry__5_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.379 r  PULSE/Q3_inferred__0/i___103_carry__6/O[0]
                         net (fo=14, routed)          1.403    15.782    PULSE/Q3_inferred__0/i___103_carry__6_n_7
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.321    16.103 r  PULSE/i___185_carry__0_i_4/O
                         net (fo=2, routed)           0.637    16.739    PULSE/i___185_carry__0_i_4_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.328    17.067 r  PULSE/i___185_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.067    PULSE/i___185_carry__0_i_8_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.599 r  PULSE/Q3_inferred__0/i___185_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.599    PULSE/Q3_inferred__0/i___185_carry__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  PULSE/Q3_inferred__0/i___185_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    PULSE/Q3_inferred__0/i___185_carry__1_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.935 r  PULSE/Q3_inferred__0/i___185_carry__2/O[0]
                         net (fo=4, routed)           0.998    18.933    PULSE/Q3_inferred__0/i___185_carry__2_n_7
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.327    19.260 r  PULSE/i___257_carry__1_i_2/O
                         net (fo=1, routed)           0.617    19.877    PULSE/i___257_carry__1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649    20.526 r  PULSE/Q3_inferred__0/i___257_carry__1/O[3]
                         net (fo=1, routed)           1.375    21.901    PULSE/Q3_inferred__0/i___257_carry__1_n_4
    SLICE_X63Y12         LUT4 (Prop_lut4_I3_O)        0.307    22.208 r  PULSE/i___293_carry__4_i_5/O
                         net (fo=1, routed)           0.000    22.208    PULSE/i___293_carry__4_i_5_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.560 f  PULSE/Q3_inferred__0/i___293_carry__4/O[3]
                         net (fo=1, routed)           0.413    22.973    PULSE/Q3_inferred__0/i___293_carry__4_n_4
    SLICE_X65Y13         LUT1 (Prop_lut1_I0_O)        0.306    23.279 r  PULSE/i___357_carry__3_i_1/O
                         net (fo=1, routed)           0.000    23.279    PULSE/i___357_carry__3_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.770 r  PULSE/Q3_inferred__0/i___357_carry__3/CO[1]
                         net (fo=26, routed)          1.569    25.338    PULSE/Q3_inferred__0/i___357_carry__3_n_2
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.329    25.667 r  PULSE/Q_i_29/O
                         net (fo=1, routed)           0.000    25.667    PULSE/Q_i_29_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.200 r  PULSE/Q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.200    PULSE/Q_reg_i_10_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.317 r  PULSE/Q_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.317    PULSE/Q_reg_i_23_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.434 r  PULSE/Q_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.434    PULSE/Q_reg_i_26_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.551 r  PULSE/Q_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.551    PULSE/Q_reg_i_22_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.780 r  PULSE/Q_reg_i_25/CO[2]
                         net (fo=1, routed)           0.954    27.734    PULSE/Q_reg_i_25_n_1
    SLICE_X65Y14         LUT4 (Prop_lut4_I2_O)        0.310    28.044 r  PULSE/Q_i_8/O
                         net (fo=1, routed)           0.977    29.022    PULSE/Q_i_8_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I1_O)        0.124    29.146 r  PULSE/Q_i_2/O
                         net (fo=1, routed)           0.401    29.547    PULSE/Q_i_2_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I0_O)        0.124    29.671 r  PULSE/Q_i_1/O
                         net (fo=1, routed)           0.000    29.671    PULSE/Q_i_1_n_0
    SLICE_X65Y7          FDRE                                         r  PULSE/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X65Y7          FDRE                                         r  PULSE/Q_reg/C
                         clock pessimism              0.564   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X65Y7          FDRE (Setup_fdre_C_D)        0.029   198.798    PULSE/Q_reg
  -------------------------------------------------------------------
                         required time                        198.798    
                         arrival time                         -29.671    
  -------------------------------------------------------------------
                         slack                                169.127    

Slack (MET) :             171.280ns  (required time - arrival time)
  Source:                 PULSE/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        28.460ns  (logic 9.871ns (34.684%)  route 18.589ns (65.316%))
  Logic Levels:           38  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.570    -0.942    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PULSE/count_reg[4]/Q
                         net (fo=2, routed)           0.908     0.484    PULSE/count_reg[4]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.009 r  PULSE/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.009    PULSE/i__carry_i_8_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.123 r  PULSE/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSE/i__carry__0_i_11_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.237 r  PULSE/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.237    PULSE/i__carry__1_i_13_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  PULSE/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.351    PULSE/i__carry__1_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  PULSE/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.465    PULSE/i__carry__2_i_9_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.579 r  PULSE/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.579    PULSE/i__carry__4_i_13_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  PULSE/i__carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.693    PULSE/i__carry__4_i_9_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.932 r  PULSE/i__carry_i_11/O[2]
                         net (fo=354, routed)         4.232     6.164    PULSE/count_reg[31]_0[2]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.296     6.460 r  PULSE/i__carry__0_i_12/O
                         net (fo=30, routed)          1.319     7.780    PULSE/i__carry__0_i_12_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.326     8.106 r  PULSE/Q13__199_carry__0_i_2/O
                         net (fo=2, routed)           1.375     9.481    PULSE/Q13__199_carry__0_i_2_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  PULSE/Q13__199_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.605    PULSE/Q13__199_carry__0_i_6_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.003 r  PULSE/Q13__199_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.003    PULSE/Q13__199_carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  PULSE/Q13__199_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.117    PULSE/Q13__199_carry__1_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  PULSE/Q13__199_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.231    PULSE/Q13__199_carry__2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.345 r  PULSE/Q13__199_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.345    PULSE/Q13__199_carry__3_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.679 r  PULSE/Q13__199_carry__4/O[1]
                         net (fo=3, routed)           1.221    11.901    PULSE/Q13__199_carry__4_n_6
    SLICE_X57Y13         LUT3 (Prop_lut3_I1_O)        0.303    12.204 f  PULSE/Q13__285_carry__5_i_12/O
                         net (fo=2, routed)           0.530    12.733    PULSE/Q13__285_carry__5_i_12_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I0_O)        0.150    12.883 r  PULSE/Q13__285_carry__6_i_4/O
                         net (fo=2, routed)           1.520    14.403    PULSE/Q13__285_carry__6_i_4_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.348    14.751 r  PULSE/Q13__285_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.751    PULSE/Q13__285_carry__6_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.295 r  PULSE/Q13__285_carry__6/O[2]
                         net (fo=4, routed)           1.435    16.730    PULSE/Q13__285_carry__6_n_5
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.301    17.031 r  PULSE/Q13__365_carry_i_1/O
                         net (fo=2, routed)           0.755    17.786    PULSE/Q13__365_carry_i_1_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.182 r  PULSE/Q13__365_carry/CO[3]
                         net (fo=1, routed)           0.000    18.182    PULSE/Q13__365_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.401 r  PULSE/Q13__365_carry__0/O[0]
                         net (fo=1, routed)           0.974    19.375    PULSE/Q13__365_carry__0_n_7
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.295    19.670 r  PULSE/Q13__384_carry_i_1/O
                         net (fo=1, routed)           0.000    19.670    PULSE/Q13__384_carry_i_1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.046 r  PULSE/Q13__384_carry/CO[3]
                         net (fo=1, routed)           0.000    20.046    PULSE/Q13__384_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.369 r  PULSE/Q13__384_carry__0/O[1]
                         net (fo=1, routed)           0.859    21.228    PULSE/Q13__384_carry__0_n_6
    SLICE_X61Y6          LUT4 (Prop_lut4_I0_O)        0.306    21.534 r  PULSE/Q13__399_carry__2_i_3/O
                         net (fo=1, routed)           0.000    21.534    PULSE/Q13__399_carry__2_i_3_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.782 f  PULSE/Q13__399_carry__2/O[2]
                         net (fo=1, routed)           0.650    22.433    PULSE/Q13__399_carry__2_n_5
    SLICE_X62Y5          LUT1 (Prop_lut1_I0_O)        0.302    22.735 r  PULSE/Q13__438_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.735    PULSE/Q13__438_carry__1_i_1_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    23.049 r  PULSE/Q13__438_carry__1/CO[2]
                         net (fo=16, routed)          0.889    23.938    PULSE/Q13__438_carry__1_n_1
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.313    24.251 r  PULSE/Q1_i_21/O
                         net (fo=1, routed)           0.000    24.251    PULSE/Q1_i_21_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.627 r  PULSE/Q1_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.627    PULSE/Q1_reg_i_14_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.744 r  PULSE/Q1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.744    PULSE/Q1_reg_i_13_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.861 r  PULSE/Q1_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.861    PULSE/Q1_reg_i_15_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.018 r  PULSE/Q1_reg_i_16/CO[1]
                         net (fo=1, routed)           0.850    25.867    PULSE/Q1_reg_i_16_n_2
    SLICE_X65Y2          LUT4 (Prop_lut4_I2_O)        0.332    26.199 f  PULSE/Q1_i_12/O
                         net (fo=1, routed)           0.638    26.837    PULSE/Q1_i_12_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.961 r  PULSE/Q1_i_4/O
                         net (fo=1, routed)           0.433    27.394    PULSE/Q1_i_4_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I4_O)        0.124    27.518 r  PULSE/Q1_i_1/O
                         net (fo=1, routed)           0.000    27.518    PULSE/Q1_i_1_n_0
    SLICE_X65Y3          FDRE                                         r  PULSE/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X65Y3          FDRE                                         r  PULSE/Q1_reg/C
                         clock pessimism              0.564   199.087    
                         clock uncertainty           -0.318   198.770    
    SLICE_X65Y3          FDRE (Setup_fdre_C_D)        0.029   198.799    PULSE/Q1_reg
  -------------------------------------------------------------------
                         required time                        198.799    
                         arrival time                         -27.518    
  -------------------------------------------------------------------
                         slack                                171.280    

Slack (MET) :             196.340ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 2.043ns (59.717%)  route 1.378ns (40.283%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.481 r  PULSE/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.481    PULSE/count_reg[28]_i_1_n_6
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                196.340    

Slack (MET) :             196.348ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 2.035ns (59.622%)  route 1.378ns (40.378%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.473 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.473    PULSE/count_reg[28]_i_1_n_4
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.473    
  -------------------------------------------------------------------
                         slack                                196.348    

Slack (MET) :             196.424ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.959ns (58.703%)  route 1.378ns (41.297%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.397 r  PULSE/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.397    PULSE/count_reg[28]_i_1_n_5
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.397    
  -------------------------------------------------------------------
                         slack                                196.424    

Slack (MET) :             196.444ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.939ns (58.454%)  route 1.378ns (41.546%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.377 r  PULSE/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.377    PULSE/count_reg[28]_i_1_n_7
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                196.444    

Slack (MET) :             196.458ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.926ns (58.290%)  route 1.378ns (41.710%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.364 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.364    PULSE/count_reg[24]_i_1_n_6
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                196.458    

Slack (MET) :             196.466ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.918ns (58.189%)  route 1.378ns (41.811%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.356 r  PULSE/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.356    PULSE/count_reg[24]_i_1_n_4
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                196.466    

Slack (MET) :             196.542ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.842ns (57.202%)  route 1.378ns (42.798%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.280 r  PULSE/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.280    PULSE/count_reg[24]_i_1_n_5
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[26]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                196.542    

Slack (MET) :             196.562ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz rise@200.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.822ns (56.935%)  route 1.378ns (43.065%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.260 r  PULSE/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.260    PULSE/count_reg[24]_i_1_n_7
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                196.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 PULSE/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.273ns (42.997%)  route 0.362ns (57.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[11]/Q
                         net (fo=2, routed)           0.362    -0.090    PULSE/count_reg[11]
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.019 r  PULSE/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.019    PULSE/count_reg[8]_i_1_n_4
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.134    -0.165    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.274ns (42.639%)  route 0.369ns (57.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           0.369    -0.084    PULSE/count_reg[6]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.026 r  PULSE/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.026    PULSE/count_reg[4]_i_1_n_5
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134    -0.165    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.279ns (42.743%)  route 0.374ns (57.257%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.566    -0.615    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 f  PULSE/count_reg[0]/Q
                         net (fo=40, routed)          0.374    -0.078    PULSE/count_reg[0]
    SLICE_X50Y6          LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  PULSE/count[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.033    PULSE/count[0]_i_2_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.037 r  PULSE/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.037    PULSE/count_reg[0]_i_1_n_7
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.837    -0.853    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.237    -0.615    
                         clock uncertainty            0.318    -0.298    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.134    -0.164    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563    -0.618    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PULSE/count_reg[27]/Q
                         net (fo=2, routed)           0.401    -0.053    PULSE/count_reg[27]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.056 r  PULSE/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.056    PULSE/count_reg[24]_i_1_n_4
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833    -0.857    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.318    -0.301    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    -0.167    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[15]/Q
                         net (fo=2, routed)           0.401    -0.051    PULSE/count_reg[15]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.058 r  PULSE/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.058    PULSE/count_reg[12]_i_1_n_4
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.134    -0.165    PULSE/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    PULSE/clk_out1
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  PULSE/count_reg[19]/Q
                         net (fo=2, routed)           0.401    -0.052    PULSE/count_reg[19]
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.057 r  PULSE/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    PULSE/count_reg[16]_i_1_n_4
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    PULSE/clk_out1
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.318    -0.300    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.134    -0.166    PULSE/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    PULSE/clk_out1
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  PULSE/count_reg[23]/Q
                         net (fo=2, routed)           0.401    -0.052    PULSE/count_reg[23]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.057 r  PULSE/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    PULSE/count_reg[20]_i_1_n_4
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    PULSE/clk_out1
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.318    -0.300    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.134    -0.166    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  PULSE/count_reg[31]/Q
                         net (fo=2, routed)           0.401    -0.054    PULSE/count_reg[31]
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.055 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.055    PULSE/count_reg[28]_i_1_n_4
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832    -0.858    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.318    -0.302    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.134    -0.168    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.310ns (45.682%)  route 0.369ns (54.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           0.369    -0.084    PULSE/count_reg[6]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.062 r  PULSE/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    PULSE/count_reg[4]_i_1_n_4
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134    -0.165    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 PULSE/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz rise@0.000ns - clk_out1_clk_5Mhz_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.279ns (40.764%)  route 0.405ns (59.236%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563    -0.618    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PULSE/count_reg[24]/Q
                         net (fo=2, routed)           0.405    -0.049    PULSE/count_reg[24]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.066 r  PULSE/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    PULSE/count_reg[24]_i_1_n_7
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833    -0.857    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.318    -0.301    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    -0.167    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5Mhz
  To Clock:  clk_out1_clk_5Mhz_1

Setup :            0  Failing Endpoints,  Worst Slack      169.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             169.127ns  (required time - arrival time)
  Source:                 PULSE/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        30.613ns  (logic 10.769ns (35.178%)  route 19.844ns (64.822%))
  Logic Levels:           40  (CARRY4=26 LUT1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 198.523 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.570    -0.942    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PULSE/count_reg[4]/Q
                         net (fo=2, routed)           0.908     0.484    PULSE/count_reg[4]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.009 r  PULSE/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.009    PULSE/i__carry_i_8_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.123 r  PULSE/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSE/i__carry__0_i_11_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.237 r  PULSE/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.237    PULSE/i__carry__1_i_13_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  PULSE/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.351    PULSE/i__carry__1_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  PULSE/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.465    PULSE/i__carry__2_i_9_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.579 r  PULSE/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.579    PULSE/i__carry__4_i_13_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  PULSE/i__carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.693    PULSE/i__carry__4_i_9_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.932 r  PULSE/i__carry_i_11/O[2]
                         net (fo=354, routed)         4.562     6.494    PULSE/count_reg[31]_0[2]
    SLICE_X55Y4          LUT3 (Prop_lut3_I1_O)        0.302     6.796 r  PULSE/i__carry__1_i_9/O
                         net (fo=30, routed)          1.975     8.771    PULSE/i__carry__1_i_9_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  PULSE/i__carry__1_i_3/O
                         net (fo=1, routed)           0.624     9.519    PULSE/i__carry__1_i_3_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.039 r  PULSE/Q3_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.039    PULSE/Q3_inferred__0/i__carry__1_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  PULSE/Q3_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.156    PULSE/Q3_inferred__0/i__carry__2_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.273 r  PULSE/Q3_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.273    PULSE/Q3_inferred__0/i__carry__3_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.512 r  PULSE/Q3_inferred__0/i__carry__4/O[2]
                         net (fo=3, routed)           0.817    11.328    PULSE/Q3_inferred__0/i__carry__4_n_5
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.301    11.629 f  PULSE/i___103_carry__4_i_11/O
                         net (fo=2, routed)           0.810    12.439    PULSE/i___103_carry__4_i_11_n_0
    SLICE_X58Y13         LUT5 (Prop_lut5_I4_O)        0.124    12.563 r  PULSE/i___103_carry__4_i_3/O
                         net (fo=2, routed)           0.805    13.369    PULSE/i___103_carry__4_i_3_n_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.493 r  PULSE/i___103_carry__4_i_7/O
                         net (fo=1, routed)           0.000    13.493    PULSE/i___103_carry__4_i_7_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.043 r  PULSE/Q3_inferred__0/i___103_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.043    PULSE/Q3_inferred__0/i___103_carry__4_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.157 r  PULSE/Q3_inferred__0/i___103_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.157    PULSE/Q3_inferred__0/i___103_carry__5_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.379 r  PULSE/Q3_inferred__0/i___103_carry__6/O[0]
                         net (fo=14, routed)          1.403    15.782    PULSE/Q3_inferred__0/i___103_carry__6_n_7
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.321    16.103 r  PULSE/i___185_carry__0_i_4/O
                         net (fo=2, routed)           0.637    16.739    PULSE/i___185_carry__0_i_4_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.328    17.067 r  PULSE/i___185_carry__0_i_8/O
                         net (fo=1, routed)           0.000    17.067    PULSE/i___185_carry__0_i_8_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.599 r  PULSE/Q3_inferred__0/i___185_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.599    PULSE/Q3_inferred__0/i___185_carry__0_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.713 r  PULSE/Q3_inferred__0/i___185_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    PULSE/Q3_inferred__0/i___185_carry__1_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.935 r  PULSE/Q3_inferred__0/i___185_carry__2/O[0]
                         net (fo=4, routed)           0.998    18.933    PULSE/Q3_inferred__0/i___185_carry__2_n_7
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.327    19.260 r  PULSE/i___257_carry__1_i_2/O
                         net (fo=1, routed)           0.617    19.877    PULSE/i___257_carry__1_i_2_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649    20.526 r  PULSE/Q3_inferred__0/i___257_carry__1/O[3]
                         net (fo=1, routed)           1.375    21.901    PULSE/Q3_inferred__0/i___257_carry__1_n_4
    SLICE_X63Y12         LUT4 (Prop_lut4_I3_O)        0.307    22.208 r  PULSE/i___293_carry__4_i_5/O
                         net (fo=1, routed)           0.000    22.208    PULSE/i___293_carry__4_i_5_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.560 f  PULSE/Q3_inferred__0/i___293_carry__4/O[3]
                         net (fo=1, routed)           0.413    22.973    PULSE/Q3_inferred__0/i___293_carry__4_n_4
    SLICE_X65Y13         LUT1 (Prop_lut1_I0_O)        0.306    23.279 r  PULSE/i___357_carry__3_i_1/O
                         net (fo=1, routed)           0.000    23.279    PULSE/i___357_carry__3_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    23.770 r  PULSE/Q3_inferred__0/i___357_carry__3/CO[1]
                         net (fo=26, routed)          1.569    25.338    PULSE/Q3_inferred__0/i___357_carry__3_n_2
    SLICE_X64Y9          LUT3 (Prop_lut3_I1_O)        0.329    25.667 r  PULSE/Q_i_29/O
                         net (fo=1, routed)           0.000    25.667    PULSE/Q_i_29_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.200 r  PULSE/Q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.200    PULSE/Q_reg_i_10_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.317 r  PULSE/Q_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.317    PULSE/Q_reg_i_23_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.434 r  PULSE/Q_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.434    PULSE/Q_reg_i_26_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.551 r  PULSE/Q_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.551    PULSE/Q_reg_i_22_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.780 r  PULSE/Q_reg_i_25/CO[2]
                         net (fo=1, routed)           0.954    27.734    PULSE/Q_reg_i_25_n_1
    SLICE_X65Y14         LUT4 (Prop_lut4_I2_O)        0.310    28.044 r  PULSE/Q_i_8/O
                         net (fo=1, routed)           0.977    29.022    PULSE/Q_i_8_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I1_O)        0.124    29.146 r  PULSE/Q_i_2/O
                         net (fo=1, routed)           0.401    29.547    PULSE/Q_i_2_n_0
    SLICE_X65Y7          LUT6 (Prop_lut6_I0_O)        0.124    29.671 r  PULSE/Q_i_1/O
                         net (fo=1, routed)           0.000    29.671    PULSE/Q_i_1_n_0
    SLICE_X65Y7          FDRE                                         r  PULSE/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.518   198.523    PULSE/clk_out1
    SLICE_X65Y7          FDRE                                         r  PULSE/Q_reg/C
                         clock pessimism              0.564   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X65Y7          FDRE (Setup_fdre_C_D)        0.029   198.798    PULSE/Q_reg
  -------------------------------------------------------------------
                         required time                        198.798    
                         arrival time                         -29.671    
  -------------------------------------------------------------------
                         slack                                169.127    

Slack (MET) :             171.280ns  (required time - arrival time)
  Source:                 PULSE/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        28.460ns  (logic 9.871ns (34.684%)  route 18.589ns (65.316%))
  Logic Levels:           38  (CARRY4=24 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 198.524 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.570    -0.942    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PULSE/count_reg[4]/Q
                         net (fo=2, routed)           0.908     0.484    PULSE/count_reg[4]
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.009 r  PULSE/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.009    PULSE/i__carry_i_8_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.123 r  PULSE/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.123    PULSE/i__carry__0_i_11_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.237 r  PULSE/i__carry__1_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.237    PULSE/i__carry__1_i_13_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.351 r  PULSE/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.351    PULSE/i__carry__1_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.465 r  PULSE/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.465    PULSE/i__carry__2_i_9_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.579 r  PULSE/i__carry__4_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.579    PULSE/i__carry__4_i_13_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  PULSE/i__carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.693    PULSE/i__carry__4_i_9_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.932 r  PULSE/i__carry_i_11/O[2]
                         net (fo=354, routed)         4.232     6.164    PULSE/count_reg[31]_0[2]
    SLICE_X58Y4          LUT3 (Prop_lut3_I1_O)        0.296     6.460 r  PULSE/i__carry__0_i_12/O
                         net (fo=30, routed)          1.319     7.780    PULSE/i__carry__0_i_12_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.326     8.106 r  PULSE/Q13__199_carry__0_i_2/O
                         net (fo=2, routed)           1.375     9.481    PULSE/Q13__199_carry__0_i_2_n_0
    SLICE_X55Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  PULSE/Q13__199_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.605    PULSE/Q13__199_carry__0_i_6_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.003 r  PULSE/Q13__199_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.003    PULSE/Q13__199_carry__0_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.117 r  PULSE/Q13__199_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.117    PULSE/Q13__199_carry__1_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.231 r  PULSE/Q13__199_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.231    PULSE/Q13__199_carry__2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.345 r  PULSE/Q13__199_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.345    PULSE/Q13__199_carry__3_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.679 r  PULSE/Q13__199_carry__4/O[1]
                         net (fo=3, routed)           1.221    11.901    PULSE/Q13__199_carry__4_n_6
    SLICE_X57Y13         LUT3 (Prop_lut3_I1_O)        0.303    12.204 f  PULSE/Q13__285_carry__5_i_12/O
                         net (fo=2, routed)           0.530    12.733    PULSE/Q13__285_carry__5_i_12_n_0
    SLICE_X56Y13         LUT5 (Prop_lut5_I0_O)        0.150    12.883 r  PULSE/Q13__285_carry__6_i_4/O
                         net (fo=2, routed)           1.520    14.403    PULSE/Q13__285_carry__6_i_4_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I0_O)        0.348    14.751 r  PULSE/Q13__285_carry__6_i_8/O
                         net (fo=1, routed)           0.000    14.751    PULSE/Q13__285_carry__6_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.295 r  PULSE/Q13__285_carry__6/O[2]
                         net (fo=4, routed)           1.435    16.730    PULSE/Q13__285_carry__6_n_5
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.301    17.031 r  PULSE/Q13__365_carry_i_1/O
                         net (fo=2, routed)           0.755    17.786    PULSE/Q13__365_carry_i_1_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.182 r  PULSE/Q13__365_carry/CO[3]
                         net (fo=1, routed)           0.000    18.182    PULSE/Q13__365_carry_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.401 r  PULSE/Q13__365_carry__0/O[0]
                         net (fo=1, routed)           0.974    19.375    PULSE/Q13__365_carry__0_n_7
    SLICE_X60Y4          LUT2 (Prop_lut2_I1_O)        0.295    19.670 r  PULSE/Q13__384_carry_i_1/O
                         net (fo=1, routed)           0.000    19.670    PULSE/Q13__384_carry_i_1_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.046 r  PULSE/Q13__384_carry/CO[3]
                         net (fo=1, routed)           0.000    20.046    PULSE/Q13__384_carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.369 r  PULSE/Q13__384_carry__0/O[1]
                         net (fo=1, routed)           0.859    21.228    PULSE/Q13__384_carry__0_n_6
    SLICE_X61Y6          LUT4 (Prop_lut4_I0_O)        0.306    21.534 r  PULSE/Q13__399_carry__2_i_3/O
                         net (fo=1, routed)           0.000    21.534    PULSE/Q13__399_carry__2_i_3_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.782 f  PULSE/Q13__399_carry__2/O[2]
                         net (fo=1, routed)           0.650    22.433    PULSE/Q13__399_carry__2_n_5
    SLICE_X62Y5          LUT1 (Prop_lut1_I0_O)        0.302    22.735 r  PULSE/Q13__438_carry__1_i_1/O
                         net (fo=1, routed)           0.000    22.735    PULSE/Q13__438_carry__1_i_1_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    23.049 r  PULSE/Q13__438_carry__1/CO[2]
                         net (fo=16, routed)          0.889    23.938    PULSE/Q13__438_carry__1_n_1
    SLICE_X64Y2          LUT3 (Prop_lut3_I1_O)        0.313    24.251 r  PULSE/Q1_i_21/O
                         net (fo=1, routed)           0.000    24.251    PULSE/Q1_i_21_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.627 r  PULSE/Q1_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.627    PULSE/Q1_reg_i_14_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.744 r  PULSE/Q1_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.744    PULSE/Q1_reg_i_13_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.861 r  PULSE/Q1_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.861    PULSE/Q1_reg_i_15_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.018 r  PULSE/Q1_reg_i_16/CO[1]
                         net (fo=1, routed)           0.850    25.867    PULSE/Q1_reg_i_16_n_2
    SLICE_X65Y2          LUT4 (Prop_lut4_I2_O)        0.332    26.199 f  PULSE/Q1_i_12/O
                         net (fo=1, routed)           0.638    26.837    PULSE/Q1_i_12_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.961 r  PULSE/Q1_i_4/O
                         net (fo=1, routed)           0.433    27.394    PULSE/Q1_i_4_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I4_O)        0.124    27.518 r  PULSE/Q1_i_1/O
                         net (fo=1, routed)           0.000    27.518    PULSE/Q1_i_1_n_0
    SLICE_X65Y3          FDRE                                         r  PULSE/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.519   198.524    PULSE/clk_out1
    SLICE_X65Y3          FDRE                                         r  PULSE/Q1_reg/C
                         clock pessimism              0.564   199.087    
                         clock uncertainty           -0.318   198.770    
    SLICE_X65Y3          FDRE (Setup_fdre_C_D)        0.029   198.799    PULSE/Q1_reg
  -------------------------------------------------------------------
                         required time                        198.799    
                         arrival time                         -27.518    
  -------------------------------------------------------------------
                         slack                                171.280    

Slack (MET) :             196.340ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 2.043ns (59.717%)  route 1.378ns (40.283%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.481 r  PULSE/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.481    PULSE/count_reg[28]_i_1_n_6
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[29]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[29]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                196.340    

Slack (MET) :             196.348ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 2.035ns (59.622%)  route 1.378ns (40.378%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.473 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.473    PULSE/count_reg[28]_i_1_n_4
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.473    
  -------------------------------------------------------------------
                         slack                                196.348    

Slack (MET) :             196.424ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.959ns (58.703%)  route 1.378ns (41.297%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.397 r  PULSE/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.397    PULSE/count_reg[28]_i_1_n_5
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[30]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[30]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.397    
  -------------------------------------------------------------------
                         slack                                196.424    

Slack (MET) :             196.444ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.939ns (58.454%)  route 1.378ns (41.546%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 198.452 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.158 r  PULSE/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.158    PULSE/count_reg[24]_i_1_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.377 r  PULSE/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.377    PULSE/count_reg[28]_i_1_n_7
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.447   198.452    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[28]/C
                         clock pessimism              0.578   199.029    
                         clock uncertainty           -0.318   198.712    
    SLICE_X50Y13         FDRE (Setup_fdre_C_D)        0.109   198.821    PULSE/count_reg[28]
  -------------------------------------------------------------------
                         required time                        198.821    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                196.444    

Slack (MET) :             196.458ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 1.926ns (58.290%)  route 1.378ns (41.710%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.364 r  PULSE/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.364    PULSE/count_reg[24]_i_1_n_6
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[25]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[25]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                196.458    

Slack (MET) :             196.466ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.918ns (58.189%)  route 1.378ns (41.811%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.356 r  PULSE/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.356    PULSE/count_reg[24]_i_1_n_4
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.356    
  -------------------------------------------------------------------
                         slack                                196.466    

Slack (MET) :             196.542ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.842ns (57.202%)  route 1.378ns (42.798%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.280 r  PULSE/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.280    PULSE/count_reg[24]_i_1_n_5
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[26]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[26]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.280    
  -------------------------------------------------------------------
                         slack                                196.542    

Slack (MET) :             196.562ns  (required time - arrival time)
  Source:                 PULSE/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5Mhz_1 rise@200.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.822ns (56.935%)  route 1.378ns (43.065%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 198.453 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.571    -0.941    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518    -0.423 r  PULSE/count_reg[3]/Q
                         net (fo=2, routed)           1.378     0.956    PULSE/count_reg[3]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.456 r  PULSE/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.456    PULSE/count_reg[0]_i_1_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.573 r  PULSE/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.573    PULSE/count_reg[4]_i_1_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.690 r  PULSE/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.690    PULSE/count_reg[8]_i_1_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.807 r  PULSE/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.807    PULSE/count_reg[12]_i_1_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.924 r  PULSE/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.924    PULSE/count_reg[16]_i_1_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.041 r  PULSE/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.041    PULSE/count_reg[20]_i_1_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.260 r  PULSE/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.260    PULSE/count_reg[24]_i_1_n_7
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          1.448   198.453    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.578   199.030    
                         clock uncertainty           -0.318   198.713    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.109   198.822    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                        198.822    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                196.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 PULSE/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.273ns (42.997%)  route 0.362ns (57.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[11]/Q
                         net (fo=2, routed)           0.362    -0.090    PULSE/count_reg[11]
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.019 r  PULSE/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.019    PULSE/count_reg[8]_i_1_n_4
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y8          FDRE                                         r  PULSE/count_reg[11]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.134    -0.165    PULSE/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.274ns (42.639%)  route 0.369ns (57.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           0.369    -0.084    PULSE/count_reg[6]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.026 r  PULSE/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.026    PULSE/count_reg[4]_i_1_n_5
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134    -0.165    PULSE/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PULSE/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.279ns (42.743%)  route 0.374ns (57.257%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.566    -0.615    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.451 f  PULSE/count_reg[0]/Q
                         net (fo=40, routed)          0.374    -0.078    PULSE/count_reg[0]
    SLICE_X50Y6          LUT1 (Prop_lut1_I0_O)        0.045    -0.033 r  PULSE/count[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.033    PULSE/count[0]_i_2_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.037 r  PULSE/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.037    PULSE/count_reg[0]_i_1_n_7
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.837    -0.853    PULSE/clk_out1
    SLICE_X50Y6          FDRE                                         r  PULSE/count_reg[0]/C
                         clock pessimism              0.237    -0.615    
                         clock uncertainty            0.318    -0.298    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.134    -0.164    PULSE/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563    -0.618    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PULSE/count_reg[27]/Q
                         net (fo=2, routed)           0.401    -0.053    PULSE/count_reg[27]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.056 r  PULSE/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.056    PULSE/count_reg[24]_i_1_n_4
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833    -0.857    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[27]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.318    -0.301    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    -0.167    PULSE/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[15]/Q
                         net (fo=2, routed)           0.401    -0.051    PULSE/count_reg[15]
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.058 r  PULSE/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.058    PULSE/count_reg[12]_i_1_n_4
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y9          FDRE                                         r  PULSE/count_reg[15]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.134    -0.165    PULSE/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    PULSE/clk_out1
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  PULSE/count_reg[19]/Q
                         net (fo=2, routed)           0.401    -0.052    PULSE/count_reg[19]
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.057 r  PULSE/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    PULSE/count_reg[16]_i_1_n_4
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    PULSE/clk_out1
    SLICE_X50Y10         FDRE                                         r  PULSE/count_reg[19]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.318    -0.300    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.134    -0.166    PULSE/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564    -0.617    PULSE/clk_out1
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  PULSE/count_reg[23]/Q
                         net (fo=2, routed)           0.401    -0.052    PULSE/count_reg[23]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.057 r  PULSE/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.057    PULSE/count_reg[20]_i_1_n_4
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.835    -0.855    PULSE/clk_out1
    SLICE_X50Y11         FDRE                                         r  PULSE/count_reg[23]/C
                         clock pessimism              0.237    -0.617    
                         clock uncertainty            0.318    -0.300    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.134    -0.166    PULSE/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PULSE/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.273ns (40.492%)  route 0.401ns (59.508%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562    -0.619    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  PULSE/count_reg[31]/Q
                         net (fo=2, routed)           0.401    -0.054    PULSE/count_reg[31]
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.055 r  PULSE/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.055    PULSE/count_reg[28]_i_1_n_4
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.832    -0.858    PULSE/clk_out1
    SLICE_X50Y13         FDRE                                         r  PULSE/count_reg[31]/C
                         clock pessimism              0.238    -0.619    
                         clock uncertainty            0.318    -0.302    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.134    -0.168    PULSE/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 PULSE/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.310ns (45.682%)  route 0.369ns (54.318%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.565    -0.616    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PULSE/count_reg[6]/Q
                         net (fo=2, routed)           0.369    -0.084    PULSE/count_reg[6]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.062 r  PULSE/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    PULSE/count_reg[4]_i_1_n_4
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.836    -0.854    PULSE/clk_out1
    SLICE_X50Y7          FDRE                                         r  PULSE/count_reg[7]/C
                         clock pessimism              0.237    -0.616    
                         clock uncertainty            0.318    -0.299    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134    -0.165    PULSE/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 PULSE/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            PULSE/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5Mhz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5Mhz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5Mhz_1 rise@0.000ns - clk_out1_clk_5Mhz rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.279ns (40.764%)  route 0.405ns (59.236%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5Mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.563    -0.618    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PULSE/count_reg[24]/Q
                         net (fo=2, routed)           0.405    -0.049    PULSE/count_reg[24]
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.066 r  PULSE/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.066    PULSE/count_reg[24]_i_1_n_7
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5Mhz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLK1/inst/clk_in1_clk_5Mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLK1/inst/clk_out1_clk_5Mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLK1/inst/clkout1_buf/O
                         net (fo=34, routed)          0.833    -0.857    PULSE/clk_out1
    SLICE_X50Y12         FDRE                                         r  PULSE/count_reg[24]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.318    -0.301    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.134    -0.167    PULSE/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.233    





