ispLEVER Auto-Make Log File
---------------------------

Updating: JEDEC File
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\Synpwrap.exe -e top_regcont0 -target ispmach4000b -pro '

Copyright (c) 1991-2010 Lattice Semiconductor Corporation,  All rights reserved.
Version : 2.0.00.17.20.15

Done sucessfully with exit code 2.
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: RICARDO

#Implementation: registro contador

$ Start of Compile
#Fri May 26 05:04:07 2017

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\users\richie\desktop\4 semestre\dsd\registro contador\top_regcont0.vhd":7:7:7:18|Top entity is set to top_regcont0.
@W: CD266 :"C:\users\richie\desktop\4 semestre\dsd\registro contador\regcont.vhd":23:24:23:24|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\users\richie\desktop\4 semestre\dsd\registro contador\regcont.vhd":27:14:27:14|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\users\richie\desktop\4 semestre\dsd\registro contador\regcont.vhd":32:15:32:15|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\users\richie\desktop\4 semestre\dsd\registro contador\regcont.vhd":34:24:34:24|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\users\richie\desktop\4 semestre\dsd\registro contador\regcont.vhd":35:21:35:21|q is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:\users\richie\desktop\4 semestre\dsd\registro contador\regcont.vhd":36:21:36:21|q is not readable.  This may cause a simulation mismatch.
@E: CG103 :"C:\users\richie\desktop\4 semestre\dsd\registro contador\regcont.vhd":38:24:38:24|Expecting expression
1 error parsing file C:\users\richie\desktop\4 semestre\dsd\registro contador\regcont.vhd
@END
1 error parsing file C:\users\richie\desktop\4 semestre\dsd\registro contador\top_regcont0.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 26 05:04:07 2017

###########################################################]

Error output EDIF file c:/users/richie/desktop/4 semestre/dsd/registro contador/top_regcont0.edi
Error executing Synplicity VHDL/Verilog HDL Synthesizer with code 2

Done: failed with exit code: 0002.
