// Seed: 481025261
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8, id_9, id_10;
  wire id_11;
  assign id_5 = 1;
  wire id_12;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input uwire id_2,
    output logic id_3,
    input wire void id_4,
    input wire id_5,
    output uwire id_6,
    output wor id_7,
    output tri0 id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10
  );
  assign id_8 = id_5;
  always id_3 <= 1'b0;
endmodule
