// Seed: 568977610
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wor id_7
    , id_26,
    output uwire id_8,
    output supply1 id_9,
    output wor id_10,
    input tri id_11,
    output tri0 id_12,
    input uwire id_13,
    input wor id_14,
    output uwire id_15,
    input wire id_16,
    output tri id_17,
    input tri id_18,
    input supply1 id_19,
    input uwire id_20,
    output wor id_21,
    input tri1 id_22,
    input wand id_23,
    output uwire id_24
);
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    output uwire id_2,
    output wire  id_3,
    output logic id_4,
    input  logic id_5
);
  always id_4 = #1 id_5;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_9 = 0;
endmodule
