[2025-09-17 06:05:35] START suite=qualcomm_srv trace=srv547_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv547_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2806568 heartbeat IPC: 3.563 cumulative IPC: 3.563 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5374414 heartbeat IPC: 3.894 cumulative IPC: 3.721 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5374414 cumulative IPC: 3.721 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5374414 cumulative IPC: 3.721 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14555910 heartbeat IPC: 1.089 cumulative IPC: 1.089 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23693168 heartbeat IPC: 1.094 cumulative IPC: 1.092 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 32819524 heartbeat IPC: 1.096 cumulative IPC: 1.093 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 41815927 heartbeat IPC: 1.112 cumulative IPC: 1.098 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 51188986 heartbeat IPC: 1.067 cumulative IPC: 1.091 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 60231347 heartbeat IPC: 1.106 cumulative IPC: 1.094 (Simulation time: 00 hr 08 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv547_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000009 cycles: 69258785 heartbeat IPC: 1.108 cumulative IPC: 1.096 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 78181780 heartbeat IPC: 1.121 cumulative IPC: 1.099 (Simulation time: 00 hr 10 min 46 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 87217216 heartbeat IPC: 1.107 cumulative IPC: 1.1 (Simulation time: 00 hr 11 min 59 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90839390 cumulative IPC: 1.101 (Simulation time: 00 hr 13 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90839390 cumulative IPC: 1.101 (Simulation time: 00 hr 13 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv547_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.101 instructions: 100000000 cycles: 90839390
CPU 0 Branch Prediction Accuracy: 92.15% MPKI: 14.04 Average ROB Occupancy at Mispredict: 30.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06932
BRANCH_INDIRECT: 0.3429
BRANCH_CONDITIONAL: 12.34
BRANCH_DIRECT_CALL: 0.4103
BRANCH_INDIRECT_CALL: 0.4887
BRANCH_RETURN: 0.385


====Backend Stall Breakdown====
ROB_STALL: 162510
LQ_STALL: 0
SQ_STALL: 871507


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 119.42857
REPLAY_LOAD: 63.79348
NON_REPLAY_LOAD: 22.328632

== Total ==
ADDR_TRANS: 39292
REPLAY_LOAD: 23476
NON_REPLAY_LOAD: 99742

== Counts ==
ADDR_TRANS: 329
REPLAY_LOAD: 368
NON_REPLAY_LOAD: 4467

cpu0->cpu0_STLB TOTAL        ACCESS:    2130703 HIT:    2106123 MISS:      24580 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2130703 HIT:    2106123 MISS:      24580 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 175.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9307504 HIT:    8538984 MISS:     768520 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7542881 HIT:    6908825 MISS:     634056 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     588457 HIT:     514612 MISS:      73845 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1118810 HIT:    1105033 MISS:      13777 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      57356 HIT:      10514 MISS:      46842 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15362919 HIT:    7673106 MISS:    7689813 MSHR_MERGE:    1898323
cpu0->cpu0_L1I LOAD         ACCESS:   15362919 HIT:    7673106 MISS:    7689813 MSHR_MERGE:    1898323
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30153868 HIT:   26059643 MISS:    4094225 MSHR_MERGE:    1697020
cpu0->cpu0_L1D LOAD         ACCESS:   16627047 HIT:   14372757 MISS:    2254290 MSHR_MERGE:     502899
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13465888 HIT:   11683433 MISS:    1782455 MSHR_MERGE:    1193997
cpu0->cpu0_L1D TRANSLATION  ACCESS:      60933 HIT:       3453 MISS:      57480 MSHR_MERGE:        124
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12634902 HIT:   10497998 MISS:    2136904 MSHR_MERGE:    1075132
cpu0->cpu0_ITLB LOAD         ACCESS:   12634902 HIT:   10497998 MISS:    2136904 MSHR_MERGE:    1075132
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.265 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28624434 HIT:   27184696 MISS:    1439738 MSHR_MERGE:     370808
cpu0->cpu0_DTLB LOAD         ACCESS:   28624434 HIT:   27184696 MISS:    1439738 MSHR_MERGE:     370808
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.735 cycles
cpu0->LLC TOTAL        ACCESS:     875356 HIT:     787835 MISS:      87521 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     634056 HIT:     573018 MISS:      61038 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      73845 HIT:      65319 MISS:       8526 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     120613 HIT:     119987 MISS:        626 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46842 HIT:      29511 MISS:      17331 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1962
  ROW_BUFFER_MISS:      84932
  AVG DBUS CONGESTED CYCLE: 4.543
Channel 0 WQ ROW_BUFFER_HIT:       1117
  ROW_BUFFER_MISS:       7091
  FULL:          0
Channel 0 REFRESHES ISSUED:       7570

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       554033       561993        66336         9705
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27         1383         3265         1852
  STLB miss resolved @ L2C                0          312         2793         6509         5063
  STLB miss resolved @ LLC                0          167         5057        15432        11234
  STLB miss resolved @ MEM                0            4         2437         9287        13418

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199086        57376      1453291       106005          645
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          359          588           96
  STLB miss resolved @ L2C                0          100         1298          571           37
  STLB miss resolved @ LLC                0           26         1444         2230          106
  STLB miss resolved @ MEM                0            0          408          527          305
[2025-09-17 06:18:44] END   suite=qualcomm_srv trace=srv547_ap (rc=0)
