"ID","Process ID","Process Name","Host Name","thread Domain:Push/Pop_Range:PL_Type:PL_Value:CLR_Type:Color:Msg_Type:Msg","Id:Domain:Start/Stop_Range:PL_Type:PL_Value:CLR_Type:Color:Msg_Type:Msg","Kernel Name","Context","Stream","Block Size","Grid Size","Device","CC","Section Name","Metric Name","Metric Unit","Metric Value","Rule Name","Rule Type","Rule Description","Estimated Speedup Type","Estimated Speedup"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","929.82",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","208,292",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","65.40",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","51.84",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","224",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","71.45",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","53.78",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","190,644.43",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","57.26",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","INF","Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. Check both the Compute Workload Analysis and Memory Workload Analysis sections.","",""
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 3% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Mbyte","3.67",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","40,000",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","1.45",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","1.33",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","36.99",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","1.48",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","36.99",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","86.24"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","483.61",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","65.40",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","57.26",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","54.26",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","34.40",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","57.26",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L1TEX might not be optimal. On average, only 15.3 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","34.06"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","57.2"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","38.02",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.38",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","61.98",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","13.71",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.58",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 2.6 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 13.71 active warps per scheduler, but only an average of 0.58 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, avoid possible load imbalances due to highly different execution durations per warp. Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.","local","34.6"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","36.06",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","36.70",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","26.07",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","23.25",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 22.9 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 63.6% of the total average of 36.1 cycles between issuing two instructions.","global","34.6"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","ThreadDivergence","OPT","Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early thread completion, and divergent flow control can significantly lower the number of active threads in a warp per cycle. This kernel achieves an average of 26.1 threads being active per cycle. This is further reduced to 23.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch. Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads execute the instructions. Try to avoid different execution paths within a warp when possible.","global","15.65"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","69,298.73",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","15,522,916",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","70,526.50",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","15,797,937",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1956855 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","6.881"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Block Size","","512",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Grid Size","","200",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","22",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","65.54",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","5.12",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Threads","thread","102,400",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.89",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","5",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","10",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","4",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","83.39",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","53.37",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (83.4%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","16.61"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","141,054.17",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","6,530,048",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","190,644.43",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","11,663,680",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","190,712.23",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","9,675,600",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","190,644.43",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","11,663,680",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","185,488.72",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","46,654,720",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMs have a much higher number of active cycles than the average number of active cycles. Additionally, other SMs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 7.49% above the average, while the minimum instance value is 8.91% below the average.","global","6.852"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 7.94% above the average, while the minimum instance value is 9.97% below the average.","global","7.075"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L1 Slices have a much higher number of active cycles than the average number of active cycles. Additionally, other L1 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 7.49% above the average, while the minimum instance value is 8.91% below the average.","global","6.852"
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.16",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","2,505,528",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","40.58",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","3,080.83",
"0","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","16","(512, 1, 1)","(200, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 4277198 excessive sectors (49% of the total 8719911 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","46.41"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","928.82",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","30,971",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.81",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.71",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","33.34",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","28.72",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","1.31",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","518.25",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.30",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.57",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.01",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","14.34",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.57",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","14.34",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","95.52"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","6.62",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.81",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.75",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","44.04",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","66.44",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.30",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 10.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 99.9% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.9034"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.4205"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","14.33",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.14",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","85.67",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","3.99",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.24",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 7.0 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 3.99 active warps per scheduler, but only an average of 0.24 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","85.67"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","27.86",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","28.06",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.87",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","28.25",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 10.4 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 37.4% of the total average of 27.9 cycles between issuing two instructions.","global","37.41"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","73.78",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","16,527",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","74.32",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","16,647",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1217 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","1.987"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Block Size","","512",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Grid Size","","1",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","16",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","65.54",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","4.11",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Threads","thread","512",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.00",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 1 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","98.21"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","8",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","12",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","4",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","24.99",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","15.99",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (25.0%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","75.01"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","287.33",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","971,264",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","518.25",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","1,734,348",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","8,885.79",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","1,438,608",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","518.25",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","1,734,348",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","518.69",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","6,937,392",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L2 Slices have a much higher number of active cycles than the average number of active cycles. Additionally, other L2 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 20.95% above the average, while the minimum instance value is 21.76% below the average.","global","6.212"
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.15",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","2,536",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","97.16",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0.16",
"1","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","16","(512, 1, 1)","(1, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 5128 excessive sectors (77% of the total 6660 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","22.83"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","922.23",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","5,165",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.30",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.08",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","5.60",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","7.65",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","0.30",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","57.41",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.02",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.04",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.00",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","0.96",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.04",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","0.96",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","99.5"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Mbyte/second","777.14",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.30",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.29",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","87.50",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","97.28",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.02",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.07443"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 0.0% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.2651"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","4.04",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.04",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","95.96",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","1",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.04",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 24.7 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 1.00 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","95.96"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","24.73",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","26.89",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","1",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","0.97",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 12.9 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 52.1% of the total average of 24.7 cycles between issuing two instructions.","global","52.05"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 8.3 cycles being stalled waiting for an immediate constant cache (IMC) miss. A read from constant memory costs one memory read from device memory only on a cache miss; otherwise, it just costs one read from the constant cache. Immediate constants are encoded into the SASS instruction as 'c[bank][offset]'. Accesses to different addresses by threads within a warp are serialized, thus the cost scales linearly with the number of unique addresses read by all threads within a warp. As such, the constant cache is best when threads in the same warp access only a few distinct locations. If all threads of a warp access the same location, then constant memory can be as fast as a register access. This stall type represents about 33.8% of the total average of 24.7 cycles between issuing two instructions.","global","33.76"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","ThreadDivergence","OPT","Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early thread completion, and divergent flow control can significantly lower the number of active threads in a warp per cycle. This kernel achieves an average of 1.0 threads being active per cycle. This is further reduced to 1.0 threads per warp due to predication. The compiler may use predication to avoid an actual branch. Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads execute the instructions. Try to avoid different execution paths within a warp when possible.","global","0.01609"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","0.51",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","114",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","0.55",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","124",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Block Size","","1",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Grid Size","","1",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","26",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","32.77",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","byte/block","0",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Threads","thread","1",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.00",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 1 threads per block. Consequently, some threads in a warp are masked off and those hardware resources are unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256 threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one large thread block per multiprocessor if latency affects performance.  This is particularly beneficial to kernels that frequently call __syncthreads(). See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","96.88"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 1 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","98.21"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","64",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","32",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","64",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","32",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","50",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","1.50",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","0.96",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (50.0%) and measured achieved occupancy (1.5%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","95.96"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","TheoreticalOccupancy","OPT","The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the hardware maximum of 16. This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM. This kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory.","global","50"
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","5.67",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","162,304",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","57.41",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","289,212",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","220.17",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","239,952",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","57.41",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","289,212",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","13.69",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","1,156,848",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.04",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","5",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","100",
"2","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 0:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","929.89",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","209,288",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","65.08",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","51.61",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","225.06",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","71.31",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","53.53",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","190,990.38",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","56.99",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","INF","Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. Check both the Compute Workload Analysis and Memory Workload Analysis sections.","",""
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 3% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Mbyte","3.67",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","40,000",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","1.45",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","1.32",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","36.93",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","1.48",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","36.93",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","86.26"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","481.48",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","65.08",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","56.99",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","54.25",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","34.40",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","56.99",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L1TEX might not be optimal. On average, only 15.3 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","33.89"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","56.92"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","38.07",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.38",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","61.93",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","13.71",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.57",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 2.6 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 13.71 active warps per scheduler, but only an average of 0.57 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, avoid possible load imbalances due to highly different execution durations per warp. Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.","local","34.92"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","36.01",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","36.65",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","26.07",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","23.25",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 23.0 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 63.8% of the total average of 36.0 cycles between issuing two instructions.","global","34.92"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","ThreadDivergence","OPT","Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early thread completion, and divergent flow control can significantly lower the number of active threads in a warp per cycle. This kernel achieves an average of 26.1 threads being active per cycle. This is further reduced to 23.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch. Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads execute the instructions. Try to avoid different execution paths within a warp when possible.","global","15.58"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","69,298.73",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","15,522,916",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","70,526.37",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","15,797,907",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1956855 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","6.869"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Block Size","","512",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Grid Size","","200",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","22",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","65.54",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","5.12",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Threads","thread","102,400",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.89",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","5",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","10",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","4",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","83.11",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","53.19",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (83.1%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","16.89"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","141,094.67",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","6,560,768",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","190,990.38",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","11,719,512",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","191,012.75",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","9,721,872",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","190,990.38",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","11,719,512",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","185,259.32",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","46,878,048",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMs have a much higher number of active cycles than the average number of active cycles. Additionally, other SMs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 7.77% above the average, while the minimum instance value is 8.11% below the average.","global","7.094"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMSPs have a much higher number of active cycles than the average number of active cycles. Additionally, other SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 9.60% above the average, while the minimum instance value is 9.04% below the average.","global","8.501"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L1 Slices have a much higher number of active cycles than the average number of active cycles. Additionally, other L1 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 7.77% above the average, while the minimum instance value is 8.11% below the average.","global","7.094"
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.16",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","2,505,528",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","40.58",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","3,080.83",
"3","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","17","(512, 1, 1)","(200, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 4277198 excessive sectors (49% of the total 8719911 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","46.26"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","928.14",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","31,424",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.85",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.70",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","33.86",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","28.04",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","1.30",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","526.43",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.29",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.56",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.01",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","14.12",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.56",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","14.12",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","95.59"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","6.54",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.85",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.74",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","44.02",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","67.82",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.29",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 10.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 99.9% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.8943"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.4111"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","14.18",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.14",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","85.82",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","3.99",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.23",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 7.1 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 3.99 active warps per scheduler, but only an average of 0.23 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","85.82"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","28.15",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","28.35",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.87",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","28.25",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 10.8 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 38.3% of the total average of 28.1 cycles between issuing two instructions.","global","38.28"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","73.78",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","16,527",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","74.32",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","16,647",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1217 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","1.956"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Block Size","","512",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Grid Size","","1",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","16",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","65.54",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","4.11",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Threads","thread","512",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.00",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 1 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","98.21"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","8",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","12",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","4",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","24.85",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","15.91",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (24.9%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","75.15"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","288.17",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","985,088",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","526.43",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","1,759,688",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","8,917.33",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","1,459,536",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","526.43",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","1,759,688",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","524.07",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","7,038,752",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L2 Slices have a much higher number of active cycles than the average number of active cycles. Additionally, other L2 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 25.04% above the average, while the minimum instance value is 23.05% below the average.","global","7.343"
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.15",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","2,536",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","97.16",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0.16",
"4","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","17","(512, 1, 1)","(1, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 5128 excessive sectors (77% of the total 6660 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","22.58"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.20",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","920.26",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","5,125",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.34",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.09",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","5.57",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","7.73",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","0.34",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","56.80",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.02",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.04",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.00",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","0.97",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.04",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","0.97",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","99.5"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Mbyte/second","804.60",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.34",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.28",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","87.50",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","98.29",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.02",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.07501"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 0.0% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.2933"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","4.04",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.04",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","95.96",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","1",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.04",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 24.8 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 1.00 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","95.96"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","24.77",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","26.95",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","1",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","0.97",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 12.8 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 51.6% of the total average of 24.8 cycles between issuing two instructions.","global","51.63"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 8.3 cycles being stalled waiting for an immediate constant cache (IMC) miss. A read from constant memory costs one memory read from device memory only on a cache miss; otherwise, it just costs one read from the constant cache. Immediate constants are encoded into the SASS instruction as 'c[bank][offset]'. Accesses to different addresses by threads within a warp are serialized, thus the cost scales linearly with the number of unique addresses read by all threads within a warp. As such, the constant cache is best when threads in the same warp access only a few distinct locations. If all threads of a warp access the same location, then constant memory can be as fast as a register access. This stall type represents about 33.7% of the total average of 24.8 cycles between issuing two instructions.","global","33.66"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","ThreadDivergence","OPT","Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early thread completion, and divergent flow control can significantly lower the number of active threads in a warp per cycle. This kernel achieves an average of 1.0 threads being active per cycle. This is further reduced to 1.0 threads per warp due to predication. The compiler may use predication to avoid an actual branch. Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads execute the instructions. Try to avoid different execution paths within a warp when possible.","global","0.01622"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","0.51",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","114",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","0.55",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","124",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Block Size","","1",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Grid Size","","1",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","26",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","32.77",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","byte/block","0",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Threads","thread","1",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.00",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 1 threads per block. Consequently, some threads in a warp are masked off and those hardware resources are unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256 threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one large thread block per multiprocessor if latency affects performance.  This is particularly beneficial to kernels that frequently call __syncthreads(). See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","96.88"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 1 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","98.21"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","64",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","32",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","64",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","32",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","50",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","1.52",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","0.97",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (50.0%) and measured achieved occupancy (1.5%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","95.96"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","TheoreticalOccupancy","OPT","The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the hardware maximum of 16. This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM. This kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory.","global","50"
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","5.83",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","160,256",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","56.80",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","286,944",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","213.08",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","238,080",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","56.80",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","286,944",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","13.71",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","1,147,776",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.04",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","5",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","100",
"5","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 1:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","929.83",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","208,351",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","65.38",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","51.84",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","224.06",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","71.34",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","53.79",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","190,956.20",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","57.24",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","INF","Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. Check both the Compute Workload Analysis and Memory Workload Analysis sections.","",""
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved 3% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Mbyte","3.67",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","40,000",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","1.45",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","1.33",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","36.93",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","1.48",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","36.93",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","86.26"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","483.54",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","65.38",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","57.24",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","54.24",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","34.39",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","57.24",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L1TEX might not be optimal. On average, only 15.3 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","34.05"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","57.18"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","38.08",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.38",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","61.92",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","13.71",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.58",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 2.6 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 13.71 active warps per scheduler, but only an average of 0.58 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, avoid possible load imbalances due to highly different execution durations per warp. Reducing stalls indicated on the Warp State Statistics and Source Counters sections can help, too.","local","34.62"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","35.99",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","36.63",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","26.07",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","23.25",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 22.9 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 63.7% of the total average of 36.0 cycles between issuing two instructions.","global","34.62"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","WarpStateStats","","","","ThreadDivergence","OPT","Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early thread completion, and divergent flow control can significantly lower the number of active threads in a warp per cycle. This kernel achieves an average of 26.1 threads being active per cycle. This is further reduced to 23.3 threads per warp due to predication. The compiler may use predication to avoid an actual branch. Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads execute the instructions. Try to avoid different execution paths within a warp when possible.","global","15.65"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","69,298.73",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","15,522,916",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","70,526.29",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","15,797,888",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1956855 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","6.87"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Block Size","","512",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Grid Size","","200",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","22",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","65.54",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","5.12",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Threads","thread","102,400",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.89",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","5",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","10",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","4",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","83.10",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","53.18",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (83.1%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","16.9"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","141,072.83",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","6,531,072",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","190,956.20",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","11,667,068",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","190,937.60",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","9,678,336",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","190,956.20",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","11,667,068",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","185,197.67",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","46,668,272",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMs have a much higher number of active cycles than the average number of active cycles. Additionally, other SMs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 7.37% above the average, while the minimum instance value is 8.46% below the average.","global","6.751"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more SMSPs have a much higher number of active cycles than the average number of active cycles. Additionally, other SMSPs have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 10.54% above the average, while the minimum instance value is 9.41% below the average.","global","9.369"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L1 Slices have a much higher number of active cycles than the average number of active cycles. Additionally, other L1 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 7.37% above the average, while the minimum instance value is 8.46% below the average.","global","6.751"
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.16",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","2,505,528",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","40.58",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","3,080.83",
"6","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_flat_kernel_old(int, int, const int *, const int *, const float *, const float *, float *, int *, float *)","1","18","(512, 1, 1)","(200, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 4277198 excessive sectors (49% of the total 8719911 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","46.45"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.21",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","928.48",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","31,792",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.84",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.69",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","34.24",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","27.65",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","1.28",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","533.18",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.29",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.55",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.01",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","13.94",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.56",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","13.94",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","95.64"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Gbyte/second","6.44",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.84",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.77",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","44.04",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","68.36",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.29",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L2 might not be optimal. On average, only 10.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 99.9% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.8796"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.4058"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","14.17",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.14",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","85.83",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","3.99",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.23",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 7.1 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 3.99 active warps per scheduler, but only an average of 0.23 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","85.83"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","28.17",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","28.38",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","31.87",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","28.25",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 11.1 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 39.2% of the total average of 28.2 cycles between issuing two instructions.","global","39.24"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","73.78",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","16,527",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","74.32",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","16,647",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","InstructionStats","","","","FPInstructions","OPT","This kernel executes 0 fused and 1217 non-fused FP32 instructions. By converting pairs of non-fused instructions to their fused (https://docs.nvidia.com/cuda/floating-point/#cuda-and-floating-point), higher-throughput equivalent, the achieved FP32 performance could be increased by up to 50% (relative to its current performance). Check the Source page to identify where this kernel executes FP32 instructions.","global","1.932"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Block Size","","512",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Grid Size","","1",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","16",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","65.54",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","Kbyte/block","4.11",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Threads","thread","512",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.00",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 1 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","98.21"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","8",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","12",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","4",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","64",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","100",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","24.56",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","15.72",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (100.0%) and measured achieved occupancy (24.6%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","75.44"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","287.33",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","997,376",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","533.18",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","1,780,296",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","8,708.44",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","1,476,768",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","533.18",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","1,780,296",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","524.53",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","7,121,184",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","WorkloadDistribution","","","","WorkloadImbalance","OPT","One or more L2 Slices have a much lower number of active cycles than the average number of active cycles. Maximum instance value is 21.60% above the average, while the minimum instance value is 23.89% below the average.","global","6.113"
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.15",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","2,536",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","97.16",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0.16",
"7","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_reduce_update_kernel_one_block(int, const int *, const float *, float *)","1","18","(512, 1, 1)","(1, 1, 1)","0","8.0","SourceCounters","","","","UncoalescedGlobalAccess","OPT","This kernel has uncoalesced global accesses resulting in a total of 5128 excessive sectors (77% of the total 6660 sectors). Check the L2 Theoretical Sectors Global Excessive table for the primary source locations. The CUDA Programming Guide (https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#device-memory-accesses) has additional information on reducing uncoalesced device memory accesses.","global","21.79"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Frequency","cycle/nsecond","1.20",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Frequency","cycle/usecond","918.12",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Elapsed Cycles","cycle","5,142",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Memory Throughput","%","0.45",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","DRAM Throughput","%","0.08",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Duration","usecond","5.60",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L1/TEX Cache Throughput","%","7.73",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","L2 Cache Throughput","%","0.45",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","SM Active Cycles","cycle","56.80",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU Speed Of Light Throughput","Compute (SM) Throughput","%","0.02",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight","","","","SOLBottleneck","OPT","This kernel grid is too small to fill the available resources on this device, resulting in only 0.0 full waves across all SMs. Look at Launch Statistics for more details.","",""
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SpeedOfLight_RooflineChart","","","","SOLFPRoofline","INF","The ratio of peak float (fp32) to double (fp64) performance on this device is 2:1. The kernel achieved  close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance. See the Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#roofline) for more details on roofline analysis.","",""
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Buffer Size","Kbyte","524.29",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Dropped Samples","sample","0",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","Maximum Sampling Interval","cycle","20,000",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","PM Sampling","# Pass Groups","","4",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Active","inst/cycle","0.04",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Executed Ipc Elapsed","inst/cycle","0.00",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issue Slots Busy","%","0.97",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","Issued Ipc Active","inst/cycle","0.04",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Compute Workload Analysis","SM Busy","%","0.97",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","ComputeWorkloadAnalysis","","","","HighPipeUtilization","OPT","All compute pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.","local","99.5"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Memory Throughput","Mbyte/second","777.14",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Busy","%","0.33",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Max Bandwidth","%","0.45",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L1/TEX Hit Rate","%","87.50",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Success Rate","%","0",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Compression Ratio","","0",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","L2 Hit Rate","%","97.17",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Memory Workload Analysis","Mem Pipes Busy","%","0.02",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global loads from L1TEX might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global loads.","global","0.07476"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","MemoryWorkloadAnalysis_Tables","","","","MemoryCacheAccessPattern","OPT","The memory access pattern for global stores to L2 might not be optimal. On average, only 4.0 of the 32 bytes transmitted per sector are utilized by each thread. This applies to the 0.0% of sectors missed in L1TEX. This could possibly be caused by a stride between threads. Check the Source Counters section for uncoalesced global stores.","global","0.3965"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","One or More Eligible","%","3.94",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Issued Warp Per Scheduler","","0.04",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","No Eligible","%","96.06",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Active Warps Per Scheduler","warp","1",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Scheduler Statistics","Eligible Warps Per Scheduler","warp","0.04",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","SchedulerStats","","","","IssueSlotUtilization","OPT","Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only issues an instruction every 25.4 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 1.00 active warps per scheduler, but only an average of 0.04 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps, reduce the time the active warps are stalled by inspecting the top stall reasons on the Warp State Statistics and Source Counters sections.","local","96.06"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Issued Instruction","cycle","25.41",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Warp Cycles Per Executed Instruction","cycle","27.64",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Active Threads Per Warp","","1",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Warp State Statistics","Avg. Not Predicated Off Threads Per Warp","","0.97",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 12.8 cycles being stalled waiting for a scoreboard dependency on a L1TEX (local, global, surface, texture) operation. Find the instruction producing the data being waited upon to identify the culprit. To reduce the number of cycles waiting on L1TEX data accesses verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit rates by increasing data locality (coalescing), or by changing the cache configuration. Consider moving frequently used data to shared memory. This stall type represents about 50.6% of the total average of 25.4 cycles between issuing two instructions.","global","50.56"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","OPT","On average, each warp of this kernel spends 8.3 cycles being stalled waiting for an immediate constant cache (IMC) miss. A read from constant memory costs one memory read from device memory only on a cache miss; otherwise, it just costs one read from the constant cache. Immediate constants are encoded into the SASS instruction as 'c[bank][offset]'. Accesses to different addresses by threads within a warp are serialized, thus the cost scales linearly with the number of unique addresses read by all threads within a warp. As such, the constant cache is best when threads in the same warp access only a few distinct locations. If all threads of a warp access the same location, then constant memory can be as fast as a register access. This stall type represents about 32.8% of the total average of 25.4 cycles between issuing two instructions.","global","32.81"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","CPIStall","INF","Check the Warp Stall Sampling (All Samples) table for the top stall locations in your source based on sampling data. The Kernel Profiling Guide (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-reference) provides more details on each stall reason.","",""
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","WarpStateStats","","","","ThreadDivergence","OPT","Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early thread completion, and divergent flow control can significantly lower the number of active threads in a warp per cycle. This kernel achieves an average of 1.0 threads being active per cycle. This is further reduced to 1.0 threads per warp due to predication. The compiler may use predication to avoid an actual branch. Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads execute the instructions. Try to avoid different execution paths within a warp when possible.","global","0.01616"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Executed Instructions Per Scheduler","inst","0.51",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Executed Instructions","inst","114",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Avg. Issued Instructions Per Scheduler","inst","0.55",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Instruction Statistics","Issued Instructions","inst","124",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Block Size","","1",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Function Cache Configuration","","CachePreferNone",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Grid Size","","1",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Registers Per Thread","register/thread","26",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Shared Memory Configuration Size","Kbyte","32.77",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Driver Shared Memory Per Block","Kbyte/block","1.02",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Dynamic Shared Memory Per Block","byte/block","0",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Static Shared Memory Per Block","byte/block","0",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","# SMs","SM","56",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Threads","thread","1",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Uses Green Context","","0",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Launch Statistics","Waves Per SM","","0.00",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 1 threads per block. Consequently, some threads in a warp are masked off and those hardware resources are unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256 threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one large thread block per multiprocessor if latency affects performance.  This is particularly beneficial to kernels that frequently call __syncthreads(). See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","96.88"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","LaunchStats","","","","LaunchConfiguration","OPT","The grid for this launch is configured to execute only 1 blocks, which is less than the GPU's 56 multiprocessors. This can underutilize some multiprocessors. If you do not intend to execute this kernel concurrently with other workloads, consider reducing the block size to have at least one block per multiprocessor or increase the size of the grid to fully utilize the available hardware resources. See the Hardware Model (https://docs.nvidia.com/nsight-compute/ProfilingGuide/index.html#metrics-hw-model) description for more details on launch configurations.","global","98.21"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit SM","block","32",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Registers","block","64",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Shared Mem","block","32",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Block Limit Warps","block","64",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Active Warps per SM","warp","32",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Theoretical Occupancy","%","50",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Occupancy","%","1.56",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","Achieved Active Warps Per SM","warp","1.00",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","AchievedOccupancy","OPT","The difference between calculated theoretical (50.0%) and measured achieved occupancy (1.6%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel. See the CUDA Best Practices Guide (https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/index.html#occupancy) for more details on optimizing occupancy.","global","96.06"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Occupancy","","","","TheoreticalOccupancy","OPT","The 8.00 theoretical warps per scheduler this kernel can issue according to its occupancy are below the hardware maximum of 16. This kernel's theoretical occupancy (50.0%) is limited by the number of blocks that can fit on the SM. This kernel's theoretical occupancy (50.0%) is limited by the required amount of shared memory.","global","50"
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average DRAM Active Cycles","cycle","5.67",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total DRAM Elapsed Cycles","cycle","160,768",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L1 Active Cycles","cycle","56.80",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L1 Elapsed Cycles","cycle","287,924",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average L2 Active Cycles","cycle","211.71",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total L2 Elapsed Cycles","cycle","238,800",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SM Active Cycles","cycle","56.80",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SM Elapsed Cycles","cycle","287,924",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Average SMSP Active Cycles","cycle","14.07",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","GPU and Memory Workload Distribution","Total SMSP Elapsed Cycles","cycle","1,151,696",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions Ratio","%","0.04",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Instructions","inst","5",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Branch Efficiency","%","100",
"8","253335","SpMV","127.0.0.1","253335  ""<default domain>:COO_NEW_1 SortR degme.mtx 1 512 2:none:none:none:none:none:none"" ","","spmv_coo_serial_kernel(int, const int *, const int *, const float *, const float *, float *)","1","7","(1, 1, 1)","(1, 1, 1)","0","8.0","Source Counters","Avg. Divergent Branches","","0",
