<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-samsung › s5p-clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>s5p-clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2009 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com/</span>
<span class="cm"> *</span>
<span class="cm"> * S5P - Common clock support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/clock-clksrc.h&gt;</span>
<span class="cp">#include &lt;plat/s5p-clock.h&gt;</span>

<span class="cm">/* fin_apll, fin_mpll and fin_epll are all the same clock, which we call</span>
<span class="cm"> * clk_ext_xtal_mux.</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_ext_xtal_mux</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ext_xtal&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_xusbxti</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;xusbxti&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">s5p_clk_27m</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_27m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">27000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* 48MHz USB Phy clock output */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_48m</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;clk_48m&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* APLL clock output</span>
<span class="cm"> * No need .ctrlbit, this is always on</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_apll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* BPLL clock output */</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_bpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_bpll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_bpll_div2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_bpll_div2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CPLL clock output */</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_cpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_cpll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* MPLL clock output</span>
<span class="cm"> * No need .ctrlbit, this is always on</span>
<span class="cm">*/</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_mpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_mpll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_mpll_div2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_mpll_div2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* EPLL clock output */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_epll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_epll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* DPLL clock output */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_dpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_dpll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* VPLL clock output */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_fout_vpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;fout_vpll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Possible clock sources for APLL Mux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_apll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_apll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_apll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_apll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_apll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_apll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Possible clock sources for BPLL Mux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_bpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_bpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_bpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_bpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_bpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_bpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_bpll_fout_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_bpll_div2</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_bpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_bpll_fout</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_bpll_fout_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_bpll_fout_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Possible clock sources for CPLL Mux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_cpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_cpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_cpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_cpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_cpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_cpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Possible clock sources for MPLL Mux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_mpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_mpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_mpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_mpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_mpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_mpll_fout_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_mpll_div2</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_mpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_mpll_fout</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_mpll_fout_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_mpll_fout_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Possible clock sources for EPLL Mux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_epll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_epll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_epll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_epll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_epll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_epll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Possible clock sources for DPLL Mux */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_src_dpll_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fin_dpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_fout_dpll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_sources</span> <span class="n">clk_src_dpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">sources</span>	<span class="o">=</span> <span class="n">clk_src_dpll_list</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_src_dpll_list</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_vpll</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vpll&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">s5p_gatectrl</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrlbit</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ctrlbit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">con</span><span class="p">;</span>

	<span class="n">con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">con</span> <span class="o">=</span> <span class="n">enable</span> <span class="o">?</span> <span class="p">(</span><span class="n">con</span> <span class="o">|</span> <span class="n">ctrlbit</span><span class="p">)</span> <span class="o">:</span> <span class="p">(</span><span class="n">con</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ctrlbit</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">con</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s5p_epll_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctrlbit</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ctrlbit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">epll_con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S5P_EPLL_CON</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ctrlbit</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">epll_con</span> <span class="o">|</span> <span class="n">ctrlbit</span><span class="p">,</span> <span class="n">S5P_EPLL_CON</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">epll_con</span><span class="p">,</span> <span class="n">S5P_EPLL_CON</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s5p_epll_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s5p_spdif_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pclk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pclk</span> <span class="o">=</span> <span class="n">clk_get_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">pclk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pclk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">(</span><span class="n">pclk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">pclk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s5p_spdif_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pclk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rate</span><span class="p">;</span>

	<span class="n">pclk</span> <span class="o">=</span> <span class="n">clk_get_parent</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">pclk</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">rate</span> <span class="o">=</span> <span class="n">pclk</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">(</span><span class="n">pclk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">pclk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">s5p_sclk_spdif_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">s5p_spdif_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s5p_spdif_get_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">s5p_clks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_ext_xtal_mux</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_48m</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s5p_clk_27m</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_apll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_mpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_dpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_fout_vpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_vpll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_xusbxti</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">s5p_register_clocks</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal_freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">clk_ext_xtal_mux</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">xtal_freq</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">s5p_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p_clks</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register s5p clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
