# 0 "arch/arm64/boot/dts/qcom/qcs8300-ride.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/qcs8300-ride.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/qcs8300-ride.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 10 "arch/arm64/boot/dts/qcom/qcs8300-ride.dts" 2

# 1 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,qcs8300-gcc.h" 1
# 7 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 8 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sa8775p-camcc.h" 1
# 9 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sa8775p-dispcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sa8775p-gpucc.h" 1
# 11 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sa8775p-videocc.h" 1
# 12 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 13 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/firmware/qcom,scm.h" 1
# 14 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 15 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,qcs8300-rpmh.h" 1
# 16 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 17 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 18 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom,rpmhpd.h" 1
# 19 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 20 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 21 "arch/arm64/boot/dts/qcom/qcs8300.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  xo_board_clk: xo-board-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32000>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a78c";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <472>;
   qcom,freq-domain = <&cpufreq_hw 0>;

   l2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a78c";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&l2_1>;
   power-domains = <&cpu_pd1>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <472>;
   qcom,freq-domain = <&cpufreq_hw 0>;

   l2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a78c";
   reg = <0x0 0x200>;
   enable-method = "psci";
   next-level-cache = <&l2_2>;
   power-domains = <&cpu_pd2>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <507>;
   qcom,freq-domain = <&cpufreq_hw 2>;

   l2_2: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a78c";
   reg = <0x0 0x300>;
   enable-method = "psci";
   next-level-cache = <&l2_3>;
   power-domains = <&cpu_pd3>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1946>;
   dynamic-power-coefficient = <507>;
   qcom,freq-domain = <&cpufreq_hw 2>;

   l2_3: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu4: cpu@10000 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x10000>;
   enable-method = "psci";
   next-level-cache = <&l2_4>;
   power-domains = <&cpu_pd4>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   qcom,freq-domain = <&cpufreq_hw 1>;

   l2_4: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_1>;
   };
  };

  cpu5: cpu@10100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x10100>;
   enable-method = "psci";
   next-level-cache = <&l2_5>;
   power-domains = <&cpu_pd5>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   qcom,freq-domain = <&cpufreq_hw 1>;

   l2_5: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_1>;
   };
  };

  cpu6: cpu@10200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x10200>;
   enable-method = "psci";
   next-level-cache = <&l2_6>;
   power-domains = <&cpu_pd6>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   qcom,freq-domain = <&cpufreq_hw 1>;

   l2_6: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_1>;
   };
  };

  cpu7: cpu@10300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x10300>;
   enable-method = "psci";
   next-level-cache = <&l2_7>;
   power-domains = <&cpu_pd7>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   qcom,freq-domain = <&cpufreq_hw 1>;

   l2_7: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_1>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu4>;
    };

    core1 {
     cpu = <&cpu5>;
    };

    core2 {
     cpu = <&cpu6>;
    };

    core3 {
     cpu = <&cpu7>;
    };
   };
  };

  l3_0: l3-cache-0 {
   compatible = "cache";
   cache-level = <3>;
   cache-unified;
  };

  l3_1: l3-cache-1 {
   compatible = "cache";
   cache-level = <3>;
   cache-unified;
  };

  idle-states {
   entry-method = "psci";

   little_cpu_sleep_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <449>;
    exit-latency-us = <801>;
    min-residency-us = <1574>;
    local-timer-stop;
   };

   little_cpu_sleep_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <602>;
    exit-latency-us = <961>;
    min-residency-us = <4288>;
    local-timer-stop;
   };

   big_cpu_sleep_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "gold-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <549>;
    exit-latency-us = <901>;
    min-residency-us = <1774>;
    local-timer-stop;
   };

   big_cpu_sleep_1: cpu-sleep-1-1 {
    compatible = "arm,idle-state";
    idle-state-name = "gold-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <702>;
    exit-latency-us = <1061>;
    min-residency-us = <4488>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   silver_cluster_sleep: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000044>;
    entry-latency-us = <2552>;
    exit-latency-us = <2848>;
    min-residency-us = <5908>;
   };

   gold_cluster_sleep: cluster-sleep-1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000044>;
    entry-latency-us = <2752>;
    exit-latency-us = <3048>;
    min-residency-us = <6118>;
   };

   system_sleep: domain-sleep {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x42000144>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9987>;
   };
  };
 };

 dummy_eud: dummy-sink {
  compatible = "arm,coresight-dummy-sink";

  in-ports {
   port {
    eud_in: endpoint {
     remote-endpoint = <&swao_rep_out1>;
    };
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-qcs8300", "qcom,scm";
   qcom,dload-mode = <&tcsr 0x13000>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 clk_virt: interconnect-0 {
  compatible = "qcom,qcs8300-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-1 {
  compatible = "qcom,qcs8300-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 qup_opp_table: opp-table-qup {
  compatible = "operating-points-v2";

  opp-120000000 {
   opp-hz = /bits/ 64 <120000000>;
   required-opps = <&rpmhpd_opp_svs_l1>;
  };
 };

 pmu-a55 {
  compatible = "arm,cortex-a55-pmu";
  interrupts = <1 7 8>;
 };

 pmu-a78 {
  compatible = "arm,cortex-a78-pmu";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cpu_pd0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd0>;
   domain-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
  };

  cpu_pd1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd0>;
   domain-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
  };

  cpu_pd2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd0>;
   domain-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
  };

  cpu_pd3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd0>;
   domain-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
  };

  cpu_pd4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd1>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd1>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd1>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd1>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cluster_pd0: power-domain-cluster0 {
   #power-domain-cells = <0>;
   power-domains = <&system_pd>;
   domain-idle-states = <&gold_cluster_sleep>;
  };

  cluster_pd1: power-domain-cluster1 {
   #power-domain-cells = <0>;
   power-domains = <&system_pd>;
   domain-idle-states = <&silver_cluster_sleep>;
  };

  system_pd: power-domain-system {
   #power-domain-cells = <0>;
   domain-idle-states = <&system_sleep>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  aop_image_mem: aop-image-region@90800000 {
   reg = <0x0 0x90800000 0x0 0x60000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db-region@90860000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x90860000 0x0 0x20000>;
   no-map;
  };

  smem_mem: smem@90900000 {
   compatible = "qcom,smem";
   reg = <0x0 0x90900000 0x0 0x200000>;
   no-map;
   hwlocks = <&tcsr_mutex 3>;
  };

  lpass_machine_learning_mem: lpass-machine-learning-region@93b00000 {
   reg = <0x0 0x93b00000 0x0 0xf00000>;
   no-map;
  };

  adsp_rpc_remote_heap_mem: adsp-rpc-remote-heap-region@94a00000 {
   reg = <0x0 0x94a00000 0x0 0x800000>;
   no-map;
  };

  camera_mem: camera-region@95200000 {
   reg = <0x0 0x95200000 0x0 0x500000>;
   no-map;
  };

  adsp_mem: adsp-region@95c00000 {
   no-map;
   reg = <0x0 0x95c00000 0x0 0x1e00000>;
  };

  q6_adsp_dtb_mem: q6-adsp-dtb-region@97a00000 {
   reg = <0x0 0x97a00000 0x0 0x80000>;
   no-map;
  };

  q6_gpdsp_dtb_mem: q6-gpdsp-dtb-region@97a80000 {
   reg = <0x0 0x97a80000 0x0 0x80000>;
   no-map;
  };

  gpdsp_mem: gpdsp-region@97b00000 {
   reg = <0x0 0x97b00000 0x0 0x1e00000>;
   no-map;
  };

  q6_cdsp_dtb_mem: q6-cdsp-dtb-region@99900000 {
   reg = <0x0 0x99900000 0x0 0x80000>;
   no-map;
  };

  cdsp_mem: cdsp-region@99980000 {
   reg = <0x0 0x99980000 0x0 0x1e00000>;
   no-map;
  };

  gpu_microcode_mem: gpu-microcode-region@9b780000 {
   reg = <0x0 0x9b780000 0x0 0x2000>;
   no-map;
  };

  cvp_mem: cvp-region@9b782000 {
   reg = <0x0 0x9b782000 0x0 0x700000>;
   no-map;
  };

  video_mem: video-region@9be82000 {
   reg = <0x0 0x9be82000 0x0 0x700000>;
   no-map;
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,smem = <443>, <429>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,smem = <94>, <432>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };
 };

 smp2p-gpdsp {
  compatible = "qcom,smp2p";
  interrupts-extended = <&ipcc 31
          2
          1>;
  mboxes = <&ipcc 31
    2>;

  qcom,smem = <617>, <616>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <17>;

  smp2p_gpdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_gpdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  ranges = <0 0 0 0 0x10 0>;
  #address-cells = <2>;
  #size-cells = <2>;

  gcc: clock-controller@100000 {
   compatible = "qcom,qcs8300-gcc";
   reg = <0x0 0x00100000 0x0 0xc7018>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,qcs8300-ipcc", "qcom,ipcc";
   reg = <0x0 0x408000 0x0 0x1000>;
   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  qfprom: efuse@784000 {
   compatible = "qcom,qcs8300-qfprom", "qcom,qfprom";
   reg = <0x0 0x00784000 0x0 0x1200>;
   #address-cells = <1>;
   #size-cells = <1>;
  };

  gpi_dma0: dma-controller@900000 {
   compatible = "qcom,qcs8300-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0x900000 0x0 0x60000>;
   #dma-cells = <3>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>;
   iommus = <&apps_smmu 0x416 0x0>;
   dma-channels = <12>;
   dma-channel-mask = <0xfff>;
   dma-coherent;
   status = "disabled";
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x9c0000 0x0 0x2000>;
   ranges;
   clocks = <&gcc 135>,
     <&gcc 136>;
   clock-names = "m-ahb",
          "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x403 0x0>;
   dma-coherent;
   status = "disabled";

   i2c0: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x980000 0x0 0x4000>;
    clocks = <&gcc 95>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c0_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 550 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi0: spi@980000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x980000 0x0 0x4000>;
    clocks = <&gcc 95>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi0_data_clk>, <&qup_spi0_cs>;
    pinctrl-names = "default";
    interrupts = <0 550 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart0: serial@980000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x980000 0x0 0x4000>;
    clocks = <&gcc 95>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart0_cts>, <&qup_uart0_rts>,
         <&qup_uart0_tx>, <&qup_uart0_rx>;
    pinctrl-names = "default";
    interrupts = <0 550 4>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x984000 0x0 0x4000>;
    clocks = <&gcc 97>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c1_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 551 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x984000 0x0 0x4000>;
    clocks = <&gcc 97>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi1_data_clk>, <&qup_spi1_cs>;
    pinctrl-names = "default";
    interrupts = <0 551 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart1: serial@984000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x984000 0x0 0x4000>;
    clocks = <&gcc 97>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart1_cts>, <&qup_uart1_rts>,
         <&qup_uart1_tx>, <&qup_uart1_rx>;
    pinctrl-names = "default";
    interrupts = <0 551 4>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x988000 0x0 0x4000>;
    clocks = <&gcc 99>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c2_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 529 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x988000 0x0 0x4000>;
    clocks = <&gcc 99>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
    pinctrl-names = "default";
    interrupts = <0 529 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart2: serial@988000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x988000 0x0 0x4000>;
    clocks = <&gcc 99>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart2_cts>, <&qup_uart2_rts>,
         <&qup_uart2_tx>, <&qup_uart2_rx>;
    pinctrl-names = "default";
    interrupts = <0 529 4>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c3: i2c@98c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x98c000 0x0 0x4000>;
    clocks = <&gcc 101>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c3_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 530 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x98c000 0x0 0x4000>;
    clocks = <&gcc 101>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi3_data_clk>, <&qup_spi3_cs>;
    pinctrl-names = "default";
    interrupts = <0 530 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart3: serial@98c000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x98c000 0x0 0x4000>;
    clocks = <&gcc 101>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart3_cts>, <&qup_uart3_rts>,
         <&qup_uart3_tx>, <&qup_uart3_rx>;
    pinctrl-names = "default";
    interrupts = <0 530 4>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x990000 0x0 0x4000>;
    clocks = <&gcc 103>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c4_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 531 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x990000 0x0 0x4000>;
    clocks = <&gcc 103>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs>;
    pinctrl-names = "default";
    interrupts = <0 531 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart4: serial@990000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x990000 0x0 0x4000>;
    clocks = <&gcc 103>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart4_cts>, <&qup_uart4_rts>,
         <&qup_uart4_tx>, <&qup_uart4_rx>;
    pinctrl-names = "default";
    interrupts = <0 531 4>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x994000 0x0 0x4000>;
    clocks = <&gcc 105>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c5_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 535 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x994000 0x0 0x4000>;
    clocks = <&gcc 105>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi5_data_clk>, <&qup_spi5_cs>;
    pinctrl-names = "default";
    interrupts = <0 535 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart5: serial@994000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x994000 0x0 0x4000>;
    clocks = <&gcc 105>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart5_cts>, <&qup_uart5_rts>,
         <&qup_uart5_tx>, <&qup_uart5_rx>;
    pinctrl-names = "default";
    interrupts = <0 535 4>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c6: i2c@998000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x998000 0x0 0x4000>;
    clocks = <&gcc 107>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c6_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 536 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma0 0 6 3>,
           <&gpi_dma0 1 6 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi6: spi@998000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x998000 0x0 0x4000>;
    clocks = <&gcc 107>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
    pinctrl-names = "default";
    interrupts = <0 536 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma0 0 6 1>,
           <&gpi_dma0 1 6 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart6: serial@998000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x998000 0x0 0x4000>;
    clocks = <&gcc 107>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart6_cts>, <&qup_uart6_rts>,
         <&qup_uart6_tx>, <&qup_uart6_rx>;
    pinctrl-names = "default";
    interrupts = <0 536 4>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   uart7: serial@99c000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x0099c000 0x0 0x4000>;
    clocks = <&gcc 109>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart7_tx>, <&qup_uart7_rx>;
    pinctrl-names = "default";
    interrupts = <0 126 4>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,qcs8300-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0xa00000 0x0 0x60000>;
   #dma-cells = <3>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>;
   iommus = <&apps_smmu 0x456 0x0>;
   dma-channels = <12>;
   dma-channel-mask = <0xfff>;
   dma-coherent;
   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0xac0000 0x0 0x2000>;
   ranges;
   clocks = <&gcc 137>,
     <&gcc 138>;
   clock-names = "m-ahb",
          "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x443 0x0>;
   dma-coherent;
   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa80000 0x0 0x4000>;
    clocks = <&gcc 113>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c8_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa80000 0x0 0x4000>;
    clocks = <&gcc 113>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi8_data_clk>, <&qup_spi8_cs>;
    pinctrl-names = "default";
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart8: serial@a80000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa80000 0x0 0x4000>;
    clocks = <&gcc 113>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart8_cts>, <&qup_uart8_rts>,
         <&qup_uart8_tx>, <&qup_uart8_rx>;
    pinctrl-names = "default";
    interrupts = <0 353 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa84000 0x0 0x4000>;
    clocks = <&gcc 115>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c9_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa84000 0x0 0x4000>;
    clocks = <&gcc 115>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;
    pinctrl-names = "default";
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart9: serial@a84000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa84000 0x0 0x4000>;
    clocks = <&gcc 115>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart9_cts>, <&qup_uart9_rts>,
         <&qup_uart9_tx>, <&qup_uart9_rx>;
    pinctrl-names = "default";
    interrupts = <0 354 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa88000 0x0 0x4000>;
    clocks = <&gcc 117>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c10_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa88000 0x0 0x4000>;
    clocks = <&gcc 117>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;
    pinctrl-names = "default";
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart10: serial@a88000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa88000 0x0 0x4000>;
    clocks = <&gcc 117>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart10_cts>, <&qup_uart10_rts>,
         <&qup_uart10_tx>, <&qup_uart10_rx>;
    pinctrl-names = "default";
    interrupts = <0 355 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    clocks = <&gcc 119>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c11_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart11: serial@a8c000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    clocks = <&gcc 119>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart11_tx>, <&qup_uart11_rx>;
    pinctrl-names = "default";
    interrupts = <0 356 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa90000 0x0 0x4000>;
    clocks = <&gcc 121>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c12_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa90000 0x0 0x4000>;
    clocks = <&gcc 121>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi12_data_clk>, <&qup_spi12_cs>;
    pinctrl-names = "default";
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart12: serial@a90000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa90000 0x0 0x4000>;
    clocks = <&gcc 121>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart12_cts>, <&qup_uart12_rts>,
         <&qup_uart12_tx>, <&qup_uart12_rx>;
    pinctrl-names = "default";
    interrupts = <0 357 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa94000 0x0 0x4000>;
    clocks = <&gcc 123>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c13_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa94000 0x0 0x4000>;
    clocks = <&gcc 123>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi13_data_clk>, <&qup_spi13_cs>;
    pinctrl-names = "default";
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart13: serial@a94000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa94000 0x0 0x4000>;
    clocks = <&gcc 123>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart13_cts>, <&qup_uart13_rts>,
         <&qup_uart13_tx>, <&qup_uart13_rx>;
    pinctrl-names = "default";
    interrupts = <0 358 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c14: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa98000 0x0 0x4000>;
    clocks = <&gcc 125>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c14_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 835 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 6 3>,
           <&gpi_dma1 1 6 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi14: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa98000 0x0 0x4000>;
    clocks = <&gcc 125>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi14_data_clk>, <&qup_spi14_cs>;
    pinctrl-names = "default";
    interrupts = <0 835 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 6 1>,
           <&gpi_dma1 1 6 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart14: serial@a98000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa98000 0x0 0x4000>;
    clocks = <&gcc 125>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart14_cts>, <&qup_uart14_rts>,
         <&qup_uart14_tx>, <&qup_uart14_rx>;
    pinctrl-names = "default";
    interrupts = <0 835 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c15: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa9c000 0x0 0x4000>;
    clocks = <&gcc 127>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c15_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 125 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 7 3>,
           <&gpi_dma1 1 7 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi15: spi@a9c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa9c000 0x0 0x4000>;
    clocks = <&gcc 127>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi15_data_clk>, <&qup_spi15_cs>;
    pinctrl-names = "default";
    interrupts = <0 125 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 7 1>,
           <&gpi_dma1 1 7 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart15: serial@a9c000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa9c000 0x0 0x4000>;
    clocks = <&gcc 127>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart15_cts>, <&qup_uart15_rts>,
         <&qup_uart15_tx>, <&qup_uart15_rx>;
    pinctrl-names = "default";
    interrupts = <0 125 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 46 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };
  };

  gpi_dma3: dma-controller@b00000 {
   compatible = "qcom,qcs8300-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0xb00000 0x0 0x60000>;
   #dma-cells = <3>;
   interrupts = <0 368 4>,
         <0 369 4>,
         <0 527 4>,
         <0 528 4>;
   iommus = <&apps_smmu 0x56 0x0>;
   dma-channels = <4>;
   dma-channel-mask = <0xf>;
   dma-coherent;
   status = "disabled";
  };

  qupv3_id_3: geniqup@bc0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0xbc0000 0x0 0x2000>;
   ranges;
   clocks = <&gcc 139>,
     <&gcc 140>;
   clock-names = "m-ahb",
          "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x43 0x0>;
   dma-coherent;
   status = "disabled";

   i2c16: i2c@b80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xb80000 0x0 0x4000>;
    clocks = <&gcc 132>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c16_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 830 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 47 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma3 0 0 3>,
           <&gpi_dma3 1 0 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi16: spi@b80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xb80000 0x0 0x4000>;
    clocks = <&gcc 132>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi16_data_clk>, <&qup_spi16_cs>;
    pinctrl-names = "default";
    interrupts = <0 830 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 47 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma3 0 0 1>,
           <&gpi_dma3 1 0 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart16: serial@b80000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xb80000 0x0 0x4000>;
    clocks = <&gcc 132>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart16_cts>, <&qup_uart16_rts>,
         <&qup_uart16_tx>, <&qup_uart16_rx>;
    pinctrl-names = "default";
    interrupts = <0 830 4>;
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 47 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };
  };

  rng: rng@10d2000 {
   compatible = "qcom,qcs8300-trng", "qcom,trng";
   reg = <0x0 0x010d2000 0x0 0x1000>;
  };

  config_noc: interconnect@14c0000 {
   compatible = "qcom,qcs8300-config-noc";
   reg = <0x0 0x014c0000 0x0 0x13080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1680000 {
   compatible = "qcom,qcs8300-system-noc";
   reg = <0x0 0x01680000 0x0 0x15080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@16c0000 {
   compatible = "qcom,qcs8300-aggre1-noc";
   reg = <0x0 0x016c0000 0x0 0x17080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,qcs8300-aggre2-noc";
   reg = <0x0 0x01700000 0x0 0x1a080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  pcie_anoc: interconnect@1760000 {
   compatible = "qcom,qcs8300-pcie-anoc";
   reg = <0x0 0x01760000 0x0 0xc080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gpdsp_anoc: interconnect@1780000 {
   compatible = "qcom,qcs8300-gpdsp-anoc";
   reg = <0x0 0x01780000 0x0 0xd080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@17a0000 {
   compatible = "qcom,qcs8300-mmss-noc";
   reg = <0x0 0x017a0000 0x0 0x40000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ufs_mem_hc: ufs@1d84000 {
   compatible = "qcom,qcs8300-ufshc", "qcom,ufshc", "jedec,ufs-2.0";
   reg = <0x0 0x01d84000 0x0 0x3000>;
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 12>;
   reset-names = "rst";

   power-domains = <&gcc 3>;
   required-opps = <&rpmhpd_opp_nom>;

   iommus = <&apps_smmu 0x100 0x0>;
   dma-coherent;

   interconnects = <&aggre1_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "ufs-ddr",
          "cpu-ufs";

   clocks = <&gcc 148>,
     <&gcc 7>,
     <&gcc 147>,
     <&gcc 160>,
     <&rpmhcc 0>,
     <&gcc 158>,
     <&gcc 154>,
     <&gcc 156>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "rx_lane1_sync_clk";
   freq-table-hz = <75000000 300000000>,
     <0 0>,
     <0 0>,
     <75000000 300000000>,
     <0 0>,
     <0 0>,
     <0 0>,
     <0 0>;
   qcom,ice = <&ice>;
   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,qcs8300-qmp-ufs-phy", "qcom,sa8775p-qmp-ufs-phy";
   reg = <0x0 0x01d87000 0x0 0xe10>;




   clocks = <&rpmhcc 0>,
     <&gcc 152>,
     <&gcc 25>;
   clock-names = "ref",
          "ref_aux",
          "qref";
   power-domains = <&gcc 3>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";

   #phy-cells = <0>;
   status = "disabled";
  };

  cryptobam: dma-controller@1dc4000 {
   compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
   reg = <0x0 0x01dc4000 0x0 0x28000>;
   interrupts = <0 272 4>;
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   num-channels = <20>;
   qcom,num-ees = <4>;
   iommus = <&apps_smmu 0x480 0x00>,
     <&apps_smmu 0x481 0x00>;
  };

  ice: crypto@1d88000 {
   compatible = "qcom,qcs8300-inline-crypto-engine",
         "qcom,inline-crypto-engine";
   reg = <0x0 0x01d88000 0x0 0x18000>;
   clocks = <&gcc 150>;
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1fc0000 {
   compatible = "qcom,qcs8300-tcsr", "syscon";
   reg = <0x0 0x1fc0000 0x0 0x30000>;
  };

  remoteproc_adsp: remoteproc@3000000 {
   compatible = "qcom,qcs8300-adsp-pas", "qcom,sa8775p-adsp-pas";
   reg = <0x0 0x3000000 0x0 0x00100>;

   interrupts-extended = <&pdc 6 1>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx",
          "lmx";

   memory-region = <&adsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   remoteproc_adsp_glink: glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     memory-region = <&adsp_rpc_remote_heap_mem>;
     qcom,vmids = <0x16
            0x25>;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x2003 0x0>;
      dma-coherent;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x2004 0x0>;
      dma-coherent;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x2005 0x0>;
      dma-coherent;
     };
    };
   };
  };

  lpass_ag_noc: interconnect@3c40000 {
   compatible = "qcom,qcs8300-lpass-ag-noc";
   reg = <0x0 0x03c40000 0x0 0x17200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  stm@4002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0x0 0x04002000 0x0 0x1000>,
         <0x0 0x16280000 0x0 0x180000>;
   reg-names = "stm-base",
        "stm-stimulus-base";

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel0_in7>;
     };
    };
   };
  };

  tpda@4004000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04004000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;

     qdss_tpda_in1: endpoint {
      remote-endpoint = <&qdss_tpdm1_out>;
     };
    };
   };

   out-ports {
    port {
     qdss_tpda_out: endpoint {
      remote-endpoint = <&funnel0_in6>;
     };
    };
   };
  };

  tpdm@400f000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x0400f000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     qdss_tpdm1_out: endpoint {
      remote-endpoint = <&qdss_tpda_in1>;
     };
    };
   };
  };

  funnel@4041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04041000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;

     funnel0_in6: endpoint {
      remote-endpoint = <&qdss_tpda_out>;
     };
    };

    port@7 {
     reg = <7>;

     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint = <&qdss_funnel_in0>;
     };
    };
   };
  };

  funnel@4042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04042000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;

     funnel1_in4: endpoint {
      remote-endpoint = <&apss_funnel1_out>;
     };
    };

    port@5 {
     reg = <5>;

     funnel1_in5: endpoint {
      remote-endpoint = <&dlct0_funnel_out>;
     };
    };

    port@6 {
     reg = <6>;

     funnel1_in6: endpoint {
      remote-endpoint = <&dlmm_funnel_out>;
     };
    };

    port@7 {
     reg = <7>;

     funnel1_in7: endpoint {
      remote-endpoint = <&dlst_ch_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint = <&qdss_funnel_in1>;
     };
    };
   };
  };

  funnel@4045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04045000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     qdss_funnel_in0: endpoint {
      remote-endpoint = <&funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;

     qdss_funnel_in1: endpoint {
      remote-endpoint = <&funnel1_out>;
     };
    };
   };

   out-ports {
    port {
     qdss_funnel_out: endpoint {
      remote-endpoint = <&aoss_funnel_in7>;
     };
    };
   };
  };

  tpdm@4841000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04841000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     prng_tpdm_out: endpoint {
      remote-endpoint = <&dlct0_tpda_in19>;
     };
    };
   };
  };

  tpdm@4850000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04850000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;
   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     pimem_tpdm_out: endpoint {
      remote-endpoint = <&dlct0_tpda_in25>;
     };
    };
   };
  };

  tpdm@4860000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04860000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     dlst_ch_tpdm0_out: endpoint {
      remote-endpoint = <&dlst_ch_tpda_in8>;
     };
    };
   };
  };

  tpda@4864000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04864000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@8 {
     reg = <8>;

     dlst_ch_tpda_in8: endpoint {
      remote-endpoint = <&dlst_ch_tpdm0_out>;
     };
    };
   };

   out-ports {
    port {
     dlst_ch_tpda_out: endpoint {
      remote-endpoint = <&dlst_ch_funnel_in0>;
     };
    };
   };
  };

  funnel@4865000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04865000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     dlst_ch_funnel_in0: endpoint {
      remote-endpoint = <&dlst_ch_tpda_out>;
     };
    };

    port@4 {
     reg = <4>;

     dlst_ch_funnel_in4: endpoint {
      remote-endpoint = <&dlst_funnel_out>;
     };
    };

    port@6 {
     reg = <6>;

     dlst_ch_funnel_in6: endpoint {
      remote-endpoint = <&gdsp_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     dlst_ch_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in7>;
     };
    };
   };
  };

  tpdm@4980000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04980000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     turing2_tpdm_out: endpoint {
      remote-endpoint = <&turing2_funnel_in0>;
     };
    };
   };
  };

  funnel@4983000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04983000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     turing2_funnel_in0: endpoint {
      remote-endpoint = <&turing2_tpdm_out>;
     };
    };
   };

   out-ports {
    port {
     turing2_funnel_out0: endpoint {
      remote-endpoint = <&gdsp_tpda_in5>;
     };
    };
   };
  };

  tpdm@4ac0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04ac0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     dlmm_tpdm0_out: endpoint {
      remote-endpoint = <&dlmm_tpda_in27>;
     };
    };
   };
  };

  tpda@4ac4000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04ac4000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1b {
     reg = <27>;

     dlmm_tpda_in27: endpoint {
      remote-endpoint = <&dlmm_tpdm0_out>;
     };
    };
   };

   out-ports {
    port {
     dlmm_tpda_out: endpoint {
      remote-endpoint = <&dlmm_funnel_in0>;
     };
    };
   };
  };

  funnel@4ac5000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04ac5000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     dlmm_funnel_in0: endpoint {
      remote-endpoint = <&dlmm_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     dlmm_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in6>;
     };
    };
   };
  };

  tpdm@4ad0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04ad0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     dlct0_tpdm0_out: endpoint {
      remote-endpoint = <&dlct0_tpda_in26>;
     };
    };
   };
  };

  tpda@4ad3000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04ad3000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@13 {
     reg = <19>;

     dlct0_tpda_in19: endpoint {
      remote-endpoint = <&prng_tpdm_out>;
     };
    };

    port@19 {
     reg = <25>;

     dlct0_tpda_in25: endpoint {
      remote-endpoint = <&pimem_tpdm_out>;
     };
    };

    port@1a {
     reg = <26>;

     dlct0_tpda_in26: endpoint {
      remote-endpoint = <&dlct0_tpdm0_out>;
     };
    };
   };

   out-ports {
    port {
     dlct0_tpda_out: endpoint {
      remote-endpoint = <&dlct0_funnel_in0>;
     };
    };
   };
  };

  funnel@4ad4000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04ad4000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     dlct0_funnel_in0: endpoint {
      remote-endpoint = <&dlct0_tpda_out>;
     };
    };

    port@4 {
     reg = <4>;

     dlct0_funnel_in4: endpoint {
      remote-endpoint = <&ddr_funnel5_out>;
     };
    };
   };

   out-ports {
    port {
     dlct0_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in5>;
     };
    };
   };
  };

  funnel@4b04000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04b04000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;

     aoss_funnel_in6: endpoint {
      remote-endpoint = <&aoss_tpda_out>;
     };
    };

    port@7 {
     reg = <7>;

     aoss_funnel_in7: endpoint {
      remote-endpoint = <&qdss_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     aoss_funnel_out: endpoint {
      remote-endpoint = <&etf0_in>;
     };
    };
   };
  };

  tmc_etf: tmc@4b05000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x0 0x04b05000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     etf0_in: endpoint {
      remote-endpoint = <&aoss_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     etf0_out: endpoint {
      remote-endpoint = <&swao_rep_in>;
     };
    };
   };
  };

  replicator@4b06000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x0 0x04b06000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     swao_rep_in: endpoint {
      remote-endpoint = <&etf0_out>;
     };
    };
   };

   out-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;

     swao_rep_out1: endpoint {
      remote-endpoint = <&eud_in>;
     };
    };
   };
  };

  tpda@4b08000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04b08000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     aoss_tpda_in0: endpoint {
      remote-endpoint = <&aoss_tpdm0_out>;
     };
    };

    port@1 {
     reg = <1>;

     aoss_tpda_in1: endpoint {
      remote-endpoint = <&aoss_tpdm1_out>;
     };
    };

    port@2 {
     reg = <2>;

     aoss_tpda_in2: endpoint {
      remote-endpoint = <&aoss_tpdm2_out>;
     };
    };

    port@3 {
     reg = <3>;

     aoss_tpda_in3: endpoint {
      remote-endpoint = <&aoss_tpdm3_out>;
     };
    };

    port@4 {
     reg = <4>;

     aoss_tpda_in4: endpoint {
      remote-endpoint = <&aoss_tpdm4_out>;
     };
    };
   };

   out-ports {
    port {
     aoss_tpda_out: endpoint {
      remote-endpoint = <&aoss_funnel_in6>;
     };
    };
   };
  };

  tpdm@4b09000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04b09000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm0_out: endpoint {
      remote-endpoint = <&aoss_tpda_in0>;
     };
    };
   };
  };

  tpdm@4b0a000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04b0a000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm1_out: endpoint {
      remote-endpoint = <&aoss_tpda_in1>;
     };
    };
   };
  };

  tpdm@4b0b000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04b0b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm2_out: endpoint {
      remote-endpoint = <&aoss_tpda_in2>;
     };
    };
   };
  };

  tpdm@4b0c000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04b0c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm3_out: endpoint {
      remote-endpoint = <&aoss_tpda_in3>;
     };
    };
   };
  };

  tpdm@4b0d000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04b0d000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm4_out: endpoint {
      remote-endpoint = <&aoss_tpda_in4>;
     };
    };
   };
  };

  cti@4b13000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x04b13000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  tpdm@4b80000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04b80000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     turing0_tpdm0_out: endpoint {
      remote-endpoint = <&turing0_tpda_in0>;
     };
    };
   };
  };

  tpda@4b86000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04b86000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     turing0_tpda_in0: endpoint {
      remote-endpoint = <&turing0_tpdm0_out>;
     };
    };
   };

   out-ports {
    port {
     turing0_tpda_out: endpoint {
      remote-endpoint = <&turing0_funnel_in0>;
     };
    };
   };
  };

  funnel@4b87000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04b87000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     turing0_funnel_in0: endpoint {
      remote-endpoint = <&turing0_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     turing0_funnel_out: endpoint {
      remote-endpoint = <&gdsp_funnel_in4>;
     };
    };
   };
  };

  cti@4b8b000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x04b8b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  tpdm@4c40000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04c40000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     gdsp_tpdm0_out: endpoint {
      remote-endpoint = <&gdsp_tpda_in8>;
     };
    };
   };
  };

  tpda@4c44000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04c44000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@5 {
     reg = <5>;

     gdsp_tpda_in5: endpoint {
      remote-endpoint = <&turing2_funnel_out0>;
     };
    };

    port@8 {
     reg = <8>;

     gdsp_tpda_in8: endpoint {
      remote-endpoint = <&gdsp_tpdm0_out>;
     };
    };
   };

   out-ports {
    port {
     gdsp_tpda_out: endpoint {
      remote-endpoint = <&gdsp_funnel_in0>;
     };
    };
   };
  };

  funnel@4c45000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04c45000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     gdsp_funnel_in0: endpoint {
      remote-endpoint = <&gdsp_tpda_out>;
     };
    };

    port@4 {
     reg = <4>;

     gdsp_funnel_in4: endpoint {
      remote-endpoint = <&turing0_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     gdsp_funnel_out: endpoint {
      remote-endpoint = <&dlst_ch_funnel_in6>;
     };
    };
   };
  };

  tpdm@4c50000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04c50000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     dlst_tpdm0_out: endpoint {
      remote-endpoint = <&dlst_tpda_in8>;
     };
    };
   };
  };

  tpda@4c54000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04c54000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@8 {
     reg = <8>;

     dlst_tpda_in8: endpoint {
      remote-endpoint = <&dlst_tpdm0_out>;
     };
    };
   };

   out-ports {
    port {
     dlst_tpda_out: endpoint {
      remote-endpoint = <&dlst_funnel_in0>;
     };
    };
   };
  };

  funnel@4c55000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04c55000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     dlst_funnel_in0: endpoint {
      remote-endpoint = <&dlst_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     dlst_funnel_out: endpoint {
      remote-endpoint = <&dlst_ch_funnel_in4>;
     };
    };
   };
  };

  tpdm@4e00000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04e00000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     ddr_tpdm3_out: endpoint {
      remote-endpoint = <&ddr_tpda_in4>;
     };
    };
   };
  };

  tpda@4e03000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x04e03000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     ddr_tpda_in0: endpoint {
      remote-endpoint = <&ddr_funnel0_out0>;
     };
    };

    port@1 {
     reg = <1>;

     ddr_tpda_in1: endpoint {
      remote-endpoint = <&ddr_funnel1_out0>;
     };
    };

    port@4 {
     reg = <4>;

     ddr_tpda_in4: endpoint {
      remote-endpoint = <&ddr_tpdm3_out>;
     };
    };
   };

   out-ports {
    port {
     ddr_tpda_out: endpoint {
      remote-endpoint = <&ddr_funnel5_in0>;
     };
    };
   };
  };

  funnel@4e04000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04e04000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     ddr_funnel5_in0: endpoint {
      remote-endpoint = <&ddr_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     ddr_funnel5_out: endpoint {
      remote-endpoint = <&dlct0_funnel_in4>;
     };
    };
   };
  };

  tpdm@4e10000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04e10000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     ddr_tpdm0_out: endpoint {
      remote-endpoint = <&ddr_funnel0_in0>;
     };
    };
   };
  };

  funnel@4e12000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04e12000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     ddr_funnel0_in0: endpoint {
      remote-endpoint = <&ddr_tpdm0_out>;
     };
    };
   };

   out-ports {
    port {
     ddr_funnel0_out0: endpoint {
      remote-endpoint = <&ddr_tpda_in0>;
     };
    };
   };
  };

  tpdm@4e20000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x04e20000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     ddr_tpdm1_out: endpoint {
      remote-endpoint = <&ddr_funnel1_in0>;
     };
    };
   };
  };

  funnel@4e22000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x04e22000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     ddr_funnel1_in0: endpoint {
      remote-endpoint = <&ddr_tpdm1_out>;
     };
    };
   };

   out-ports {
    port {
     ddr_funnel1_out0: endpoint {
      remote-endpoint = <&ddr_tpda_in1>;
     };
    };
   };
  };

  etm@6040000 {
   compatible = "arm,primecell";
   reg = <0x0 0x06040000 0x0 0x1000>;
   cpu = <&cpu0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint = <&apss_funnel0_in0>;
     };
    };
   };
  };

  etm@6140000 {
   compatible = "arm,primecell";
   reg = <0x0 0x06140000 0x0 0x1000>;
   cpu = <&cpu1>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint = <&apss_funnel0_in1>;
     };
    };
   };
  };

  etm@6240000 {
   compatible = "arm,primecell";
   reg = <0x0 0x06240000 0x0 0x1000>;
   cpu = <&cpu2>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint = <&apss_funnel0_in2>;
     };
    };
   };
  };

  etm@6340000 {
   compatible = "arm,primecell";
   reg = <0x0 0x06340000 0x0 0x1000>;
   cpu = <&cpu3>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint = <&apss_funnel0_in3>;
     };
    };
   };
  };

  etm@6440000 {
   compatible = "arm,primecell";
   reg = <0x0 0x06440000 0x0 0x1000>;
   cpu = <&cpu4>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm4_out: endpoint {
      remote-endpoint = <&apss_funnel0_in4>;
     };
    };
   };
  };

  etm@6540000 {
   compatible = "arm,primecell";
   reg = <0x0 0x06540000 0x0 0x1000>;
   cpu = <&cpu5>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm5_out: endpoint {
      remote-endpoint = <&apss_funnel0_in5>;
     };
    };
   };
  };

  etm@6640000 {
   compatible = "arm,primecell";
   reg = <0x0 0x06640000 0x0 0x1000>;
   cpu = <&cpu6>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm6_out: endpoint {
      remote-endpoint = <&apss_funnel0_in6>;
     };
    };
   };
  };

  etm@6740000 {
   compatible = "arm,primecell";
   reg = <0x0 0x06740000 0x0 0x1000>;
   cpu = <&cpu7>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm7_out: endpoint {
      remote-endpoint = <&apss_funnel0_in7>;
     };
    };
   };
  };

  funnel@6800000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06800000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     apss_funnel0_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;

     apss_funnel0_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;

     apss_funnel0_in2: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;

     apss_funnel0_in3: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;

     apss_funnel0_in4: endpoint {
      remote-endpoint = <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;

     apss_funnel0_in5: endpoint {
      remote-endpoint = <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;

     apss_funnel0_in6: endpoint {
      remote-endpoint = <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;

     apss_funnel0_in7: endpoint {
      remote-endpoint = <&etm7_out>;
     };
    };
   };

   out-ports {
    port {
     apss_funnel0_out: endpoint {
      remote-endpoint = <&apss_funnel1_in0>;
     };
    };
   };
  };

  funnel@6810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06810000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     apss_funnel1_in0: endpoint {
      remote-endpoint = <&apss_funnel0_out>;
     };
    };

    port@3 {
     reg = <3>;

     apss_funnel1_in3: endpoint {
      remote-endpoint = <&apss_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     apss_funnel1_out: endpoint {
      remote-endpoint = <&funnel1_in4>;
     };
    };
   };
  };

  cti@682b000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0682b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  tpdm@6860000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06860000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     apss_tpdm3_out: endpoint {
      remote-endpoint = <&apss_tpda_in3>;
     };
    };
   };
  };

  tpdm@6861000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06861000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     apss_tpdm4_out: endpoint {
      remote-endpoint = <&apss_tpda_in4>;
     };
    };
   };
  };

  tpda@6863000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x06863000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     apss_tpda_in0: endpoint {
      remote-endpoint = <&apss_tpdm0_out>;
     };
    };

    port@1 {
     reg = <1>;

     apss_tpda_in1: endpoint {
      remote-endpoint = <&apss_tpdm1_out>;
     };
    };

    port@2 {
     reg = <2>;

     apss_tpda_in2: endpoint {
      remote-endpoint = <&apss_tpdm2_out>;
     };
    };

    port@3 {
     reg = <3>;

     apss_tpda_in3: endpoint {
      remote-endpoint = <&apss_tpdm3_out>;
     };
    };

    port@4 {
     reg = <4>;

     apss_tpda_in4: endpoint {
      remote-endpoint = <&apss_tpdm4_out>;
     };
    };
   };

   out-ports {
    port {
     apss_tpda_out: endpoint {
      remote-endpoint = <&apss_funnel1_in3>;
     };
    };
   };
  };

  tpdm@68a0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x068a0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     apss_tpdm1_out: endpoint {
      remote-endpoint = <&apss_tpda_in1>;
     };
    };
   };
  };

  tpdm@68b0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x068b0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     apss_tpdm0_out: endpoint {
      remote-endpoint = <&apss_tpda_in0>;
     };
    };
   };
  };

  tpdm@68c0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x068c0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     apss_tpdm2_out: endpoint {
      remote-endpoint = <&apss_tpda_in2>;
     };
    };
   };
  };

  cti@68e0000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x068e0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@68f0000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x068f0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6900000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06900000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  usb_1_hsphy: phy@8904000 {
   compatible = "qcom,qcs8300-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0x0 0x08904000 0x0 0x400>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 14>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_2_hsphy: phy@8906000 {
   compatible = "qcom,qcs8300-usb-hs-phy",
         "qcom,usb-snps-hs-7nm-phy";
   reg = <0x0 0x08906000 0x0 0x400>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 15>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_qmpphy: phy@8907000 {
   compatible = "qcom,qcs8300-qmp-usb3-uni-phy";
   reg = <0x0 0x08907000 0x0 0x2000>;

   clocks = <&gcc 174>,
     <&gcc 179>,
     <&gcc 176>,
     <&gcc 177>;
   clock-names = "aux",
          "ref",
          "com_aux",
          "pipe";

   resets = <&gcc 18>,
     <&gcc 22>;
   reset-names = "phy", "phy_phy";

   power-domains = <&gcc 5>;

   #clock-cells = <0>;
   clock-output-names = "usb3_prim_phy_pipe_clk_src";

   #phy-cells = <0>;

   status = "disabled";
  };

  serdes0: phy@8909000 {
   compatible = "qcom,qcs8300-dwmac-sgmii-phy", "qcom,sa8775p-dwmac-sgmii-phy";
   reg = <0x0 0x08909000 0x0 0x00000e10>;
   clocks = <&gcc 146>;
   clock-names = "sgmi_ref";
   #phy-cells = <0>;
   status = "disabled";
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,qcs8300-gpucc";
   reg = <0x0 0x03d90000 0x0 0xa000>;
   clocks = <&rpmhcc 0>,
     <&gcc 45>,
     <&gcc 46>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@3da0000 {
   compatible = "qcom,qcs8300-smmu-500", "qcom,adreno-smmu",
         "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x3da0000 0x0 0x20000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;

   interrupts = <0 672 4>,
         <0 673 4>,
         <0 678 4>,
         <0 679 4>,
         <0 680 4>,
         <0 681 4>,
         <0 682 4>,
         <0 683 4>,
         <0 684 4>,
         <0 685 4>,
         <0 686 4>,
         <0 687 4>;

   clocks = <&gcc 48>,
     <&gcc 49>,
     <&gpucc 2>,
     <&gpucc 14>,
     <&gpucc 6>,
     <&gpucc 18>,
     <&gpucc 16>;

   clock-names = "gcc_gpu_memnoc_gfx_clk",
          "gcc_gpu_snoc_dvm_gfx_clk",
          "gpu_cc_ahb_clk",
          "gpu_cc_hlos1_vote_gpu_smmu_clk",
          "gpu_cc_cx_gmu_clk",
          "gpu_cc_hub_cx_int_clk",
          "gpu_cc_hub_aon_clk";
   power-domains = <&gpucc 0>;
   dma-coherent;
  };

  pmu@9091000 {
   compatible = "qcom,qcs8300-llcc-bwmon", "qcom,sc7280-llcc-bwmon";
   reg = <0x0 0x9091000 0x0 0x1000>;

   interrupts = <0 620 4>;

   interconnects = <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&llcc_bwmon_opp_table>;

   llcc_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <762000>;
    };

    opp-1 {
     opp-peak-kBps = <1720000>;
    };

    opp-2 {
     opp-peak-kBps = <2086000>;
    };

    opp-3 {
     opp-peak-kBps = <2601000>;
    };

    opp-4 {
     opp-peak-kBps = <2929000>;
    };

    opp-5 {
     opp-peak-kBps = <5931000>;
    };

    opp-6 {
     opp-peak-kBps = <6515000>;
    };

    opp-7 {
     opp-peak-kBps = <7984000>;
    };

    opp-8 {
     opp-peak-kBps = <10437000>;
    };

    opp-9 {
     opp-peak-kBps = <12195000>;
    };
   };
  };

  pmu@90b5400 {
   compatible = "qcom,qcs8300-cpu-bwmon", "qcom,sdm845-bwmon";
   reg = <0x0 0x90b5400 0x0 0x600>;
   interrupts = <0 581 4>;
   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 14 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&cpu_bwmon_opp_table>;

   cpu_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <9155000>;
    };

    opp-1 {
     opp-peak-kBps = <12298000>;
    };

    opp-2 {
     opp-peak-kBps = <14236000>;
    };

    opp-3 {
     opp-peak-kBps = <16265000>;
    };
   };
  };

  pmu@90b6400 {
   compatible = "qcom,qcs8300-cpu-bwmon", "qcom,sdm845-bwmon";
   reg = <0x0 0x90b6400 0x0 0x600>;
   interrupts = <0 581 4>;
   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 14 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&cpu_bwmon_opp_table>;
  };

  dc_noc: interconnect@90e0000 {
   compatible = "qcom,qcs8300-dc-noc";
   reg = <0x0 0x090e0000 0x0 0x5080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  gem_noc: interconnect@9100000 {
   compatible = "qcom,qcs8300-gem-noc";
   reg = <0x0 0x9100000 0x0 0xf7080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  llcc: system-cache-controller@9200000 {
   compatible = "qcom,qcs8300-llcc";
   reg = <0x0 0x09200000 0x0 0x80000>,
         <0x0 0x09300000 0x0 0x80000>,
         <0x0 0x09400000 0x0 0x80000>,
         <0x0 0x09500000 0x0 0x80000>,
         <0x0 0x09a00000 0x0 0x80000>;
   reg-names = "llcc0_base",
        "llcc1_base",
        "llcc2_base",
        "llcc3_base",
        "llcc_broadcast_base";
   interrupts = <0 582 4>;
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,qcs8300-dwc3", "qcom,dwc3";
   reg = <0x0 0x0a6f8800 0x0 0x400>;

   clocks = <&gcc 20>,
     <&gcc 168>,
     <&gcc 9>,
     <&gcc 173>,
     <&gcc 170>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 170>,
       <&gcc 168>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 287 4>,
           <&intc 0 261 4>,
           <&pdc 14 (2 | 1)>,
           <&pdc 15 (2 | 1)>,
           <&pdc 12 4>;
   interrupt-names = "pwr_event",
       "hs_phy_irq",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 5>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 16>;
   interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 57 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "usb-ddr", "apps-usb";

   wakeup-source;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x0a600000 0x0 0xe000>;
    interrupts = <0 292 4>;
    iommus = <&apps_smmu 0x80 0x0>;
    phys = <&usb_1_hsphy>, <&usb_qmpphy>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,dis_enblslpm_quirk;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
   };
  };

  usb_2: usb@a4f8800 {
   compatible = "qcom,qcs8300-dwc3", "qcom,dwc3";
   reg = <0x0 0x0a4f8800 0x0 0x400>;

   clocks = <&gcc 19>,
     <&gcc 162>,
     <&gcc 8>,
     <&gcc 167>,
     <&gcc 164>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   assigned-clocks = <&gcc 164>,
       <&gcc 162>;
   assigned-clock-rates = <19200000>, <120000000>;

   interrupts-extended = <&intc 0 444 4>,
           <&intc 0 443 4>,
           <&pdc 10 (2 | 1)>,
           <&pdc 9 (2 | 1)>;
   interrupt-names = "pwr_event",
       "hs_phy_irq",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq";

   power-domains = <&gcc 4>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 13>;

   interconnects = <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 56 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "usb-ddr", "apps-usb";

   qcom,select-utmi-as-pipe-clk;
   wakeup-source;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_2_dwc3: usb@a400000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x0a400000 0x0 0xe000>;

    interrupts = <0 442 4>;
    iommus = <&apps_smmu 0x20 0x0>;

    phys = <&usb_2_hsphy>;
    phy-names = "usb2-phy";
    maximum-speed = "high-speed";

    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    snps,dis_enblslpm_quirk;
   };
  };

  videocc: clock-controller@abf0000 {
   compatible = "qcom,qcs8300-videocc";
   reg = <0x0 0x0abf0000 0x0 0x10000>;
   clocks = <&gcc 180>,
     <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
   power-domains = <&rpmhpd 6>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  camcc: clock-controller@ade0000 {
   compatible = "qcom,qcs8300-camcc";
   reg = <0x0 0x0ade0000 0x0 0x20000>;
   clocks = <&gcc 14>,
     <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
   power-domains = <&rpmhpd 6>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sa8775p-dispcc0";
   reg = <0x0 0x0af00000 0x0 0x20000>;
   clocks = <&gcc 22>,
     <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>,
     <0>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>;
   power-domains = <&rpmhpd 6>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,qcs8300-pdc", "qcom,pdc";
   reg = <0x0 0xb220000 0x0 0x30000>,
         <0x0 0x17c000f0 0x0 0x64>;
   interrupt-parent = <&intc>;
   #interrupt-cells = <2>;
   interrupt-controller;
   qcom,pdc-ranges = <0 480 40>,
       <40 140 14>,
       <54 263 1>,
       <55 306 4>,
       <59 312 3>,
       <62 374 2>,
       <64 434 2>,
       <66 438 2>,
       <70 520 1>,
       <73 523 1>,
       <118 568 6>,
       <124 609 3>,
       <159 638 1>,
       <160 720 3>,
       <169 728 30>,
       <199 416 2>,
       <201 449 1>,
       <202 89 1>,
       <203 451 1>,
       <204 462 1>,
       <205 264 1>,
       <206 579 1>,
       <207 653 1>,
       <208 656 1>,
       <209 659 1>,
       <210 122 1>,
       <211 699 1>,
       <212 705 1>,
       <213 450 1>,
       <214 643 2>,
       <216 646 5>,
       <221 390 5>,
       <226 700 2>,
       <228 440 1>,
       <229 663 1>,
       <230 524 2>,
       <232 612 3>,
       <235 723 5>;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,qcs8300-aoss-qmp", "qcom,aoss-qmp";
   reg = <0x0 0x0c300000 0x0 0x400>;
   interrupts-extended = <&ipcc 0
            0
            1>;
   mboxes = <&ipcc 0 0>;
   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0x0 0x0c3f0000 0x0 0x400>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c440000 0x0 0x1100>,
         <0x0 0x0c600000 0x0 0x2000000>,
         <0x0 0x0e600000 0x0 0x100000>,
         <0x0 0x0e700000 0x0 0xa0000>,
         <0x0 0x0c40a000 0x0 0x26000>;
   reg-names = "core",
        "chnls",
        "obsrvr",
        "intr",
        "cnfg";
   qcom,channel = <0>;
   qcom,ee = <0>;
   interrupts-extended = <&pdc 1 4>;
   interrupt-names = "periph_irq";
   interrupt-controller;
   #interrupt-cells = <4>;
   #address-cells = <2>;
   #size-cells = <0>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,qcs8300-tlmm";
   reg = <0x0 0x0f100000 0x0 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 134>;
   interrupt-controller;
   #interrupt-cells = <2>;
   wakeup-parent = <&pdc>;

   qup_i2c0_data_clk: qup-i2c0-data-clk-state {
    pins = "gpio17", "gpio18";
    function = "qup0_se0";
   };

   qup_i2c1_data_clk: qup-i2c1-data-clk-state {
    pins = "gpio19", "gpio20";
    function = "qup0_se1";
   };

   qup_i2c2_data_clk: qup-i2c2-data-clk-state {
    pins = "gpio33", "gpio34";
    function = "qup0_se2";
   };

   qup_i2c3_data_clk: qup-i2c3-data-clk-state {
    pins = "gpio25", "gpio26";
    function = "qup0_se3";
   };

   qup_i2c4_data_clk: qup-i2c4-data-clk-state {
    pins = "gpio29", "gpio30";
    function = "qup0_se4";
   };

   qup_i2c5_data_clk: qup-i2c5-data-clk-state {
    pins = "gpio21", "gpio22";
    function = "qup0_se5";
   };

   qup_i2c6_data_clk: qup-i2c6-data-clk-state {
    pins = "gpio80", "gpio81";
    function = "qup0_se6";
   };

   qup_i2c8_data_clk: qup-i2c8-data-clk-state {
    pins = "gpio37", "gpio38";
    function = "qup1_se0";
   };

   qup_i2c9_data_clk: qup-i2c9-data-clk-state {
    pins = "gpio39", "gpio40";
    function = "qup1_se1";
   };

   qup_i2c10_data_clk: qup-i2c10-data-clk-state {
    pins = "gpio84", "gpio85";
    function = "qup1_se2";
   };

   qup_i2c11_data_clk: qup-i2c11-data-clk-state {
    pins = "gpio41", "gpio42";
    function = "qup1_se3";
   };

   qup_i2c12_data_clk: qup-i2c12-data-clk-state {
    pins = "gpio45", "gpio46";
    function = "qup1_se4";
   };

   qup_i2c13_data_clk: qup-i2c13-data-clk-state {
    pins = "gpio49", "gpio50";
    function = "qup1_se5";
   };

   qup_i2c14_data_clk: qup-i2c14-data-clk-state {
    pins = "gpio89", "gpio90";
    function = "qup1_se6";
   };

   qup_i2c15_data_clk: qup-i2c15-data-clk-state {
    pins = "gpio91", "gpio92";
    function = "qup1_se7";
   };

   qup_i2c16_data_clk: qup-i2c16-data-clk-state {
    pins = "gpio10", "gpio11";
    function = "qup2_se0";
   };

   qup_spi0_data_clk: qup-spi0-data-clk-state {
    pins = "gpio17", "gpio18", "gpio19";
    function = "qup0_se0";
   };

   qup_spi0_cs: qup-spi0-cs-state {
    pins = "gpio20";
    function = "qup0_se0";
   };

   qup_spi0_cs_gpio: qup-spi0-cs-gpio-state {
    pins = "gpio20";
    function = "gpio";
   };

   qup_spi1_data_clk: qup-spi1-data-clk-state {
    pins = "gpio19", "gpio20", "gpio17";
    function = "qup0_se1";
   };

   qup_spi1_cs: qup-spi1-cs-state {
    pins = "gpio18";
    function = "qup0_se1";
   };

   qup_spi1_cs_gpio: qup-spi1-cs-gpio-state {
    pins = "gpio18";
    function = "gpio";
   };

   qup_spi2_data_clk: qup-spi2-data-clk-state {
    pins = "gpio33", "gpio34", "gpio35";
    function = "qup0_se2";
   };

   qup_spi2_cs: qup-spi2-cs-state {
    pins = "gpio36";
    function = "qup0_se2";
   };

   qup_spi2_cs_gpio: qup-spi2-cs-gpio-state {
    pins = "gpio36";
    function = "gpio";
   };

   qup_spi3_data_clk: qup-spi3-data-clk-state {
    pins = "gpio25", "gpio26", "gpio27";
    function = "qup0_se3";
   };

   qup_spi3_cs: qup-spi3-cs-state {
    pins = "gpio28";
    function = "qup0_se3";
   };

   qup_spi3_cs_gpio: qup-spi3-cs-gpio-state {
    pins = "gpio28";
    function = "gpio";
   };

   qup_spi4_data_clk: qup-spi4-data-clk-state {
    pins = "gpio29", "gpio30", "gpio31";
    function = "qup0_se4";
   };

   qup_spi4_cs: qup-spi4-cs-state {
    pins = "gpio32";
    function = "qup0_se4";
   };

   qup_spi4_cs_gpio: qup-spi4-cs-gpio-state {
    pins = "gpio32";
    function = "gpio";
   };

   qup_spi5_data_clk: qup-spi5-data-clk-state {
    pins = "gpio21", "gpio22", "gpio23";
    function = "qup0_se5";
   };

   qup_spi5_cs: qup-spi5-cs-state {
    pins = "gpio24";
    function = "qup0_se5";
   };

   qup_spi5_cs_gpio: qup-spi5-cs-gpio-state {
    pins = "gpio24";
    function = "gpio";
   };

   qup_spi6_data_clk: qup-spi6-data-clk-state {
    pins = "gpio80", "gpio81", "gpio82";
    function = "qup0_se6";
   };

   qup_spi6_cs: qup-spi6-cs-state {
    pins = "gpio83";
    function = "qup0_se6";
   };

   qup_spi6_cs_gpio: qup-spi6-cs-gpio-state {
    pins = "gpio83";
    function = "gpio";
   };

   qup_spi8_data_clk: qup-spi8-data-clk-state {
    pins = "gpio37", "gpio38", "gpio39";
    function = "qup1_se0";
   };

   qup_spi8_cs: qup-spi8-cs-state {
    pins = "gpio40";
    function = "qup1_se0";
   };

   qup_spi8_cs_gpio: qup-spi8-cs-gpio-state {
    pins = "gpio40";
    function = "gpio";
   };

   qup_spi9_data_clk: qup-spi9-data-clk-state {
    pins = "gpio39", "gpio40", "gpio37";
    function = "qup1_se1";
   };

   qup_spi9_cs: qup-spi9-cs-state {
    pins = "gpio38";
    function = "qup1_se1";
   };

   qup_spi9_cs_gpio: qup-spi9-cs-gpio-state {
    pins = "gpio38";
    function = "gpio";
   };

   qup_spi10_data_clk: qup-spi10-data-clk-state {
    pins = "gpio84", "gpio85", "gpio86";
    function = "qup1_se2";
   };

   qup_spi10_cs: qup-spi10-cs-state {
    pins = "gpio87";
    function = "qup1_se2";
   };

   qup_spi10_cs_gpio: qup-spi10-cs-gpio-state {
    pins = "gpio87";
    function = "gpio";
   };

   qup_spi12_data_clk: qup-spi12-data-clk-state {
    pins = "gpio45", "gpio46", "gpio47";
    function = "qup1_se4";
   };

   qup_spi12_cs: qup-spi12-cs-state {
    pins = "gpio48";
    function = "qup1_se4";
   };

   qup_spi12_cs_gpio: qup-spi12-cs-gpio-state {
    pins = "gpio48";
    function = "gpio";
   };

   qup_spi13_data_clk: qup-spi13-data-clk-state {
    pins = "gpio49", "gpio50", "gpio51";
    function = "qup1_se5";
   };

   qup_spi13_cs: qup-spi13-cs-state {
    pins = "gpio52";
    function = "qup1_se5";
   };

   qup_spi13_cs_gpio: qup-spi13-cs-gpio-state {
    pins = "gpio52";
    function = "gpio";
   };

   qup_spi14_data_clk: qup-spi14-data-clk-state {
    pins = "gpio89", "gpio90", "gpio91";
    function = "qup1_se6";
   };

   qup_spi14_cs: qup-spi14-cs-state {
    pins = "gpio92";
    function = "qup1_se6";
   };

   qup_spi14_cs_gpio: qup-spi14-cs-gpio-state {
    pins = "gpio92";
    function = "gpio";
   };

   qup_spi15_data_clk: qup-spi15-data-clk-state {
    pins = "gpio91", "gpio92", "gpio89";
    function = "qup1_se7";
   };

   qup_spi15_cs: qup-spi15-cs-state {
    pins = "gpio90";
    function = "qup1_se7";
   };

   qup_spi15_cs_gpio: qup-spi15-cs-gpio-state {
    pins = "gpio90";
    function = "gpio";
   };

   qup_spi16_data_clk: qup-spi16-data-clk-state {
    pins = "gpio10", "gpio11", "gpio12";
    function = "qup2_se0";
   };

   qup_spi16_cs: qup-spi16-cs-state {
    pins = "gpio13";
    function = "qup2_se0";
   };

   qup_spi16_cs_gpio: qup-spi16-cs-gpio-state {
    pins = "gpio13";
    function = "gpio";
   };

   qup_uart0_cts: qup-uart0-cts-state {
    pins = "gpio17";
    function = "qup0_se0";
   };

   qup_uart0_rts: qup-uart0-rts-state {
    pins = "gpio18";
    function = "qup0_se0";
   };

   qup_uart0_tx: qup-uart0-tx-state {
    pins = "gpio19";
    function = "qup0_se0";
   };

   qup_uart0_rx: qup-uart0-rx-state {
    pins = "gpio20";
    function = "qup0_se0";
   };

   qup_uart1_cts: qup-uart1-cts-state {
    pins = "gpio19";
    function = "qup0_se1";
   };

   qup_uart1_rts: qup-uart1-rts-state {
    pins = "gpio20";
    function = "qup0_se1";
   };

   qup_uart1_tx: qup-uart1-tx-state {
    pins = "gpio17";
    function = "qup0_se1";
   };

   qup_uart1_rx: qup-uart1-rx-state {
    pins = "gpio18";
    function = "qup0_se1";
   };

   qup_uart2_cts: qup-uart2-cts-state {
    pins = "gpio33";
    function = "qup0_se2";
   };

   qup_uart2_rts: qup-uart2-rts-state {
    pins = "gpio34";
    function = "qup0_se2";
   };

   qup_uart2_tx: qup-uart2-tx-state {
    pins = "gpio35";
    function = "qup0_se2";
   };

   qup_uart2_rx: qup-uart2-rx-state {
    pins = "gpio36";
    function = "qup0_se2";
   };

   qup_uart3_cts: qup-uart3-cts-state {
    pins = "gpio25";
    function = "qup0_se3";
   };

   qup_uart3_rts: qup-uart3-rts-state {
    pins = "gpio26";
    function = "qup0_se3";
   };

   qup_uart3_tx: qup-uart3-tx-state {
    pins = "gpio27";
    function = "qup0_se3";
   };

   qup_uart3_rx: qup-uart3-rx-state {
    pins = "gpio28";
    function = "qup0_se3";
   };

   qup_uart4_cts: qup-uart4-cts-state {
    pins = "gpio29";
    function = "qup0_se4";
   };

   qup_uart4_rts: qup-uart4-rts-state {
    pins = "gpio30";
    function = "qup0_se4";
   };

   qup_uart4_tx: qup-uart4-tx-state {
    pins = "gpio31";
    function = "qup0_se4";
   };

   qup_uart4_rx: qup-uart4-rx-state {
    pins = "gpio32";
    function = "qup0_se4";
   };

   qup_uart5_cts: qup-uart5-cts-state {
    pins = "gpio21";
    function = "qup0_se5";
   };

   qup_uart5_rts: qup-uart5-rts-state {
    pins = "gpio22";
    function = "qup0_se5";
   };

   qup_uart5_tx: qup-uart5-tx-state {
    pins = "gpio23";
    function = "qup0_se5";
   };

   qup_uart5_rx: qup-uart5-rx-state {
    pins = "gpio23";
    function = "qup0_se5";
   };

   qup_uart6_cts: qup-uart6-cts-state {
    pins = "gpio80";
    function = "qup0_se6";
   };

   qup_uart6_rts: qup-uart6-rts-state {
    pins = "gpio81";
    function = "qup0_se6";
   };

   qup_uart6_tx: qup-uart6-tx-state {
    pins = "gpio82";
    function = "qup0_se6";
   };

   qup_uart6_rx: qup-uart6-rx-state {
    pins = "gpio83";
    function = "qup0_se6";
   };

   qup_uart7_tx: qup-uart7-tx-state {
    pins = "gpio43";
    function = "qup0_se7";
   };

   qup_uart7_rx: qup-uart7-rx-state {
    pins = "gpio44";
    function = "qup0_se7";
   };

   qup_uart8_cts: qup-uart8-cts-state {
    pins = "gpio37";
    function = "qup1_se0";
   };

   qup_uart8_rts: qup-uart8-rts-state {
    pins = "gpio38";
    function = "qup1_se0";
   };

   qup_uart8_tx: qup-uart8-tx-state {
    pins = "gpio39";
    function = "qup1_se0";
   };

   qup_uart8_rx: qup-uart8-rx-state {
    pins = "gpio40";
    function = "qup1_se0";
   };

   qup_uart9_cts: qup-uart9-cts-state {
    pins = "gpio39";
    function = "qup1_se1";
   };

   qup_uart9_rts: qup-uart9-rts-state {
    pins = "gpio40";
    function = "qup1_se1";
   };

   qup_uart9_tx: qup-uart9-tx-state {
    pins = "gpio37";
    function = "qup1_se1";
   };

   qup_uart9_rx: qup-uart9-rx-state {
    pins = "gpio38";
    function = "qup1_se1";
   };

   qup_uart10_cts: qup-uart10-cts-state {
    pins = "gpio84";
    function = "qup1_se2";
   };

   qup_uart10_rts: qup-uart10-rts-state {
    pins = "gpio84";
    function = "qup1_se2";
   };

   qup_uart10_tx: qup-uart10-tx-state {
    pins = "gpio85";
    function = "qup1_se2";
   };

   qup_uart10_rx: qup-uart10-rx-state {
    pins = "gpio87";
    function = "qup1_se2";
   };

   qup_uart11_tx: qup-uart11-tx-state {
    pins = "gpio41";
    function = "qup1_se3";
   };

   qup_uart11_rx: qup-uart11-rx-state {
    pins = "gpio42";
    function = "qup1_se3";
   };

   qup_uart12_cts: qup-uart12-cts-state {
    pins = "gpio45";
    function = "qup1_se4";
   };

   qup_uart12_rts: qup-uart12-rts-state {
    pins = "gpio46";
    function = "qup1_se4";
   };

   qup_uart12_tx: qup-uart12-tx-state {
    pins = "gpio47";
    function = "qup1_se4";
   };

   qup_uart12_rx: qup-uart12-rx-state {
    pins = "gpio48";
    function = "qup1_se4";
   };

   qup_uart13_cts: qup-uart13-cts-state {
    pins = "gpio49";
    function = "qup1_se5";
   };

   qup_uart13_rts: qup-uart13-rts-state {
    pins = "gpio50";
    function = "qup1_se5";
   };

   qup_uart13_tx: qup-uart13-tx-state {
    pins = "gpio51";
    function = "qup1_se5";
   };

   qup_uart13_rx: qup-uart13-rx-state {
    pins = "gpio52";
    function = "qup1_se5";
   };

   qup_uart14_cts: qup-uart14-cts-state {
    pins = "gpio89";
    function = "qup1_se6";
   };

   qup_uart14_rts: qup-uart14-rts-state {
    pins = "gpio90";
    function = "qup1_se6";
   };

   qup_uart14_tx: qup-uart14-tx-state {
    pins = "gpio91";
    function = "qup1_se6";
   };

   qup_uart14_rx: qup-uart14-rx-state {
    pins = "gpio92";
    function = "qup1_se6";
   };

   qup_uart15_cts: qup-uart15-cts-state {
    pins = "gpio91";
    function = "qup1_se7";
   };

   qup_uart15_rts: qup-uart15-rts-state {
    pins = "gpio92";
    function = "qup1_se7";
   };

   qup_uart15_tx: qup-uart15-tx-state {
    pins = "gpio89";
    function = "qup1_se7";
   };

   qup_uart15_rx: qup-uart15-rx-state {
    pins = "gpio90";
    function = "qup1_se7";
   };

   qup_uart16_cts: qup-uart16-cts-state {
    pins = "gpio10";
    function = "qup2_se0";
   };

   qup_uart16_rts: qup-uart16-rts-state {
    pins = "gpio11";
    function = "qup2_se0";
   };

   qup_uart16_tx: qup-uart16-tx-state {
    pins = "gpio12";
    function = "qup2_se0";
   };

   qup_uart16_rx: qup-uart16-rx-state {
    pins = "gpio13";
    function = "qup2_se0";
   };
  };

  sram: sram@146d8000 {
   compatible = "qcom,qcs8300-imem", "syscon", "simple-mfd";
   reg = <0x0 0x146d8000 0x0 0x1000>;
   ranges = <0x0 0x0 0x146d8000 0x1000>;

   #address-cells = <1>;
   #size-cells = <1>;

   pil-reloc@94c {
    compatible = "qcom,pil-reloc-info";
    reg = <0x94c 0xc8>;
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,qcs8300-smmu-500", "qcom,smmu-500", "arm,mmu-500";

   reg = <0x0 0x15000000 0x0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   dma-coherent;

   interrupts = <0 119 4>,
         <0 120 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 418 4>,
         <0 419 4>,
         <0 412 4>,
         <0 421 4>,
         <0 706 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>,
         <0 689 4>,
         <0 690 4>,
         <0 691 4>,
         <0 692 4>,
         <0 693 4>,
         <0 694 4>,
         <0 695 4>,
         <0 696 4>,
         <0 410 4>,
         <0 411 4>,
         <0 420 4>,
         <0 413 4>,
         <0 422 4>,
         <0 707 4>,
         <0 708 4>,
         <0 709 4>,
         <0 710 4>,
         <0 711 4>,
         <0 414 4>,
         <0 712 4>,
         <0 713 4>,
         <0 714 4>,
         <0 715 4>,
         <0 912 4>,
         <0 911 4>,
         <0 910 4>,
         <0 909 4>,
         <0 908 4>,
         <0 907 4>,
         <0 906 4>,
         <0 905 4>,
         <0 904 4>,
         <0 903 4>,
         <0 902 4>,
         <0 901 4>,
         <0 900 4>,
         <0 899 4>,
         <0 898 4>,
         <0 897 4>,
         <0 896 4>,
         <0 895 4>;
  };

  pcie_smmu: iommu@15200000 {
   compatible = "qcom,qcs8300-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x15200000 0x0 0x80000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   dma-coherent;

   interrupts = <0 920 4>,
         <0 921 4>,
         <0 925 4>,
         <0 926 4>,
         <0 927 4>,
         <0 928 4>,
         <0 950 4>,
         <0 951 4>,
         <0 952 4>,
         <0 953 4>,
         <0 954 4>,
         <0 955 4>,
         <0 956 4>,
         <0 957 4>,
         <0 958 4>,
         <0 885 4>,
         <0 886 4>,
         <0 887 4>,
         <0 888 4>,
         <0 820 4>,
         <0 822 4>,
         <0 823 4>,
         <0 310 4>,
         <0 446 4>,
         <0 447 4>,
         <0 452 4>,
         <0 840 4>,
         <0 841 4>,
         <0 842 4>,
         <0 843 4>,
         <0 844 4>,
         <0 845 4>,
         <0 846 4>,
         <0 847 4>,
         <0 848 4>,
         <0 849 4>,
         <0 802 4>,
         <0 803 4>,
         <0 804 4>,
         <0 805 4>,
         <0 806 4>,
         <0 807 4>,
         <0 808 4>,
         <0 809 4>,
         <0 810 4>,
         <0 811 4>,
         <0 812 4>,
         <0 813 4>,
         <0 814 4>,
         <0 836 4>,
         <0 837 4>,
         <0 838 4>,
         <0 839 4>,
         <0 854 4>,
         <0 855 4>,
         <0 856 4>,
         <0 790 4>,
         <0 791 4>,
         <0 792 4>,
         <0 793 4>,
         <0 794 4>,
         <0 795 4>,
         <0 796 4>,
         <0 639 4>,
         <0 79 4>,
         <0 640 4>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 9 4>;
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-qcs8300", "qcom,kpss-wdt";
   reg = <0x0 0x17c10000 0x0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 1>;
  };

  timer@17c20000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   ranges = <0x0 0x0 0x0 0x20000000>;
   #address-cells = <1>;
   #size-cells = <1>;

   frame@17c21000 {
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
   };

   frame@17c23000 {
    reg = <0x17c23000 0x1000>;
    frame-number = <1>;
    interrupts = <0 9 4>;
    status = "disabled";
   };

   frame@17c25000 {
    reg = <0x17c25000 0x1000>;
    frame-number = <2>;
    interrupts = <0 10 4>;
    status = "disabled";
   };

   frame@17c27000 {
    reg = <0x17c27000 0x1000>;
    frame-number = <3>;
    interrupts = <0 11 4>;
    status = "disabled";
   };

   frame@17c29000 {
    reg = <0x17c29000 0x1000>;
    frame-number = <4>;
    interrupts = <0 12 4>;
    status = "disabled";
   };

   frame@17c2b000 {
    reg = <0x17c2b000 0x1000>;
    frame-number = <5>;
    interrupts = <0 13 4>;
    status = "disabled";
   };

   frame@17c2d000 {
    reg = <0x17c2d000 0x1000>;
    frame-number = <6>;
    interrupts = <0 14 4>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
         <0x0 0x18210000 0x0 0x10000>,
         <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0",
        "drv-1",
        "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;

   power-domains = <&system_pd>;
   label = "apps_rsc";

   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 0>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sa8775p-rpmh-clk";
    #clock-cells = <1>;
    clocks = <&xo_board_clk>;
    clock-names = "xo";
   };

   rpmhpd: power-controller {
    compatible = "qcom,qcs8300-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp-0 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp-1 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp-2 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp-3 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp-4 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp-5 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp-6 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp-7 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp-8 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp-9 {
      opp-level = <416>;
     };
    };
   };
  };

  cpufreq_hw: cpufreq@18591000 {
   compatible = "qcom,qcs8300-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0x0 0x18591000 0x0 0x1000>,
         <0x0 0x18593000 0x0 0x1000>,
         <0x0 0x18594000 0x0 0x1000>;
   reg-names = "freq-domain0",
        "freq-domain1",
        "freq-domain2";

   interrupts = <0 31 4>,
         <0 32 4>,
         <0 86 4>;
   interrupt-names = "dcvsh-irq-0",
       "dcvsh-irq-1",
       "dcvsh-irq-2";

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
  };

  remoteproc_gpdsp: remoteproc@20c00000 {
   compatible = "qcom,qcs8300-gpdsp-pas", "qcom,sa8775p-gpdsp0-pas";
   reg = <0x0 0x20c00000 0x0 0x10000>;

   interrupts-extended = <&intc 0 768 1>,
           <&smp2p_gpdsp_in 0 0>,
           <&smp2p_gpdsp_in 1 0>,
           <&smp2p_gpdsp_in 2 0>,
           <&smp2p_gpdsp_in 3 0>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 10>;
   power-domain-names = "cx",
          "mxc";

   interconnects = <&gpdsp_anoc 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 11 ((1 << 0) | (1 << 1) | (1 << 2))>;

   memory-region = <&gpdsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_gpdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 31
            0
            1>;
    mboxes = <&ipcc 31
      0>;

    label = "gpdsp";
    qcom,remote-pid = <17>;
   };
  };

  ethernet0: ethernet@23040000 {
   compatible = "qcom,qcs8300-ethqos", "qcom,sa8775p-ethqos";
   reg = <0x0 0x23040000 0x0 0x00010000>,
         <0x0 0x23056000 0x0 0x00000100>;
   reg-names = "stmmaceth", "rgmii";

   interrupts = <0 946 4>,
         <0 783 4>;
   interrupt-names = "macirq", "sfty";

   clocks = <&gcc 26>,
     <&gcc 33>,
     <&gcc 29>,
     <&gcc 27>;
   clock-names = "stmmaceth",
          "pclk",
          "ptp_ref",
          "phyaux";
   power-domains = <&gcc 0>;

   phys = <&serdes0>;
   phy-names = "serdes";

   iommus = <&apps_smmu 0x120 0xf>;
   dma-coherent;

   snps,tso;
   snps,pbl = <32>;
   rx-fifo-depth = <16384>;
   tx-fifo-depth = <20480>;

   status = "disabled";
  };

  nspa_noc: interconnect@260c0000 {
   compatible = "qcom,qcs8300-nspa-noc";
   reg = <0x0 0x260c0000 0x0 0x16080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  remoteproc_cdsp: remoteproc@26300000 {
   compatible = "qcom,qcs8300-cdsp-pas", "qcom,sa8775p-cdsp0-pas";
   reg = <0x0 0x26300000 0x0 0x10000>;

   interrupts-extended = <&intc 0 578 1>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 10>,
     <&rpmhpd 14>;

   power-domain-names = "cx",
          "mxc",
          "nsp";

   interconnects = <&nspa_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   memory-region = <&cdsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;

    label = "cdsp";
    qcom,remote-pid = <5>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x19c1 0x0440>,
        <&apps_smmu 0x1961 0x0400>;
      dma-coherent;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x19c2 0x0440>,
        <&apps_smmu 0x1962 0x0400>;
      dma-coherent;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x19c3 0x0440>,
        <&apps_smmu 0x1963 0x0400>;
      dma-coherent;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x19c4 0x0440>,
        <&apps_smmu 0x1964 0x0400>;
      dma-coherent;
     };
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 12 "arch/arm64/boot/dts/qcom/qcs8300-ride.dts" 2
# 1 "arch/arm64/boot/dts/qcom/qcs8300-pmics.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/qcs8300-pmics.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "arch/arm64/boot/dts/qcom/qcs8300-pmics.dtsi" 2

&spmi_bus {
 pmm8620au_0: pmic@0 {
  compatible = "qcom,pmm8654au", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8620au_0_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x62 0x1 1>;
   allow-set-time;
  };

  pmm8620au_0_gpios: gpio@8800 {
   compatible = "qcom,pmm8654au-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmm8620au_0_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmm8650au_1: pmic@2 {
  compatible = "qcom,pmm8654au", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8650au_1_gpios: gpio@8800 {
   compatible = "qcom,pmm8654au-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmm8650au_1_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 13 "arch/arm64/boot/dts/qcom/qcs8300-ride.dts" 2
/ {
 model = "Qualcomm Technologies, Inc. QCS8300 Ride";
 compatible = "qcom,qcs8300-ride", "qcom,qcs8300";
 chassis-type = "embedded";

 aliases {
  serial0 = &uart7;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 regulator-usb2-vbus {
  compatible = "regulator-fixed";
  regulator-name = "USB2_VBUS";
  gpio = <&pmm8650au_1_gpios 7 0>;
  pinctrl-0 = <&usb2_en>;
  pinctrl-names = "default";
  enable-active-high;
  regulator-always-on;
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pmm8654au-rpmh-regulators";
  qcom,pmic-id = "a";

  vreg_s4a: smps4 {
   regulator-name = "vreg_s4a";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_s9a: smps9 {
   regulator-name = "vreg_s9a";
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3a: ldo3 {
   regulator-name = "vreg_l3a";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l4a: ldo4 {
   regulator-name = "vreg_l4a";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l5a: ldo5 {
   regulator-name = "vreg_l5a";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l6a: ldo6 {
   regulator-name = "vreg_l6a";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7a: ldo7 {
   regulator-name = "vreg_l7a";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l8a: ldo8 {
   regulator-name = "vreg_l8a";
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l9a: ldo9 {
   regulator-name = "vreg_l9a";
   regulator-min-microvolt = <2970000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-1 {
  compatible = "qcom,pmm8654au-rpmh-regulators";
  qcom,pmic-id = "c";

  vreg_s5c: smps5 {
   regulator-name = "vreg_s5c";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1c: ldo1 {
   regulator-name = "vreg_l1c";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <500000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2c: ldo2 {
   regulator-name = "vreg_l2c";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <904000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l4c: ldo4 {
   regulator-name = "vreg_l4c";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l6c: ldo6 {
   regulator-name = "vreg_l6c";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7c: ldo7 {
   regulator-name = "vreg_l7c";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l8c: ldo8 {
   regulator-name = "vreg_l8c";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l9c: ldo9 {
   regulator-name = "vreg_l9c";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };
};

&ethernet0 {
 phy-mode = "2500base-x";
 phy-handle = <&phy0>;

 pinctrl-0 = <&ethernet0_default>;
 pinctrl-names = "default";

 snps,mtl-rx-config = <&mtl_rx_setup>;
 snps,mtl-tx-config = <&mtl_tx_setup>;
 snps,ps-speed = <1000>;

 status = "okay";

 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;

  phy0: phy@8 {
   compatible = "ethernet-phy-id31c3.1c33";
   reg = <0x8>;
   device_type = "ethernet-phy";
   interrupts-extended = <&tlmm 4 2>;
   reset-gpios = <&tlmm 31 1>;
   reset-assert-us = <11000>;
   reset-deassert-us = <70000>;
  };
 };

 mtl_rx_setup: rx-queues-config {
  snps,rx-queues-to-use = <4>;
  snps,rx-sched-sp;

  queue0 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x0>;
   snps,route-up;
   snps,priority = <0x1>;
  };

  queue1 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x1>;
   snps,route-ptp;
  };

  queue2 {
   snps,avb-algorithm;
   snps,map-to-dma-channel = <0x2>;
   snps,route-avcp;
  };

  queue3 {
   snps,avb-algorithm;
   snps,map-to-dma-channel = <0x3>;
   snps,priority = <0xc>;
  };
 };

 mtl_tx_setup: tx-queues-config {
  snps,tx-queues-to-use = <4>;

  queue0 {
   snps,dcb-algorithm;
  };

  queue1 {
   snps,dcb-algorithm;
  };

  queue2 {
   snps,avb-algorithm;
   snps,send_slope = <0x1000>;
   snps,idle_slope = <0x1000>;
   snps,high_credit = <0x3e800>;
   snps,low_credit = <0xffc18000>;
  };

  queue3 {
   snps,avb-algorithm;
   snps,send_slope = <0x1000>;
   snps,idle_slope = <0x1000>;
   snps,high_credit = <0x3e800>;
   snps,low_credit = <0xffc18000>;
  };
 };
};

&pmm8650au_1_gpios {
 usb2_en: usb2-en-state {
  pins = "gpio7";
  function = "normal";
  output-enable;
  power-source = <0>;
 };
};

&qupv3_id_0 {
 status = "okay";
};

&remoteproc_adsp {
 firmware-name = "qcom/qcs8300/adsp.mbn";
 status = "okay";
};

&remoteproc_cdsp {
 firmware-name = "qcom/qcs8300/cdsp0.mbn";
 status = "okay";
};

&remoteproc_gpdsp {
 firmware-name = "qcom/qcs8300/gpdsp0.mbn";
 status = "okay";
};

&serdes0 {
 phy-supply = <&vreg_l5a>;
 status = "okay";
};

&tlmm {
 ethernet0_default: ethernet0-default-state {
  ethernet0_mdc: ethernet0-mdc-pins {
   pins = "gpio5";
   function = "emac0_mdc";
   drive-strength = <16>;
   bias-pull-up;
  };

  ethernet0_mdio: ethernet0-mdio-pins {
   pins = "gpio6";
   function = "emac0_mdio";
   drive-strength = <16>;
   bias-pull-up;
  };
 };
};

&uart7 {
 status = "okay";
};

&ufs_mem_hc {
 reset-gpios = <&tlmm 133 1>;
 vcc-supply = <&vreg_l8a>;
 vcc-max-microamp = <1100000>;
 vccq-supply = <&vreg_l4c>;
 vccq-max-microamp = <1200000>;
 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&vreg_l4a>;
 vdda-pll-supply = <&vreg_l5a>;
 status = "okay";
};

&usb_1_hsphy {
 vdda-pll-supply = <&vreg_l7a>;
 vdda18-supply = <&vreg_l7c>;
 vdda33-supply = <&vreg_l9a>;

 status = "okay";
};

&usb_2_hsphy {
 vdda-pll-supply = <&vreg_l7a>;
 vdda18-supply = <&vreg_l7c>;
 vdda33-supply = <&vreg_l9a>;

 status = "okay";
};

&usb_qmpphy {
 vdda-phy-supply = <&vreg_l7a>;
 vdda-pll-supply = <&vreg_l5a>;

 status = "okay";
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "peripheral";
};

&usb_2 {
 status = "okay";
};

&usb_2_dwc3 {
 dr_mode = "host";
};
