; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused_add_div_exp_linalg_vector_norm_log_mul_pow_sub_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %7 = shl i32 %6, 2, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = and i32 %8, 3, !dbg !12
  %10 = or disjoint i32 %7, %9, !dbg !13
  %11 = icmp slt i32 %10, 4, !dbg !14
  %12 = sext i32 %10 to i64, !dbg !15
  %13 = getelementptr float, ptr addrspace(1) %0, i64 %12, !dbg !15
  %14 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %13, i1 %11) #3, !dbg !16
  %15 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %1, i1 true) #3, !dbg !17
  %16 = bitcast i32 %15 to float, !dbg !17
  %17 = getelementptr float, ptr addrspace(1) %2, i64 %12, !dbg !18
  %18 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %17, i1 %11) #3, !dbg !19
  %19 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %2, i1 true) #3, !dbg !20
  %20 = bitcast i32 %19 to float, !dbg !20
  %21 = getelementptr i8, ptr addrspace(1) %2, i64 4, !dbg !21
  %22 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %21, i1 true) #3, !dbg !22
  %23 = bitcast i32 %22 to float, !dbg !22
  %24 = getelementptr i8, ptr addrspace(1) %2, i64 8, !dbg !23
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %24, i1 true) #3, !dbg !24
  %26 = bitcast i32 %25 to float, !dbg !24
  %27 = getelementptr i8, ptr addrspace(1) %2, i64 12, !dbg !25
  %28 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %27, i1 true) #3, !dbg !26
  %29 = bitcast i32 %28 to float, !dbg !26
  %30 = fmul float %16, 0x3FF7154760000000, !dbg !27
  %31 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %30) #3, !dbg !27
  %32 = fadd float %31, 1.000000e+00, !dbg !28
  %33 = fcmp olt float %32, 0x3810000000000000, !dbg !29
  %34 = fmul float %32, 0x4160000000000000, !dbg !29
  %.02.i = select i1 %33, float %34, float %32, !dbg !29
  %i.i.0.i = select i1 %33, float -2.300000e+01, float 0.000000e+00, !dbg !29
  %35 = bitcast float %.02.i to i32, !dbg !29
  %36 = add i32 %35, -1059760811, !dbg !29
  %37 = and i32 %36, -8388608, !dbg !29
  %38 = sub i32 %35, %37, !dbg !29
  %39 = bitcast i32 %38 to float, !dbg !29
  %40 = sitofp i32 %37 to float, !dbg !29
  %41 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not.i1 = icmp eq i32 %41, 0, !dbg !29
  %42 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %40, float 0x3E80000000000000, float %i.i.0.i) #3, !dbg !29
  %43 = tail call float @llvm.nvvm.fma.rn.f(float %40, float 0x3E80000000000000, float %i.i.0.i) #3, !dbg !29
  %.08.i = select i1 %.not.i1, float %43, float %42, !dbg !29
  %44 = fadd float %39, -1.000000e+00, !dbg !29
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not1.i2 = icmp eq i32 %45, 0, !dbg !29
  %46 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0xBFC0AA04E0000000, float %44, float 0x3FC2073EC0000000) #3, !dbg !29
  %47 = tail call float @llvm.nvvm.fma.rn.f(float 0xBFC0AA04E0000000, float %44, float 0x3FC2073EC0000000) #3, !dbg !29
  %.010.i = select i1 %.not1.i2, float %47, float %46, !dbg !29
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not2.i3 = icmp eq i32 %48, 0, !dbg !29
  %49 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.010.i, float %44, float 0xBFBF19B980000000) #3, !dbg !29
  %50 = tail call float @llvm.nvvm.fma.rn.f(float %.010.i, float %44, float 0xBFBF19B980000000) #3, !dbg !29
  %.011.i = select i1 %.not2.i3, float %50, float %49, !dbg !29
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not3.i = icmp eq i32 %51, 0, !dbg !29
  %52 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.011.i, float %44, float 0x3FC1E52AA0000000) #3, !dbg !29
  %53 = tail call float @llvm.nvvm.fma.rn.f(float %.011.i, float %44, float 0x3FC1E52AA0000000) #3, !dbg !29
  %.012.i = select i1 %.not3.i, float %53, float %52, !dbg !29
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not4.i = icmp eq i32 %54, 0, !dbg !29
  %55 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.012.i, float %44, float 0xBFC55B1720000000) #3, !dbg !29
  %56 = tail call float @llvm.nvvm.fma.rn.f(float %.012.i, float %44, float 0xBFC55B1720000000) #3, !dbg !29
  %.09.i = select i1 %.not4.i, float %56, float %55, !dbg !29
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not5.i = icmp eq i32 %57, 0, !dbg !29
  %58 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %44, float 0x3FC99DA160000000) #3, !dbg !29
  %59 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %44, float 0x3FC99DA160000000) #3, !dbg !29
  %.05.i = select i1 %.not5.i, float %59, float %58, !dbg !29
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not6.i = icmp eq i32 %60, 0, !dbg !29
  %61 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %44, float 0xBFCFFFE440000000) #3, !dbg !29
  %62 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %44, float 0xBFCFFFE440000000) #3, !dbg !29
  %.01.i = select i1 %.not6.i, float %62, float %61, !dbg !29
  %63 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not7.i = icmp eq i32 %63, 0, !dbg !29
  %64 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %44, float 0x3FD5554F00000000) #3, !dbg !29
  %65 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %44, float 0x3FD5554F00000000) #3, !dbg !29
  %.0.i4 = select i1 %.not7.i, float %65, float %64, !dbg !29
  %66 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not8.i = icmp eq i32 %66, 0, !dbg !29
  %67 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i4, float %44, float -5.000000e-01) #3, !dbg !29
  %68 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i4, float %44, float -5.000000e-01) #3, !dbg !29
  %.07.i = select i1 %.not8.i, float %68, float %67, !dbg !29
  %69 = fmul float %44, %.07.i, !dbg !29
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not9.i = icmp eq i32 %70, 0, !dbg !29
  %71 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %69, float %44, float %44) #3, !dbg !29
  %72 = tail call float @llvm.nvvm.fma.rn.f(float %69, float %44, float %44) #3, !dbg !29
  %.06.i = select i1 %.not9.i, float %72, float %71, !dbg !29
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not10.i = icmp eq i32 %73, 0, !dbg !29
  %74 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #3, !dbg !29
  %75 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float 0x3FE62E4300000000, float %.06.i) #3, !dbg !29
  %.04.i = select i1 %.not10.i, float %75, float %74, !dbg !29
  %76 = icmp ugt i32 %35, 2139095039, !dbg !29
  br i1 %76, label %__nv_fmaf_rn.exit.i.i, label %__nv_logf.exit, !dbg !29

__nv_fmaf_rn.exit.i.i:                            ; preds = %5
  %77 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !29
  %.not11.i = icmp eq i32 %77, 0, !dbg !29
  %78 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #3, !dbg !29
  %79 = tail call float @llvm.nvvm.fma.rn.f(float %.02.i, float 0x7FF0000000000000, float 0x7FF0000000000000) #3, !dbg !29
  %.03.i = select i1 %.not11.i, float %79, float %78, !dbg !29
  br label %__nv_logf.exit, !dbg !29

__nv_logf.exit:                                   ; preds = %5, %__nv_fmaf_rn.exit.i.i
  %r.i.0.i = phi float [ %.03.i, %__nv_fmaf_rn.exit.i.i ], [ %.04.i, %5 ], !dbg !29
  %80 = fmul float %20, %20, !dbg !30
  %81 = fmul float %23, %23, !dbg !31
  %82 = fadd float %80, %81, !dbg !32
  %83 = fmul float %26, %26, !dbg !33
  %84 = fadd float %82, %83, !dbg !34
  %85 = fmul float %29, %29, !dbg !35
  %86 = fadd float %84, %85, !dbg !36
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !37
  %.not.i = icmp eq i32 %87, 0, !dbg !37
  %88 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !37
  %.not1.i = icmp eq i32 %88, 0, !dbg !37
  br i1 %.not.i, label %94, label %89, !dbg !37

89:                                               ; preds = %__nv_logf.exit
  br i1 %.not1.i, label %92, label %90, !dbg !37

90:                                               ; preds = %89
  %91 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %86) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

92:                                               ; preds = %89
  %93 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %86) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

94:                                               ; preds = %__nv_logf.exit
  br i1 %.not1.i, label %97, label %95, !dbg !37

95:                                               ; preds = %94
  %96 = tail call float @llvm.nvvm.sqrt.rn.f(float %86) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

97:                                               ; preds = %94
  %98 = tail call float @llvm.nvvm.sqrt.approx.f(float %86) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

__nv_sqrtf.exit:                                  ; preds = %90, %92, %95, %97
  %.0.i = phi float [ %91, %90 ], [ %93, %92 ], [ %96, %95 ], [ %98, %97 ], !dbg !37
  %99 = fcmp oeq float %.02.i, 0.000000e+00, !dbg !29
  %100 = fadd float %r.i.0.i, -1.000000e+00, !dbg !38
  %101 = select i1 %99, float 0xFFF0000000000000, float %100, !dbg !29
  %102 = fsub float %101, %16, !dbg !39
  %103 = bitcast i32 %18 to float, !dbg !19
  %104 = bitcast i32 %14 to float, !dbg !16
  %105 = and i32 %8, 28, !dbg !12
  %106 = fmul float %.0.i, %.0.i, !dbg !40
  %107 = fadd float %106, 0x3CD203AFA0000000, !dbg !41
  %108 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %103, float %107) #3, !dbg !42
  %109 = fmul float %102, %108, !dbg !43
  %110 = fadd float %109, %104, !dbg !44
  %111 = getelementptr float, ptr addrspace(1) %3, i64 %12, !dbg !45
  %112 = icmp eq i32 %105, 0, !dbg !46
  %113 = bitcast float %110 to i32, !dbg !46
  %114 = and i1 %112, %11, !dbg !46
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %113, ptr addrspace(1) %111, i1 %114) #3, !dbg !46
  ret void, !dbg !47
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c3hnrtctqt5zd4mn2ywwei7pis5kxl2rfhlke54bfctmciy5srmi.py", directory: "inductor_cache/3h")
!4 = !{ptr @triton_poi_fused_add_div_exp_linalg_vector_norm_log_mul_pow_sub_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_div_exp_linalg_vector_norm_log_mul_pow_sub_1, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_div_exp_linalg_vector_norm_log_mul_pow_sub_1", linkageName: "triton_poi_fused_add_div_exp_linalg_vector_norm_log_mul_pow_sub_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 30, scope: !7)
!16 = !DILocation(line: 25, column: 35, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 31, scope: !7)
!19 = !DILocation(line: 28, column: 36, scope: !7)
!20 = !DILocation(line: 29, column: 20, scope: !7)
!21 = !DILocation(line: 31, column: 31, scope: !7)
!22 = !DILocation(line: 31, column: 20, scope: !7)
!23 = !DILocation(line: 33, column: 31, scope: !7)
!24 = !DILocation(line: 33, column: 20, scope: !7)
!25 = !DILocation(line: 35, column: 31, scope: !7)
!26 = !DILocation(line: 35, column: 20, scope: !7)
!27 = !DILocation(line: 37, column: 23, scope: !7)
!28 = !DILocation(line: 39, column: 18, scope: !7)
!29 = !DILocation(line: 40, column: 23, scope: !7)
!30 = !DILocation(line: 44, column: 20, scope: !7)
!31 = !DILocation(line: 45, column: 20, scope: !7)
!32 = !DILocation(line: 46, column: 20, scope: !7)
!33 = !DILocation(line: 47, column: 20, scope: !7)
!34 = !DILocation(line: 48, column: 20, scope: !7)
!35 = !DILocation(line: 49, column: 20, scope: !7)
!36 = !DILocation(line: 50, column: 20, scope: !7)
!37 = !DILocation(line: 51, column: 27, scope: !7)
!38 = !DILocation(line: 42, column: 18, scope: !7)
!39 = !DILocation(line: 43, column: 18, scope: !7)
!40 = !DILocation(line: 52, column: 20, scope: !7)
!41 = !DILocation(line: 54, column: 20, scope: !7)
!42 = !DILocation(line: 55, column: 20, scope: !7)
!43 = !DILocation(line: 56, column: 19, scope: !7)
!44 = !DILocation(line: 57, column: 19, scope: !7)
!45 = !DILocation(line: 58, column: 25, scope: !7)
!46 = !DILocation(line: 58, column: 37, scope: !7)
!47 = !DILocation(line: 58, column: 4, scope: !7)
