if { [info exists CHIPNAME] } {
  set  _CHIPNAME $CHIPNAME
} else {
  set  _CHIPNAME stm32
}
 
if { [info exists ENDIAN] } {
  set  _ENDIAN $ENDIAN
} else {
  set  _ENDIAN little
}
 
if { [info exists WORKAREASIZE] } {
  set  _WORKAREASIZE $WORKAREASIZE
} else {
  set  _WORKAREASIZE 0x4000
}
 
adapter_khz 1000

adapter_nsrst_delay 200
jtag_ntrst_delay 200

reset_config trst_and_srst
 
if { [info exists CPUTAPID ] } {
  set _CPUTAPID $CPUTAPID
} else {
  set _CPUTAPID 0x3ba00477
}

hla newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
if { [info exists BSTAPID ] } {
  set _BSTAPID $BSTAPID
} else {
 set _BSTAPID1 0x06412041
 set _BSTAPID2 0x06410041
 set _BSTAPID3 0x16410041
 set _BSTAPID4 0x06414041
 set _BSTAPID5 0x06418041
 set _BSTAPID6 0x06420041
}

hla newtap $_CHIPNAME bs -irlen 5 -expected-id $_BSTAPID1 -expected-id $_BSTAPID2 -expected-id $_BSTAPID3 -expected-id $_BSTAPID4 -expected-id $_BSTAPID5 -expected-id $_BSTAPID6

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME

$_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0

set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32f1x 0x80000000 0x00040000 0 0 $_TARGETNAME
