Metric,Value
design__instance__count,2638
design__instance__area,26150.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,20
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0002821525849867612
power__switching__total,0.00014352341531775892
power__leakage__total,2.1469586997113765E-8
power__total,0.0004256974789313972
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2794427823788505
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2790000809352608
timing__hold__ws__corner:nom_tt_025C_1v80,0.3255630301939593
timing__setup__ws__corner:nom_tt_025C_1v80,45.422433322501256
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.325563
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,31
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,20
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2957622841462701
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2958332273995501
timing__hold__ws__corner:nom_ss_100C_1v60,0.8873626529179603
timing__setup__ws__corner:nom_ss_100C_1v60,31.255603434541637
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.887363
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,20
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.27194214316792603
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27144320892654866
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11848339311699453
timing__setup__ws__corner:nom_ff_n40C_1v95,50.936728277014865
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118483
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,38
design__max_fanout_violation__count,20
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2696720978408493
clock__skew__worst_setup,0.2693437493720301
timing__hold__ws,0.11620515989487964
timing__setup__ws,30.57638140336413
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116205
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 179.0 179.0
design__core__bbox,3.22 5.44 175.72 174.08
design__io,122
design__die__area,32041
design__core__area,29090.4
design__instance__count__stdcell,2638
design__instance__area__stdcell,26150.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.898925
design__instance__utilization__stdcell,0.898925
design__instance__count__class:inverter,115
design__instance__count__class:sequential_cell,328
design__instance__count__class:multi_input_combinational_cell,1290
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,945
design__instance__count__class:tap_cell,416
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,70719.5
design__violations,0
design__instance__count__class:timing_repair_buffer,382
design__instance__count__class:clock_buffer,43
design__instance__count__class:clock_inverter,25
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,111
antenna__violating__nets,13
antenna__violating__pins,13
route__antenna_violation__count,13
antenna_diodes_count,39
design__instance__count__class:antenna_cell,39
route__net,2215
route__net__special,2
route__drc_errors__iter:1,2050
route__wirelength__iter:1,87441
route__drc_errors__iter:2,1134
route__wirelength__iter:2,86270
route__drc_errors__iter:3,1108
route__wirelength__iter:3,86088
route__drc_errors__iter:4,158
route__wirelength__iter:4,85683
route__drc_errors__iter:5,9
route__wirelength__iter:5,85684
route__drc_errors__iter:6,7
route__wirelength__iter:6,85683
route__drc_errors__iter:7,7
route__wirelength__iter:7,85683
route__drc_errors__iter:8,7
route__wirelength__iter:8,85707
route__drc_errors__iter:9,7
route__wirelength__iter:9,85707
route__drc_errors__iter:10,1
route__wirelength__iter:10,85703
route__drc_errors__iter:11,1
route__wirelength__iter:11,85703
route__drc_errors__iter:12,1
route__wirelength__iter:12,85703
route__drc_errors__iter:13,1
route__wirelength__iter:13,85703
route__drc_errors__iter:14,1
route__wirelength__iter:14,85703
route__drc_errors__iter:15,1
route__wirelength__iter:15,85703
route__drc_errors__iter:16,1
route__wirelength__iter:16,85703
route__drc_errors__iter:17,1
route__wirelength__iter:17,85703
route__drc_errors__iter:18,1
route__wirelength__iter:18,85703
route__drc_errors__iter:19,1
route__wirelength__iter:19,85703
route__drc_errors__iter:20,1
route__wirelength__iter:20,85703
route__drc_errors__iter:21,0
route__wirelength__iter:21,85706
route__drc_errors,0
route__wirelength,85706
route__vias,19403
route__vias__singlecut,19403
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,457.02
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,20
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2773565622342751
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2774220098834277
timing__hold__ws__corner:min_tt_025C_1v80,0.3227324610014723
timing__setup__ws__corner:min_tt_025C_1v80,45.80183473241792
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.322732
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,15
design__max_fanout_violation__count__corner:min_ss_100C_1v60,20
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2930332448522565
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2930973047225891
timing__hold__ws__corner:min_ss_100C_1v60,0.8840414206458633
timing__setup__ws__corner:min_ss_100C_1v60,31.97062260975915
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.884041
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,20
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2696720978408493
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2693437493720301
timing__hold__ws__corner:min_ff_n40C_1v95,0.11620515989487964
timing__setup__ws__corner:min_ff_n40C_1v95,51.2259191786481
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116205
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,20
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2837434534309723
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2827271552454875
timing__hold__ws__corner:max_tt_025C_1v80,0.32838599435851257
timing__setup__ws__corner:max_tt_025C_1v80,45.04594869059738
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.328386
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,38
design__max_fanout_violation__count__corner:max_ss_100C_1v60,20
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2993048948957384
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2983094689037069
timing__hold__ws__corner:max_ss_100C_1v60,0.8925651581584908
timing__setup__ws__corner:max_ss_100C_1v60,30.57638140336413
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.892565
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,20
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.27572414576384957
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.27468342267113227
timing__hold__ws__corner:max_ff_n40C_1v95,0.12060147666327789
timing__setup__ws__corner:max_ff_n40C_1v95,50.656099415589686
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120601
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000706427
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000785495
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000231755
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000785495
design_powergrid__voltage__worst,0.0000785495
design_powergrid__voltage__worst__net:vccd1,1.79993
design_powergrid__drop__worst,0.0000785495
design_powergrid__drop__worst__net:vccd1,0.0000706427
design_powergrid__voltage__worst__net:vssd1,0.0000785495
design_powergrid__drop__worst__net:vssd1,0.0000785495
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000232000000000000014912550361234622187112108804285526275634765625
ir__drop__worst,0.000070599999999999994899392563585394100300618447363376617431640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
