

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_20_3_VITIS_LOOP_22_4'
================================================================
* Date:           Mon May  5 03:29:54 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.983 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8009|     8009|  40.045 us|  40.045 us|  8009|  8009|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_3_VITIS_LOOP_22_4  |     8007|     8007|         9|          1|          1|  8000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mean, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten7"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i13 %indvar_flatten7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 21 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.64ns)   --->   "%icmp_ln20 = icmp_eq  i13 %indvar_flatten7_load, i13 8000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 23 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%add_ln20_1 = add i13 %indvar_flatten7_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 24 'add' 'add_ln20_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc30, void %VITIS_LOOP_27_5.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 25 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln20 = add i7 %i_load, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 28 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.59ns)   --->   "%icmp_ln22 = icmp_eq  i7 %j_load, i7 80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22]   --->   Operation 29 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.30ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 30 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.30ns)   --->   "%select_ln20_1 = select i1 %icmp_ln22, i7 %add_ln20, i7 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 31 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln20_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 32 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln20_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 33 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i11 %tmp_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 34 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i13 %tmp_2, i13 %zext_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 35 'add' 'add_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %select_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 36 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i13 %add_ln23, i13 %zext_ln23_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 37 'add' 'add_ln23_1' <Predicate = (!icmp_ln20)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln22 = add i7 %select_ln20, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22]   --->   Operation 38 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln22 = store i13 %add_ln20_1, i13 %indvar_flatten7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22]   --->   Operation 39 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln22 = store i7 %select_ln20_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22]   --->   Operation 40 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln22 = store i7 %add_ln22, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22]   --->   Operation 41 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%j_2_cast = zext i7 %select_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20]   --->   Operation 42 'zext' 'j_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i13 %add_ln23_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 43 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr i64 %data, i64 0, i64 %zext_ln23_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 44 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i64 %mean, i64 0, i64 %j_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 45 'getelementptr' 'mean_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.20ns)   --->   "%mean_load = load i7 %mean_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 46 'load' 'mean_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_2 : Operation 47 [2/2] (2.98ns)   --->   "%data_load_1 = load i13 %data_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 47 'load' 'data_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 48 [1/2] (1.20ns)   --->   "%mean_load = load i7 %mean_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 48 'load' 'mean_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_3 : Operation 49 [1/2] (2.98ns)   --->   "%data_load_1 = load i13 %data_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 49 'load' 'data_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %mean_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 50 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %data_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 51 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [5/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %bitcast_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 52 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 53 [4/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %bitcast_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 53 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 54 [3/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %bitcast_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 54 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 55 [2/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %bitcast_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 55 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 56 [1/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln23_1, i64 %bitcast_ln23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 56 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_3_VITIS_LOOP_22_4_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8000, i64 8000, i64 8000"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:5]   --->   Operation 60 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %sub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 61 'bitcast' 'bitcast_ln23_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (2.98ns)   --->   "%store_ln23 = store i64 %bitcast_ln23_2, i13 %data_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23]   --->   Operation 62 'store' 'store_ln23' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8000> <RAM>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22]   --->   Operation 63 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22) on local variable 'j' [19]  (0 ns)
	'icmp' operation ('icmp_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22) [24]  (0.6 ns)
	'select' operation ('select_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:20) [25]  (0.308 ns)
	'add' operation ('add_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22) [46]  (0.706 ns)
	'store' operation ('store_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22) of variable 'add_ln22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:22 on local variable 'j' [49]  (0.387 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) [36]  (0 ns)
	'load' operation ('data_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) on array 'data' [41]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'load' operation ('data_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) on array 'data' [41]  (2.98 ns)

 <State 4>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) [43]  (2.9 ns)

 <State 5>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) [43]  (2.9 ns)

 <State 6>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) [43]  (2.9 ns)

 <State 7>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) [43]  (2.9 ns)

 <State 8>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('sub', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) [43]  (2.9 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'store' operation ('store_ln23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23) of variable 'bitcast_ln23_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/covariance/covariance_slow.c:23 on array 'data' [45]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
