
ubuntu-preinstalled/dirmngr:     file format elf32-littlearm


Disassembly of section .init:

00005eb4 <.init>:
    5eb4:	push	{r3, lr}
    5eb8:	bl	8720 <__read_chk@plt+0x11f4>
    5ebc:	pop	{r3, pc}

Disassembly of section .plt:

00005ec0 <signal@plt-0x14>:
    5ec0:	push	{lr}		; (str lr, [sp, #-4]!)
    5ec4:	ldr	lr, [pc, #4]	; 5ed0 <signal@plt-0x4>
    5ec8:	add	lr, pc, lr
    5ecc:	ldr	pc, [lr, #8]!
    5ed0:	andeq	r0, r6, r4, ror r9

00005ed4 <signal@plt>:
    5ed4:	add	ip, pc, #0, 12
    5ed8:	add	ip, ip, #96, 20	; 0x60000
    5edc:	ldr	pc, [ip, #2420]!	; 0x974

00005ee0 <chdir@plt>:
    5ee0:			; <UNDEFINED> instruction: 0xe7fd4778
    5ee4:	add	ip, pc, #0, 12
    5ee8:	add	ip, ip, #96, 20	; 0x60000
    5eec:	ldr	pc, [ip, #2408]!	; 0x968

00005ef0 <__dn_skipname@plt>:
    5ef0:	add	ip, pc, #0, 12
    5ef4:	add	ip, ip, #96, 20	; 0x60000
    5ef8:	ldr	pc, [ip, #2400]!	; 0x960

00005efc <__assuan_write@plt>:
    5efc:	add	ip, pc, #0, 12
    5f00:	add	ip, ip, #96, 20	; 0x60000
    5f04:	ldr	pc, [ip, #2392]!	; 0x958

00005f08 <ksba_ocsp_set_nonce@plt>:
    5f08:	add	ip, pc, #0, 12
    5f0c:	add	ip, ip, #96, 20	; 0x60000
    5f10:	ldr	pc, [ip, #2384]!	; 0x950

00005f14 <getpwnam@plt>:
    5f14:	add	ip, pc, #0, 12
    5f18:	add	ip, ip, #96, 20	; 0x60000
    5f1c:	ldr	pc, [ip, #2376]!	; 0x948

00005f20 <gnutls_x509_crt_init@plt>:
    5f20:	add	ip, pc, #0, 12
    5f24:	add	ip, ip, #96, 20	; 0x60000
    5f28:	ldr	pc, [ip, #2368]!	; 0x940

00005f2c <gcry_md_write@plt>:
    5f2c:	add	ip, pc, #0, 12
    5f30:	add	ip, ip, #96, 20	; 0x60000
    5f34:	ldr	pc, [ip, #2360]!	; 0x938

00005f38 <gnutls_alert_get_name@plt>:
    5f38:	add	ip, pc, #0, 12
    5f3c:	add	ip, ip, #96, 20	; 0x60000
    5f40:	ldr	pc, [ip, #2352]!	; 0x930

00005f44 <gcry_md_ctl@plt>:
    5f44:	add	ip, pc, #0, 12
    5f48:	add	ip, ip, #96, 20	; 0x60000
    5f4c:	ldr	pc, [ip, #2344]!	; 0x928

00005f50 <fsync@plt>:
    5f50:	add	ip, pc, #0, 12
    5f54:	add	ip, ip, #96, 20	; 0x60000
    5f58:	ldr	pc, [ip, #2336]!	; 0x920

00005f5c <rand@plt>:
    5f5c:	add	ip, pc, #0, 12
    5f60:	add	ip, ip, #96, 20	; 0x60000
    5f64:	ldr	pc, [ip, #2328]!	; 0x918

00005f68 <ksba_cert_get_image@plt>:
    5f68:	add	ip, pc, #0, 12
    5f6c:	add	ip, ip, #96, 20	; 0x60000
    5f70:	ldr	pc, [ip, #2320]!	; 0x910

00005f74 <gnutls_handshake@plt>:
    5f74:	add	ip, pc, #0, 12
    5f78:	add	ip, ip, #96, 20	; 0x60000
    5f7c:	ldr	pc, [ip, #2312]!	; 0x908

00005f80 <gpgrt_free@plt>:
    5f80:	add	ip, pc, #0, 12
    5f84:	add	ip, ip, #96, 20	; 0x60000
    5f88:	ldr	pc, [ip, #2304]!	; 0x900

00005f8c <getpid@plt>:
    5f8c:	add	ip, pc, #0, 12
    5f90:	add	ip, ip, #96, 20	; 0x60000
    5f94:	ldr	pc, [ip, #2296]!	; 0x8f8

00005f98 <ksba_cert_ref@plt>:
    5f98:	add	ip, pc, #0, 12
    5f9c:	add	ip, ip, #96, 20	; 0x60000
    5fa0:	ldr	pc, [ip, #2288]!	; 0x8f0

00005fa4 <__memcpy_chk@plt>:
    5fa4:	add	ip, pc, #0, 12
    5fa8:	add	ip, ip, #96, 20	; 0x60000
    5fac:	ldr	pc, [ip, #2280]!	; 0x8e8

00005fb0 <ksba_crl_get_digest_algo@plt>:
    5fb0:	add	ip, pc, #0, 12
    5fb4:	add	ip, ip, #96, 20	; 0x60000
    5fb8:	ldr	pc, [ip, #2272]!	; 0x8e0

00005fbc <gcry_strerror@plt>:
    5fbc:	add	ip, pc, #0, 12
    5fc0:	add	ip, ip, #96, 20	; 0x60000
    5fc4:	ldr	pc, [ip, #2264]!	; 0x8d8

00005fc8 <gettimeofday@plt>:
    5fc8:	add	ip, pc, #0, 12
    5fcc:	add	ip, ip, #96, 20	; 0x60000
    5fd0:	ldr	pc, [ip, #2256]!	; 0x8d0

00005fd4 <__open64_2@plt>:
    5fd4:	add	ip, pc, #0, 12
    5fd8:	add	ip, ip, #96, 20	; 0x60000
    5fdc:	ldr	pc, [ip, #2248]!	; 0x8c8

00005fe0 <__assuan_sendmsg@plt>:
    5fe0:	add	ip, pc, #0, 12
    5fe4:	add	ip, ip, #96, 20	; 0x60000
    5fe8:	ldr	pc, [ip, #2240]!	; 0x8c0

00005fec <gpgrt_read@plt>:
    5fec:	add	ip, pc, #0, 12
    5ff0:	add	ip, ip, #96, 20	; 0x60000
    5ff4:	ldr	pc, [ip, #2232]!	; 0x8b8

00005ff8 <ksba_ocsp_get_cert@plt>:
    5ff8:	add	ip, pc, #0, 12
    5ffc:	add	ip, ip, #96, 20	; 0x60000
    6000:	ldr	pc, [ip, #2224]!	; 0x8b0

00006004 <ksba_reader_set_cb@plt>:
    6004:	add	ip, pc, #0, 12
    6008:	add	ip, ip, #96, 20	; 0x60000
    600c:	ldr	pc, [ip, #2216]!	; 0x8a8

00006010 <gpgrt_vasprintf@plt>:
    6010:	add	ip, pc, #0, 12
    6014:	add	ip, ip, #96, 20	; 0x60000
    6018:	ldr	pc, [ip, #2208]!	; 0x8a0

0000601c <ksba_cert_set_user_data@plt>:
    601c:	add	ip, pc, #0, 12
    6020:	add	ip, ip, #96, 20	; 0x60000
    6024:	ldr	pc, [ip, #2200]!	; 0x898

00006028 <ksba_crl_get_item@plt>:
    6028:	add	ip, pc, #0, 12
    602c:	add	ip, ip, #96, 20	; 0x60000
    6030:	ldr	pc, [ip, #2192]!	; 0x890

00006034 <ksba_ocsp_build_request@plt>:
    6034:	add	ip, pc, #0, 12
    6038:	add	ip, ip, #96, 20	; 0x60000
    603c:	ldr	pc, [ip, #2184]!	; 0x888

00006040 <npth_rwlock_wrlock@plt>:
    6040:	add	ip, pc, #0, 12
    6044:	add	ip, ip, #96, 20	; 0x60000
    6048:	ldr	pc, [ip, #2176]!	; 0x880

0000604c <getsockopt@plt>:
    604c:	add	ip, pc, #0, 12
    6050:	add	ip, ip, #96, 20	; 0x60000
    6054:	ldr	pc, [ip, #2168]!	; 0x878

00006058 <assuan_set_system_hooks@plt>:
    6058:	add	ip, pc, #0, 12
    605c:	add	ip, ip, #96, 20	; 0x60000
    6060:	ldr	pc, [ip, #2160]!	; 0x870

00006064 <gcry_mpi_get_flag@plt>:
    6064:	add	ip, pc, #0, 12
    6068:	add	ip, ip, #96, 20	; 0x60000
    606c:	ldr	pc, [ip, #2152]!	; 0x868

00006070 <strcasecmp@plt>:
    6070:			; <UNDEFINED> instruction: 0xe7fd4778
    6074:	add	ip, pc, #0, 12
    6078:	add	ip, ip, #96, 20	; 0x60000
    607c:	ldr	pc, [ip, #2140]!	; 0x85c

00006080 <gnutls_x509_crt_import@plt>:
    6080:	add	ip, pc, #0, 12
    6084:	add	ip, ip, #96, 20	; 0x60000
    6088:	ldr	pc, [ip, #2132]!	; 0x854

0000608c <gcry_md_get_algo@plt>:
    608c:	add	ip, pc, #0, 12
    6090:	add	ip, ip, #96, 20	; 0x60000
    6094:	ldr	pc, [ip, #2124]!	; 0x84c

00006098 <freeaddrinfo@plt>:
    6098:	add	ip, pc, #0, 12
    609c:	add	ip, ip, #96, 20	; 0x60000
    60a0:	ldr	pc, [ip, #2116]!	; 0x844

000060a4 <strtol@plt>:
    60a4:			; <UNDEFINED> instruction: 0xe7fd4778
    60a8:	add	ip, pc, #0, 12
    60ac:	add	ip, ip, #96, 20	; 0x60000
    60b0:	ldr	pc, [ip, #2104]!	; 0x838

000060b4 <free@plt>:
    60b4:			; <UNDEFINED> instruction: 0xe7fd4778
    60b8:	add	ip, pc, #0, 12
    60bc:	add	ip, ip, #96, 20	; 0x60000
    60c0:	ldr	pc, [ip, #2092]!	; 0x82c

000060c4 <gcry_set_fatalerror_handler@plt>:
    60c4:	add	ip, pc, #0, 12
    60c8:	add	ip, ip, #96, 20	; 0x60000
    60cc:	ldr	pc, [ip, #2084]!	; 0x824

000060d0 <gcry_pk_get_keygrip@plt>:
    60d0:	add	ip, pc, #0, 12
    60d4:	add	ip, ip, #96, 20	; 0x60000
    60d8:	ldr	pc, [ip, #2076]!	; 0x81c

000060dc <inet_pton@plt>:
    60dc:	add	ip, pc, #0, 12
    60e0:	add	ip, ip, #96, 20	; 0x60000
    60e4:	ldr	pc, [ip, #2068]!	; 0x814

000060e8 <assuan_set_error@plt>:
    60e8:	add	ip, pc, #0, 12
    60ec:	add	ip, ip, #96, 20	; 0x60000
    60f0:	ldr	pc, [ip, #2060]!	; 0x80c

000060f4 <assuan_inquire@plt>:
    60f4:	add	ip, pc, #0, 12
    60f8:	add	ip, ip, #96, 20	; 0x60000
    60fc:	ldr	pc, [ip, #2052]!	; 0x804

00006100 <getaddrinfo@plt>:
    6100:	add	ip, pc, #0, 12
    6104:	add	ip, ip, #96, 20	; 0x60000
    6108:	ldr	pc, [ip, #2044]!	; 0x7fc

0000610c <gcry_pk_get_curve@plt>:
    610c:	add	ip, pc, #0, 12
    6110:	add	ip, ip, #96, 20	; 0x60000
    6114:	ldr	pc, [ip, #2036]!	; 0x7f4

00006118 <_gpgrt_putc_overflow@plt>:
    6118:	add	ip, pc, #0, 12
    611c:	add	ip, ip, #96, 20	; 0x60000
    6120:	ldr	pc, [ip, #2028]!	; 0x7ec

00006124 <fseek@plt>:
    6124:	add	ip, pc, #0, 12
    6128:	add	ip, ip, #96, 20	; 0x60000
    612c:	ldr	pc, [ip, #2020]!	; 0x7e4

00006130 <bind_textdomain_codeset@plt>:
    6130:	add	ip, pc, #0, 12
    6134:	add	ip, ip, #96, 20	; 0x60000
    6138:	ldr	pc, [ip, #2012]!	; 0x7dc

0000613c <gcry_xmalloc@plt>:
    613c:	add	ip, pc, #0, 12
    6140:	add	ip, ip, #96, 20	; 0x60000
    6144:	ldr	pc, [ip, #2004]!	; 0x7d4

00006148 <npth_rwlock_rdlock@plt>:
    6148:	add	ip, pc, #0, 12
    614c:	add	ip, ip, #96, 20	; 0x60000
    6150:	ldr	pc, [ip, #1996]!	; 0x7cc

00006154 <assuan_set_hello_line@plt>:
    6154:	add	ip, pc, #0, 12
    6158:	add	ip, ip, #96, 20	; 0x60000
    615c:	ldr	pc, [ip, #1988]!	; 0x7c4

00006160 <npth_sigev_get_pending@plt>:
    6160:	add	ip, pc, #0, 12
    6164:	add	ip, ip, #96, 20	; 0x60000
    6168:	ldr	pc, [ip, #1980]!	; 0x7bc

0000616c <__xstat64@plt>:
    616c:	add	ip, pc, #0, 12
    6170:	add	ip, ip, #96, 20	; 0x60000
    6174:	ldr	pc, [ip, #1972]!	; 0x7b4

00006178 <gnutls_bye@plt>:
    6178:	add	ip, pc, #0, 12
    617c:	add	ip, ip, #96, 20	; 0x60000
    6180:	ldr	pc, [ip, #1964]!	; 0x7ac

00006184 <qsort@plt>:
    6184:	add	ip, pc, #0, 12
    6188:	add	ip, ip, #96, 20	; 0x60000
    618c:	ldr	pc, [ip, #1956]!	; 0x7a4

00006190 <gnutls_x509_crt_check_hostname@plt>:
    6190:	add	ip, pc, #0, 12
    6194:	add	ip, ip, #96, 20	; 0x60000
    6198:	ldr	pc, [ip, #1948]!	; 0x79c

0000619c <gcry_sexp_sscan@plt>:
    619c:	add	ip, pc, #0, 12
    61a0:	add	ip, ip, #96, 20	; 0x60000
    61a4:	ldr	pc, [ip, #1940]!	; 0x794

000061a8 <gcry_md_read@plt>:
    61a8:	add	ip, pc, #0, 12
    61ac:	add	ip, ip, #96, 20	; 0x60000
    61b0:	ldr	pc, [ip, #1932]!	; 0x78c

000061b4 <ldap_unbind@plt>:
    61b4:	add	ip, pc, #0, 12
    61b8:	add	ip, ip, #96, 20	; 0x60000
    61bc:	ldr	pc, [ip, #1924]!	; 0x784

000061c0 <ksba_ocsp_get_responder_id@plt>:
    61c0:	add	ip, pc, #0, 12
    61c4:	add	ip, ip, #96, 20	; 0x60000
    61c8:	ldr	pc, [ip, #1916]!	; 0x77c

000061cc <gpgrt_fopenmem@plt>:
    61cc:	add	ip, pc, #0, 12
    61d0:	add	ip, ip, #96, 20	; 0x60000
    61d4:	ldr	pc, [ip, #1908]!	; 0x774

000061d8 <strncmp@plt>:
    61d8:	add	ip, pc, #0, 12
    61dc:	add	ip, ip, #96, 20	; 0x60000
    61e0:	ldr	pc, [ip, #1900]!	; 0x76c

000061e4 <gcry_sexp_release@plt>:
    61e4:	add	ip, pc, #0, 12
    61e8:	add	ip, ip, #96, 20	; 0x60000
    61ec:	ldr	pc, [ip, #1892]!	; 0x764

000061f0 <__explicit_bzero_chk@plt>:
    61f0:			; <UNDEFINED> instruction: 0xe7fd4778
    61f4:	add	ip, pc, #0, 12
    61f8:	add	ip, ip, #96, 20	; 0x60000
    61fc:	ldr	pc, [ip, #1880]!	; 0x758

00006200 <ksba_cert_get_auth_key_id@plt>:
    6200:	add	ip, pc, #0, 12
    6204:	add	ip, ip, #96, 20	; 0x60000
    6208:	ldr	pc, [ip, #1872]!	; 0x750

0000620c <assuan_set_gpg_err_source@plt>:
    620c:	add	ip, pc, #0, 12
    6210:	add	ip, ip, #96, 20	; 0x60000
    6214:	ldr	pc, [ip, #1864]!	; 0x748

00006218 <gcry_sexp_length@plt>:
    6218:	add	ip, pc, #0, 12
    621c:	add	ip, ip, #96, 20	; 0x60000
    6220:	ldr	pc, [ip, #1856]!	; 0x740

00006224 <gcry_md_hash_buffer@plt>:
    6224:	add	ip, pc, #0, 12
    6228:	add	ip, ip, #96, 20	; 0x60000
    622c:	ldr	pc, [ip, #1848]!	; 0x738

00006230 <gnutls_x509_crt_deinit@plt>:
    6230:	add	ip, pc, #0, 12
    6234:	add	ip, ip, #96, 20	; 0x60000
    6238:	ldr	pc, [ip, #1840]!	; 0x730

0000623c <fgetc@plt>:
    623c:	add	ip, pc, #0, 12
    6240:	add	ip, ip, #96, 20	; 0x60000
    6244:	ldr	pc, [ip, #1832]!	; 0x728

00006248 <strcspn@plt>:
    6248:	add	ip, pc, #0, 12
    624c:	add	ip, ip, #96, 20	; 0x60000
    6250:	ldr	pc, [ip, #1824]!	; 0x720

00006254 <ksba_cert_read_der@plt>:
    6254:	add	ip, pc, #0, 12
    6258:	add	ip, ip, #96, 20	; 0x60000
    625c:	ldr	pc, [ip, #1816]!	; 0x718

00006260 <gpgrt_write@plt>:
    6260:	add	ip, pc, #0, 12
    6264:	add	ip, ip, #96, 20	; 0x60000
    6268:	ldr	pc, [ip, #1808]!	; 0x710

0000626c <gcry_xcalloc@plt>:
    626c:	add	ip, pc, #0, 12
    6270:	add	ip, ip, #96, 20	; 0x60000
    6274:	ldr	pc, [ip, #1800]!	; 0x708

00006278 <ksba_reader_read@plt>:
    6278:	add	ip, pc, #0, 12
    627c:	add	ip, ip, #96, 20	; 0x60000
    6280:	ldr	pc, [ip, #1792]!	; 0x700

00006284 <ksba_ocsp_hash_response@plt>:
    6284:	add	ip, pc, #0, 12
    6288:	add	ip, ip, #96, 20	; 0x60000
    628c:	ldr	pc, [ip, #1784]!	; 0x6f8

00006290 <assuan_set_malloc_hooks@plt>:
    6290:	add	ip, pc, #0, 12
    6294:	add	ip, ip, #96, 20	; 0x60000
    6298:	ldr	pc, [ip, #1776]!	; 0x6f0

0000629c <closedir@plt>:
    629c:	add	ip, pc, #0, 12
    62a0:	add	ip, ip, #96, 20	; 0x60000
    62a4:	ldr	pc, [ip, #1768]!	; 0x6e8

000062a8 <inet_ntop@plt>:
    62a8:	add	ip, pc, #0, 12
    62ac:	add	ip, ip, #96, 20	; 0x60000
    62b0:	ldr	pc, [ip, #1760]!	; 0x6e0

000062b4 <gpgrt_write_sanitized@plt>:
    62b4:	add	ip, pc, #0, 12
    62b8:	add	ip, ip, #96, 20	; 0x60000
    62bc:	ldr	pc, [ip, #1752]!	; 0x6d8

000062c0 <ksba_cert_get_cert_policies@plt>:
    62c0:	add	ip, pc, #0, 12
    62c4:	add	ip, ip, #96, 20	; 0x60000
    62c8:	ldr	pc, [ip, #1744]!	; 0x6d0

000062cc <ksba_ocsp_add_target@plt>:
    62cc:	add	ip, pc, #0, 12
    62d0:	add	ip, ip, #96, 20	; 0x60000
    62d4:	ldr	pc, [ip, #1736]!	; 0x6c8

000062d8 <gnutls_deinit@plt>:
    62d8:	add	ip, pc, #0, 12
    62dc:	add	ip, ip, #96, 20	; 0x60000
    62e0:	ldr	pc, [ip, #1728]!	; 0x6c0

000062e4 <exit@plt>:
    62e4:	add	ip, pc, #0, 12
    62e8:	add	ip, ip, #96, 20	; 0x60000
    62ec:	ldr	pc, [ip, #1720]!	; 0x6b8

000062f0 <strerror@plt>:
    62f0:			; <UNDEFINED> instruction: 0xe7fd4778
    62f4:	add	ip, pc, #0, 12
    62f8:	add	ip, ip, #96, 20	; 0x60000
    62fc:	ldr	pc, [ip, #1708]!	; 0x6ac

00006300 <npth_setname_np@plt>:
    6300:	add	ip, pc, #0, 12
    6304:	add	ip, ip, #96, 20	; 0x60000
    6308:	ldr	pc, [ip, #1700]!	; 0x6a4

0000630c <gnutls_credentials_set@plt>:
    630c:	add	ip, pc, #0, 12
    6310:	add	ip, ip, #96, 20	; 0x60000
    6314:	ldr	pc, [ip, #1692]!	; 0x69c

00006318 <stpcpy@plt>:
    6318:	add	ip, pc, #0, 12
    631c:	add	ip, ip, #96, 20	; 0x60000
    6320:	ldr	pc, [ip, #1684]!	; 0x694

00006324 <uname@plt>:
    6324:	add	ip, pc, #0, 12
    6328:	add	ip, ip, #96, 20	; 0x60000
    632c:	ldr	pc, [ip, #1676]!	; 0x68c

00006330 <gnutls_global_init@plt>:
    6330:	add	ip, pc, #0, 12
    6334:	add	ip, ip, #96, 20	; 0x60000
    6338:	ldr	pc, [ip, #1668]!	; 0x684

0000633c <__vsnprintf_chk@plt>:
    633c:	add	ip, pc, #0, 12
    6340:	add	ip, ip, #96, 20	; 0x60000
    6344:	ldr	pc, [ip, #1660]!	; 0x67c

00006348 <inotify_add_watch@plt>:
    6348:	add	ip, pc, #0, 12
    634c:	add	ip, ip, #96, 20	; 0x60000
    6350:	ldr	pc, [ip, #1652]!	; 0x674

00006354 <npth_usleep@plt>:
    6354:			; <UNDEFINED> instruction: 0xe7fd4778
    6358:	add	ip, pc, #0, 12
    635c:	add	ip, ip, #96, 20	; 0x60000
    6360:	ldr	pc, [ip, #1640]!	; 0x668

00006364 <gpgrt_ftello@plt>:
    6364:	add	ip, pc, #0, 12
    6368:	add	ip, ip, #96, 20	; 0x60000
    636c:	ldr	pc, [ip, #1632]!	; 0x660

00006370 <ksba_cert_get_serial@plt>:
    6370:	add	ip, pc, #0, 12
    6374:	add	ip, ip, #96, 20	; 0x60000
    6378:	ldr	pc, [ip, #1624]!	; 0x658

0000637c <getpeername@plt>:
    637c:	add	ip, pc, #0, 12
    6380:	add	ip, ip, #96, 20	; 0x60000
    6384:	ldr	pc, [ip, #1616]!	; 0x650

00006388 <gcry_pk_get_nbits@plt>:
    6388:	add	ip, pc, #0, 12
    638c:	add	ip, ip, #96, 20	; 0x60000
    6390:	ldr	pc, [ip, #1608]!	; 0x648

00006394 <feof@plt>:
    6394:	add	ip, pc, #0, 12
    6398:	add	ip, ip, #96, 20	; 0x60000
    639c:	ldr	pc, [ip, #1600]!	; 0x640

000063a0 <gcry_set_outofcore_handler@plt>:
    63a0:			; <UNDEFINED> instruction: 0xe7fd4778
    63a4:	add	ip, pc, #0, 12
    63a8:	add	ip, ip, #96, 20	; 0x60000
    63ac:	ldr	pc, [ip, #1588]!	; 0x634

000063b0 <pthread_cond_signal@plt>:
    63b0:	add	ip, pc, #0, 12
    63b4:	add	ip, ip, #96, 20	; 0x60000
    63b8:	ldr	pc, [ip, #1580]!	; 0x62c

000063bc <assuan_accept@plt>:
    63bc:	add	ip, pc, #0, 12
    63c0:	add	ip, ip, #96, 20	; 0x60000
    63c4:	ldr	pc, [ip, #1572]!	; 0x624

000063c8 <nl_langinfo@plt>:
    63c8:	add	ip, pc, #0, 12
    63cc:	add	ip, ip, #96, 20	; 0x60000
    63d0:	ldr	pc, [ip, #1564]!	; 0x61c

000063d4 <ksba_cert_release@plt>:
    63d4:			; <UNDEFINED> instruction: 0xe7fd4778
    63d8:	add	ip, pc, #0, 12
    63dc:	add	ip, ip, #96, 20	; 0x60000
    63e0:	ldr	pc, [ip, #1552]!	; 0x610

000063e4 <ksba_cert_get_user_data@plt>:
    63e4:	add	ip, pc, #0, 12
    63e8:	add	ip, ip, #96, 20	; 0x60000
    63ec:	ldr	pc, [ip, #1544]!	; 0x608

000063f0 <getpwuid@plt>:
    63f0:	add	ip, pc, #0, 12
    63f4:	add	ip, ip, #96, 20	; 0x60000
    63f8:	ldr	pc, [ip, #1536]!	; 0x600

000063fc <gnutls_record_recv@plt>:
    63fc:	add	ip, pc, #0, 12
    6400:	add	ip, ip, #96, 20	; 0x60000
    6404:	ldr	pc, [ip, #1528]!	; 0x5f8

00006408 <npth_accept@plt>:
    6408:	add	ip, pc, #0, 12
    640c:	add	ip, ip, #96, 20	; 0x60000
    6410:	ldr	pc, [ip, #1520]!	; 0x5f0

00006414 <assuan_sock_get_flag@plt>:
    6414:	add	ip, pc, #0, 12
    6418:	add	ip, ip, #96, 20	; 0x60000
    641c:	ldr	pc, [ip, #1512]!	; 0x5e8

00006420 <gcry_sexp_nth_data@plt>:
    6420:	add	ip, pc, #0, 12
    6424:	add	ip, ip, #96, 20	; 0x60000
    6428:	ldr	pc, [ip, #1504]!	; 0x5e0

0000642c <readdir64@plt>:
    642c:	add	ip, pc, #0, 12
    6430:	add	ip, ip, #96, 20	; 0x60000
    6434:	ldr	pc, [ip, #1496]!	; 0x5d8

00006438 <sigfillset@plt>:
    6438:	add	ip, pc, #0, 12
    643c:	add	ip, ip, #96, 20	; 0x60000
    6440:	ldr	pc, [ip, #1488]!	; 0x5d0

00006444 <gnutls_transport_set_push_function@plt>:
    6444:	add	ip, pc, #0, 12
    6448:	add	ip, ip, #96, 20	; 0x60000
    644c:	ldr	pc, [ip, #1480]!	; 0x5c8

00006450 <gpg_strsource@plt>:
    6450:	add	ip, pc, #0, 12
    6454:	add	ip, ip, #96, 20	; 0x60000
    6458:	ldr	pc, [ip, #1472]!	; 0x5c0

0000645c <gnutls_transport_set_pull_function@plt>:
    645c:	add	ip, pc, #0, 12
    6460:	add	ip, ip, #96, 20	; 0x60000
    6464:	ldr	pc, [ip, #1464]!	; 0x5b8

00006468 <textdomain@plt>:
    6468:			; <UNDEFINED> instruction: 0xe7fd4778
    646c:	add	ip, pc, #0, 12
    6470:	add	ip, ip, #96, 20	; 0x60000
    6474:	ldr	pc, [ip, #1452]!	; 0x5ac

00006478 <__assuan_waitpid@plt>:
    6478:	add	ip, pc, #0, 12
    647c:	add	ip, ip, #96, 20	; 0x60000
    6480:	ldr	pc, [ip, #1444]!	; 0x5a4

00006484 <gcry_realloc@plt>:
    6484:	add	ip, pc, #0, 12
    6488:	add	ip, ip, #96, 20	; 0x60000
    648c:	ldr	pc, [ip, #1436]!	; 0x59c

00006490 <gnutls_certificate_set_x509_system_trust@plt>:
    6490:	add	ip, pc, #0, 12
    6494:	add	ip, ip, #96, 20	; 0x60000
    6498:	ldr	pc, [ip, #1428]!	; 0x594

0000649c <__fprintf_chk@plt>:
    649c:	add	ip, pc, #0, 12
    64a0:	add	ip, ip, #96, 20	; 0x60000
    64a4:	ldr	pc, [ip, #1420]!	; 0x58c

000064a8 <ksba_set_hash_buffer_function@plt>:
    64a8:	add	ip, pc, #0, 12
    64ac:	add	ip, ip, #96, 20	; 0x60000
    64b0:	ldr	pc, [ip, #1412]!	; 0x584

000064b4 <ksba_reader_clear@plt>:
    64b4:	add	ip, pc, #0, 12
    64b8:	add	ip, ip, #96, 20	; 0x60000
    64bc:	ldr	pc, [ip, #1404]!	; 0x57c

000064c0 <setrlimit64@plt>:
    64c0:	add	ip, pc, #0, 12
    64c4:	add	ip, ip, #96, 20	; 0x60000
    64c8:	ldr	pc, [ip, #1396]!	; 0x574

000064cc <link@plt>:
    64cc:	add	ip, pc, #0, 12
    64d0:	add	ip, ip, #96, 20	; 0x60000
    64d4:	ldr	pc, [ip, #1388]!	; 0x56c

000064d8 <tmpfile64@plt>:
    64d8:			; <UNDEFINED> instruction: 0xe7fd4778
    64dc:	add	ip, pc, #0, 12
    64e0:	add	ip, ip, #96, 20	; 0x60000
    64e4:	ldr	pc, [ip, #1376]!	; 0x560

000064e8 <npth_waitpid@plt>:
    64e8:	add	ip, pc, #0, 12
    64ec:	add	ip, ip, #96, 20	; 0x60000
    64f0:	ldr	pc, [ip, #1368]!	; 0x558

000064f4 <strtoul@plt>:
    64f4:	add	ip, pc, #0, 12
    64f8:	add	ip, ip, #96, 20	; 0x60000
    64fc:	ldr	pc, [ip, #1360]!	; 0x550

00006500 <npth_clock_gettime@plt>:
    6500:	add	ip, pc, #0, 12
    6504:	add	ip, ip, #96, 20	; 0x60000
    6508:	ldr	pc, [ip, #1352]!	; 0x548

0000650c <difftime@plt>:
    650c:	add	ip, pc, #0, 12
    6510:	add	ip, ip, #96, 20	; 0x60000
    6514:	ldr	pc, [ip, #1344]!	; 0x540

00006518 <__assuan_recvmsg@plt>:
    6518:	add	ip, pc, #0, 12
    651c:	add	ip, ip, #96, 20	; 0x60000
    6520:	ldr	pc, [ip, #1336]!	; 0x538

00006524 <strftime@plt>:
    6524:	add	ip, pc, #0, 12
    6528:	add	ip, ip, #96, 20	; 0x60000
    652c:	ldr	pc, [ip, #1328]!	; 0x530

00006530 <assuan_write_status@plt>:
    6530:	add	ip, pc, #0, 12
    6534:	add	ip, ip, #96, 20	; 0x60000
    6538:	ldr	pc, [ip, #1320]!	; 0x528

0000653c <memset@plt>:
    653c:			; <UNDEFINED> instruction: 0xe7fd4778
    6540:	add	ip, pc, #0, 12
    6544:	add	ip, ip, #96, 20	; 0x60000
    6548:	ldr	pc, [ip, #1308]!	; 0x51c

0000654c <__fxstat64@plt>:
    654c:	add	ip, pc, #0, 12
    6550:	add	ip, ip, #96, 20	; 0x60000
    6554:	ldr	pc, [ip, #1300]!	; 0x514

00006558 <strspn@plt>:
    6558:	add	ip, pc, #0, 12
    655c:	add	ip, ip, #96, 20	; 0x60000
    6560:	ldr	pc, [ip, #1292]!	; 0x50c

00006564 <gpg_err_init@plt>:
    6564:	add	ip, pc, #0, 12
    6568:	add	ip, ip, #96, 20	; 0x60000
    656c:	ldr	pc, [ip, #1284]!	; 0x504

00006570 <opendir@plt>:
    6570:	add	ip, pc, #0, 12
    6574:	add	ip, ip, #96, 20	; 0x60000
    6578:	ldr	pc, [ip, #1276]!	; 0x4fc

0000657c <gpg_err_code_from_errno@plt>:
    657c:	add	ip, pc, #0, 12
    6580:	add	ip, ip, #96, 20	; 0x60000
    6584:	ldr	pc, [ip, #1268]!	; 0x4f4

00006588 <ksba_cert_hash@plt>:
    6588:	add	ip, pc, #0, 12
    658c:	add	ip, ip, #96, 20	; 0x60000
    6590:	ldr	pc, [ip, #1260]!	; 0x4ec

00006594 <ksba_cert_get_validity@plt>:
    6594:	add	ip, pc, #0, 12
    6598:	add	ip, ip, #96, 20	; 0x60000
    659c:	ldr	pc, [ip, #1252]!	; 0x4e4

000065a0 <__assuan_connect@plt>:
    65a0:	add	ip, pc, #0, 12
    65a4:	add	ip, ip, #96, 20	; 0x60000
    65a8:	ldr	pc, [ip, #1244]!	; 0x4dc

000065ac <_gpgrt_get_std_stream@plt>:
    65ac:	add	ip, pc, #0, 12
    65b0:	add	ip, ip, #96, 20	; 0x60000
    65b4:	ldr	pc, [ip, #1236]!	; 0x4d4

000065b8 <gnutls_transport_set_ptr@plt>:
    65b8:	add	ip, pc, #0, 12
    65bc:	add	ip, ip, #96, 20	; 0x60000
    65c0:	ldr	pc, [ip, #1228]!	; 0x4cc

000065c4 <recv@plt>:
    65c4:	add	ip, pc, #0, 12
    65c8:	add	ip, ip, #96, 20	; 0x60000
    65cc:	ldr	pc, [ip, #1220]!	; 0x4c4

000065d0 <remove@plt>:
    65d0:			; <UNDEFINED> instruction: 0xe7fd4778
    65d4:	add	ip, pc, #0, 12
    65d8:	add	ip, ip, #96, 20	; 0x60000
    65dc:	ldr	pc, [ip, #1208]!	; 0x4b8

000065e0 <gnutls_transport_get_ptr@plt>:
    65e0:	add	ip, pc, #0, 12
    65e4:	add	ip, ip, #96, 20	; 0x60000
    65e8:	ldr	pc, [ip, #1200]!	; 0x4b0

000065ec <assuan_transact@plt>:
    65ec:	add	ip, pc, #0, 12
    65f0:	add	ip, ip, #96, 20	; 0x60000
    65f4:	ldr	pc, [ip, #1192]!	; 0x4a8

000065f8 <ksba_cert_get_sig_val@plt>:
    65f8:	add	ip, pc, #0, 12
    65fc:	add	ip, ip, #96, 20	; 0x60000
    6600:	ldr	pc, [ip, #1184]!	; 0x4a0

00006604 <ksba_crl_get_issuer@plt>:
    6604:	add	ip, pc, #0, 12
    6608:	add	ip, ip, #96, 20	; 0x60000
    660c:	ldr	pc, [ip, #1176]!	; 0x498

00006610 <listen@plt>:
    6610:	add	ip, pc, #0, 12
    6614:	add	ip, ip, #96, 20	; 0x60000
    6618:	ldr	pc, [ip, #1168]!	; 0x490

0000661c <mmap64@plt>:
    661c:	add	ip, pc, #0, 12
    6620:	add	ip, ip, #96, 20	; 0x60000
    6624:	ldr	pc, [ip, #1160]!	; 0x488

00006628 <gnutls_global_set_log_level@plt>:
    6628:	add	ip, pc, #0, 12
    662c:	add	ip, ip, #96, 20	; 0x60000
    6630:	ldr	pc, [ip, #1152]!	; 0x480

00006634 <__assuan_usleep@plt>:
    6634:	add	ip, pc, #0, 12
    6638:	add	ip, ip, #96, 20	; 0x60000
    663c:	ldr	pc, [ip, #1144]!	; 0x478

00006640 <close@plt>:
    6640:	add	ip, pc, #0, 12
    6644:	add	ip, ip, #96, 20	; 0x60000
    6648:	ldr	pc, [ip, #1136]!	; 0x470

0000664c <gmtime@plt>:
    664c:	add	ip, pc, #0, 12
    6650:	add	ip, ip, #96, 20	; 0x60000
    6654:	ldr	pc, [ip, #1128]!	; 0x468

00006658 <gcry_sexp_nth_string@plt>:
    6658:	add	ip, pc, #0, 12
    665c:	add	ip, ip, #96, 20	; 0x60000
    6660:	ldr	pc, [ip, #1120]!	; 0x460

00006664 <read@plt>:
    6664:	add	ip, pc, #0, 12
    6668:	add	ip, ip, #96, 20	; 0x60000
    666c:	ldr	pc, [ip, #1112]!	; 0x458

00006670 <ldap_get_values@plt>:
    6670:	add	ip, pc, #0, 12
    6674:	add	ip, ip, #96, 20	; 0x60000
    6678:	ldr	pc, [ip, #1104]!	; 0x450

0000667c <gcry_calloc@plt>:
    667c:	add	ip, pc, #0, 12
    6680:	add	ip, ip, #96, 20	; 0x60000
    6684:	ldr	pc, [ip, #1096]!	; 0x448

00006688 <abort@plt>:
    6688:	add	ip, pc, #0, 12
    668c:	add	ip, ip, #96, 20	; 0x60000
    6690:	ldr	pc, [ip, #1088]!	; 0x440

00006694 <gcry_md_open@plt>:
    6694:	add	ip, pc, #0, 12
    6698:	add	ip, ip, #96, 20	; 0x60000
    669c:	ldr	pc, [ip, #1080]!	; 0x438

000066a0 <ldap_msgfree@plt>:
    66a0:	add	ip, pc, #0, 12
    66a4:	add	ip, ip, #96, 20	; 0x60000
    66a8:	ldr	pc, [ip, #1072]!	; 0x430

000066ac <timegm@plt>:
    66ac:	add	ip, pc, #0, 12
    66b0:	add	ip, ip, #96, 20	; 0x60000
    66b4:	ldr	pc, [ip, #1064]!	; 0x428

000066b8 <__ctype_toupper_loc@plt>:
    66b8:	add	ip, pc, #0, 12
    66bc:	add	ip, ip, #96, 20	; 0x60000
    66c0:	ldr	pc, [ip, #1056]!	; 0x420

000066c4 <memmove@plt>:
    66c4:			; <UNDEFINED> instruction: 0xe7fd4778
    66c8:	add	ip, pc, #0, 12
    66cc:	add	ip, ip, #96, 20	; 0x60000
    66d0:	ldr	pc, [ip, #1044]!	; 0x414

000066d4 <ksba_crl_get_extension@plt>:
    66d4:	add	ip, pc, #0, 12
    66d8:	add	ip, ip, #96, 20	; 0x60000
    66dc:	ldr	pc, [ip, #1036]!	; 0x40c

000066e0 <strpbrk@plt>:
    66e0:	add	ip, pc, #0, 12
    66e4:	add	ip, ip, #96, 20	; 0x60000
    66e8:	ldr	pc, [ip, #1028]!	; 0x404

000066ec <gpgrt_fputs@plt>:
    66ec:			; <UNDEFINED> instruction: 0xe7fd4778
    66f0:	add	ip, pc, #0, 12
    66f4:	add	ip, ip, #96, 20	; 0x60000
    66f8:	ldr	pc, [ip, #1016]!	; 0x3f8

000066fc <ksba_crl_get_crl_number@plt>:
    66fc:	add	ip, pc, #0, 12
    6700:	add	ip, ip, #96, 20	; 0x60000
    6704:	ldr	pc, [ip, #1008]!	; 0x3f0

00006708 <unlink@plt>:
    6708:	add	ip, pc, #0, 12
    670c:	add	ip, ip, #96, 20	; 0x60000
    6710:	ldr	pc, [ip, #1000]!	; 0x3e8

00006714 <ksba_crl_parse@plt>:
    6714:	add	ip, pc, #0, 12
    6718:	add	ip, ip, #96, 20	; 0x60000
    671c:	ldr	pc, [ip, #992]!	; 0x3e0

00006720 <assuan_init_pipe_server@plt>:
    6720:	add	ip, pc, #0, 12
    6724:	add	ip, ip, #96, 20	; 0x60000
    6728:	ldr	pc, [ip, #984]!	; 0x3d8

0000672c <gpgrt_fopencookie@plt>:
    672c:	add	ip, pc, #0, 12
    6730:	add	ip, ip, #96, 20	; 0x60000
    6734:	ldr	pc, [ip, #976]!	; 0x3d0

00006738 <ksba_cert_get_issuer@plt>:
    6738:	add	ip, pc, #0, 12
    673c:	add	ip, ip, #96, 20	; 0x60000
    6740:	ldr	pc, [ip, #968]!	; 0x3c8

00006744 <gpgrt_fprintf_unlocked@plt>:
    6744:	add	ip, pc, #0, 12
    6748:	add	ip, ip, #96, 20	; 0x60000
    674c:	ldr	pc, [ip, #960]!	; 0x3c0

00006750 <kill@plt>:
    6750:			; <UNDEFINED> instruction: 0xe7fd4778
    6754:	add	ip, pc, #0, 12
    6758:	add	ip, ip, #96, 20	; 0x60000
    675c:	ldr	pc, [ip, #948]!	; 0x3b4

00006760 <unsetenv@plt>:
    6760:			; <UNDEFINED> instruction: 0xe7fd4778
    6764:	add	ip, pc, #0, 12
    6768:	add	ip, ip, #96, 20	; 0x60000
    676c:	ldr	pc, [ip, #936]!	; 0x3a8

00006770 <dup2@plt>:
    6770:	add	ip, pc, #0, 12
    6774:	add	ip, ip, #96, 20	; 0x60000
    6778:	ldr	pc, [ip, #928]!	; 0x3a0

0000677c <localtime@plt>:
    677c:	add	ip, pc, #0, 12
    6780:	add	ip, ip, #96, 20	; 0x60000
    6784:	ldr	pc, [ip, #920]!	; 0x398

00006788 <gpgrt_vfprintf_unlocked@plt>:
    6788:	add	ip, pc, #0, 12
    678c:	add	ip, ip, #96, 20	; 0x60000
    6790:	ldr	pc, [ip, #912]!	; 0x390

00006794 <gmtime_r@plt>:
    6794:			; <UNDEFINED> instruction: 0xe7fd4778
    6798:	add	ip, pc, #0, 12
    679c:	add	ip, ip, #96, 20	; 0x60000
    67a0:	ldr	pc, [ip, #900]!	; 0x384

000067a4 <gpgrt_snprintf@plt>:
    67a4:	add	ip, pc, #0, 12
    67a8:	add	ip, ip, #96, 20	; 0x60000
    67ac:	ldr	pc, [ip, #892]!	; 0x37c

000067b0 <ksba_ocsp_release@plt>:
    67b0:	add	ip, pc, #0, 12
    67b4:	add	ip, ip, #96, 20	; 0x60000
    67b8:	ldr	pc, [ip, #884]!	; 0x374

000067bc <realloc@plt>:
    67bc:	add	ip, pc, #0, 12
    67c0:	add	ip, ip, #96, 20	; 0x60000
    67c4:	ldr	pc, [ip, #876]!	; 0x36c

000067c8 <strcpy@plt>:
    67c8:	add	ip, pc, #0, 12
    67cc:	add	ip, ip, #96, 20	; 0x60000
    67d0:	ldr	pc, [ip, #868]!	; 0x364

000067d4 <pthread_attr_setdetachstate@plt>:
    67d4:	add	ip, pc, #0, 12
    67d8:	add	ip, ip, #96, 20	; 0x60000
    67dc:	ldr	pc, [ip, #860]!	; 0x35c

000067e0 <open64@plt>:
    67e0:			; <UNDEFINED> instruction: 0xe7fd4778
    67e4:	add	ip, pc, #0, 12
    67e8:	add	ip, ip, #96, 20	; 0x60000
    67ec:	ldr	pc, [ip, #848]!	; 0x350

000067f0 <gpgrt_vbsprintf@plt>:
    67f0:	add	ip, pc, #0, 12
    67f4:	add	ip, ip, #96, 20	; 0x60000
    67f8:	ldr	pc, [ip, #840]!	; 0x348

000067fc <assuan_sock_init@plt>:
    67fc:	add	ip, pc, #0, 12
    6800:	add	ip, ip, #96, 20	; 0x60000
    6804:	ldr	pc, [ip, #832]!	; 0x340

00006808 <ksba_reader_release@plt>:
    6808:			; <UNDEFINED> instruction: 0xe7fd4778
    680c:	add	ip, pc, #0, 12
    6810:	add	ip, ip, #96, 20	; 0x60000
    6814:	ldr	pc, [ip, #820]!	; 0x334

00006818 <__assert_fail@plt>:
    6818:	add	ip, pc, #0, 12
    681c:	add	ip, ip, #96, 20	; 0x60000
    6820:	ldr	pc, [ip, #812]!	; 0x32c

00006824 <gpgrt_feof@plt>:
    6824:	add	ip, pc, #0, 12
    6828:	add	ip, ip, #96, 20	; 0x60000
    682c:	ldr	pc, [ip, #804]!	; 0x324

00006830 <gcry_cipher_algo_name@plt>:
    6830:	add	ip, pc, #0, 12
    6834:	add	ip, ip, #96, 20	; 0x60000
    6838:	ldr	pc, [ip, #796]!	; 0x31c

0000683c <gpgrt_ungetc@plt>:
    683c:	add	ip, pc, #0, 12
    6840:	add	ip, ip, #96, 20	; 0x60000
    6844:	ldr	pc, [ip, #788]!	; 0x314

00006848 <ldap_search_s@plt>:
    6848:	add	ip, pc, #0, 12
    684c:	add	ip, ip, #96, 20	; 0x60000
    6850:	ldr	pc, [ip, #780]!	; 0x30c

00006854 <gpgrt_bsprintf@plt>:
    6854:	add	ip, pc, #0, 12
    6858:	add	ip, ip, #96, 20	; 0x60000
    685c:	ldr	pc, [ip, #772]!	; 0x304

00006860 <__isoc99_sscanf@plt>:
    6860:	add	ip, pc, #0, 12
    6864:	add	ip, ip, #96, 20	; 0x60000
    6868:	ldr	pc, [ip, #764]!	; 0x2fc

0000686c <gpgrt_fileno@plt>:
    686c:			; <UNDEFINED> instruction: 0xe7fd4778
    6870:	add	ip, pc, #0, 12
    6874:	add	ip, ip, #96, 20	; 0x60000
    6878:	ldr	pc, [ip, #752]!	; 0x2f0

0000687c <assuan_send_data@plt>:
    687c:	add	ip, pc, #0, 12
    6880:	add	ip, ip, #96, 20	; 0x60000
    6884:	ldr	pc, [ip, #744]!	; 0x2e8

00006888 <assuan_get_command_name@plt>:
    6888:	add	ip, pc, #0, 12
    688c:	add	ip, ip, #96, 20	; 0x60000
    6890:	ldr	pc, [ip, #736]!	; 0x2e0

00006894 <ksba_cert_get_authority_info_access@plt>:
    6894:	add	ip, pc, #0, 12
    6898:	add	ip, ip, #96, 20	; 0x60000
    689c:	ldr	pc, [ip, #728]!	; 0x2d8

000068a0 <assuan_sock_bind@plt>:
    68a0:	add	ip, pc, #0, 12
    68a4:	add	ip, ip, #96, 20	; 0x60000
    68a8:	ldr	pc, [ip, #720]!	; 0x2d0

000068ac <ldap_modify_s@plt>:
    68ac:	add	ip, pc, #0, 12
    68b0:	add	ip, ip, #96, 20	; 0x60000
    68b4:	ldr	pc, [ip, #712]!	; 0x2c8

000068b8 <gnutls_strerror@plt>:
    68b8:	add	ip, pc, #0, 12
    68bc:	add	ip, ip, #96, 20	; 0x60000
    68c0:	ldr	pc, [ip, #704]!	; 0x2c0

000068c4 <ldap_err2string@plt>:
    68c4:	add	ip, pc, #0, 12
    68c8:	add	ip, ip, #96, 20	; 0x60000
    68cc:	ldr	pc, [ip, #696]!	; 0x2b8

000068d0 <bind@plt>:
    68d0:	add	ip, pc, #0, 12
    68d4:	add	ip, ip, #96, 20	; 0x60000
    68d8:	ldr	pc, [ip, #688]!	; 0x2b0

000068dc <ksba_crl_set_reader@plt>:
    68dc:	add	ip, pc, #0, 12
    68e0:	add	ip, ip, #96, 20	; 0x60000
    68e4:	ldr	pc, [ip, #680]!	; 0x2a8

000068e8 <strsep@plt>:
    68e8:	add	ip, pc, #0, 12
    68ec:	add	ip, ip, #96, 20	; 0x60000
    68f0:	ldr	pc, [ip, #672]!	; 0x2a0

000068f4 <waitpid@plt>:
    68f4:	add	ip, pc, #0, 12
    68f8:	add	ip, ip, #96, 20	; 0x60000
    68fc:	ldr	pc, [ip, #664]!	; 0x298

00006900 <npth_sleep@plt>:
    6900:			; <UNDEFINED> instruction: 0xe7fd4778
    6904:	add	ip, pc, #0, 12
    6908:	add	ip, ip, #96, 20	; 0x60000
    690c:	ldr	pc, [ip, #652]!	; 0x28c

00006910 <npth_sigev_sigmask@plt>:
    6910:	add	ip, pc, #0, 12
    6914:	add	ip, ip, #96, 20	; 0x60000
    6918:	ldr	pc, [ip, #644]!	; 0x284

0000691c <chmod@plt>:
    691c:			; <UNDEFINED> instruction: 0xe7fd4778
    6920:	add	ip, pc, #0, 12
    6924:	add	ip, ip, #96, 20	; 0x60000
    6928:	ldr	pc, [ip, #632]!	; 0x278

0000692c <strcat@plt>:
    692c:	add	ip, pc, #0, 12
    6930:	add	ip, ip, #96, 20	; 0x60000
    6934:	ldr	pc, [ip, #624]!	; 0x270

00006938 <ksba_ocsp_parse_response@plt>:
    6938:	add	ip, pc, #0, 12
    693c:	add	ip, ip, #96, 20	; 0x60000
    6940:	ldr	pc, [ip, #616]!	; 0x268

00006944 <rewind@plt>:
    6944:	add	ip, pc, #0, 12
    6948:	add	ip, ip, #96, 20	; 0x60000
    694c:	ldr	pc, [ip, #608]!	; 0x260

00006950 <__assuan_close@plt>:
    6950:	add	ip, pc, #0, 12
    6954:	add	ip, ip, #96, 20	; 0x60000
    6958:	ldr	pc, [ip, #600]!	; 0x258

0000695c <fread@plt>:
    695c:	add	ip, pc, #0, 12
    6960:	add	ip, ip, #96, 20	; 0x60000
    6964:	ldr	pc, [ip, #592]!	; 0x250

00006968 <pthread_getspecific@plt>:
    6968:	add	ip, pc, #0, 12
    696c:	add	ip, ip, #96, 20	; 0x60000
    6970:	ldr	pc, [ip, #584]!	; 0x248

00006974 <gpgrt_fopenmem_init@plt>:
    6974:	add	ip, pc, #0, 12
    6978:	add	ip, ip, #96, 20	; 0x60000
    697c:	ldr	pc, [ip, #576]!	; 0x240

00006980 <getrlimit64@plt>:
    6980:	add	ip, pc, #0, 12
    6984:	add	ip, ip, #96, 20	; 0x60000
    6988:	ldr	pc, [ip, #568]!	; 0x238

0000698c <ungetc@plt>:
    698c:	add	ip, pc, #0, 12
    6990:	add	ip, ip, #96, 20	; 0x60000
    6994:	ldr	pc, [ip, #560]!	; 0x230

00006998 <gpgrt_fputs_unlocked@plt>:
    6998:	add	ip, pc, #0, 12
    699c:	add	ip, ip, #96, 20	; 0x60000
    69a0:	ldr	pc, [ip, #552]!	; 0x228

000069a4 <gnutls_record_send@plt>:
    69a4:	add	ip, pc, #0, 12
    69a8:	add	ip, ip, #96, 20	; 0x60000
    69ac:	ldr	pc, [ip, #544]!	; 0x220

000069b0 <pthread_rwlock_unlock@plt>:
    69b0:	add	ip, pc, #0, 12
    69b4:	add	ip, ip, #96, 20	; 0x60000
    69b8:	ldr	pc, [ip, #536]!	; 0x218

000069bc <gpg_err_code_from_syserror@plt>:
    69bc:	add	ip, pc, #0, 12
    69c0:	add	ip, ip, #96, 20	; 0x60000
    69c4:	ldr	pc, [ip, #528]!	; 0x210

000069c8 <gcry_sexp_cadr@plt>:
    69c8:	add	ip, pc, #0, 12
    69cc:	add	ip, ip, #96, 20	; 0x60000
    69d0:	ldr	pc, [ip, #520]!	; 0x208

000069d4 <__stack_chk_fail@plt>:
    69d4:	add	ip, pc, #0, 12
    69d8:	add	ip, ip, #96, 20	; 0x60000
    69dc:	ldr	pc, [ip, #512]!	; 0x200

000069e0 <gnutls_server_name_set@plt>:
    69e0:	add	ip, pc, #0, 12
    69e4:	add	ip, ip, #96, 20	; 0x60000
    69e8:	ldr	pc, [ip, #504]!	; 0x1f8

000069ec <gcry_pk_map_name@plt>:
    69ec:	add	ip, pc, #0, 12
    69f0:	add	ip, ip, #96, 20	; 0x60000
    69f4:	ldr	pc, [ip, #496]!	; 0x1f0

000069f8 <gpgrt_onclose@plt>:
    69f8:	add	ip, pc, #0, 12
    69fc:	add	ip, ip, #96, 20	; 0x60000
    6a00:	ldr	pc, [ip, #488]!	; 0x1e8

00006a04 <fork@plt>:
    6a04:	add	ip, pc, #0, 12
    6a08:	add	ip, ip, #96, 20	; 0x60000
    6a0c:	ldr	pc, [ip, #480]!	; 0x1e0

00006a10 <gcry_mpi_set_opaque@plt>:
    6a10:	add	ip, pc, #0, 12
    6a14:	add	ip, ip, #96, 20	; 0x60000
    6a18:	ldr	pc, [ip, #472]!	; 0x1d8

00006a1c <assuan_get_peercred@plt>:
    6a1c:	add	ip, pc, #0, 12
    6a20:	add	ip, ip, #96, 20	; 0x60000
    6a24:	ldr	pc, [ip, #464]!	; 0x1d0

00006a28 <socket@plt>:
    6a28:	add	ip, pc, #0, 12
    6a2c:	add	ip, ip, #96, 20	; 0x60000
    6a30:	ldr	pc, [ip, #456]!	; 0x1c8

00006a34 <assuan_set_assuan_log_prefix@plt>:
    6a34:	add	ip, pc, #0, 12
    6a38:	add	ip, ip, #96, 20	; 0x60000
    6a3c:	ldr	pc, [ip, #448]!	; 0x1c0

00006a40 <gcry_malloc@plt>:
    6a40:	add	ip, pc, #0, 12
    6a44:	add	ip, ip, #96, 20	; 0x60000
    6a48:	ldr	pc, [ip, #440]!	; 0x1b8

00006a4c <npth_cond_wait@plt>:
    6a4c:	add	ip, pc, #0, 12
    6a50:	add	ip, ip, #96, 20	; 0x60000
    6a54:	ldr	pc, [ip, #432]!	; 0x1b0

00006a58 <gnutls_certificate_type_get@plt>:
    6a58:	add	ip, pc, #0, 12
    6a5c:	add	ip, ip, #96, 20	; 0x60000
    6a60:	ldr	pc, [ip, #424]!	; 0x1a8

00006a64 <gpgrt_set_alloc_func@plt>:
    6a64:	add	ip, pc, #0, 12
    6a68:	add	ip, ip, #96, 20	; 0x60000
    6a6c:	ldr	pc, [ip, #416]!	; 0x1a0

00006a70 <access@plt>:
    6a70:	add	ip, pc, #0, 12
    6a74:	add	ip, ip, #96, 20	; 0x60000
    6a78:	ldr	pc, [ip, #408]!	; 0x198

00006a7c <putc@plt>:
    6a7c:	add	ip, pc, #0, 12
    6a80:	add	ip, ip, #96, 20	; 0x60000
    6a84:	ldr	pc, [ip, #400]!	; 0x190

00006a88 <setenv@plt>:
    6a88:			; <UNDEFINED> instruction: 0xe7fd4778
    6a8c:	add	ip, pc, #0, 12
    6a90:	add	ip, ip, #96, 20	; 0x60000
    6a94:	ldr	pc, [ip, #388]!	; 0x184

00006a98 <isatty@plt>:
    6a98:	add	ip, pc, #0, 12
    6a9c:	add	ip, ip, #96, 20	; 0x60000
    6aa0:	ldr	pc, [ip, #380]!	; 0x17c

00006aa4 <gpg_err_set_errno@plt>:
    6aa4:			; <UNDEFINED> instruction: 0xe7fd4778
    6aa8:	add	ip, pc, #0, 12
    6aac:	add	ip, ip, #96, 20	; 0x60000
    6ab0:	ldr	pc, [ip, #368]!	; 0x170

00006ab4 <ksba_free@plt>:
    6ab4:	add	ip, pc, #0, 12
    6ab8:	add	ip, ip, #96, 20	; 0x60000
    6abc:	ldr	pc, [ip, #360]!	; 0x168

00006ac0 <gpgrt_fputc@plt>:
    6ac0:			; <UNDEFINED> instruction: 0xe7fd4778
    6ac4:	add	ip, pc, #0, 12
    6ac8:	add	ip, ip, #96, 20	; 0x60000
    6acc:	ldr	pc, [ip, #348]!	; 0x15c

00006ad0 <ldap_first_entry@plt>:
    6ad0:	add	ip, pc, #0, 12
    6ad4:	add	ip, ip, #96, 20	; 0x60000
    6ad8:	ldr	pc, [ip, #340]!	; 0x154

00006adc <ldap_url_parse@plt>:
    6adc:	add	ip, pc, #0, 12
    6ae0:	add	ip, ip, #96, 20	; 0x60000
    6ae4:	ldr	pc, [ip, #332]!	; 0x14c

00006ae8 <__h_errno_location@plt>:
    6ae8:	add	ip, pc, #0, 12
    6aec:	add	ip, ip, #96, 20	; 0x60000
    6af0:	ldr	pc, [ip, #324]!	; 0x144

00006af4 <dcgettext@plt>:
    6af4:			; <UNDEFINED> instruction: 0xe7fd4778
    6af8:	add	ip, pc, #0, 12
    6afc:	add	ip, ip, #96, 20	; 0x60000
    6b00:	ldr	pc, [ip, #312]!	; 0x138

00006b04 <setsid@plt>:
    6b04:	add	ip, pc, #0, 12
    6b08:	add	ip, ip, #96, 20	; 0x60000
    6b0c:	ldr	pc, [ip, #304]!	; 0x130

00006b10 <assuan_set_okay_line@plt>:
    6b10:	add	ip, pc, #0, 12
    6b14:	add	ip, ip, #96, 20	; 0x60000
    6b18:	ldr	pc, [ip, #296]!	; 0x128

00006b1c <mkdir@plt>:
    6b1c:			; <UNDEFINED> instruction: 0xe7fd4778
    6b20:	add	ip, pc, #0, 12
    6b24:	add	ip, ip, #96, 20	; 0x60000
    6b28:	ldr	pc, [ip, #284]!	; 0x11c

00006b2c <gpgrt_ftell@plt>:
    6b2c:	add	ip, pc, #0, 12
    6b30:	add	ip, ip, #96, 20	; 0x60000
    6b34:	ldr	pc, [ip, #276]!	; 0x114

00006b38 <getc@plt>:
    6b38:	add	ip, pc, #0, 12
    6b3c:	add	ip, ip, #96, 20	; 0x60000
    6b40:	ldr	pc, [ip, #268]!	; 0x10c

00006b44 <__cxa_atexit@plt>:
    6b44:			; <UNDEFINED> instruction: 0xe7fd4778
    6b48:	add	ip, pc, #0, 12
    6b4c:	add	ip, ip, #96, 20	; 0x60000
    6b50:	ldr	pc, [ip, #256]!	; 0x100

00006b54 <assuan_set_pointer@plt>:
    6b54:	add	ip, pc, #0, 12
    6b58:	add	ip, ip, #96, 20	; 0x60000
    6b5c:	ldr	pc, [ip, #248]!	; 0xf8

00006b60 <strstr@plt>:
    6b60:	add	ip, pc, #0, 12
    6b64:	add	ip, ip, #96, 20	; 0x60000
    6b68:	ldr	pc, [ip, #240]!	; 0xf0

00006b6c <ksba_crl_get_update_times@plt>:
    6b6c:	add	ip, pc, #0, 12
    6b70:	add	ip, ip, #96, 20	; 0x60000
    6b74:	ldr	pc, [ip, #232]!	; 0xe8

00006b78 <ksba_cert_get_subject@plt>:
    6b78:	add	ip, pc, #0, 12
    6b7c:	add	ip, ip, #96, 20	; 0x60000
    6b80:	ldr	pc, [ip, #224]!	; 0xe0

00006b84 <gpgrt_fread@plt>:
    6b84:	add	ip, pc, #0, 12
    6b88:	add	ip, ip, #96, 20	; 0x60000
    6b8c:	ldr	pc, [ip, #216]!	; 0xd8

00006b90 <gpgrt_mopen@plt>:
    6b90:	add	ip, pc, #0, 12
    6b94:	add	ip, ip, #96, 20	; 0x60000
    6b98:	ldr	pc, [ip, #208]!	; 0xd0

00006b9c <assuan_sock_get_nonce@plt>:
    6b9c:	add	ip, pc, #0, 12
    6ba0:	add	ip, ip, #96, 20	; 0x60000
    6ba4:	ldr	pc, [ip, #200]!	; 0xc8

00006ba8 <ldap_free_urldesc@plt>:
    6ba8:	add	ip, pc, #0, 12
    6bac:	add	ip, ip, #96, 20	; 0x60000
    6bb0:	ldr	pc, [ip, #192]!	; 0xc0

00006bb4 <assuan_socket_connect@plt>:
    6bb4:	add	ip, pc, #0, 12
    6bb8:	add	ip, ip, #96, 20	; 0x60000
    6bbc:	ldr	pc, [ip, #184]!	; 0xb8

00006bc0 <npth_select@plt>:
    6bc0:	add	ip, pc, #0, 12
    6bc4:	add	ip, ip, #96, 20	; 0x60000
    6bc8:	ldr	pc, [ip, #176]!	; 0xb0

00006bcc <gcry_xrealloc@plt>:
    6bcc:	add	ip, pc, #0, 12
    6bd0:	add	ip, ip, #96, 20	; 0x60000
    6bd4:	ldr	pc, [ip, #168]!	; 0xa8

00006bd8 <ldap_next_entry@plt>:
    6bd8:	add	ip, pc, #0, 12
    6bdc:	add	ip, ip, #96, 20	; 0x60000
    6be0:	ldr	pc, [ip, #160]!	; 0xa0

00006be4 <ksba_crl_get_sig_val@plt>:
    6be4:	add	ip, pc, #0, 12
    6be8:	add	ip, ip, #96, 20	; 0x60000
    6bec:	ldr	pc, [ip, #152]!	; 0x98

00006bf0 <ksba_cert_get_key_usage@plt>:
    6bf0:	add	ip, pc, #0, 12
    6bf4:	add	ip, ip, #96, 20	; 0x60000
    6bf8:	ldr	pc, [ip, #144]!	; 0x90

00006bfc <getnameinfo@plt>:
    6bfc:	add	ip, pc, #0, 12
    6c00:	add	ip, ip, #96, 20	; 0x60000
    6c04:	ldr	pc, [ip, #136]!	; 0x88

00006c08 <strncasecmp@plt>:
    6c08:	add	ip, pc, #0, 12
    6c0c:	add	ip, ip, #96, 20	; 0x60000
    6c10:	ldr	pc, [ip, #128]!	; 0x80

00006c14 <npth_write@plt>:
    6c14:			; <UNDEFINED> instruction: 0xe7fd4778
    6c18:	add	ip, pc, #0, 12
    6c1c:	add	ip, ip, #96, 20	; 0x60000
    6c20:	ldr	pc, [ip, #116]!	; 0x74

00006c24 <assuan_sock_connect_byname@plt>:
    6c24:	add	ip, pc, #0, 12
    6c28:	add	ip, ip, #96, 20	; 0x60000
    6c2c:	ldr	pc, [ip, #108]!	; 0x6c

00006c30 <gpgrt_setvbuf@plt>:
    6c30:	add	ip, pc, #0, 12
    6c34:	add	ip, ip, #96, 20	; 0x60000
    6c38:	ldr	pc, [ip, #100]!	; 0x64

00006c3c <assuan_write_line@plt>:
    6c3c:	add	ip, pc, #0, 12
    6c40:	add	ip, ip, #96, 20	; 0x60000
    6c44:	ldr	pc, [ip, #92]!	; 0x5c

00006c48 <ksba_ocsp_new@plt>:
    6c48:	add	ip, pc, #0, 12
    6c4c:	add	ip, ip, #96, 20	; 0x60000
    6c50:	ldr	pc, [ip, #84]!	; 0x54

00006c54 <pthread_key_create@plt>:
    6c54:	add	ip, pc, #0, 12
    6c58:	add	ip, ip, #96, 20	; 0x60000
    6c5c:	ldr	pc, [ip, #76]!	; 0x4c

00006c60 <gnutls_certificate_verification_status_print@plt>:
    6c60:	add	ip, pc, #0, 12
    6c64:	add	ip, ip, #96, 20	; 0x60000
    6c68:	ldr	pc, [ip, #68]!	; 0x44

00006c6c <pthread_attr_destroy@plt>:
    6c6c:	add	ip, pc, #0, 12
    6c70:	add	ip, ip, #96, 20	; 0x60000
    6c74:	ldr	pc, [ip, #60]!	; 0x3c

00006c78 <ksba_ocsp_get_sig_val@plt>:
    6c78:	add	ip, pc, #0, 12
    6c7c:	add	ip, ip, #96, 20	; 0x60000
    6c80:	ldr	pc, [ip, #52]!	; 0x34

00006c84 <select@plt>:
    6c84:	add	ip, pc, #0, 12
    6c88:	add	ip, ip, #96, 20	; 0x60000
    6c8c:	ldr	pc, [ip, #44]!	; 0x2c

00006c90 <gpgrt_poll@plt>:
    6c90:	add	ip, pc, #0, 12
    6c94:	add	ip, ip, #96, 20	; 0x60000
    6c98:	ldr	pc, [ip, #36]!	; 0x24

00006c9c <gethostname@plt>:
    6c9c:	add	ip, pc, #0, 12
    6ca0:	add	ip, ip, #96, 20	; 0x60000
    6ca4:	ldr	pc, [ip, #28]!

00006ca8 <shutdown@plt>:
    6ca8:	add	ip, pc, #0, 12
    6cac:	add	ip, ip, #96, 20	; 0x60000
    6cb0:	ldr	pc, [ip, #20]!

00006cb4 <assuan_process@plt>:
    6cb4:	add	ip, pc, #0, 12
    6cb8:	add	ip, ip, #96, 20	; 0x60000
    6cbc:	ldr	pc, [ip, #12]!

00006cc0 <raise@plt>:
    6cc0:			; <UNDEFINED> instruction: 0xe7fd4778
    6cc4:	add	ip, pc, #0, 12
    6cc8:	add	ip, ip, #96, 20	; 0x60000
    6ccc:	ldr	pc, [ip, #0]!

00006cd0 <assuan_sock_new@plt>:
    6cd0:	add	ip, pc, #0, 12
    6cd4:	add	ip, ip, #389120	; 0x5f000
    6cd8:	ldr	pc, [ip, #4088]!	; 0xff8

00006cdc <__ctype_b_loc@plt>:
    6cdc:	add	ip, pc, #0, 12
    6ce0:	add	ip, ip, #389120	; 0x5f000
    6ce4:	ldr	pc, [ip, #4080]!	; 0xff0

00006ce8 <ksba_name_get_uri@plt>:
    6ce8:	add	ip, pc, #0, 12
    6cec:	add	ip, ip, #389120	; 0x5f000
    6cf0:	ldr	pc, [ip, #4072]!	; 0xfe8

00006cf4 <npth_read@plt>:
    6cf4:			; <UNDEFINED> instruction: 0xe7fd4778
    6cf8:	add	ip, pc, #0, 12
    6cfc:	add	ip, ip, #389120	; 0x5f000
    6d00:	ldr	pc, [ip, #4060]!	; 0xfdc

00006d04 <assuan_register_option_handler@plt>:
    6d04:	add	ip, pc, #0, 12
    6d08:	add	ip, ip, #389120	; 0x5f000
    6d0c:	ldr	pc, [ip, #4052]!	; 0xfd4

00006d10 <ksba_writer_release@plt>:
    6d10:	add	ip, pc, #0, 12
    6d14:	add	ip, ip, #389120	; 0x5f000
    6d18:	ldr	pc, [ip, #4044]!	; 0xfcc

00006d1c <ldap_set_option@plt>:
    6d1c:	add	ip, pc, #0, 12
    6d20:	add	ip, ip, #389120	; 0x5f000
    6d24:	ldr	pc, [ip, #4036]!	; 0xfc4

00006d28 <getuid@plt>:
    6d28:	add	ip, pc, #0, 12
    6d2c:	add	ip, ip, #389120	; 0x5f000
    6d30:	ldr	pc, [ip, #4028]!	; 0xfbc

00006d34 <bindtextdomain@plt>:
    6d34:	add	ip, pc, #0, 12
    6d38:	add	ip, ip, #389120	; 0x5f000
    6d3c:	ldr	pc, [ip, #4020]!	; 0xfb4

00006d40 <assuan_sock_set_sockaddr_un@plt>:
    6d40:	add	ip, pc, #0, 12
    6d44:	add	ip, ip, #389120	; 0x5f000
    6d48:	ldr	pc, [ip, #4012]!	; 0xfac

00006d4c <gcry_create_nonce@plt>:
    6d4c:	add	ip, pc, #0, 12
    6d50:	add	ip, ip, #389120	; 0x5f000
    6d54:	ldr	pc, [ip, #4004]!	; 0xfa4

00006d58 <npth_protect@plt>:
    6d58:			; <UNDEFINED> instruction: 0xe7fd4778
    6d5c:	add	ip, pc, #0, 12
    6d60:	add	ip, ip, #389120	; 0x5f000
    6d64:	ldr	pc, [ip, #3992]!	; 0xf98

00006d68 <connect@plt>:
    6d68:	add	ip, pc, #0, 12
    6d6c:	add	ip, ip, #389120	; 0x5f000
    6d70:	ldr	pc, [ip, #3984]!	; 0xf90

00006d74 <ksba_ocsp_get_status@plt>:
    6d74:	add	ip, pc, #0, 12
    6d78:	add	ip, ip, #389120	; 0x5f000
    6d7c:	ldr	pc, [ip, #3976]!	; 0xf88

00006d80 <gpgrt_ferror@plt>:
    6d80:	add	ip, pc, #0, 12
    6d84:	add	ip, ip, #389120	; 0x5f000
    6d88:	ldr	pc, [ip, #3968]!	; 0xf80

00006d8c <gcry_sexp_nth@plt>:
    6d8c:	add	ip, pc, #0, 12
    6d90:	add	ip, ip, #389120	; 0x5f000
    6d94:	ldr	pc, [ip, #3960]!	; 0xf78

00006d98 <sigaction@plt>:
    6d98:	add	ip, pc, #0, 12
    6d9c:	add	ip, ip, #389120	; 0x5f000
    6da0:	ldr	pc, [ip, #3952]!	; 0xf70

00006da4 <ksba_cert_get_crl_dist_point@plt>:
    6da4:	add	ip, pc, #0, 12
    6da8:	add	ip, ip, #389120	; 0x5f000
    6dac:	ldr	pc, [ip, #3944]!	; 0xf68

00006db0 <pthread_attr_init@plt>:
    6db0:	add	ip, pc, #0, 12
    6db4:	add	ip, ip, #389120	; 0x5f000
    6db8:	ldr	pc, [ip, #3936]!	; 0xf60

00006dbc <sysconf@plt>:
    6dbc:	add	ip, pc, #0, 12
    6dc0:	add	ip, ip, #389120	; 0x5f000
    6dc4:	ldr	pc, [ip, #3928]!	; 0xf58

00006dc8 <gpg_strerror@plt>:
    6dc8:	add	ip, pc, #0, 12
    6dcc:	add	ip, ip, #389120	; 0x5f000
    6dd0:	ldr	pc, [ip, #3920]!	; 0xf50

00006dd4 <npth_sigev_init@plt>:
    6dd4:	add	ip, pc, #0, 12
    6dd8:	add	ip, ip, #389120	; 0x5f000
    6ddc:	ldr	pc, [ip, #3912]!	; 0xf48

00006de0 <ksba_name_enum@plt>:
    6de0:	add	ip, pc, #0, 12
    6de4:	add	ip, ip, #389120	; 0x5f000
    6de8:	ldr	pc, [ip, #3904]!	; 0xf40

00006dec <calloc@plt>:
    6dec:	add	ip, pc, #0, 12
    6df0:	add	ip, ip, #389120	; 0x5f000
    6df4:	ldr	pc, [ip, #3896]!	; 0xf38

00006df8 <gpgrt_asprintf@plt>:
    6df8:	add	ip, pc, #0, 12
    6dfc:	add	ip, ip, #389120	; 0x5f000
    6e00:	ldr	pc, [ip, #3888]!	; 0xf30

00006e04 <gnutls_priority_set_direct@plt>:
    6e04:	add	ip, pc, #0, 12
    6e08:	add	ip, ip, #389120	; 0x5f000
    6e0c:	ldr	pc, [ip, #3880]!	; 0xf28

00006e10 <gpgrt_fwrite@plt>:
    6e10:	add	ip, pc, #0, 12
    6e14:	add	ip, ip, #389120	; 0x5f000
    6e18:	ldr	pc, [ip, #3872]!	; 0xf20

00006e1c <assuan_get_pointer@plt>:
    6e1c:	add	ip, pc, #0, 12
    6e20:	add	ip, ip, #389120	; 0x5f000
    6e24:	ldr	pc, [ip, #3864]!	; 0xf18

00006e28 <setlocale@plt>:
    6e28:	add	ip, pc, #0, 12
    6e2c:	add	ip, ip, #389120	; 0x5f000
    6e30:	ldr	pc, [ip, #3856]!	; 0xf10

00006e34 <ferror@plt>:
    6e34:	add	ip, pc, #0, 12
    6e38:	add	ip, ip, #389120	; 0x5f000
    6e3c:	ldr	pc, [ip, #3848]!	; 0xf08

00006e40 <iconv_close@plt>:
    6e40:			; <UNDEFINED> instruction: 0xe7fd4778
    6e44:	add	ip, pc, #0, 12
    6e48:	add	ip, ip, #389120	; 0x5f000
    6e4c:	ldr	pc, [ip, #3836]!	; 0xefc

00006e50 <gnutls_certificate_set_x509_trust_file@plt>:
    6e50:	add	ip, pc, #0, 12
    6e54:	add	ip, ip, #389120	; 0x5f000
    6e58:	ldr	pc, [ip, #3828]!	; 0xef4

00006e5c <gpgrt_rewind@plt>:
    6e5c:	add	ip, pc, #0, 12
    6e60:	add	ip, ip, #389120	; 0x5f000
    6e64:	ldr	pc, [ip, #3820]!	; 0xeec

00006e68 <ksba_cert_get_subj_key_id@plt>:
    6e68:	add	ip, pc, #0, 12
    6e6c:	add	ip, ip, #389120	; 0x5f000
    6e70:	ldr	pc, [ip, #3812]!	; 0xee4

00006e74 <gnutls_certificate_free_credentials@plt>:
    6e74:	add	ip, pc, #0, 12
    6e78:	add	ip, ip, #389120	; 0x5f000
    6e7c:	ldr	pc, [ip, #3804]!	; 0xedc

00006e80 <gpgrt_fdopen@plt>:
    6e80:	add	ip, pc, #0, 12
    6e84:	add	ip, ip, #389120	; 0x5f000
    6e88:	ldr	pc, [ip, #3796]!	; 0xed4

00006e8c <fputc@plt>:
    6e8c:	add	ip, pc, #0, 12
    6e90:	add	ip, ip, #389120	; 0x5f000
    6e94:	ldr	pc, [ip, #3788]!	; 0xecc

00006e98 <fwrite@plt>:
    6e98:	add	ip, pc, #0, 12
    6e9c:	add	ip, ip, #389120	; 0x5f000
    6ea0:	ldr	pc, [ip, #3780]!	; 0xec4

00006ea4 <gcry_mpi_get_opaque@plt>:
    6ea4:	add	ip, pc, #0, 12
    6ea8:	add	ip, ip, #389120	; 0x5f000
    6eac:	ldr	pc, [ip, #3772]!	; 0xebc

00006eb0 <memcpy@plt>:
    6eb0:	add	ip, pc, #0, 12
    6eb4:	add	ip, ip, #389120	; 0x5f000
    6eb8:	ldr	pc, [ip, #3764]!	; 0xeb4

00006ebc <ldap_value_free@plt>:
    6ebc:	add	ip, pc, #0, 12
    6ec0:	add	ip, ip, #389120	; 0x5f000
    6ec4:	ldr	pc, [ip, #3756]!	; 0xeac

00006ec8 <ksba_cert_get_ext_key_usages@plt>:
    6ec8:	add	ip, pc, #0, 12
    6ecc:	add	ip, ip, #389120	; 0x5f000
    6ed0:	ldr	pc, [ip, #3748]!	; 0xea4

00006ed4 <assuan_new@plt>:
    6ed4:	add	ip, pc, #0, 12
    6ed8:	add	ip, ip, #389120	; 0x5f000
    6edc:	ldr	pc, [ip, #3740]!	; 0xe9c

00006ee0 <gpgrt_flockfile@plt>:
    6ee0:	add	ip, pc, #0, 12
    6ee4:	add	ip, ip, #389120	; 0x5f000
    6ee8:	ldr	pc, [ip, #3732]!	; 0xe94

00006eec <geteuid@plt>:
    6eec:	add	ip, pc, #0, 12
    6ef0:	add	ip, ip, #389120	; 0x5f000
    6ef4:	ldr	pc, [ip, #3724]!	; 0xe8c

00006ef8 <ksba_check_version@plt>:
    6ef8:	add	ip, pc, #0, 12
    6efc:	add	ip, ip, #389120	; 0x5f000
    6f00:	ldr	pc, [ip, #3716]!	; 0xe84

00006f04 <malloc@plt>:
    6f04:	add	ip, pc, #0, 12
    6f08:	add	ip, ip, #389120	; 0x5f000
    6f0c:	ldr	pc, [ip, #3708]!	; 0xe7c

00006f10 <strlen@plt>:
    6f10:	add	ip, pc, #0, 12
    6f14:	add	ip, ip, #389120	; 0x5f000
    6f18:	ldr	pc, [ip, #3700]!	; 0xe74

00006f1c <gnutls_certificate_allocate_credentials@plt>:
    6f1c:	add	ip, pc, #0, 12
    6f20:	add	ip, ip, #389120	; 0x5f000
    6f24:	ldr	pc, [ip, #3692]!	; 0xe6c

00006f28 <pthread_setspecific@plt>:
    6f28:	add	ip, pc, #0, 12
    6f2c:	add	ip, ip, #389120	; 0x5f000
    6f30:	ldr	pc, [ip, #3684]!	; 0xe64

00006f34 <getcwd@plt>:
    6f34:	add	ip, pc, #0, 12
    6f38:	add	ip, ip, #389120	; 0x5f000
    6f3c:	ldr	pc, [ip, #3676]!	; 0xe5c

00006f40 <munmap@plt>:
    6f40:	add	ip, pc, #0, 12
    6f44:	add	ip, ip, #389120	; 0x5f000
    6f48:	ldr	pc, [ip, #3668]!	; 0xe54

00006f4c <npth_sigev_fini@plt>:
    6f4c:	add	ip, pc, #0, 12
    6f50:	add	ip, ip, #389120	; 0x5f000
    6f54:	ldr	pc, [ip, #3660]!	; 0xe4c

00006f58 <gcry_set_log_handler@plt>:
    6f58:	add	ip, pc, #0, 12
    6f5c:	add	ip, ip, #389120	; 0x5f000
    6f60:	ldr	pc, [ip, #3652]!	; 0xe44

00006f64 <ldap_get_option@plt>:
    6f64:	add	ip, pc, #0, 12
    6f68:	add	ip, ip, #389120	; 0x5f000
    6f6c:	ldr	pc, [ip, #3644]!	; 0xe3c

00006f70 <gpgrt_read_line@plt>:
    6f70:	add	ip, pc, #0, 12
    6f74:	add	ip, ip, #389120	; 0x5f000
    6f78:	ldr	pc, [ip, #3636]!	; 0xe34

00006f7c <ksba_writer_set_cb@plt>:
    6f7c:	add	ip, pc, #0, 12
    6f80:	add	ip, ip, #389120	; 0x5f000
    6f84:	ldr	pc, [ip, #3628]!	; 0xe2c

00006f88 <ksba_crl_new@plt>:
    6f88:	add	ip, pc, #0, 12
    6f8c:	add	ip, ip, #389120	; 0x5f000
    6f90:	ldr	pc, [ip, #3620]!	; 0xe24

00006f94 <ldap_init@plt>:
    6f94:	add	ip, pc, #0, 12
    6f98:	add	ip, ip, #389120	; 0x5f000
    6f9c:	ldr	pc, [ip, #3612]!	; 0xe1c

00006fa0 <fclose@plt>:
    6fa0:	add	ip, pc, #0, 12
    6fa4:	add	ip, ip, #389120	; 0x5f000
    6fa8:	ldr	pc, [ip, #3604]!	; 0xe14

00006fac <write@plt>:
    6fac:	add	ip, pc, #0, 12
    6fb0:	add	ip, ip, #389120	; 0x5f000
    6fb4:	ldr	pc, [ip, #3596]!	; 0xe0c

00006fb8 <gcry_sexp_sprint@plt>:
    6fb8:	add	ip, pc, #0, 12
    6fbc:	add	ip, ip, #389120	; 0x5f000
    6fc0:	ldr	pc, [ip, #3588]!	; 0xe04

00006fc4 <assuan_set_log_cb@plt>:
    6fc4:			; <UNDEFINED> instruction: 0xe7fd4778
    6fc8:	add	ip, pc, #0, 12
    6fcc:	add	ip, ip, #389120	; 0x5f000
    6fd0:	ldr	pc, [ip, #3576]!	; 0xdf8

00006fd4 <gcry_md_get_algo_dlen@plt>:
    6fd4:	add	ip, pc, #0, 12
    6fd8:	add	ip, ip, #389120	; 0x5f000
    6fdc:	ldr	pc, [ip, #3568]!	; 0xdf0

00006fe0 <gcry_md_close@plt>:
    6fe0:	add	ip, pc, #0, 12
    6fe4:	add	ip, ip, #389120	; 0x5f000
    6fe8:	ldr	pc, [ip, #3560]!	; 0xde8

00006fec <gnutls_certificate_get_peers@plt>:
    6fec:	add	ip, pc, #0, 12
    6ff0:	add	ip, ip, #389120	; 0x5f000
    6ff4:	ldr	pc, [ip, #3552]!	; 0xde0

00006ff8 <ksba_cert_get_digest_algo@plt>:
    6ff8:	add	ip, pc, #0, 12
    6ffc:	add	ip, ip, #389120	; 0x5f000
    7000:	ldr	pc, [ip, #3544]!	; 0xdd8

00007004 <lseek64@plt>:
    7004:	add	ip, pc, #0, 12
    7008:	add	ip, ip, #389120	; 0x5f000
    700c:	ldr	pc, [ip, #3536]!	; 0xdd0

00007010 <gnutls_check_version@plt>:
    7010:	add	ip, pc, #0, 12
    7014:	add	ip, ip, #389120	; 0x5f000
    7018:	ldr	pc, [ip, #3528]!	; 0xdc8

0000701c <__fdelt_chk@plt>:
    701c:	add	ip, pc, #0, 12
    7020:	add	ip, ip, #389120	; 0x5f000
    7024:	ldr	pc, [ip, #3520]!	; 0xdc0

00007028 <npth_sigev_add@plt>:
    7028:	add	ip, pc, #0, 12
    702c:	add	ip, ip, #389120	; 0x5f000
    7030:	ldr	pc, [ip, #3512]!	; 0xdb8

00007034 <gpgrt_printf@plt>:
    7034:	add	ip, pc, #0, 12
    7038:	add	ip, ip, #389120	; 0x5f000
    703c:	ldr	pc, [ip, #3504]!	; 0xdb0

00007040 <assuan_release@plt>:
    7040:	add	ip, pc, #0, 12
    7044:	add	ip, ip, #389120	; 0x5f000
    7048:	ldr	pc, [ip, #3496]!	; 0xda8

0000704c <ttyname@plt>:
    704c:	add	ip, pc, #0, 12
    7050:	add	ip, ip, #389120	; 0x5f000
    7054:	ldr	pc, [ip, #3488]!	; 0xda0

00007058 <gnutls_alert_get@plt>:
    7058:	add	ip, pc, #0, 12
    705c:	add	ip, ip, #389120	; 0x5f000
    7060:	ldr	pc, [ip, #3480]!	; 0xd98

00007064 <gpgrt_fprintf@plt>:
    7064:	add	ip, pc, #0, 12
    7068:	add	ip, ip, #389120	; 0x5f000
    706c:	ldr	pc, [ip, #3472]!	; 0xd90

00007070 <gpgrt_fname_get@plt>:
    7070:	add	ip, pc, #0, 12
    7074:	add	ip, ip, #389120	; 0x5f000
    7078:	ldr	pc, [ip, #3464]!	; 0xd88

0000707c <gpgrt_fseek@plt>:
    707c:	add	ip, pc, #0, 12
    7080:	add	ip, ip, #389120	; 0x5f000
    7084:	ldr	pc, [ip, #3456]!	; 0xd80

00007088 <gpgrt_funlockfile@plt>:
    7088:			; <UNDEFINED> instruction: 0xe7fd4778
    708c:	add	ip, pc, #0, 12
    7090:	add	ip, ip, #389120	; 0x5f000
    7094:	ldr	pc, [ip, #3444]!	; 0xd74

00007098 <fcntl64@plt>:
    7098:	add	ip, pc, #0, 12
    709c:	add	ip, ip, #389120	; 0x5f000
    70a0:	ldr	pc, [ip, #3436]!	; 0xd6c

000070a4 <gcry_free@plt>:
    70a4:			; <UNDEFINED> instruction: 0xe7fd4778
    70a8:	add	ip, pc, #0, 12
    70ac:	add	ip, ip, #389120	; 0x5f000
    70b0:	ldr	pc, [ip, #3424]!	; 0xd60

000070b4 <random@plt>:
    70b4:			; <UNDEFINED> instruction: 0xe7fd4778
    70b8:	add	ip, pc, #0, 12
    70bc:	add	ip, ip, #389120	; 0x5f000
    70c0:	ldr	pc, [ip, #3412]!	; 0xd54

000070c4 <iconv_open@plt>:
    70c4:			; <UNDEFINED> instruction: 0xe7fd4778
    70c8:	add	ip, pc, #0, 12
    70cc:	add	ip, ip, #389120	; 0x5f000
    70d0:	ldr	pc, [ip, #3400]!	; 0xd48

000070d4 <gcry_calloc_secure@plt>:
    70d4:	add	ip, pc, #0, 12
    70d8:	add	ip, ip, #389120	; 0x5f000
    70dc:	ldr	pc, [ip, #3392]!	; 0xd40

000070e0 <pthread_rwlock_init@plt>:
    70e0:	add	ip, pc, #0, 12
    70e4:	add	ip, ip, #389120	; 0x5f000
    70e8:	ldr	pc, [ip, #3384]!	; 0xd38

000070ec <ldap_start_tls_s@plt>:
    70ec:	add	ip, pc, #0, 12
    70f0:	add	ip, ip, #389120	; 0x5f000
    70f4:	ldr	pc, [ip, #3376]!	; 0xd30

000070f8 <execv@plt>:
    70f8:	add	ip, pc, #0, 12
    70fc:	add	ip, ip, #389120	; 0x5f000
    7100:	ldr	pc, [ip, #3368]!	; 0xd28

00007104 <gcry_check_version@plt>:
    7104:	add	ip, pc, #0, 12
    7108:	add	ip, ip, #389120	; 0x5f000
    710c:	ldr	pc, [ip, #3360]!	; 0xd20

00007110 <ksba_cert_get_public_key@plt>:
    7110:	add	ip, pc, #0, 12
    7114:	add	ip, ip, #389120	; 0x5f000
    7118:	ldr	pc, [ip, #3352]!	; 0xd18

0000711c <gpgrt_fgets@plt>:
    711c:	add	ip, pc, #0, 12
    7120:	add	ip, ip, #389120	; 0x5f000
    7124:	ldr	pc, [ip, #3344]!	; 0xd10

00007128 <gnutls_init@plt>:
    7128:	add	ip, pc, #0, 12
    712c:	add	ip, ip, #389120	; 0x5f000
    7130:	ldr	pc, [ip, #3336]!	; 0xd08

00007134 <_exit@plt>:
    7134:	add	ip, pc, #0, 12
    7138:	add	ip, ip, #389120	; 0x5f000
    713c:	ldr	pc, [ip, #3328]!	; 0xd00

00007140 <assuan_register_command@plt>:
    7140:	add	ip, pc, #0, 12
    7144:	add	ip, ip, #389120	; 0x5f000
    7148:	ldr	pc, [ip, #3320]!	; 0xcf8

0000714c <assuan_sock_connect@plt>:
    714c:	add	ip, pc, #0, 12
    7150:	add	ip, ip, #389120	; 0x5f000
    7154:	ldr	pc, [ip, #3312]!	; 0xcf0

00007158 <npth_unprotect@plt>:
    7158:	add	ip, pc, #0, 12
    715c:	add	ip, ip, #389120	; 0x5f000
    7160:	ldr	pc, [ip, #3304]!	; 0xce8

00007164 <ksba_crl_release@plt>:
    7164:	add	ip, pc, #0, 12
    7168:	add	ip, ip, #389120	; 0x5f000
    716c:	ldr	pc, [ip, #3296]!	; 0xce0

00007170 <ldap_simple_bind_s@plt>:
    7170:	add	ip, pc, #0, 12
    7174:	add	ip, ip, #389120	; 0x5f000
    7178:	ldr	pc, [ip, #3288]!	; 0xcd8

0000717c <strcmp@plt>:
    717c:			; <UNDEFINED> instruction: 0xe7fd4778
    7180:	add	ip, pc, #0, 12
    7184:	add	ip, ip, #389120	; 0x5f000
    7188:	ldr	pc, [ip, #3276]!	; 0xccc

0000718c <ksba_crl_set_hash_function@plt>:
    718c:	add	ip, pc, #0, 12
    7190:	add	ip, ip, #389120	; 0x5f000
    7194:	ldr	pc, [ip, #3268]!	; 0xcc4

00007198 <ksba_cert_init_from_mem@plt>:
    7198:	add	ip, pc, #0, 12
    719c:	add	ip, ip, #389120	; 0x5f000
    71a0:	ldr	pc, [ip, #3260]!	; 0xcbc

000071a4 <gpgrt_set_syscall_clamp@plt>:
    71a4:	add	ip, pc, #0, 12
    71a8:	add	ip, ip, #389120	; 0x5f000
    71ac:	ldr	pc, [ip, #3252]!	; 0xcb4

000071b0 <gcry_md_algo_name@plt>:
    71b0:	add	ip, pc, #0, 12
    71b4:	add	ip, ip, #389120	; 0x5f000
    71b8:	ldr	pc, [ip, #3244]!	; 0xcac

000071bc <time@plt>:
    71bc:	add	ip, pc, #0, 12
    71c0:	add	ip, ip, #389120	; 0x5f000
    71c4:	ldr	pc, [ip, #3236]!	; 0xca4

000071c8 <gcry_pk_verify@plt>:
    71c8:	add	ip, pc, #0, 12
    71cc:	add	ip, ip, #389120	; 0x5f000
    71d0:	ldr	pc, [ip, #3228]!	; 0xc9c

000071d4 <assuan_register_reset_notify@plt>:
    71d4:	add	ip, pc, #0, 12
    71d8:	add	ip, ip, #389120	; 0x5f000
    71dc:	ldr	pc, [ip, #3220]!	; 0xc94

000071e0 <gpgrt_fflush@plt>:
    71e0:			; <UNDEFINED> instruction: 0xe7fd4778
    71e4:	add	ip, pc, #0, 12
    71e8:	add	ip, ip, #389120	; 0x5f000
    71ec:	ldr	pc, [ip, #3208]!	; 0xc88

000071f0 <gpgrt_fclose@plt>:
    71f0:	add	ip, pc, #0, 12
    71f4:	add	ip, ip, #389120	; 0x5f000
    71f8:	ldr	pc, [ip, #3200]!	; 0xc80

000071fc <iconv@plt>:
    71fc:			; <UNDEFINED> instruction: 0xe7fd4778
    7200:	add	ip, pc, #0, 12
    7204:	add	ip, ip, #389120	; 0x5f000
    7208:	ldr	pc, [ip, #3188]!	; 0xc74

0000720c <__errno_location@plt>:
    720c:	add	ip, pc, #0, 12
    7210:	add	ip, ip, #389120	; 0x5f000
    7214:	ldr	pc, [ip, #3180]!	; 0xc6c

00007218 <gpgrt_fopen@plt>:
    7218:	add	ip, pc, #0, 12
    721c:	add	ip, ip, #389120	; 0x5f000
    7220:	ldr	pc, [ip, #3172]!	; 0xc64

00007224 <send@plt>:
    7224:	add	ip, pc, #0, 12
    7228:	add	ip, ip, #389120	; 0x5f000
    722c:	ldr	pc, [ip, #3164]!	; 0xc5c

00007230 <putenv@plt>:
    7230:	add	ip, pc, #0, 12
    7234:	add	ip, ip, #389120	; 0x5f000
    7238:	ldr	pc, [ip, #3156]!	; 0xc54

0000723c <gcry_strdup@plt>:
    723c:			; <UNDEFINED> instruction: 0xe7fd4778
    7240:	add	ip, pc, #0, 12
    7244:	add	ip, ip, #389120	; 0x5f000
    7248:	ldr	pc, [ip, #3144]!	; 0xc48

0000724c <gcry_md_debug@plt>:
    724c:	add	ip, pc, #0, 12
    7250:	add	ip, ip, #389120	; 0x5f000
    7254:	ldr	pc, [ip, #3136]!	; 0xc40

00007258 <memchr@plt>:
    7258:	add	ip, pc, #0, 12
    725c:	add	ip, ip, #389120	; 0x5f000
    7260:	ldr	pc, [ip, #3128]!	; 0xc38

00007264 <strncpy@plt>:
    7264:	add	ip, pc, #0, 12
    7268:	add	ip, ip, #389120	; 0x5f000
    726c:	ldr	pc, [ip, #3120]!	; 0xc30

00007270 <assuan_sock_close@plt>:
    7270:	add	ip, pc, #0, 12
    7274:	add	ip, ip, #389120	; 0x5f000
    7278:	ldr	pc, [ip, #3112]!	; 0xc28

0000727c <npth_init@plt>:
    727c:	add	ip, pc, #0, 12
    7280:	add	ip, ip, #389120	; 0x5f000
    7284:	ldr	pc, [ip, #3104]!	; 0xc20

00007288 <__strcat_chk@plt>:
    7288:	add	ip, pc, #0, 12
    728c:	add	ip, ip, #389120	; 0x5f000
    7290:	ldr	pc, [ip, #3096]!	; 0xc18

00007294 <fflush@plt>:
    7294:			; <UNDEFINED> instruction: 0xe7fd4778
    7298:	add	ip, pc, #0, 12
    729c:	add	ip, ip, #389120	; 0x5f000
    72a0:	ldr	pc, [ip, #3084]!	; 0xc0c

000072a4 <__dn_expand@plt>:
    72a4:	add	ip, pc, #0, 12
    72a8:	add	ip, ip, #389120	; 0x5f000
    72ac:	ldr	pc, [ip, #3076]!	; 0xc04

000072b0 <ksba_cert_is_ca@plt>:
    72b0:	add	ip, pc, #0, 12
    72b4:	add	ip, ip, #389120	; 0x5f000
    72b8:	ldr	pc, [ip, #3068]!	; 0xbfc

000072bc <ksba_crl_get_auth_key_id@plt>:
    72bc:	add	ip, pc, #0, 12
    72c0:	add	ip, ip, #389120	; 0x5f000
    72c4:	ldr	pc, [ip, #3060]!	; 0xbf4

000072c8 <fopen64@plt>:
    72c8:	add	ip, pc, #0, 12
    72cc:	add	ip, ip, #389120	; 0x5f000
    72d0:	ldr	pc, [ip, #3052]!	; 0xbec

000072d4 <memcmp@plt>:
    72d4:			; <UNDEFINED> instruction: 0xe7fd4778
    72d8:	add	ip, pc, #0, 12
    72dc:	add	ip, ip, #389120	; 0x5f000
    72e0:	ldr	pc, [ip, #3040]!	; 0xbe0

000072e4 <ksba_reader_unread@plt>:
    72e4:	add	ip, pc, #0, 12
    72e8:	add	ip, ip, #389120	; 0x5f000
    72ec:	ldr	pc, [ip, #3032]!	; 0xbd8

000072f0 <assuan_sock_set_flag@plt>:
    72f0:	add	ip, pc, #0, 12
    72f4:	add	ip, ip, #389120	; 0x5f000
    72f8:	ldr	pc, [ip, #3024]!	; 0xbd0

000072fc <gcry_xstrdup@plt>:
    72fc:			; <UNDEFINED> instruction: 0xe7fd4778
    7300:	add	ip, pc, #0, 12
    7304:	add	ip, ip, #389120	; 0x5f000
    7308:	ldr	pc, [ip, #3012]!	; 0xbc4

0000730c <ksba_reader_new@plt>:
    730c:	add	ip, pc, #0, 12
    7310:	add	ip, ip, #389120	; 0x5f000
    7314:	ldr	pc, [ip, #3004]!	; 0xbbc

00007318 <npth_pselect@plt>:
    7318:	add	ip, pc, #0, 12
    731c:	add	ip, ip, #389120	; 0x5f000
    7320:	ldr	pc, [ip, #2996]!	; 0xbb4

00007324 <npth_create@plt>:
    7324:	add	ip, pc, #0, 12
    7328:	add	ip, ip, #389120	; 0x5f000
    732c:	ldr	pc, [ip, #2988]!	; 0xbac

00007330 <gcry_control@plt>:
    7330:	add	ip, pc, #0, 12
    7334:	add	ip, ip, #389120	; 0x5f000
    7338:	ldr	pc, [ip, #2980]!	; 0xba4

0000733c <inotify_init@plt>:
    733c:	add	ip, pc, #0, 12
    7340:	add	ip, ip, #389120	; 0x5f000
    7344:	ldr	pc, [ip, #2972]!	; 0xb9c

00007348 <gcry_malloc_secure@plt>:
    7348:	add	ip, pc, #0, 12
    734c:	add	ip, ip, #389120	; 0x5f000
    7350:	ldr	pc, [ip, #2964]!	; 0xb94

00007354 <sigemptyset@plt>:
    7354:	add	ip, pc, #0, 12
    7358:	add	ip, ip, #389120	; 0x5f000
    735c:	ldr	pc, [ip, #2956]!	; 0xb8c

00007360 <ksba_cert_get_extension@plt>:
    7360:	add	ip, pc, #0, 12
    7364:	add	ip, ip, #389120	; 0x5f000
    7368:	ldr	pc, [ip, #2948]!	; 0xb84

0000736c <ksba_set_malloc_hooks@plt>:
    736c:	add	ip, pc, #0, 12
    7370:	add	ip, ip, #389120	; 0x5f000
    7374:	ldr	pc, [ip, #2940]!	; 0xb7c

00007378 <gpgrt_fgetc@plt>:
    7378:	add	ip, pc, #0, 12
    737c:	add	ip, ip, #389120	; 0x5f000
    7380:	ldr	pc, [ip, #2932]!	; 0xb74

00007384 <__sprintf_chk@plt>:
    7384:	add	ip, pc, #0, 12
    7388:	add	ip, ip, #389120	; 0x5f000
    738c:	ldr	pc, [ip, #2924]!	; 0xb6c

00007390 <strrchr@plt>:
    7390:	add	ip, pc, #0, 12
    7394:	add	ip, ip, #389120	; 0x5f000
    7398:	ldr	pc, [ip, #2916]!	; 0xb64

0000739c <gnutls_global_set_log_function@plt>:
    739c:	add	ip, pc, #0, 12
    73a0:	add	ip, ip, #389120	; 0x5f000
    73a4:	ldr	pc, [ip, #2908]!	; 0xb5c

000073a8 <__res_query@plt>:
    73a8:	add	ip, pc, #0, 12
    73ac:	add	ip, ip, #389120	; 0x5f000
    73b0:	ldr	pc, [ip, #2900]!	; 0xb54

000073b4 <ldap_add_s@plt>:
    73b4:	add	ip, pc, #0, 12
    73b8:	add	ip, ip, #389120	; 0x5f000
    73bc:	ldr	pc, [ip, #2892]!	; 0xb4c

000073c0 <__ctype_tolower_loc@plt>:
    73c0:	add	ip, pc, #0, 12
    73c4:	add	ip, ip, #389120	; 0x5f000
    73c8:	ldr	pc, [ip, #2884]!	; 0xb44

000073cc <gcry_md_map_name@plt>:
    73cc:	add	ip, pc, #0, 12
    73d0:	add	ip, ip, #389120	; 0x5f000
    73d4:	ldr	pc, [ip, #2876]!	; 0xb3c

000073d8 <getsockname@plt>:
    73d8:	add	ip, pc, #0, 12
    73dc:	add	ip, ip, #389120	; 0x5f000
    73e0:	ldr	pc, [ip, #2868]!	; 0xb34

000073e4 <gcry_sexp_canon_len@plt>:
    73e4:	add	ip, pc, #0, 12
    73e8:	add	ip, ip, #389120	; 0x5f000
    73ec:	ldr	pc, [ip, #2860]!	; 0xb2c

000073f0 <mktime@plt>:
    73f0:	add	ip, pc, #0, 12
    73f4:	add	ip, ip, #389120	; 0x5f000
    73f8:	ldr	pc, [ip, #2852]!	; 0xb24

000073fc <gcry_sexp_build@plt>:
    73fc:	add	ip, pc, #0, 12
    7400:	add	ip, ip, #389120	; 0x5f000
    7404:	ldr	pc, [ip, #2844]!	; 0xb1c

00007408 <fputs@plt>:
    7408:			; <UNDEFINED> instruction: 0xe7fd4778
    740c:	add	ip, pc, #0, 12
    7410:	add	ip, ip, #389120	; 0x5f000
    7414:	ldr	pc, [ip, #2832]!	; 0xb10

00007418 <getenv@plt>:
    7418:	add	ip, pc, #0, 12
    741c:	add	ip, ip, #389120	; 0x5f000
    7420:	ldr	pc, [ip, #2824]!	; 0xb08

00007424 <__libc_start_main@plt>:
    7424:	add	ip, pc, #0, 12
    7428:	add	ip, ip, #389120	; 0x5f000
    742c:	ldr	pc, [ip, #2816]!	; 0xb00

00007430 <dup@plt>:
    7430:	add	ip, pc, #0, 12
    7434:	add	ip, ip, #389120	; 0x5f000
    7438:	ldr	pc, [ip, #2808]!	; 0xaf8

0000743c <__gmon_start__@plt>:
    743c:	add	ip, pc, #0, 12
    7440:	add	ip, ip, #389120	; 0x5f000
    7444:	ldr	pc, [ip, #2800]!	; 0xaf0

00007448 <gcry_sexp_find_token@plt>:
    7448:	add	ip, pc, #0, 12
    744c:	add	ip, ip, #389120	; 0x5f000
    7450:	ldr	pc, [ip, #2792]!	; 0xae8

00007454 <assuan_set_flag@plt>:
    7454:	add	ip, pc, #0, 12
    7458:	add	ip, ip, #389120	; 0x5f000
    745c:	ldr	pc, [ip, #2784]!	; 0xae0

00007460 <ksba_name_release@plt>:
    7460:	add	ip, pc, #0, 12
    7464:	add	ip, ip, #389120	; 0x5f000
    7468:	ldr	pc, [ip, #2776]!	; 0xad8

0000746c <rename@plt>:
    746c:	add	ip, pc, #0, 12
    7470:	add	ip, ip, #389120	; 0x5f000
    7474:	ldr	pc, [ip, #2768]!	; 0xad0

00007478 <srand@plt>:
    7478:	add	ip, pc, #0, 12
    747c:	add	ip, ip, #389120	; 0x5f000
    7480:	ldr	pc, [ip, #2760]!	; 0xac8

00007484 <sigprocmask@plt>:
    7484:	add	ip, pc, #0, 12
    7488:	add	ip, ip, #389120	; 0x5f000
    748c:	ldr	pc, [ip, #2752]!	; 0xac0

00007490 <npth_mutex_lock@plt>:
    7490:	add	ip, pc, #0, 12
    7494:	add	ip, ip, #389120	; 0x5f000
    7498:	ldr	pc, [ip, #2744]!	; 0xab8

0000749c <gnutls_certificate_verify_peers2@plt>:
    749c:	add	ip, pc, #0, 12
    74a0:	add	ip, ip, #389120	; 0x5f000
    74a4:	ldr	pc, [ip, #2736]!	; 0xab0

000074a8 <ksba_cert_new@plt>:
    74a8:	add	ip, pc, #0, 12
    74ac:	add	ip, ip, #389120	; 0x5f000
    74b0:	ldr	pc, [ip, #2728]!	; 0xaa8

000074b4 <strchr@plt>:
    74b4:	add	ip, pc, #0, 12
    74b8:	add	ip, ip, #389120	; 0x5f000
    74bc:	ldr	pc, [ip, #2720]!	; 0xaa0

000074c0 <__cxa_finalize@plt>:
    74c0:	add	ip, pc, #0, 12
    74c4:	add	ip, ip, #389120	; 0x5f000
    74c8:	ldr	pc, [ip, #2712]!	; 0xa98

000074cc <assuan_init_socket_server@plt>:
    74cc:	add	ip, pc, #0, 12
    74d0:	add	ip, ip, #389120	; 0x5f000
    74d4:	ldr	pc, [ip, #2704]!	; 0xa90

000074d8 <pthread_mutex_unlock@plt>:
    74d8:	add	ip, pc, #0, 12
    74dc:	add	ip, ip, #389120	; 0x5f000
    74e0:	ldr	pc, [ip, #2696]!	; 0xa88

000074e4 <pipe@plt>:
    74e4:	add	ip, pc, #0, 12
    74e8:	add	ip, ip, #389120	; 0x5f000
    74ec:	ldr	pc, [ip, #2688]!	; 0xa80

000074f0 <ksba_writer_new@plt>:
    74f0:	add	ip, pc, #0, 12
    74f4:	add	ip, ip, #389120	; 0x5f000
    74f8:	ldr	pc, [ip, #2680]!	; 0xa78

000074fc <__assuan_read@plt>:
    74fc:	add	ip, pc, #0, 12
    7500:	add	ip, ip, #389120	; 0x5f000
    7504:	ldr	pc, [ip, #2672]!	; 0xa70

00007508 <assuan_fdopen@plt>:
    7508:	add	ip, pc, #0, 12
    750c:	add	ip, ip, #389120	; 0x5f000
    7510:	ldr	pc, [ip, #2664]!	; 0xa68

00007514 <ldap_count_entries@plt>:
    7514:	add	ip, pc, #0, 12
    7518:	add	ip, ip, #389120	; 0x5f000
    751c:	ldr	pc, [ip, #2656]!	; 0xa60

00007520 <assuan_sock_check_nonce@plt>:
    7520:	add	ip, pc, #0, 12
    7524:	add	ip, ip, #389120	; 0x5f000
    7528:	ldr	pc, [ip, #2648]!	; 0xa58

0000752c <__read_chk@plt>:
    752c:	add	ip, pc, #0, 12
    7530:	add	ip, ip, #389120	; 0x5f000
    7534:	ldr	pc, [ip, #2640]!	; 0xa50

Disassembly of section .text:

00007538 <.text>:
    7538:	svcmi	0x00f0e92d
    753c:			; <UNDEFINED> instruction: 0xf8dfb0e1
    7540:	bge	39e968 <__read_chk@plt+0x39743c>
    7544:	stccc	8, cr15, [r4, #-892]	; 0xfffffc84
    7548:	ldrbtmi	sl, [sp], #-3087	; 0xfffff3f1
    754c:	strls	r9, [sp], #-524	; 0xfffffdf4
    7550:	stmiapl	fp!, {r0, r1, r2, r4, r9, sl, lr}^
    7554:	ldclvs	8, cr15, [r8], #892	; 0x37c
    7558:	cmpls	pc, #1769472	; 0x1b0000
    755c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7560:	eorvs	r9, r0, lr, lsl #2
    7564:			; <UNDEFINED> instruction: 0xf884f030
    7568:	stcleq	8, cr15, [r8], #892	; 0x37c
    756c:			; <UNDEFINED> instruction: 0xf8df447e
    7570:	ldrbtmi	r5, [r8], #-3304	; 0xfffff318
    7574:	cdp2	0, 15, cr15, cr8, cr14, {1}
    7578:	stcleq	8, cr15, [r0], #892	; 0x37c
    757c:	ldrbtmi	r2, [sp], #-261	; 0xfffffefb
    7580:			; <UNDEFINED> instruction: 0xf02f4478
    7584:			; <UNDEFINED> instruction: 0xf02bfd29
    7588:			; <UNDEFINED> instruction: 0x463af9d3
    758c:	andcs	r4, sl, r1, lsr #12
    7590:			; <UNDEFINED> instruction: 0xf870f030
    7594:	eorcs	r2, r5, r0, lsl #2
    7598:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    759c:			; <UNDEFINED> instruction: 0xf7ff4630
    75a0:	stmdacs	r0, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    75a4:	strbhi	pc, [r6, r0]	; <UNPREDICTABLE>
    75a8:	ldccc	8, cr15, [r4], #892	; 0x37c
    75ac:	ldcne	8, cr15, [r4], #892	; 0x37c
    75b0:	ldccs	8, cr15, [r4], #892	; 0x37c
    75b4:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    75b8:	stmiapl	pc!, {r2, r3, r5, r6, fp, ip, lr}	; <UNPREDICTABLE>
    75bc:	strtmi	r4, [r2], -r8, asr #12
    75c0:			; <UNDEFINED> instruction: 0xf7ff4639
    75c4:			; <UNDEFINED> instruction: 0xf8dfeed4
    75c8:	smlatbcs	r0, r4, ip, r0
    75cc:			; <UNDEFINED> instruction: 0xf7fe4478
    75d0:			; <UNDEFINED> instruction: 0xf7feef6c
    75d4:	strmi	lr, [r6], -lr, lsr #29
    75d8:			; <UNDEFINED> instruction: 0xf0402800
    75dc:	ldmdage	r3, {r2, r5, r7, r8, r9, sl, pc}
    75e0:	stmib	r0, {r2, r7, sp, lr}^
    75e4:			; <UNDEFINED> instruction: 0xf7fe9700
    75e8:			; <UNDEFINED> instruction: 0x4630ee54
    75ec:	ldc2	0, cr15, [r6, #-188]	; 0xffffff44
    75f0:	b	8455f4 <__read_chk@plt+0x83e0c8>
    75f4:			; <UNDEFINED> instruction: 0xf7fe200a
    75f8:			; <UNDEFINED> instruction: 0xf7ffee0a
    75fc:			; <UNDEFINED> instruction: 0xf8dfe900
    7600:			; <UNDEFINED> instruction: 0xf8df3c70
    7604:	stmiapl	fp!, {r4, r5, r6, sl, fp, sp}^
    7608:	ldrmi	r5, [r8], -r9, lsr #17
    760c:			; <UNDEFINED> instruction: 0xf0389303
    7610:			; <UNDEFINED> instruction: 0xf034f86b
    7614:			; <UNDEFINED> instruction: 0xf8dffe03
    7618:	ldrbtmi	r0, [r8], #-3168	; 0xfffff3a0
    761c:	mrc	7, 7, APSR_nzcv, cr12, cr15, {7}
    7620:	teqlt	r0, r4, lsl #12
    7624:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    7628:	svclt	0x00982802
    762c:	vmin.s8	d4, d0, d20
    7630:	smlabbcs	r0, sp, r2, r8
    7634:	strmi	r2, [r8], -r1, lsl #6
    7638:			; <UNDEFINED> instruction: 0xf0019306
    763c:	blls	3467f0 <__read_chk@plt+0x33f2c4>
    7640:	andcs	r9, r0, #832	; 0x340
    7644:	andls	r2, r5, #1073741840	; 0x40000010
    7648:			; <UNDEFINED> instruction: 0xf10d9317
    764c:	blls	ca3b4 <__read_chk@plt+0xc2e88>
    7650:	ldmne	pc!, {r6, r9, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7654:	andne	pc, r8, fp, asr #17
    7658:	mvnsvs	pc, pc, asr #8
    765c:	ldcls	8, cr15, [ip], {223}	; 0xdf
    7660:	strcs	pc, [r6], -r0, asr #4
    7664:			; <UNDEFINED> instruction: 0xf643679a
    7668:	cmpvs	r9, #152, 4	; 0x80000009
    766c:	tstvs	sl, #-117440512	; 0xf9000000
    7670:	ldrvs	r2, [sl, -pc, lsl #4]
    7674:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}^
    7678:	stmdavs	pc!, {r2, r3, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    767c:	andpl	pc, r0, fp, asr #17
    7680:			; <UNDEFINED> instruction: 0x4649681d
    7684:			; <UNDEFINED> instruction: 0xf02d4658
    7688:	ldrshlt	pc, [r0, #229]!	; 0xe5	; <UNPREDICTABLE>
    768c:			; <UNDEFINED> instruction: 0x3010f8db
    7690:	andvc	pc, r0, #683671552	; 0x28c00000
    7694:	stmdble	pc, {r0, r9, fp, sp}	; <UNPREDICTABLE>
    7698:	svclt	0x001842b3
    769c:	svclt	0x00044543
    76a0:	movwls	r2, #25344	; 0x6300
    76a4:	vhadd.s8	<illegal reg q14.5>, q8, <illegal reg q14.5>
    76a8:	addsmi	r2, r3, #1879048192	; 0x70000000
    76ac:			; <UNDEFINED> instruction: 0xf8dbd1e9
    76b0:			; <UNDEFINED> instruction: 0xf0310018
    76b4:	strb	pc, [r4, fp, asr #25]!	; <UNPREDICTABLE>
    76b8:	strbmi	r9, [r9], -r5, lsl #22
    76bc:	movwcc	r4, #5720	; 0x1658
    76c0:			; <UNDEFINED> instruction: 0xf02d9305
    76c4:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    76c8:	strmi	sp, [r2], r0, ror #3
    76cc:	mrc2	0, 5, pc, cr4, cr1, {1}
    76d0:	blcs	feb45a54 <__read_chk@plt+0xfeb3e528>
    76d4:	ldrbtmi	r9, [sl], #-2822	; 0xfffff4fa
    76d8:	subsvs	r9, r0, #6, 28	; 0x60
    76dc:			; <UNDEFINED> instruction: 0xf0402b00
    76e0:			; <UNDEFINED> instruction: 0xf8df837e
    76e4:			; <UNDEFINED> instruction: 0xf10d3ba0
    76e8:			; <UNDEFINED> instruction: 0xf8df0844
    76ec:	ldrbtmi	r2, [fp], #-2972	; 0xfffff464
    76f0:	movwcs	r9, #778	; 0x30a
    76f4:			; <UNDEFINED> instruction: 0x469a447a
    76f8:	movwls	r4, #34457	; 0x8699
    76fc:	movwls	r9, #29195	; 0x720b
    7700:	movwls	r9, #39437	; 0x9a0d
    7704:	andsvs	r9, r7, ip, lsl #22
    7708:	andcs	pc, r0, fp, asr #17
    770c:	andsvs	r2, sp, r1, lsl #4
    7710:	andcc	lr, r1, #3325952	; 0x32c000
    7714:			; <UNDEFINED> instruction: 0xf0002e00
    7718:			; <UNDEFINED> instruction: 0xf8df80d9
    771c:			; <UNDEFINED> instruction: 0x46301b70
    7720:			; <UNDEFINED> instruction: 0xf8c82700
    7724:	ldrbtmi	r7, [r9], #-0
    7728:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    772c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7730:	cmphi	r2, r0	; <UNPREDICTABLE>
    7734:	blcs	2e350 <__read_chk@plt+0x26e24>
    7738:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    773c:	movwls	r9, #27397	; 0x6b05
    7740:	blvc	1345ac4 <__read_chk@plt+0x133e598>
    7744:			; <UNDEFINED> instruction: 0x3760447f
    7748:	svclt	0x00142d00
    774c:	movwcs	r2, #8961	; 0x2301
    7750:	ldrbmi	r9, [fp], -r4, lsl #6
    7754:	ldrtmi	r4, [r1], -r2, asr #12
    7758:	strls	r4, [r0, -r8, lsr #12]
    775c:	blx	3c381c <__read_chk@plt+0x3bc2f0>
    7760:			; <UNDEFINED> instruction: 0xf0002800
    7764:	tstcs	r0, r2, lsr #2
    7768:			; <UNDEFINED> instruction: 0xf0014658
    776c:	stmdacs	r0, {r0, r1, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    7770:			; <UNDEFINED> instruction: 0xf8dbd1ef
    7774:	ldmdbcs	r6!, {r4, ip}^
    7778:	adchi	pc, sl, r0, asr #6
    777c:	rscsvc	pc, sl, r1, lsr #11
    7780:	vtst.8	d2, d0, d30
    7784:	ldmdacs	lr!, {r0, r1, r2, r5, r7, pc}
    7788:	adchi	pc, r4, r0, lsl #4
    778c:			; <UNDEFINED> instruction: 0xf853a302
    7790:	ldrmi	r2, [r3], #-32	; 0xffffffe0
    7794:	svclt	0x00004718
    7798:	andeq	r0, r0, r7, lsl #2
    779c:	andeq	r0, r0, r3, lsl #2
    77a0:	andeq	r0, r0, r3, lsl #2
    77a4:	andeq	r0, r0, r3, lsl #2
    77a8:	andeq	r0, r0, r3, lsl #2
    77ac:	andeq	r0, r0, r3, lsl #2
    77b0:	andeq	r0, r0, r3, lsl #2
    77b4:	andeq	r0, r0, r3, lsl #2
    77b8:	andeq	r0, r0, r3, lsl #2
    77bc:	andeq	r0, r0, r3, lsl #2
    77c0:	andeq	r0, r0, r3, lsl #2
    77c4:	andeq	r0, r0, r9, lsl r1
    77c8:	andeq	r0, r0, sp, lsr r1
    77cc:	andeq	r0, r0, sp, lsr r1
    77d0:	andeq	r0, r0, r1, lsl r1
    77d4:	andeq	r0, r0, sp, lsr r1
    77d8:	andeq	r0, r0, sp, lsr r1
    77dc:			; <UNDEFINED> instruction: 0xffffffbb
    77e0:			; <UNDEFINED> instruction: 0xffffffbb
    77e4:			; <UNDEFINED> instruction: 0xffffffbb
    77e8:	strdeq	r0, [r0], -sp
    77ec:	andeq	r0, r0, pc, lsl #3
    77f0:	andeq	r0, r0, r7, lsl #3
    77f4:	andeq	r0, r0, sp, lsr r1
    77f8:	andeq	r0, r0, sp, lsr r1
    77fc:	andeq	r0, r0, sp, lsr r1
    7800:	andeq	r0, r0, sp, lsr r1
    7804:	andeq	r0, r0, sp, lsr r1
    7808:	andeq	r0, r0, sp, lsr r1
    780c:	andeq	r0, r0, sp, lsr r1
    7810:	andeq	r0, r0, sp, lsr r1
    7814:	andeq	r0, r0, sp, lsr r1
    7818:	andeq	r0, r0, sp, lsr r1
    781c:	andeq	r0, r0, sp, lsr r1
    7820:	andeq	r0, r0, pc, ror r1
    7824:	andeq	r0, r0, r5, ror r1
    7828:	andeq	r0, r0, sp, ror #2
    782c:	andeq	r0, r0, sp, lsr r1
    7830:	andeq	r0, r0, sp, lsr r1
    7834:	andeq	r0, r0, sp, lsr r1
    7838:	andeq	r0, r0, sp, lsr r1
    783c:	andeq	r0, r0, sp, lsr r1
    7840:	andeq	r0, r0, sp, lsr r1
    7844:	andeq	r0, r0, sp, lsr r1
    7848:	andeq	r0, r0, r1, ror #2
    784c:	andeq	r0, r0, r9, asr r1
    7850:	andeq	r0, r0, sp, lsr r1
    7854:	andeq	r0, r0, sp, lsr r1
    7858:	andeq	r0, r0, pc, asr #2
    785c:	andeq	r0, r0, sp, lsr r1
    7860:	andeq	r0, r0, sp, lsr r1
    7864:	andeq	r0, r0, sp, lsr r1
    7868:	andeq	r0, r0, sp, lsr r1
    786c:	andeq	r0, r0, sp, lsr r1
    7870:	andeq	r0, r0, sp, lsr r1
    7874:	andeq	r0, r0, sp, lsr r1
    7878:	andeq	r0, r0, sp, lsr r1
    787c:	andeq	r0, r0, sp, lsr r1
    7880:	andeq	r0, r0, sp, lsr r1
    7884:	andeq	r0, r0, sp, lsr r1
    7888:	andeq	r0, r0, sp, lsr r1
    788c:	andeq	r0, r0, sp, lsr r1
    7890:	andeq	r0, r0, r5, asr #2
    7894:	beq	839d8 <__read_chk@plt+0x7c4ac>
    7898:	pkhtbmi	lr, r9, fp, asr #14
    789c:	blls	101608 <__read_chk@plt+0xfa0dc>
    78a0:	movwcs	r4, #1562	; 0x61a
    78a4:			; <UNDEFINED> instruction: 0xe7546053
    78a8:			; <UNDEFINED> instruction: 0x3018f8db
    78ac:	ldrb	r9, [r0, -r8, lsl #6]
    78b0:			; <UNDEFINED> instruction: 0xf47f2d00
    78b4:	ldrtmi	sl, [r0], -lr, asr #30
    78b8:	bl	ffdc58bc <__read_chk@plt+0xffdbe390>
    78bc:			; <UNDEFINED> instruction: 0x0018f8db
    78c0:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    78c4:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    78c8:	svcge	0x0027f47f
    78cc:			; <UNDEFINED> instruction: 0xe7374635
    78d0:			; <UNDEFINED> instruction: 0xdc2c2962
    78d4:			; <UNDEFINED> instruction: 0xf8cb9b04
    78d8:	ldr	r3, [sl, -ip]!
    78dc:			; <UNDEFINED> instruction: 0x3018f8db
    78e0:	subsvs	r9, r3, sl, lsl #20
    78e4:			; <UNDEFINED> instruction: 0xf8dbe735
    78e8:	bls	2d3950 <__read_chk@plt+0x2cc424>
    78ec:			; <UNDEFINED> instruction: 0xe7306253
    78f0:	movwcs	r9, #6659	; 0x1a03
    78f4:			; <UNDEFINED> instruction: 0xe72c62d3
    78f8:			; <UNDEFINED> instruction: 0x0018f8db
    78fc:			; <UNDEFINED> instruction: 0xf0322100
    7900:			; <UNDEFINED> instruction: 0xe726fa13
    7904:	movwcs	r9, #6659	; 0x1a03
    7908:			; <UNDEFINED> instruction: 0xe7226793
    790c:			; <UNDEFINED> instruction: 0x3018f8db
    7910:	ldrvs	r9, [r3, -r3, lsl #20]
    7914:			; <UNDEFINED> instruction: 0xf8dbe71d
    7918:	movwls	r3, #28696	; 0x7018
    791c:	bls	101588 <__read_chk@plt+0xfa05c>
    7920:	tstvs	r3, r1, lsl #6
    7924:			; <UNDEFINED> instruction: 0xf8dbe715
    7928:	movwls	r3, #36888	; 0x9018
    792c:	stmdbcc	r3!, {r0, r4, r8, r9, sl, sp, lr, pc}^
    7930:	stmiale	pc, {r0, r1, r4, r8, fp, sp}^	; <UNPREDICTABLE>
    7934:			; <UNDEFINED> instruction: 0xf853a302
    7938:	ldrmi	r2, [r3], #-33	; 0xffffffdf
    793c:	svclt	0x00004718
    7940:	andeq	r0, r0, r5, asr r0
    7944:			; <UNDEFINED> instruction: 0xffffff95
    7948:			; <UNDEFINED> instruction: 0xffffff95
    794c:			; <UNDEFINED> instruction: 0xffffff95
    7950:			; <UNDEFINED> instruction: 0xffffff95
    7954:			; <UNDEFINED> instruction: 0xffffff95
    7958:			; <UNDEFINED> instruction: 0xffffff95
    795c:			; <UNDEFINED> instruction: 0xffffff95
    7960:			; <UNDEFINED> instruction: 0xffffff95
    7964:			; <UNDEFINED> instruction: 0xffffff95
    7968:			; <UNDEFINED> instruction: 0xffffff95
    796c:			; <UNDEFINED> instruction: 0xffffff95
    7970:			; <UNDEFINED> instruction: 0xffffff95
    7974:			; <UNDEFINED> instruction: 0xffffff95
    7978:	andeq	r0, r0, r9, asr r0
    797c:			; <UNDEFINED> instruction: 0xffffff95
    7980:	andeq	r0, r0, r1, asr r0
    7984:			; <UNDEFINED> instruction: 0xffffff95
    7988:			; <UNDEFINED> instruction: 0xffffff95
    798c:	andeq	r0, r0, r1, rrx
    7990:	ldrb	r2, [lr], r0, lsl #8
    7994:	ldrb	r2, [ip], r1, lsl #8
    7998:	movwcs	r9, #6659	; 0x1a03
    799c:			; <UNDEFINED> instruction: 0xe6d86093
    79a0:	ldmdavs	r3, {r0, r1, r9, fp, ip, pc}^
    79a4:	subsvs	r3, r3, r1, lsl #6
    79a8:	ldrdls	lr, [r4], -r3
    79ac:	strtmi	fp, [r8], -sp, lsl #6
    79b0:	b	ffdc59b4 <__read_chk@plt+0xffdbe488>
    79b4:	blls	ee1cc <__read_chk@plt+0xe6ca0>
    79b8:	orrsvs	r4, lr, r5, lsl r6
    79bc:			; <UNDEFINED> instruction: 0xe6c34616
    79c0:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    79c4:	ldrtmi	r2, [r8], -r5, lsl #4
    79c8:	ldrbtmi	r9, [r9], #-1798	; 0xfffff8fa
    79cc:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79d0:			; <UNDEFINED> instruction: 0xf02f4631
    79d4:	ldrt	pc, [r3], r9, ror #23	; <UNPREDICTABLE>
    79d8:	blcs	2e5f8 <__read_chk@plt+0x270cc>
    79dc:	ldrhi	pc, [r0]
    79e0:	blcs	2e5fc <__read_chk@plt+0x270d0>
    79e4:			; <UNDEFINED> instruction: 0x4630d17f
    79e8:			; <UNDEFINED> instruction: 0xf7ff2600
    79ec:			; <UNDEFINED> instruction: 0x9606eb5e
    79f0:	ldrtmi	lr, [r0], -r6, lsr #13
    79f4:	bl	16459f8 <__read_chk@plt+0x163e4cc>
    79f8:			; <UNDEFINED> instruction: 0xf02f4628
    79fc:	strmi	pc, [r5], -r1, asr #21
    7a00:			; <UNDEFINED> instruction: 0xf0402800
    7a04:	blls	e9214 <__read_chk@plt+0xe1ce8>
    7a08:	bcs	21f78 <__read_chk@plt+0x1aa4c>
    7a0c:	rscshi	pc, r2, #0
    7a10:			; <UNDEFINED> instruction: 0xf8db9a03
    7a14:	ldmvs	r6, {r3, ip, sp}
    7a18:	orrvc	pc, r0, #50331648	; 0x3000000
    7a1c:	rsble	r4, ip, r3, lsr r3
    7a20:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7a24:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7a28:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a2c:			; <UNDEFINED> instruction: 0xf0002800
    7a30:			; <UNDEFINED> instruction: 0xf03281c2
    7a34:	stmdacs	r0, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    7a38:			; <UNDEFINED> instruction: 0x81a7f040
    7a3c:	cdp2	0, 10, cr15, cr10, cr1, {0}
    7a40:	blcs	2e664 <__read_chk@plt+0x27138>
    7a44:	bicshi	pc, r5, r0
    7a48:			; <UNDEFINED> instruction: 0xf0009807
    7a4c:	blls	107938 <__read_chk@plt+0x10040c>
    7a50:	tstcs	r1, r8, asr r7
    7a54:			; <UNDEFINED> instruction: 0xf7fe200d
    7a58:	vpmin.s8	d30, d0, d30
    7a5c:	bl	fea4c238 <__read_chk@plt+0xfea44d0c>
    7a60:	blx	fec47e6c <__read_chk@plt+0xfec40940>
    7a64:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    7a68:	svceq	0x0000f1b9
    7a6c:	tstcs	r1, r8, lsl #30
    7a70:			; <UNDEFINED> instruction: 0xf0002900
    7a74:	blls	367c98 <__read_chk@plt+0x36076c>
    7a78:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    7a7c:	ldrhi	pc, [pc, #64]!	; 7ac4 <__read_chk@plt+0x598>
    7a80:	teqlt	r3, r9, lsl #22
    7a84:			; <UNDEFINED> instruction: 0xf02f4618
    7a88:	smlabbcs	r6, sp, sl, pc	; <UNPREDICTABLE>
    7a8c:			; <UNDEFINED> instruction: 0xf02f4628
    7a90:	blls	246524 <__read_chk@plt+0x23eff8>
    7a94:	cmnle	r4, r0, lsl #22
    7a98:	stc2	0, cr15, [r4, #-4]
    7a9c:	ubfxcc	pc, pc, #17, #29
    7aa0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7aa4:	blx	ffe43ad6 <__read_chk@plt+0xffe3c5aa>
    7aa8:			; <UNDEFINED> instruction: 0xf942f007
    7aac:	ubfxeq	pc, pc, #17, #17
    7ab0:			; <UNDEFINED> instruction: 0xf0144478
    7ab4:	smlabbcs	r0, r1, r8, pc	; <UNPREDICTABLE>
    7ab8:	rscscc	pc, pc, pc, asr #32
    7abc:			; <UNDEFINED> instruction: 0xff4cf004
    7ac0:	stc2	0, cr15, [r6, #-168]!	; 0xffffff58
    7ac4:	ldc2	0, cr15, [lr, #-4]
    7ac8:			; <UNDEFINED> instruction: 0x27d8f8df
    7acc:			; <UNDEFINED> instruction: 0x377cf8df
    7ad0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ad4:	blls	17e1b44 <__read_chk@plt+0x17da618>
    7ad8:			; <UNDEFINED> instruction: 0xf040405a
    7adc:			; <UNDEFINED> instruction: 0x46288594
    7ae0:	pop	{r0, r5, r6, ip, sp, pc}
    7ae4:			; <UNDEFINED> instruction: 0xf8df8ff0
    7ae8:	andcs	r1, r5, #192, 14	; 0x3000000
    7aec:			; <UNDEFINED> instruction: 0xf7ff4479
    7af0:	ldrtmi	lr, [r1], -r4, lsl #16
    7af4:	blx	1643bba <__read_chk@plt+0x163c68e>
    7af8:	stmdbls	sp, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    7afc:	bcs	21b2c <__read_chk@plt+0x1a600>
    7b00:			; <UNDEFINED> instruction: 0xf8dfdd8e
    7b04:	ldrmi	r8, [lr], -r8, lsr #15
    7b08:	strmi	r9, [fp], r4, lsl #8
    7b0c:	svcls	0x000c44f8
    7b10:	and	r4, r5, r4, asr #12
    7b14:	ldrdcc	pc, [r0], -fp
    7b18:	adcsmi	r3, r3, #1048576	; 0x100000
    7b1c:	cmnhi	fp, r0, asr #6	; <UNPREDICTABLE>
    7b20:	b	13e1c14 <__read_chk@plt+0x13da6e8>
    7b24:			; <UNDEFINED> instruction: 0xf8530886
    7b28:	ldmdavc	sl, {r1, r2, r5, ip, sp}
    7b2c:	mvnsle	r2, sp, lsr #20
    7b30:	blcs	b65ca4 <__read_chk@plt+0xb5e778>
    7b34:	strtmi	sp, [r1], -lr, ror #3
    7b38:	andcs	r2, r0, r5, lsl #4
    7b3c:	svc	0x00dcf7fe
    7b40:			; <UNDEFINED> instruction: 0xf853683b
    7b44:			; <UNDEFINED> instruction: 0xf02f1008
    7b48:	strb	pc, [r3, pc, lsr #22]!	; <UNPREDICTABLE>
    7b4c:			; <UNDEFINED> instruction: 0x1760f8df
    7b50:	strtmi	r3, [r0], #-2051	; 0xfffff7fd
    7b54:			; <UNDEFINED> instruction: 0xf7ff4479
    7b58:	blx	fec427b0 <__read_chk@plt+0xfec3b284>
    7b5c:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    7b60:			; <UNDEFINED> instruction: 0xf7fee567
    7b64:			; <UNDEFINED> instruction: 0x4601ea14
    7b68:			; <UNDEFINED> instruction: 0x0748f8df
    7b6c:			; <UNDEFINED> instruction: 0xf02f4478
    7b70:	stmdals	r8, {r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    7b74:	stc2	0, cr15, [r6, #192]!	; 0xc0
    7b78:			; <UNDEFINED> instruction: 0x073cf8df
    7b7c:			; <UNDEFINED> instruction: 0xf02f4478
    7b80:			; <UNDEFINED> instruction: 0xe789fbdd
    7b84:	mvnsne	pc, #64, 4
    7b88:			; <UNDEFINED> instruction: 0xf0004599
    7b8c:			; <UNDEFINED> instruction: 0xf5b9823a
    7b90:			; <UNDEFINED> instruction: 0xf0007ffb
    7b94:			; <UNDEFINED> instruction: 0xf5b98142
    7b98:			; <UNDEFINED> instruction: 0xf0007ffc
    7b9c:	vqsub.s8	q12, q0, <illegal reg q4.5>
    7ba0:	ldrmi	r1, [r9, #1017]	; 0x3f9
    7ba4:	strhi	pc, [r6], #-0
    7ba8:	svcvc	0x00fdf5b9
    7bac:	rsbshi	pc, pc, #0
    7bb0:	svcvc	0x00fef5b9
    7bb4:	rsbshi	pc, r0, #0
    7bb8:	svcvc	0x00fff5b9
    7bbc:	ldrhi	pc, [r3, #-0]!
    7bc0:	mvnsne	pc, #64, 4
    7bc4:			; <UNDEFINED> instruction: 0xf47f4599
    7bc8:	blls	f39c4 <__read_chk@plt+0xec498>
    7bcc:	blcs	22240 <__read_chk@plt+0x1ad14>
    7bd0:	ldrhi	pc, [lr, #-0]
    7bd4:	tstcs	r0, r3, lsl #22
    7bd8:			; <UNDEFINED> instruction: 0xf02b6998
    7bdc:			; <UNDEFINED> instruction: 0x2110fed7
    7be0:	strmi	r4, [r4], -r2, lsl #12
    7be4:			; <UNDEFINED> instruction: 0x06d4f8df
    7be8:			; <UNDEFINED> instruction: 0xf7ff4478
    7bec:	strtmi	lr, [r0], -r4, lsr #20
    7bf0:	b	16c5bf4 <__read_chk@plt+0x16be6c8>
    7bf4:			; <UNDEFINED> instruction: 0x06c8f8df
    7bf8:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7bfc:	b	6c5c00 <__read_chk@plt+0x6be6d4>
    7c00:			; <UNDEFINED> instruction: 0x06c0f8df
    7c04:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7c08:	b	545c0c <__read_chk@plt+0x53e6e0>
    7c0c:	ssateq	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    7c10:	ldrbtmi	r2, [r8], #-272	; 0xfffffef0
    7c14:	b	3c5c18 <__read_chk@plt+0x3be6ec>
    7c18:	ssateq	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    7c1c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7c20:	b	245c24 <__read_chk@plt+0x23e6f8>
    7c24:	ssateq	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    7c28:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7c2c:	b	c5c30 <__read_chk@plt+0xbe704>
    7c30:	blx	e43cfc <__read_chk@plt+0xe3c7d0>
    7c34:			; <UNDEFINED> instruction: 0x169cf8df
    7c38:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    7c3c:	stc2l	0, cr15, [r0], #-172	; 0xffffff54
    7c40:	strmi	r2, [r6], -r0, lsl #2
    7c44:	cdp2	0, 10, cr15, cr2, cr11, {1}
    7c48:			; <UNDEFINED> instruction: 0x46022110
    7c4c:			; <UNDEFINED> instruction: 0xf8df4604
    7c50:	ldrbtmi	r0, [r8], #-1672	; 0xfffff978
    7c54:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c58:			; <UNDEFINED> instruction: 0xf7ff4620
    7c5c:	ldrtmi	lr, [r0], -r6, lsr #20
    7c60:	b	8c5c64 <__read_chk@plt+0x8be738>
    7c64:			; <UNDEFINED> instruction: 0x0674f8df
    7c68:	tstcs	r0, pc, lsl #4
    7c6c:			; <UNDEFINED> instruction: 0xf7ff4478
    7c70:			; <UNDEFINED> instruction: 0xf8dfe9e2
    7c74:	andcs	r0, sl, #108, 12	; 0x6c00000
    7c78:	ldrbtmi	r2, [r8], #-272	; 0xfffffef0
    7c7c:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c80:			; <UNDEFINED> instruction: 0x0660f8df
    7c84:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7c88:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c8c:			; <UNDEFINED> instruction: 0x0658f8df
    7c90:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7c94:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c98:			; <UNDEFINED> instruction: 0x0650f8df
    7c9c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7ca0:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ca4:			; <UNDEFINED> instruction: 0x0648f8df
    7ca8:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7cac:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cb0:			; <UNDEFINED> instruction: 0x0640f8df
    7cb4:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7cb8:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cbc:			; <UNDEFINED> instruction: 0x0638f8df
    7cc0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7cc4:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cc8:			; <UNDEFINED> instruction: 0x0630f8df
    7ccc:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7cd0:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cd4:			; <UNDEFINED> instruction: 0x0628f8df
    7cd8:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7cdc:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ce0:			; <UNDEFINED> instruction: 0x0620f8df
    7ce4:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7ce8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cec:			; <UNDEFINED> instruction: 0x0618f8df
    7cf0:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7cf4:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7cf8:			; <UNDEFINED> instruction: 0x0610f8df
    7cfc:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7d00:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d04:			; <UNDEFINED> instruction: 0x0608f8df
    7d08:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7d0c:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d10:			; <UNDEFINED> instruction: 0x0600f8df
    7d14:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7d18:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d1c:	ldrbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7d20:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7d24:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d28:	ldrbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7d2c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7d30:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d34:	strbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7d38:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7d3c:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d40:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7d44:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    7d48:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d4c:			; <UNDEFINED> instruction: 0xf0162000
    7d50:	tstcs	r0, r1, lsr #20	; <UNPREDICTABLE>
    7d54:	cdp2	0, 1, cr15, cr10, cr11, {1}
    7d58:			; <UNDEFINED> instruction: 0x46022110
    7d5c:			; <UNDEFINED> instruction: 0xf8df4604
    7d60:	ldrbtmi	r0, [r8], #-1480	; 0xfffffa38
    7d64:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d68:			; <UNDEFINED> instruction: 0xf7ff4620
    7d6c:			; <UNDEFINED> instruction: 0xf8dfe99e
    7d70:			; <UNDEFINED> instruction: 0x210005bc
    7d74:			; <UNDEFINED> instruction: 0xf7ff4478
    7d78:			; <UNDEFINED> instruction: 0xf8dfe95e
    7d7c:	andcs	r0, r0, #180, 10	; 0x2d000000
    7d80:	ldrbtmi	r2, [r8], #-272	; 0xfffffef0
    7d84:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d88:			; <UNDEFINED> instruction: 0xf8dfe69c
    7d8c:	andcs	r1, r5, #168, 10	; 0x2a000000
    7d90:	ldrbtmi	r2, [r9], #-0
    7d94:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    7d98:	blx	1c3e5c <__read_chk@plt+0x1bc930>
    7d9c:	andls	sl, r4, fp, asr r8
    7da0:			; <UNDEFINED> instruction: 0xff82f031
    7da4:			; <UNDEFINED> instruction: 0xf0329804
    7da8:			; <UNDEFINED> instruction: 0xf8dffd0d
    7dac:	ldrbtmi	r0, [r8], #-1420	; 0xfffffa74
    7db0:	blx	a43e76 <__read_chk@plt+0xa3c94a>
    7db4:			; <UNDEFINED> instruction: 0xf031e642
    7db8:			; <UNDEFINED> instruction: 0xf8dff975
    7dbc:	andcs	r1, r5, #128, 10	; 0x20000000
    7dc0:			; <UNDEFINED> instruction: 0xf7fe4479
    7dc4:	stmdacs	r0, {r1, r3, r9, fp, sp, lr, pc}
    7dc8:	mrcge	4, 1, APSR_nzcv, cr3, cr15, {3}
    7dcc:	ldrbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    7dd0:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    7dd4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7dd8:			; <UNDEFINED> instruction: 0xf9e6f02f
    7ddc:			; <UNDEFINED> instruction: 0xf031e629
    7de0:			; <UNDEFINED> instruction: 0xf8dff961
    7de4:	ldrbmi	r1, [r2], -r4, ror #10
    7de8:			; <UNDEFINED> instruction: 0xf02b4479
    7dec:	strmi	pc, [r6], -r9, lsl #23
    7df0:			; <UNDEFINED> instruction: 0xf031e477
    7df4:			; <UNDEFINED> instruction: 0xf8dff957
    7df8:	bls	1cd350 <__read_chk@plt+0x1c5e24>
    7dfc:			; <UNDEFINED> instruction: 0xf02b4479
    7e00:			; <UNDEFINED> instruction: 0x4606fb7f
    7e04:	ldc2l	0, cr15, [ip]
    7e08:	strmi	r9, [r3], -r3, lsl #20
    7e0c:	smmlarvs	r3, r0, r6, r4
    7e10:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e14:	stcls	6, cr14, [r4], {29}
    7e18:	blls	381628 <__read_chk@plt+0x37a0fc>
    7e1c:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    7e20:	tsthi	r3, #64	; 0x40	; <UNPREDICTABLE>
    7e24:	cmnlt	lr, r9, lsl #28
    7e28:			; <UNDEFINED> instruction: 0xf02f4630
    7e2c:			; <UNDEFINED> instruction: 0x4628f8bb
    7e30:			; <UNDEFINED> instruction: 0xf02f2107
    7e34:			; <UNDEFINED> instruction: 0x4630f8d1
    7e38:	b	18c5e3c <__read_chk@plt+0x18be910>
    7e3c:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    7e40:	cmpvs	r8, fp, ror r4
    7e44:	blcs	2ea6c <__read_chk@plt+0x27540>
    7e48:	rscshi	pc, r0, #64	; 0x40
    7e4c:	strpl	pc, [r4, #-2271]	; 0xfffff721
    7e50:	ldrbtmi	r2, [sp], #-314	; 0xfffffec6
    7e54:			; <UNDEFINED> instruction: 0xf7ff6a68
    7e58:	strmi	lr, [r7], -lr, lsr #22
    7e5c:			; <UNDEFINED> instruction: 0xf0402800
    7e60:			; <UNDEFINED> instruction: 0x21018393
    7e64:	strmi	r4, [r8], -r2, lsl #12
    7e68:	svc	0x0032f7fe
    7e6c:	strmi	r1, [r6], -r2, asr #24
    7e70:	cmnhi	r5, #0	; <UNPREDICTABLE>
    7e74:	ldmeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    7e78:	ldmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    7e7c:	strbmi	r6, [r2], -r8, ror #20
    7e80:			; <UNDEFINED> instruction: 0xf7fe4649
    7e84:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    7e88:	orrshi	pc, fp, #64	; 0x40
    7e8c:			; <UNDEFINED> instruction: 0xf10d9b24
    7e90:	blcs	9e90 <__read_chk@plt+0x2964>
    7e94:	bichi	pc, r7, r0, asr #32
    7e98:			; <UNDEFINED> instruction: 0xf7ff4638
    7e9c:			; <UNDEFINED> instruction: 0x4649e83a
    7ea0:	ldrtmi	r1, [r0], -r5, lsl #25
    7ea4:			; <UNDEFINED> instruction: 0xf7fe462a
    7ea8:	strdcc	lr, [r1], -ip
    7eac:	orrhi	pc, pc, r0
    7eb0:	strtcc	pc, [r4], #2271	; 0x8df
    7eb4:	strtmi	r4, [r9], -r8, asr #12
    7eb8:			; <UNDEFINED> instruction: 0xf103447b
    7ebc:			; <UNDEFINED> instruction: 0xf7fe0228
    7ec0:	strmi	lr, [r1], lr, ror #28
    7ec4:			; <UNDEFINED> instruction: 0xf0402800
    7ec8:			; <UNDEFINED> instruction: 0xf8df8088
    7ecc:			; <UNDEFINED> instruction: 0x46383490
    7ed0:	strne	pc, [ip], #2271	; 0x8df
    7ed4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    7ed8:	bicsvs	r4, sl, r9, ror r4
    7edc:	stc2l	0, cr15, [lr, #-192]!	; 0xffffff40
    7ee0:			; <UNDEFINED> instruction: 0xf0402800
    7ee4:			; <UNDEFINED> instruction: 0xf8df8162
    7ee8:			; <UNDEFINED> instruction: 0x4630347c
    7eec:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7ef0:			; <UNDEFINED> instruction: 0xf7fe9104
    7ef4:	stmdbls	r4, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    7ef8:			; <UNDEFINED> instruction: 0xf0003001
    7efc:	blls	e8a48 <__read_chk@plt+0xe151c>
    7f00:	blcs	22074 <__read_chk@plt+0x1ab48>
    7f04:	orrhi	pc, r5, r0, asr #32
    7f08:			; <UNDEFINED> instruction: 0xf7ff2000
    7f0c:			; <UNDEFINED> instruction: 0xf7fee96c
    7f10:	mcrrne	13, 7, lr, r3, cr10
    7f14:			; <UNDEFINED> instruction: 0xf0004605
    7f18:	stmdacs	r0, {r4, r6, r7, r9, pc}
    7f1c:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    7f20:	svceq	0x0000f1ba
    7f24:			; <UNDEFINED> instruction: 0xf8dfd142
    7f28:	ldrbtmi	r4, [ip], #-1088	; 0xfffffbc0
    7f2c:			; <UNDEFINED> instruction: 0xf02f4650
    7f30:	ldmdblt	r8!, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}^
    7f34:	andle	r4, sp, r6, asr r5
    7f38:			; <UNDEFINED> instruction: 0xf7fe4650
    7f3c:	stmdblt	r8, {r1, r7, r8, r9, fp, sp, lr, pc}^
    7f40:			; <UNDEFINED> instruction: 0x0100f1ba
    7f44:	svclt	0x00184620
    7f48:			; <UNDEFINED> instruction: 0xf7fe2101
    7f4c:	andcc	lr, r1, r4, asr #16
    7f50:	msrhi	SPSR_fs, #0
    7f54:	beq	84384 <__read_chk@plt+0x7ce58>
    7f58:	svceq	0x0003f1ba
    7f5c:			; <UNDEFINED> instruction: 0xf7fed1e6
    7f60:	ldrdcc	lr, [r1], -r2
    7f64:	tsthi	fp, #0	; <UNPREDICTABLE>
    7f68:	strcs	r4, [r1], #-1600	; 0xfffff9c0
    7f6c:			; <UNDEFINED> instruction: 0xf856f02f
    7f70:	andcs	r9, r0, r4, lsr #18
    7f74:	orrvc	pc, r0, r1, asr #8
    7f78:			; <UNDEFINED> instruction: 0xf82ef02f
    7f7c:	subsvs	r9, ip, #3072	; 0xc00
    7f80:			; <UNDEFINED> instruction: 0xf8acf031
    7f84:	ldc2	0, cr15, [r8, #-192]	; 0xffffff40
    7f88:			; <UNDEFINED> instruction: 0xf031b180
    7f8c:	andls	pc, r3, r7, lsr #17
    7f90:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f94:			; <UNDEFINED> instruction: 0xf7fe6800
    7f98:	stmdbls	r3, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    7f9c:	ldmmi	r3!, {r1, r9, sl, lr}^
    7fa0:			; <UNDEFINED> instruction: 0xf02f4478
    7fa4:			; <UNDEFINED> instruction: 0x4620f933
    7fa8:	ldc2	0, cr15, [ip, #-4]
    7fac:	blx	1ec3fb8 <__read_chk@plt+0x1ebca8c>
    7fb0:			; <UNDEFINED> instruction: 0xf1b94bef
    7fb4:	ldrbtmi	r0, [fp], #-1280	; 0xfffffb00
    7fb8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    7fbc:			; <UNDEFINED> instruction: 0xf00a6858
    7fc0:			; <UNDEFINED> instruction: 0xf006f96b
    7fc4:	stmiami	fp!, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    7fc8:			; <UNDEFINED> instruction: 0xf0134478
    7fcc:			; <UNDEFINED> instruction: 0x4630fdf5
    7fd0:	ldc2l	0, cr15, [ip, #4]!
    7fd4:	blx	fe744084 <__read_chk@plt+0xfe73cb58>
    7fd8:	stmibmi	r7!, {r2, r4, r5, r6, r8, sl, sp, lr, pc}^
    7fdc:	andcs	r2, r0, r5, lsl #4
    7fe0:			; <UNDEFINED> instruction: 0xf7fe4479
    7fe4:			; <UNDEFINED> instruction: 0xf02fed8a
    7fe8:			; <UNDEFINED> instruction: 0xf1b9f911
    7fec:			; <UNDEFINED> instruction: 0xf47f3fff
    7ff0:	rscs	sl, r2, ip, ror #30
    7ff4:			; <UNDEFINED> instruction: 0xf856f031
    7ff8:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ffc:	cmpvs	r8, r3, lsl #22
    8000:	tstcs	r3, r6, lsl #10
    8004:	strmi	sl, [r8], -r4, lsr #20
    8008:	b	fe846008 <__read_chk@plt+0xfe83eadc>
    800c:	tstle	fp, r1
    8010:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8014:	blcs	262028 <__read_chk@plt+0x25aafc>
    8018:	ldmmi	r8, {r1, r2, r8, ip, lr, pc}^
    801c:			; <UNDEFINED> instruction: 0xf02f4478
    8020:	strdcs	pc, [r1], -r5
    8024:	ldc2l	0, cr15, [lr], {1}
    8028:	ldclmi	0, cr2, [r5], {3}
    802c:	mrc2	0, 5, pc, cr10, cr0, {1}
    8030:	ldrbtmi	r9, [ip], #-3593	; 0xfffff1f7
    8034:	biclt	r6, r6, r0, ror #4
    8038:			; <UNDEFINED> instruction: 0xf02e4630
    803c:			; <UNDEFINED> instruction: 0x2107ffb3
    8040:			; <UNDEFINED> instruction: 0xf02e2000
    8044:	ldrtmi	pc, [r0], -r9, asr #31	; <UNPREDICTABLE>
    8048:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    804c:	ands	r6, r0, r0, ror #2
    8050:	ldmdavs	sp, {r0, r2, r3, r8, r9, fp, ip, pc}
    8054:			; <UNDEFINED> instruction: 0xf0402d00
    8058:			; <UNDEFINED> instruction: 0xf006827e
    805c:	andcs	pc, r1, r9, ror #28
    8060:	b	fe946060 <__read_chk@plt+0xfe93eb34>
    8064:	cdp2	0, 5, cr15, cr6, cr8, {0}
    8068:	stmdbls	r9, {r2, r3, r5, r8, sl, sp, lr, pc}
    806c:			; <UNDEFINED> instruction: 0xf02e4608
    8070:			; <UNDEFINED> instruction: 0xf001ffb3
    8074:	blmi	ff1068d8 <__read_chk@plt+0xff0ff3ac>
    8078:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    807c:			; <UNDEFINED> instruction: 0xf90cf00a
    8080:	cdp2	0, 5, cr15, cr6, cr6, {0}
    8084:	ldrbtmi	r4, [r8], #-2240	; 0xfffff740
    8088:	ldc2	0, cr15, [r6, #76]	; 0x4c
    808c:			; <UNDEFINED> instruction: 0xf0012003
    8090:			; <UNDEFINED> instruction: 0xf02afd9d
    8094:	ldr	pc, [r5, #-2621]	; 0xfffff5c3
    8098:	ldmdavs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    809c:			; <UNDEFINED> instruction: 0xf0402b00
    80a0:			; <UNDEFINED> instruction: 0xf00781d8
    80a4:	vmlsne.f16	s30, s11, s15	; <UNPREDICTABLE>
    80a8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    80ac:	blls	3814dc <__read_chk@plt+0x379fb0>
    80b0:	blcs	62124 <__read_chk@plt+0x5abf8>
    80b4:	eorhi	pc, r0, #64	; 0x40
    80b8:	eorcs	sl, ip, #2424832	; 0x250000
    80bc:	b	10460bc <__read_chk@plt+0x103eb90>
    80c0:	fldmiaxvs	r8, {d25}	;@ Deprecated
    80c4:	msrcs	SPSR_fsc, #1879048196	; 0x70000004
    80c8:	msrmi	SPSR_fc, #1610612748	; 0x6000000c
    80cc:	tstlt	r0, r4, lsr #6
    80d0:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    80d4:	blls	ec190 <__read_chk@plt+0xe4c64>
    80d8:	mcrge	12, 1, sl, cr4, cr2, {0}
    80dc:			; <UNDEFINED> instruction: 0xf89d6b1a
    80e0:	eorls	r3, lr, #188	; 0xbc
    80e4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    80e8:	adcscc	pc, ip, sp, lsl #17
    80ec:			; <UNDEFINED> instruction: 0xf9daf001
    80f0:	ldrbtmi	r4, [fp], #-2982	; 0xfffff45a
    80f4:			; <UNDEFINED> instruction: 0xf00a6858
    80f8:			; <UNDEFINED> instruction: 0xf006f8cf
    80fc:	blls	347968 <__read_chk@plt+0x34043c>
    8100:	ldrtmi	r4, [r0], -r2, lsr #12
    8104:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    8108:			; <UNDEFINED> instruction: 0xf8aaf009
    810c:	strmi	r4, [r7], -r5, lsl #12
    8110:			; <UNDEFINED> instruction: 0xf0002800
    8114:	ldmibmi	lr, {r1, r5, r6, r7, r8, pc}
    8118:	andcs	r2, r0, r5, lsl #4
    811c:			; <UNDEFINED> instruction: 0xf7fe4479
    8120:	blls	3434d8 <__read_chk@plt+0x33bfac>
    8124:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    8128:	strmi	r9, [r4], -r3, lsl #2
    812c:			; <UNDEFINED> instruction: 0xf7fe4628
    8130:	stmdbls	r3, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    8134:	strtmi	r4, [r0], -r2, lsl #12
    8138:			; <UNDEFINED> instruction: 0xf868f02f
    813c:	stmdals	sp!, {r8, sl, fp, ip, sp}
    8140:	mvnvs	pc, #78643200	; 0x4b00000
    8144:			; <UNDEFINED> instruction: 0x63adf6cd
    8148:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    814c:			; <UNDEFINED> instruction: 0xf7fe9324
    8150:	ldrt	lr, [r7], #4012	; 0xfac
    8154:	ldrtmi	r4, [r0], -pc, lsl #23
    8158:	strcs	r4, [r0], -pc, lsl #21
    815c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    8160:	bicsvs	r9, lr, r3, lsl #4
    8164:	b	1b46164 <__read_chk@plt+0x1b3ec38>
    8168:	ldrtmi	r4, [fp], -ip, lsl #19
    816c:	strbmi	r9, [r0], -r3, lsl #20
    8170:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8174:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    8178:	adcsmi	r9, r0, #12288	; 0x3000
    817c:	cmnhi	r2, r0, asr #5	; <UNPREDICTABLE>
    8180:			; <UNDEFINED> instruction: 0x2c009924
    8184:	msrhi	SPSR_fc, r0
    8188:	teqcs	sp, r8, lsl #12
    818c:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8190:	andvc	r2, r3, r0, lsr #6
    8194:	stmdbls	r4!, {r1, r7, fp, lr}
    8198:			; <UNDEFINED> instruction: 0xf7fe4478
    819c:	stmdals	r4!, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    81a0:	svc	0x008af7fd
    81a4:			; <UNDEFINED> instruction: 0xf7fe2000
    81a8:	ldmdbmi	lr!, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
    81ac:	andcs	r2, r0, r5, lsl #4
    81b0:			; <UNDEFINED> instruction: 0xf7fe4479
    81b4:	strmi	lr, [r5], -r2, lsr #25
    81b8:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81bc:			; <UNDEFINED> instruction: 0xf7fe6800
    81c0:			; <UNDEFINED> instruction: 0x4639e89a
    81c4:	strtmi	r4, [r8], -r2, lsl #12
    81c8:			; <UNDEFINED> instruction: 0xf820f02f
    81cc:			; <UNDEFINED> instruction: 0xf7ffe68b
    81d0:	stmdavs	r3, {r1, r2, r3, r4, fp, sp, lr, pc}
    81d4:			; <UNDEFINED> instruction: 0xf0002b62
    81d8:	ldmdbmi	r3!, {r2, r4, r6, r8, pc}^
    81dc:	andcs	r2, r0, r5, lsl #4
    81e0:			; <UNDEFINED> instruction: 0xf7fe4479
    81e4:	strmi	lr, [r4], -sl, lsl #25
    81e8:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    81ec:			; <UNDEFINED> instruction: 0xf7fe6800
    81f0:	smlabtlt	r8, r6, r9, lr
    81f4:	andcs	pc, r0, r0, asr #13
    81f8:	stcl	7, cr15, [r6, #1016]!	; 0x3f8
    81fc:			; <UNDEFINED> instruction: 0x46024639
    8200:			; <UNDEFINED> instruction: 0xf02f4620
    8204:	ldrtmi	pc, [r0], -r3, lsl #16	; <UNPREDICTABLE>
    8208:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    820c:			; <UNDEFINED> instruction: 0xf0012001
    8210:	stmdbmi	r6!, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    8214:	andcs	r2, r0, r5, lsl #4
    8218:			; <UNDEFINED> instruction: 0xf7fe4479
    821c:	ldrtmi	lr, [r9], -lr, ror #24
    8220:			; <UNDEFINED> instruction: 0xffc2f02e
    8224:			; <UNDEFINED> instruction: 0x4638e670
    8228:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    822c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}^
    8230:	eorvs	r4, r8, #2097152	; 0x200000
    8234:			; <UNDEFINED> instruction: 0xf43f2b00
    8238:	ldmdami	sp, {r0, r1, r2, r3, r5, r9, sl, fp, sp, pc}^
    823c:	ldrbtmi	r6, [r8], #-2665	; 0xfffff597
    8240:			; <UNDEFINED> instruction: 0xffb2f02e
    8244:	svclt	0x0000e628
    8248:	strdeq	pc, [r5], -r6
    824c:	andeq	r0, r0, r0, asr r7
    8250:	andeq	lr, r3, ip, asr r6
    8254:	muleq	r0, r7, lr
    8258:	andeq	pc, r5, r2, asr #5
    825c:	andeq	lr, r3, ip, ror r3
    8260:	andeq	r0, r0, ip, ror r7
    8264:	muleq	r0, r8, r7
    8268:	andeq	r0, r0, ip, ror #14
    826c:	andeq	r1, r0, sp, lsr #7
    8270:	andeq	r0, r0, r8, ror r7
    8274:	andeq	r0, r0, r0, ror #14
    8278:	andeq	lr, r3, r2, lsl #12
    827c:	ldrdeq	pc, [r5], -r4
    8280:	andeq	r0, r6, r2, asr #4
    8284:	andeq	pc, r5, r6, lsl r9	; <UNPREDICTABLE>
    8288:	andeq	r0, r6, r4, lsr #4
    828c:	andeq	pc, r3, sl, ror #20
    8290:	strdeq	pc, [r5], -ip
    8294:	muleq	r3, r2, r2
    8298:	andeq	lr, r3, r2, asr r2
    829c:	andeq	pc, r5, r8, ror lr	; <UNPREDICTABLE>
    82a0:	andeq	r0, r0, r5, lsr sp
    82a4:	andeq	lr, r5, r0, ror sp
    82a8:	andeq	lr, r3, ip, asr #2
    82ac:	andeq	lr, r3, ip, ror r1
    82b0:	ldrdeq	lr, [r3], -r0
    82b4:	andeq	lr, r3, ip, lsl #5
    82b8:	andeq	lr, r3, r8, lsr #5
    82bc:	andeq	lr, r3, r8, lsl r5
    82c0:	andeq	lr, r3, r6, lsr #10
    82c4:	andeq	lr, r3, sl, lsr #10
    82c8:	andeq	lr, r3, sl, lsr #10
    82cc:	andeq	lr, r3, r6, lsr r5
    82d0:	andeq	lr, r3, sl, lsr r5
    82d4:	muleq	r3, r6, r1
    82d8:	andeq	lr, r3, lr, lsl r5
    82dc:	andeq	lr, r3, r4, lsr #10
    82e0:	andeq	lr, r3, sl, lsr #10
    82e4:	andeq	lr, r3, r2, lsr r5
    82e8:	andeq	lr, r3, sl, lsr r5
    82ec:	andeq	lr, r3, sl, asr #10
    82f0:	andeq	lr, r3, r6, asr r5
    82f4:	andeq	lr, r3, lr, asr r5
    82f8:	andeq	lr, r3, sl, ror #10
    82fc:	andeq	lr, r3, r2, ror r5
    8300:	andeq	lr, r3, sl, ror r5
    8304:	andeq	lr, r3, r2, lsl #11
    8308:	andeq	lr, r3, lr, lsl #11
    830c:	muleq	r3, r6, r5
    8310:	muleq	r3, lr, r5
    8314:	andeq	lr, r3, sl, lsr #11
    8318:			; <UNDEFINED> instruction: 0x0003e5b6
    831c:	andeq	lr, r3, r2, asr #11
    8320:	ldrdeq	lr, [r3], -r6
    8324:	andeq	lr, r3, sl, ror #11
    8328:	ldrdeq	lr, [r3], -lr	; <UNPREDICTABLE>
    832c:	andeq	lr, r3, r0, ror #11
    8330:	andeq	lr, r3, r6, ror #11
    8334:	andeq	lr, r3, r2, lsl r0
    8338:	andeq	r4, r4, lr, lsr #11
    833c:	strdeq	sp, [r3], -r0
    8340:	andeq	sp, r3, r4, ror #29
    8344:	andeq	sp, r3, sl, ror #29
    8348:	andeq	sp, r3, r0, asr #28
    834c:	ldrdeq	sp, [r3], -r4
    8350:	ldrdeq	pc, [r5], -r8
    8354:	andeq	pc, r5, r6, asr #21
    8358:	andeq	pc, r5, r0, ror #20
    835c:	andeq	pc, r5, r2, asr #20
    8360:	muleq	r3, r4, r0
    8364:	andeq	pc, r5, r8, lsl r1	; <UNPREDICTABLE>
    8368:	andeq	lr, r3, sl, lsl #2
    836c:	ldrdeq	lr, [r3], -r4
    8370:	andeq	pc, r5, r2, ror #18
    8374:	andeq	r0, r0, sp, lsl r8
    8378:	andeq	sp, r3, r8, ror #30
    837c:	andeq	sp, r3, r4, lsl lr
    8380:	andeq	pc, r5, r6, ror #17
    8384:	andeq	pc, r5, r0, lsr #17
    8388:	andeq	r0, r0, pc, asr r7
    838c:	andeq	pc, r5, r6, lsr #16
    8390:	muleq	r3, r0, pc	; <UNPREDICTABLE>
    8394:			; <UNDEFINED> instruction: 0x0005f7bc
    8398:	andeq	sp, r3, lr, lsl #29
    839c:	andeq	sp, r3, ip, lsl #29
    83a0:	andeq	sp, r3, r0, lsl #29
    83a4:	andeq	sp, r3, r4, asr #27
    83a8:	andeq	sp, r3, r4, asr #26
    83ac:	muleq	r3, ip, sp
    83b0:	andeq	sp, r3, r2, asr #25
    83b4:	eorcs	sl, ip, #2424832	; 0x250000
    83b8:	stmia	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83bc:	fldmiaxvs	r8, {d25}	;@ Deprecated
    83c0:	msrcs	SPSR_fsc, #1879048196	; 0x70000004
    83c4:	msrmi	SPSR_fc, #1610612748	; 0x6000000c
    83c8:	tstlt	r0, r4, lsr #6
    83cc:	svc	0x0098f7fe
    83d0:	blls	ec48c <__read_chk@plt+0xe4f60>
    83d4:			; <UNDEFINED> instruction: 0xf89d6b1a
    83d8:	eorls	r3, lr, #188	; 0xbc
    83dc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    83e0:	adcscc	pc, ip, sp, lsl #17
    83e4:			; <UNDEFINED> instruction: 0xf85ef001
    83e8:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    83ec:			; <UNDEFINED> instruction: 0xf0096858
    83f0:			; <UNDEFINED> instruction: 0xf006ff53
    83f4:	mcrls	12, 0, pc, cr13, cr13, {4}	; <UNPREDICTABLE>
    83f8:	stmdbcs	r0, {r0, r4, r5, fp, sp, lr}
    83fc:	sbcshi	pc, ip, r0
    8400:			; <UNDEFINED> instruction: 0xf10d9c0c
    8404:	mul	r2, r0, r8
    8408:			; <UNDEFINED> instruction: 0xf43f2b00
    840c:	stmdavs	r3!, {r0, r1, r2, r4, r7, r9, sl, fp, sp, pc}
    8410:	ldmdavs	r9, {r6, r9, sl, lr}
    8414:	ldc2	0, cr15, [lr], {8}
    8418:	stmdavs	r2!, {r0, r1, r4, r5, fp, sp, lr}
    841c:	eorsvs	r3, r3, r1, lsl #22
    8420:	eorvs	r3, r2, r4, lsl #4
    8424:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8428:	str	sp, [r7], lr, ror #1
    842c:	stc	7, cr15, [lr, #1012]!	; 0x3f4
    8430:	ldmmi	r1, {r0, r9, sl, lr}
    8434:			; <UNDEFINED> instruction: 0xf02e4478
    8438:	stmdals	r8, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    843c:			; <UNDEFINED> instruction: 0xf942f030
    8440:	ldrbtmi	r4, [r8], #-2190	; 0xfffff772
    8444:			; <UNDEFINED> instruction: 0xff7af02e
    8448:	stmmi	sp, {r8, sl, sp, lr, pc}
    844c:			; <UNDEFINED> instruction: 0xf0014478
    8450:	stmmi	ip, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    8454:			; <UNDEFINED> instruction: 0xf0014478
    8458:	stmmi	fp, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}
    845c:			; <UNDEFINED> instruction: 0xf7fe4478
    8460:	ldr	lr, [ip], sl, ror #27
    8464:	andcs	r4, r5, #2244608	; 0x224000
    8468:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    846c:	bl	114646c <__read_chk@plt+0x113ef40>
    8470:	cdp2	0, 12, cr15, cr12, cr14, {1}
    8474:	tstcs	pc, r8, lsr #12
    8478:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    847c:			; <UNDEFINED> instruction: 0xf0012001
    8480:	blmi	fe106f4c <__read_chk@plt+0xfe0ffa20>
    8484:	bvs	619678 <__read_chk@plt+0x61214c>
    8488:			; <UNDEFINED> instruction: 0xf030b1a8
    848c:	strtmi	pc, [sl], -r5, lsr #20
    8490:	ldrtmi	r4, [r0], -r9, asr #12
    8494:	b	146494 <__read_chk@plt+0x13ef68>
    8498:			; <UNDEFINED> instruction: 0xf43f3001
    849c:	str	sl, [r7, #-3742]	; 0xfffff162
    84a0:			; <UNDEFINED> instruction: 0xf7fe9103
    84a4:	stmdavs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    84a8:	svc	0x0024f7fd
    84ac:	strmi	r9, [r2], -r3, lsl #18
    84b0:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    84b4:	bvs	1641f50 <__read_chk@plt+0x163aa24>
    84b8:	ldmdbmi	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    84bc:	andcs	r2, r0, r5, lsl #4
    84c0:			; <UNDEFINED> instruction: 0xf7fe4479
    84c4:			; <UNDEFINED> instruction: 0x4604eb1a
    84c8:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    84cc:			; <UNDEFINED> instruction: 0xf7fd6800
    84d0:			; <UNDEFINED> instruction: 0x4601ef12
    84d4:			; <UNDEFINED> instruction: 0xf02e4620
    84d8:	blls	348034 <__read_chk@plt+0x340b08>
    84dc:	stmdavs	r2!, {r4, r5, r9, sl, lr}
    84e0:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    84e4:			; <UNDEFINED> instruction: 0xf8c8f007
    84e8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    84ec:	adchi	pc, lr, r0, asr #32
    84f0:			; <UNDEFINED> instruction: 0xf0096820
    84f4:			; <UNDEFINED> instruction: 0xe621f919
    84f8:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    84fc:	blx	1ec4508 <__read_chk@plt+0x1ebcfdc>
    8500:	andcs	r4, r5, #1687552	; 0x19c000
    8504:			; <UNDEFINED> instruction: 0xf7fe4479
    8508:			; <UNDEFINED> instruction: 0x4604eaf8
    850c:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    8510:			; <UNDEFINED> instruction: 0xf7fd6800
    8514:			; <UNDEFINED> instruction: 0x4631eef0
    8518:	strtmi	r4, [r0], -r2, lsl #12
    851c:	cdp2	0, 7, cr15, cr6, cr14, {1}
    8520:			; <UNDEFINED> instruction: 0xf7fd2002
    8524:			; <UNDEFINED> instruction: 0xf7feeee0
    8528:	strmi	lr, [r1], -r8, asr #19
    852c:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    8530:	cdp2	0, 10, cr15, cr8, cr14, {1}
    8534:	andcs	r4, r5, #92, 18	; 0x170000
    8538:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    853c:	b	ff74653c <__read_chk@plt+0xff73f010>
    8540:	strtmi	r4, [r0], -r5, lsl #12
    8544:	ldcl	7, cr15, [r8], {254}	; 0xfe
    8548:			; <UNDEFINED> instruction: 0x46324958
    854c:			; <UNDEFINED> instruction: 0x46034479
    8550:			; <UNDEFINED> instruction: 0xf02e4628
    8554:	ldmdami	r6, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    8558:			; <UNDEFINED> instruction: 0xf0014478
    855c:	ldmdbmi	r5, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}^
    8560:	ldrtmi	r2, [r8], -r5, lsl #4
    8564:			; <UNDEFINED> instruction: 0xf7fe4479
    8568:	strmi	lr, [r4], -r8, asr #21
    856c:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    8570:			; <UNDEFINED> instruction: 0xf7fd6800
    8574:	strmi	lr, [r1], -r0, asr #29
    8578:			; <UNDEFINED> instruction: 0xf02e4620
    857c:			; <UNDEFINED> instruction: 0xf000fe47
    8580:	andcs	pc, r1, r1, asr #31
    8584:	blx	bc4590 <__read_chk@plt+0xbbd064>
    8588:	andcs	r4, r5, #1228800	; 0x12c000
    858c:	ldrbtmi	r2, [r9], #-0
    8590:	b	fecc6590 <__read_chk@plt+0xfecbf064>
    8594:	cdp2	0, 3, cr15, cr10, cr14, {1}
    8598:			; <UNDEFINED> instruction: 0xf0012001
    859c:			; <UNDEFINED> instruction: 0xf7fefa23
    85a0:	stmdavs	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}
    85a4:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    85a8:	stmdami	r4, {r0, r9, sl, lr}^
    85ac:			; <UNDEFINED> instruction: 0xf02e4478
    85b0:	andcs	pc, r1, sp, lsr #28
    85b4:	blx	5c45c0 <__read_chk@plt+0x5bd094>
    85b8:			; <UNDEFINED> instruction: 0xf008a824
    85bc:	strmi	pc, [r5], -fp, asr #23
    85c0:			; <UNDEFINED> instruction: 0xf7fee5bc
    85c4:	bvs	1b43e5c <__read_chk@plt+0x1b3c930>
    85c8:	blcs	9225dc <__read_chk@plt+0x91b0b0>
    85cc:			; <UNDEFINED> instruction: 0xf7fed00d
    85d0:	strdlt	lr, [r8, -r6]
    85d4:	andcs	pc, r0, r0, asr #13
    85d8:	bl	ffdc65d8 <__read_chk@plt+0xffdbf0ac>
    85dc:	strmi	r4, [r2], -r1, lsr #12
    85e0:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    85e4:	cdp2	0, 1, cr15, cr2, cr14, {1}
    85e8:	ldmdbmi	r6!, {r4, r9, sl, sp, lr, pc}
    85ec:	andcs	r4, r5, #56, 12	; 0x3800000
    85f0:			; <UNDEFINED> instruction: 0xf7fe4479
    85f4:	strtmi	lr, [r1], -r2, lsl #21
    85f8:	cdp2	0, 0, cr15, cr8, cr14, {1}
    85fc:	ldmdami	r2!, {r1, r2, r9, sl, sp, lr, pc}
    8600:			; <UNDEFINED> instruction: 0xf0014478
    8604:			; <UNDEFINED> instruction: 0xf7fef9f7
    8608:	andcs	lr, r2, r6, ror #19
    860c:	mcr	7, 3, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    8610:	stc2l	0, cr15, [r8, #-192]	; 0xffffff40
    8614:	andcs	r4, r0, #737280	; 0xb4000
    8618:			; <UNDEFINED> instruction: 0xf02a4479
    861c:	blls	1083e8 <__read_chk@plt+0x100ebc>
    8620:			; <UNDEFINED> instruction: 0xf7ff6198
    8624:			; <UNDEFINED> instruction: 0x4608bad7
    8628:			; <UNDEFINED> instruction: 0xf9dcf001
    862c:	stcl	7, cr15, [lr, #1016]!	; 0x3f8
    8630:			; <UNDEFINED> instruction: 0xf7fd6800
    8634:	strtmi	lr, [r1], -r0, ror #28
    8638:	stmdami	r5!, {r1, r9, sl, lr}
    863c:			; <UNDEFINED> instruction: 0xf02e4478
    8640:			; <UNDEFINED> instruction: 0xf000fde5
    8644:	andcs	pc, r1, pc, asr pc	; <UNPREDICTABLE>
    8648:			; <UNDEFINED> instruction: 0xf9ccf001
    864c:	andcs	r4, r5, #540672	; 0x84000
    8650:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8654:	b	1446654 <__read_chk@plt+0x143f128>
    8658:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
    865c:	tstls	r3, r9, lsl r8
    8660:	strtmi	r4, [r8], -r6, lsl #12
    8664:	bl	fec46664 <__read_chk@plt+0xfec3f138>
    8668:	strmi	r9, [r2], -r3, lsl #18
    866c:			; <UNDEFINED> instruction: 0xf02e4630
    8670:	ldr	pc, [sp, -sp, asr #27]!
    8674:	andeq	pc, r5, lr, lsr #10
    8678:	andeq	sp, r3, r4, asr #19
    867c:	andeq	sp, r3, r2, ror #19
    8680:	andeq	sp, r3, ip, lsl sl
    8684:	andeq	sp, r3, r4, lsr #25
    8688:	andeq	sp, r3, r8, asr #23
    868c:	muleq	r3, lr, fp
    8690:	muleq	r5, r4, r4
    8694:	andeq	sp, r3, r6, ror #21
    8698:	andeq	sp, r3, r0, lsl fp
    869c:	andeq	sp, r3, r2, lsr #23
    86a0:	andeq	sp, r3, r0, asr #8
    86a4:	andeq	sp, r3, lr, asr #13
    86a8:	muleq	r3, r6, r6
    86ac:	andeq	sp, r3, r8, lsr #13
    86b0:	andeq	sp, r3, r8, lsr fp
    86b4:	andeq	sp, r3, ip, lsr r9
    86b8:	andeq	sp, r3, r6, ror #17
    86bc:			; <UNDEFINED> instruction: 0x0003dab0
    86c0:	strdeq	sp, [r3], -sl
    86c4:	andeq	sp, r3, ip, asr #17
    86c8:	andeq	sp, r3, ip, ror #15
    86cc:	andeq	sp, r3, r0, lsl r6
    86d0:	andeq	sp, r3, r4, lsl #20
    86d4:	andeq	sp, r3, lr, ror sl
    86d8:	bleq	4481c <__read_chk@plt+0x3d2f0>
    86dc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    86e0:	strbtmi	fp, [sl], -r2, lsl #24
    86e4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    86e8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    86ec:	ldrmi	sl, [sl], #776	; 0x308
    86f0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    86f4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    86f8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    86fc:			; <UNDEFINED> instruction: 0xf85a4b06
    8700:	stmdami	r6, {r0, r1, ip, sp}
    8704:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    8708:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    870c:	svc	0x00bcf7fd
    8710:	andeq	lr, r5, r4, lsr r1
    8714:	andeq	r0, r0, r4, lsr #15
    8718:	muleq	r0, r0, r7
    871c:	andeq	r0, r0, ip, asr r7
    8720:	ldr	r3, [pc, #20]	; 873c <__read_chk@plt+0x1210>
    8724:	ldr	r2, [pc, #20]	; 8740 <__read_chk@plt+0x1214>
    8728:	add	r3, pc, r3
    872c:	ldr	r2, [r3, r2]
    8730:	cmp	r2, #0
    8734:	bxeq	lr
    8738:	b	743c <__gmon_start__@plt>
    873c:	andeq	lr, r5, r4, lsl r1
    8740:			; <UNDEFINED> instruction: 0x000007b0
    8744:	blmi	1da764 <__read_chk@plt+0x1d3238>
    8748:	bmi	1d9930 <__read_chk@plt+0x1d2404>
    874c:	addmi	r4, r3, #2063597568	; 0x7b000000
    8750:	andle	r4, r3, sl, ror r4
    8754:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    8758:	ldrmi	fp, [r8, -r3, lsl #2]
    875c:	svclt	0x00004770
    8760:	andeq	pc, r5, ip, asr #3
    8764:	andeq	pc, r5, r8, asr #3
    8768:	strdeq	lr, [r5], -r0
    876c:	andeq	r0, r0, r0, lsr #15
    8770:	stmdbmi	r9, {r3, fp, lr}
    8774:	bmi	25995c <__read_chk@plt+0x252430>
    8778:	bne	259964 <__read_chk@plt+0x252438>
    877c:	svceq	0x00cb447a
    8780:			; <UNDEFINED> instruction: 0x01a1eb03
    8784:	andle	r1, r3, r9, asr #32
    8788:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    878c:	ldrmi	fp, [r8, -r3, lsl #2]
    8790:	svclt	0x00004770
    8794:	andeq	pc, r5, r0, lsr #3
    8798:	muleq	r5, ip, r1
    879c:	andeq	lr, r5, r4, asr #1
    87a0:			; <UNDEFINED> instruction: 0x000007b4
    87a4:	blmi	2b5bcc <__read_chk@plt+0x2ae6a0>
    87a8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    87ac:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    87b0:	blmi	276d64 <__read_chk@plt+0x26f838>
    87b4:	ldrdlt	r5, [r3, -r3]!
    87b8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    87bc:			; <UNDEFINED> instruction: 0xf7fe6818
    87c0:			; <UNDEFINED> instruction: 0xf7ffee80
    87c4:	blmi	1c86c8 <__read_chk@plt+0x1c119c>
    87c8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    87cc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    87d0:	andeq	pc, r5, sl, ror #2
    87d4:	muleq	r5, r4, r0
    87d8:			; <UNDEFINED> instruction: 0x000007b8
    87dc:	andeq	lr, r5, r6, asr #16
    87e0:	andeq	pc, r5, sl, asr #2
    87e4:	svclt	0x0000e7c4
    87e8:	andcs	r4, r1, #2048	; 0x800
    87ec:	andsvs	r4, sl, fp, ror r4
    87f0:	svclt	0x00004770
    87f4:	andeq	pc, r5, ip, lsr #2
    87f8:	addlt	fp, r5, r0, lsl #10
    87fc:	andne	lr, r2, sp, asr #19
    8800:	movwcs	lr, #2509	; 0x9cd
    8804:	stc	7, cr15, [r8], #1016	; 0x3f8
    8808:	movwcs	lr, #2525	; 0x9dd
    880c:	ldrdne	lr, [r2], -sp
    8810:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    8814:			; <UNDEFINED> instruction: 0xf7fe9000
    8818:	stmdals	r0, {r1, r5, r7, r9, fp, sp, lr, pc}
    881c:			; <UNDEFINED> instruction: 0xf85db005
    8820:	svclt	0x0000fb04
    8824:	addlt	fp, r6, r0, lsl r5
    8828:	stmib	sp, {r3, sl, fp, ip, pc}^
    882c:	stmib	sp, {r2, ip}^
    8830:			; <UNDEFINED> instruction: 0xf7fe3202
    8834:	ldmib	sp, {r1, r4, r7, sl, fp, sp, lr, pc}^
    8838:	ldmib	sp, {r1, r9, ip, sp}^
    883c:	strls	r1, [r0], #-4
    8840:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    8844:			; <UNDEFINED> instruction: 0xf7fe9002
    8848:	stmdals	r2, {r1, r3, r7, r9, fp, sp, lr, pc}
    884c:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    8850:	addlt	fp, r5, r0, lsl #10
    8854:	andne	lr, r2, sp, asr #19
    8858:	andcc	lr, r0, #3358720	; 0x334000
    885c:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    8860:	andcc	lr, r0, #3620864	; 0x374000
    8864:	ldrdne	lr, [r2], -sp
    8868:	bl	feec6864 <__read_chk@plt+0xfeebf338>
    886c:			; <UNDEFINED> instruction: 0xf7fe9000
    8870:	stmdals	r0, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
    8874:			; <UNDEFINED> instruction: 0xf85db005
    8878:	svclt	0x0000fb04
    887c:	addlt	fp, r5, r0, lsl #10
    8880:	andne	lr, r2, sp, asr #19
    8884:	andcc	lr, r0, #3358720	; 0x334000
    8888:	stcl	7, cr15, [r6], #-1016	; 0xfffffc08
    888c:	andcc	lr, r0, #3620864	; 0x374000
    8890:	ldrdne	lr, [r2], -sp
    8894:	mcr	7, 2, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    8898:			; <UNDEFINED> instruction: 0xf7fe9000
    889c:	stmdals	r0, {r5, r6, r9, fp, sp, lr, pc}
    88a0:			; <UNDEFINED> instruction: 0xf85db005
    88a4:	svclt	0x0000fb04
    88a8:	addlt	fp, r5, r0, lsl #10
    88ac:	andne	lr, r2, sp, asr #19
    88b0:	andcc	lr, r0, #3358720	; 0x334000
    88b4:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    88b8:	andcc	lr, r0, #3620864	; 0x374000
    88bc:	ldrdne	lr, [r2], -sp
    88c0:	bl	7468bc <__read_chk@plt+0x73f390>
    88c4:			; <UNDEFINED> instruction: 0xf7fe9000
    88c8:	stmdals	r0, {r1, r3, r6, r9, fp, sp, lr, pc}
    88cc:			; <UNDEFINED> instruction: 0xf85db005
    88d0:	svclt	0x0000fb04
    88d4:	addlt	fp, r5, r0, lsl #10
    88d8:	andne	lr, r2, sp, asr #19
    88dc:	andcc	lr, r0, #3358720	; 0x334000
    88e0:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    88e4:	andcc	lr, r0, #3620864	; 0x374000
    88e8:	ldrdne	lr, [r2], -sp
    88ec:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    88f0:			; <UNDEFINED> instruction: 0xf7fe9000
    88f4:	stmdals	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
    88f8:			; <UNDEFINED> instruction: 0xf85db005
    88fc:	svclt	0x0000fb04
    8900:	addlt	fp, r3, r0, lsl #10
    8904:	andne	lr, r0, sp, asr #19
    8908:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    890c:	ldrdne	lr, [r0], -sp
    8910:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8914:			; <UNDEFINED> instruction: 0xf7fe9000
    8918:	stmdals	r0, {r1, r5, r9, fp, sp, lr, pc}
    891c:			; <UNDEFINED> instruction: 0xf85db003
    8920:	svclt	0x0000fb04
    8924:	addlt	fp, r3, r0, lsl #10
    8928:	andne	lr, r0, sp, asr #19
    892c:	ldc	7, cr15, [r4], {254}	; 0xfe
    8930:	ldrdne	lr, [r0], -sp
    8934:	mrc	7, 3, APSR_nzcv, cr14, cr13, {7}
    8938:			; <UNDEFINED> instruction: 0xf85db003
    893c:			; <UNDEFINED> instruction: 0xf7feeb04
    8940:	svclt	0x0000ba0b
    8944:	addlt	fp, r3, r0, lsr r5
    8948:	strmi	r9, [r8], -r1
    894c:			; <UNDEFINED> instruction: 0xf7fe9100
    8950:	ldmib	sp, {r5, r6, r7, r9, fp, sp, lr, pc}^
    8954:	strmi	r3, [r2], -r0, lsl #2
    8958:	ldmdane	ip, {r3, r4, r5, r8, ip, sp, pc}
    895c:	bcc	80968 <__read_chk@plt+0x7943c>
    8960:			; <UNDEFINED> instruction: 0xf814d003
    8964:	stccs	13, cr5, [sl, #-4]
    8968:	stmdami	r3, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    896c:	andlt	r4, r3, r8, ror r4
    8970:	ldrhtmi	lr, [r0], -sp
    8974:	stcllt	0, cr15, [r2], #184	; 0xb8
    8978:			; <UNDEFINED> instruction: 0x0003cbb0
    897c:			; <UNDEFINED> instruction: 0x4614b538
    8980:			; <UNDEFINED> instruction: 0xb129461d
    8984:	stmdbmi	sp, {r3, r9, sl, lr}
    8988:			; <UNDEFINED> instruction: 0xf7fe4479
    898c:	stmiblt	r8, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    8990:	blcs	4ef5a8 <__read_chk@plt+0x4e807c>
    8994:	strtmi	sp, [fp], -sl, lsl #18
    8998:	stmdbls	r5, {r1, r5, r9, sl, lr}
    899c:			; <UNDEFINED> instruction: 0xf7fd2002
    89a0:	bls	1c3ab0 <__read_chk@plt+0x1bc584>
    89a4:	andcs	r2, r0, r4, lsl r3
    89a8:	ldclt	0, cr6, [r8, #-76]!	; 0xffffffb4
    89ac:			; <UNDEFINED> instruction: 0xf6c020c8
    89b0:	ldclt	0, cr2, [r8, #-0]
    89b4:			; <UNDEFINED> instruction: 0xf6c0203c
    89b8:	ldclt	0, cr2, [r8, #-0]
    89bc:	andeq	ip, r3, r8, lsr #23
    89c0:	blmi	185b348 <__read_chk@plt+0x1853e1c>
    89c4:	stmdbmi	r1!, {r1, r3, r4, r5, r6, sl, lr}^
    89c8:	svcmi	0x00f0e92d
    89cc:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    89d0:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    89d4:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    89d8:	strcc	pc, [r4], #-2253	; 0xfffff733
    89dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    89e0:	ldc	7, cr15, [sl], {254}	; 0xfe
    89e4:	stmdacs	r0, {r2, r9, sl, lr}
    89e8:	addhi	pc, sp, r0
    89ec:	ldrdhi	pc, [r0, #-143]!	; 0xffffff71
    89f0:	movwcs	r4, #1770	; 0x6ea
    89f4:	ldrbtmi	sl, [r8], #3329	; 0xd01
    89f8:			; <UNDEFINED> instruction: 0x46d1461e
    89fc:	andcc	pc, r0, sl, asr #17
    8a00:	vst1.8	{d20-d22}, [pc :128], r2
    8a04:	strtmi	r6, [r8], -r0, lsl #3
    8a08:	bl	fe246a08 <__read_chk@plt+0xfe23f4dc>
    8a0c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    8a10:	stmdavc	fp!, {r1, r2, r3, r4, r5, ip, lr, pc}
    8a14:	blcs	16220 <__read_chk@plt+0xecf4>
    8a18:			; <UNDEFINED> instruction: 0x4628d051
    8a1c:	b	1e46a1c <__read_chk@plt+0x1e3f4f0>
    8a20:			; <UNDEFINED> instruction: 0xf8104428
    8a24:	blcs	297a30 <__read_chk@plt+0x290504>
    8a28:	strtmi	sp, [r0], -r4
    8a2c:	mrc	7, 7, APSR_nzcv, cr10, cr13, {7}
    8a30:	suble	r2, r4, r0, lsl #16
    8a34:	blcs	266ae8 <__read_chk@plt+0x25f5bc>
    8a38:	blcs	8386a0 <__read_chk@plt+0x831174>
    8a3c:	strtmi	sp, [sl], -r6, lsl #2
    8a40:	svccc	0x0001f812
    8a44:	svclt	0x00182b09
    8a48:	rscsle	r2, r9, r0, lsr #22
    8a4c:	andeq	pc, sl, #-1073741784	; 0xc0000028
    8a50:			; <UNDEFINED> instruction: 0xf282fab2
    8a54:	blcs	afa4 <__read_chk@plt+0x3a78>
    8a58:	andcs	fp, r1, #8, 30
    8a5c:	svclt	0x00142b23
    8a60:			; <UNDEFINED> instruction: 0xf0424613
    8a64:	blcs	9670 <__read_chk@plt+0x2144>
    8a68:	ldrtmi	sp, [r2], -sl, asr #3
    8a6c:			; <UNDEFINED> instruction: 0x46284639
    8a70:	blx	fe5c4b0c <__read_chk@plt+0xfe5bd5e0>
    8a74:	sbcle	r2, r3, r0, lsl #16
    8a78:	andeq	pc, r0, r9, asr #17
    8a7c:	strmi	r4, [r1], r2, lsr #12
    8a80:	orrvs	pc, r0, pc, asr #8
    8a84:			; <UNDEFINED> instruction: 0xf7fe4628
    8a88:	strmi	lr, [r3], sl, asr #22
    8a8c:	bicle	r2, r0, r0, lsl #16
    8a90:			; <UNDEFINED> instruction: 0xf7fe4620
    8a94:	bllt	843074 <__read_chk@plt+0x83bb48>
    8a98:			; <UNDEFINED> instruction: 0xf7fe4620
    8a9c:			; <UNDEFINED> instruction: 0xf8daebaa
    8aa0:	bmi	b18aa8 <__read_chk@plt+0xb1157c>
    8aa4:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    8aa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8aac:	strcc	pc, [r4], #-2269	; 0xfffff723
    8ab0:	qdaddle	r4, sl, r4
    8ab4:	vmax.s8	d4, d13, d16
    8ab8:	pop	{r2, r3, r8, sl, fp, lr}
    8abc:	andcs	r8, r5, #240, 30	; 0x3c0
    8ac0:	andcs	r4, r0, r1, asr #12
    8ac4:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ac8:			; <UNDEFINED> instruction: 0x46394632
    8acc:	blx	fe7c4b8e <__read_chk@plt+0xfe7bd662>
    8ad0:			; <UNDEFINED> instruction: 0xf7fe4620
    8ad4:			; <UNDEFINED> instruction: 0xf1b0ec52
    8ad8:	svclt	0x00183fff
    8adc:	mvnsle	r2, sl, lsl #16
    8ae0:	ldmdbmi	sp, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    8ae4:	ldrbmi	r2, [r8], -r5, lsl #4
    8ae8:			; <UNDEFINED> instruction: 0xf7fe4479
    8aec:	strmi	lr, [r5], -r6, lsl #16
    8af0:	bl	fe346af0 <__read_chk@plt+0xfe33f5c4>
    8af4:			; <UNDEFINED> instruction: 0xf7fd6800
    8af8:			; <UNDEFINED> instruction: 0x4639ebfe
    8afc:	strtmi	r4, [r8], -r2, lsl #12
    8b00:	blx	fe144bc2 <__read_chk@plt+0xfe13d696>
    8b04:			; <UNDEFINED> instruction: 0xf7fee7c8
    8b08:	stmdavs	r3, {r1, r7, r8, r9, fp, sp, lr, pc}
    8b0c:	blcs	9a328 <__read_chk@plt+0x92dfc>
    8b10:	ldmdbmi	r2, {r0, r1, r2, r3, ip, lr, pc}
    8b14:	strtmi	r2, [r0], -r5, lsl #4
    8b18:			; <UNDEFINED> instruction: 0xf7fd4479
    8b1c:	strmi	lr, [r6], -lr, ror #31
    8b20:			; <UNDEFINED> instruction: 0xf7fd6828
    8b24:	ldrtmi	lr, [r9], -r8, ror #23
    8b28:	ldrtmi	r4, [r0], -r2, lsl #12
    8b2c:	blx	1bc4bee <__read_chk@plt+0x1bbd6c2>
    8b30:	stmdami	fp, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8b34:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    8b38:	blx	dc4bfa <__read_chk@plt+0xdbd6ce>
    8b3c:			; <UNDEFINED> instruction: 0xf7fde7b1
    8b40:	svclt	0x0000ef4a
    8b44:	andeq	sp, r5, ip, ror lr
    8b48:	andeq	r0, r0, r0, asr r7
    8b4c:			; <UNDEFINED> instruction: 0x0003e7be
    8b50:	andeq	ip, r3, r2, lsl #23
    8b54:	muleq	r5, sl, sp
    8b58:			; <UNDEFINED> instruction: 0x0003cab0
    8b5c:	andeq	ip, r3, r8, asr #20
    8b60:	andeq	ip, r3, sl, lsl #20
    8b64:	svcmi	0x00f0e92d
    8b68:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    8b6c:	bmi	ff76b77c <__read_chk@plt+0xff764250>
    8b70:	ldrbtmi	r4, [sl], #-3037	; 0xfffff423
    8b74:	ldrdlt	r4, [r9], #157	; 0x9d
    8b78:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    8b7c:	movtls	r6, #30747	; 0x781b
    8b80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8b84:	stc	7, cr15, [ip, #1012]!	; 0x3f4
    8b88:			; <UNDEFINED> instruction: 0xf0002800
    8b8c:	ldmdavc	r3!, {r0, r1, r3, r6, r8, pc}
    8b90:			; <UNDEFINED> instruction: 0xf0002b2f
    8b94:	blcs	1fa8ee0 <__read_chk@plt+0x1fa19b4>
    8b98:	sbchi	pc, sl, r0
    8b9c:	tstle	r3, lr, lsr #22
    8ba0:	blcs	be6d74 <__read_chk@plt+0xbdf848>
    8ba4:	strcc	fp, [r2], -r8, lsl #30
    8ba8:	blx	1f44c70 <__read_chk@plt+0x1f3d744>
    8bac:	andcs	r4, r0, #51380224	; 0x3100000
    8bb0:	stc2	0, cr15, [r6], #168	; 0xa8
    8bb4:	stmibmi	lr, {r7, r9, sl, lr}^
    8bb8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    8bbc:	bl	b46bbc <__read_chk@plt+0xb3f690>
    8bc0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8bc4:	cmnhi	r1, r0	; <UNPREDICTABLE>
    8bc8:	movwcs	r4, #2506	; 0x9ca
    8bcc:	ldrmi	sl, [pc], -r7, lsl #28
    8bd0:	bge	199dbc <__read_chk@plt+0x192890>
    8bd4:	andls	r2, r5, #75	; 0x4b
    8bd8:	bne	444400 <__read_chk@plt+0x43ced4>
    8bdc:	andcs	pc, r0, r0, asr #13
    8be0:	movwls	r2, #4449	; 0x1161
    8be4:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    8be8:	tstls	r2, r3
    8bec:	movwls	r9, #25092	; 0x6204
    8bf0:	mvnscs	r4, sl, lsr #12
    8bf4:			; <UNDEFINED> instruction: 0xf7fe4630
    8bf8:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
    8bfc:	ldmdavc	r4!, {r0, r3, r4, r5, r6, ip, lr, pc}
    8c00:	stccs	7, cr3, [r0], {1}
    8c04:	addshi	pc, lr, r0
    8c08:			; <UNDEFINED> instruction: 0xf7fe4630
    8c0c:	ldrtmi	lr, [r0], #-2434	; 0xfffff67e
    8c10:	stccc	8, cr15, [r1], {16}
    8c14:			; <UNDEFINED> instruction: 0xf0402b0a
    8c18:	stccs	0, cr8, [r0], #-596	; 0xfffffdac
    8c1c:	stccs	15, cr11, [r9], {24}
    8c20:			; <UNDEFINED> instruction: 0xd10546b1
    8c24:	svcmi	0x0001f819
    8c28:	svclt	0x00182c09
    8c2c:	rscsle	r2, r9, r0, lsr #24
    8c30:	movweq	pc, #41380	; 0xa1a4	; <UNPREDICTABLE>
    8c34:			; <UNDEFINED> instruction: 0xf383fab3
    8c38:			; <UNDEFINED> instruction: 0x2c00095b
    8c3c:	movwcs	fp, #7944	; 0x1f08
    8c40:	svclt	0x00142c23
    8c44:			; <UNDEFINED> instruction: 0xf043461c
    8c48:	cfstrscs	mvf0, [r0], {1}
    8c4c:	teqcs	r0, r0	; <illegal shifter operand>
    8c50:			; <UNDEFINED> instruction: 0xf7fd2001
    8c54:	blls	14388c <__read_chk@plt+0x13c360>
    8c58:	mvnscc	pc, r9, lsl #2
    8c5c:	mvfeqdm	f7, #1.0
    8c60:	andls	r6, r4, r8, lsl r0
    8c64:	beq	838a4 <__read_chk@plt+0x7c378>
    8c68:	svccc	0x0001f811
    8c6c:			; <UNDEFINED> instruction: 0xf0002b3a
    8c70:			; <UNDEFINED> instruction: 0xf00380a1
    8c74:			; <UNDEFINED> instruction: 0xf1a302df
    8c78:			; <UNDEFINED> instruction: 0xf1a20c30
    8c7c:			; <UNDEFINED> instruction: 0xf1bb0b41
    8c80:	svclt	0x00880f05
    8c84:	svceq	0x0009f1bc
    8c88:	addhi	pc, r2, r0, asr #4
    8c8c:	cfstrscs	mvf4, [r8], #-128	; 0xffffff80
    8c90:	andeq	pc, r0, #79	; 0x4f
    8c94:			; <UNDEFINED> instruction: 0xf0407102
    8c98:			; <UNDEFINED> instruction: 0xf1a38093
    8c9c:	blcs	8094c8 <__read_chk@plt+0x801f9c>
    8ca0:	bcs	78908 <__read_chk@plt+0x713dc>
    8ca4:	addhi	pc, ip, r0, lsl #4
    8ca8:	movweq	lr, #43785	; 0xab09
    8cac:	blcs	266e20 <__read_chk@plt+0x25f8f4>
    8cb0:	blcs	838918 <__read_chk@plt+0x8313ec>
    8cb4:			; <UNDEFINED> instruction: 0xf10ad108
    8cb8:	ldrbmi	r0, [r1], #2561	; 0xa01
    8cbc:	svccc	0x0001f819
    8cc0:	svclt	0x00182b09
    8cc4:	rscsle	r2, r9, r0, lsr #22
    8cc8:	svclt	0x00182b00
    8ccc:	addle	r2, pc, sl, lsl #22
    8cd0:	andcs	r4, r5, #2244608	; 0x224000
    8cd4:	ldrbtmi	r2, [r9], #-0
    8cd8:	svc	0x000ef7fd
    8cdc:			; <UNDEFINED> instruction: 0x4641463a
    8ce0:	blx	18c4da0 <__read_chk@plt+0x18bd874>
    8ce4:	mvnscs	r4, sl, lsr #12
    8ce8:			; <UNDEFINED> instruction: 0xf7fe4630
    8cec:	stmdacs	r0, {r3, r4, r9, fp, sp, lr, pc}
    8cf0:	strtmi	sp, [r8], -r5, lsl #3
    8cf4:	ldc	7, cr15, [r6, #1012]	; 0x3f4
    8cf8:	ldmdavs	ip, {r0, r2, r8, r9, fp, ip, pc}
    8cfc:	rsble	r2, ip, r0, lsl #16
    8d00:			; <UNDEFINED> instruction: 0xf7fe4628
    8d04:	blls	836e4 <__read_chk@plt+0x7c1b8>
    8d08:	cmnle	pc, r0, lsl #22
    8d0c:			; <UNDEFINED> instruction: 0xf7fe4640
    8d10:	bmi	1ec3448 <__read_chk@plt+0x1ebbf1c>
    8d14:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
    8d18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d1c:	subsmi	r9, sl, r7, asr #22
    8d20:	sbcshi	pc, sp, r0, asr #32
    8d24:	sublt	r4, r9, r0, lsr #12
    8d28:	blhi	c4024 <__read_chk@plt+0xbcaf8>
    8d2c:	svchi	0x00f0e8bd
    8d30:	blcs	be6f04 <__read_chk@plt+0xbdf9d8>
    8d34:	svcge	0x0038f47f
    8d38:	tstcs	r0, r0, lsr r6
    8d3c:	blx	ff844dee <__read_chk@plt+0xff83d8c2>
    8d40:	ldr	r4, [r8, -r0, lsl #13]!
    8d44:			; <UNDEFINED> instruction: 0xf7fe4628
    8d48:			; <UNDEFINED> instruction: 0xf1b0eb18
    8d4c:	svclt	0x00183fff
    8d50:	svclt	0x0014280a
    8d54:	andcs	r2, r0, r1
    8d58:			; <UNDEFINED> instruction: 0xf896d1f4
    8d5c:	andcs	r9, r5, #0
    8d60:	strcc	lr, [r2], #-2525	; 0xfffff623
    8d64:	bne	4445cc <__read_chk@plt+0x43d0a0>
    8d68:	svceq	0x0000f1b9
    8d6c:	strtmi	fp, [r3], -r8, lsl #30
    8d70:			; <UNDEFINED> instruction: 0xf7fd4699
    8d74:	movwcs	lr, #7874	; 0x1ec2
    8d78:	strmi	r9, [r4], -r1, lsl #6
    8d7c:			; <UNDEFINED> instruction: 0xf7fe4648
    8d80:	ldrtmi	lr, [sl], -r4, lsr #16
    8d84:	strmi	r4, [r3], -r1, asr #12
    8d88:			; <UNDEFINED> instruction: 0xf02e4620
    8d8c:			; <UNDEFINED> instruction: 0xe72ffa3f
    8d90:			; <UNDEFINED> instruction: 0xf73f2c27
    8d94:	blcs	1834b88 <__read_chk@plt+0x182d65c>
    8d98:	sadd8mi	fp, sl, r8
    8d9c:	beq	839dc <__read_chk@plt+0x7c4b0>
    8da0:	svccc	0x0001f811
    8da4:			; <UNDEFINED> instruction: 0x0c04eb00
    8da8:	blcs	e95db4 <__read_chk@plt+0xe8e888>
    8dac:	andcs	pc, r4, ip, lsl #17
    8db0:	svcge	0x005ff47f
    8db4:			; <UNDEFINED> instruction: 0xf77f2c27
    8db8:	strtmi	sl, [r0], #-3925	; 0xfffff0ab
    8dbc:	mrsvc	r2, SP_svc
    8dc0:	andcs	r4, r5, #1294336	; 0x13c000
    8dc4:	movwcs	r2, #4096	; 0x1000
    8dc8:	movwls	r4, #5241	; 0x1479
    8dcc:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    8dd0:			; <UNDEFINED> instruction: 0x4641463a
    8dd4:	blx	6c4e94 <__read_chk@plt+0x6bd968>
    8dd8:			; <UNDEFINED> instruction: 0xf7fde766
    8ddc:			; <UNDEFINED> instruction: 0x4606edf0
    8de0:			; <UNDEFINED> instruction: 0xf6c0b108
    8de4:	stmdbmi	r7, {r9, sl, sp}^
    8de8:	andcs	r2, r0, r5, lsl #4
    8dec:			; <UNDEFINED> instruction: 0xf7fd4479
    8df0:	strmi	lr, [r1], r4, lsl #29
    8df4:			; <UNDEFINED> instruction: 0xf7fd4630
    8df8:	ldrtmi	lr, [sl], -r8, ror #31
    8dfc:	strmi	r4, [r3], -r1, asr #12
    8e00:			; <UNDEFINED> instruction: 0xf02e4648
    8e04:	strtmi	pc, [r8], -r3, lsl #20
    8e08:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e0c:	stccs	13, cr9, [r0], {5}
    8e10:	svcge	0x007cf43f
    8e14:	stmdavs	r4!, {r5, r9, sl, lr}
    8e18:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8e1c:	stccs	0, cr6, [r0], {44}	; 0x2c
    8e20:			; <UNDEFINED> instruction: 0xe773d1f8
    8e24:	teqcs	r0, r5, lsl #12
    8e28:			; <UNDEFINED> instruction: 0xf7fd2001
    8e2c:	vaddne.f32	s29, s2, s1
    8e30:	strmi	r4, [r4], -fp, lsr #12
    8e34:	svccs	0x0001f811
    8e38:	eorle	r2, r1, sl, lsr sl
    8e3c:	sbcseq	pc, pc, r2
    8e40:	ldreq	pc, [r0, #-418]!	; 0xfffffe5e
    8e44:	strbeq	pc, [r1], -r0, lsr #3	; <UNPREDICTABLE>
    8e48:	svclt	0x00882e05
    8e4c:	stmdble	fp, {r0, r3, r8, sl, fp, sp}
    8e50:	blcs	a0f1dc <__read_chk@plt+0xa07cb0>
    8e54:	streq	pc, [r0, #-79]	; 0xffffffb1
    8e58:	tstle	r6, sp, lsl #2
    8e5c:	svclt	0x00182a09
    8e60:			; <UNDEFINED> instruction: 0xf43f42a8
    8e64:	ands	sl, r0, r6, asr pc
    8e68:	fldmiaxle	r1!, {d18-d36}	;@ Deprecated
    8e6c:	svclt	0x00982a60
    8e70:			; <UNDEFINED> instruction: 0xf8114610
    8e74:	stmiane	r5!, {r0, r8, r9, sl, fp, sp}^
    8e78:	bcs	e95a84 <__read_chk@plt+0xe8e558>
    8e7c:	bicsle	r7, sp, r8, lsr #2
    8e80:	vldrle	d18, [r7, #156]	; 0x9c
    8e84:	andcs	r4, r0, #587202560	; 0x23000000
    8e88:	ldmdbmi	pc, {r1, r3, r4, r8, ip, sp, lr}	; <UNPREDICTABLE>
    8e8c:	andcs	r2, r0, r5, lsl #4
    8e90:			; <UNDEFINED> instruction: 0xf7fd4479
    8e94:	ldmdbmi	sp, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    8e98:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    8e9c:			; <UNDEFINED> instruction: 0xf9b6f02e
    8ea0:			; <UNDEFINED> instruction: 0xf7fe4620
    8ea4:	strcs	lr, [r0], #-2306	; 0xfffff6fe
    8ea8:			; <UNDEFINED> instruction: 0xf7fde733
    8eac:	strmi	lr, [r5], -r8, lsl #27
    8eb0:			; <UNDEFINED> instruction: 0xf6c0b108
    8eb4:	ldmdbmi	r6, {r8, sl, sp}
    8eb8:	andcs	r2, r0, r5, lsl #4
    8ebc:			; <UNDEFINED> instruction: 0x46044479
    8ec0:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    8ec4:	strtmi	r4, [r8], -r6, lsl #12
    8ec8:	svc	0x007ef7fd
    8ecc:	strmi	r4, [r2], -r1, asr #12
    8ed0:			; <UNDEFINED> instruction: 0xf02e4630
    8ed4:			; <UNDEFINED> instruction: 0x4640f99b
    8ed8:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8edc:			; <UNDEFINED> instruction: 0xf7fde719
    8ee0:	svclt	0x0000ed7a
    8ee4:	andeq	sp, r5, lr, asr #25
    8ee8:	andeq	r0, r0, r0, asr r7
    8eec:	andeq	ip, r3, r6, lsr sl
    8ef0:	ldrdeq	lr, [r3], -r6
    8ef4:	andeq	ip, r3, r8, lsr sl
    8ef8:	andeq	ip, r3, sl, asr #18
    8efc:	andeq	sp, r5, sl, lsr #22
    8f00:	strdeq	ip, [r3], -r0
    8f04:	andeq	ip, r3, ip, lsl r8
    8f08:	andeq	ip, r3, r8, lsr #14
    8f0c:	andeq	ip, r3, r6, asr #14
    8f10:	andeq	ip, r3, r4, lsr r7
    8f14:			; <UNDEFINED> instruction: 0x4605b5f8
    8f18:	strtmi	pc, [r0], #2271	; 0x8df
    8f1c:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
    8f20:	stmdbvs	r3, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
    8f24:	eorscs	pc, r1, #64, 4
    8f28:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
    8f2c:	svcvc	0x0000f5b3
    8f30:			; <UNDEFINED> instruction: 0xf5a3db39
    8f34:	blcs	c65b3c <__read_chk@plt+0xc5e610>
    8f38:	ldm	pc, {r0, r1, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8f3c:	eoreq	pc, r8, #19
    8f40:	eorseq	r0, r2, r0, lsr #4
    8f44:	andeq	r0, sl, #1342177281	; 0x50000001
    8f48:	eorseq	r0, r2, r2, lsr r0
    8f4c:	eorseq	r0, r2, r2, lsr r0
    8f50:	eorseq	r0, r2, r7, ror #3
    8f54:	ldrsbeq	r0, [r5, #30]
    8f58:	biceq	r0, r3, ip, asr #3
    8f5c:			; <UNDEFINED> instruction: 0x01b101ba
    8f60:	orrseq	r0, pc, r8, lsr #3
    8f64:			; <UNDEFINED> instruction: 0x018d0196
    8f68:	eorseq	r0, r2, r4, lsl #3
    8f6c:	eorseq	r0, r2, r2, lsr r0
    8f70:	smceq	61467	; 0xf01b
    8f74:	cmpeq	fp, r5, ror #2
    8f78:	cmpeq	r8, r1, asr r1
    8f7c:	eorseq	r0, r2, r7, lsr r1
    8f80:			; <UNDEFINED> instruction: 0x012e0032
    8f84:	eorseq	r0, r2, r5, lsr #2
    8f88:	tsteq	r3, ip, lsl r1
    8f8c:	rscseq	r0, ip, r7, lsl #2
    8f90:	sbcseq	r0, lr, sp, ror #1
    8f94:	ldrdeq	r0, [pc], #10	; <UNPREDICTABLE>
    8f98:	sbceq	r0, r7, fp, asr #1
    8f9c:	ldrhteq	r0, [r0], sp
    8fa0:	andcs	r0, r0, r3, lsr #1
    8fa4:	blcs	1c7878c <__read_chk@plt+0x1c71260>
    8fa8:	mvnshi	pc, r0
    8fac:	mvnsle	r2, r6, ror fp
    8fb0:	strcc	pc, [ip], #-2271	; 0xfffff721
    8fb4:	ldmib	r4, {r2, r5, r6, r7, fp, ip, lr}^
    8fb8:	vaddl.u8	<illegal reg q8.5>, d1, d0
    8fbc:	andcc	r1, r1, r0, lsl #2
    8fc0:			; <UNDEFINED> instruction: 0xf0106060
    8fc4:	ldmib	r4, {r0, r1, r5, r6, fp, ip, sp, lr, pc}^
    8fc8:	vaddl.u8	<illegal reg q8.5>, d1, d0
    8fcc:			; <UNDEFINED> instruction: 0xf01221c0
    8fd0:	stcvs	13, cr15, [r0], #-412	; 0xfffffe64
    8fd4:			; <UNDEFINED> instruction: 0xf862f010
    8fd8:			; <UNDEFINED> instruction: 0xf0106c60
    8fdc:	andcs	pc, r1, r9, ror #16
    8fe0:	blmi	ffdf87c8 <__read_chk@plt+0xffdf129c>
    8fe4:	andsvc	pc, r6, pc, asr #8
    8fe8:	eormi	pc, r7, #1325400064	; 0x4f000000
    8fec:	teqcs	r0, r2, asr #12	; <UNPREDICTABLE>
    8ff0:	rsbseq	pc, r6, #192, 4
    8ff4:	movwcs	r5, #43236	; 0xa8e4
    8ff8:	ldrdvs	pc, [r0], r4
    8ffc:	strpl	lr, [r1, #-2500]	; 0xfffff63c
    9000:	mvnvs	r6, r5, lsr #32
    9004:	strpl	lr, [lr, #-2500]	; 0xfffff63c
    9008:	ldrpl	lr, [r2, #-2500]	; 0xfffff63c
    900c:	ldrpl	lr, [r4, #-2500]	; 0xfffff63c
    9010:	ldrpl	lr, [r6, #-2500]	; 0xfffff63c
    9014:	strtvs	r6, [r5], r5, lsr #12
    9018:	strbvs	r6, [r5, r5, lsr #5]!
    901c:	eoreq	lr, r1, #196, 18	; 0x310000
    9020:	addne	pc, ip, r4, asr #17
    9024:	teqlt	lr, r3, ror #13
    9028:	ldmdavs	r6!, {r4, r5, r9, sl, lr}
    902c:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9030:	addvs	pc, r0, r4, asr #17
    9034:	mvnsle	r2, r0, lsl #28
    9038:	strcs	r4, [r0, #-3810]	; 0xfffff11e
    903c:	ldrbtmi	r6, [lr], #-3680	; 0xfffff1a0
    9040:			; <UNDEFINED> instruction: 0xff32f02a
    9044:	strbtvs	r4, [r5], -r8, lsr #12
    9048:	ldc2	0, cr15, [r6, #-72]!	; 0xffffffb8
    904c:			; <UNDEFINED> instruction: 0xf02a6870
    9050:			; <UNDEFINED> instruction: 0xf8d4ff2b
    9054:			; <UNDEFINED> instruction: 0x60750090
    9058:			; <UNDEFINED> instruction: 0xff26f02a
    905c:			; <UNDEFINED> instruction: 0xf8c468b3
    9060:	blcs	11d2a8 <__read_chk@plt+0x115d7c>
    9064:	svclt	0x00184bd8
    9068:	strcs	r6, [r0, #-181]	; 0xffffff4b
    906c:			; <UNDEFINED> instruction: 0x4628447b
    9070:			; <UNDEFINED> instruction: 0xf00f60dd
    9074:	strtmi	pc, [r8], -r9, lsr #31
    9078:			; <UNDEFINED> instruction: 0xf824f010
    907c:	stmib	r4, {r0, sp}^
    9080:	cfldr64lt	mvdx5, [r8, #48]!	; 0x30
    9084:	vst2.32	{d22,d24}, [pc], r1
    9088:	bmi	ff365e78 <__read_chk@plt+0xff35e94c>
    908c:	vqrdmulh.s<illegal width 8>	d15, d1, d3
    9090:	ldmib	r4, {r2, r5, r7, fp, ip, lr}^
    9094:	cmnvs	r3, #0
    9098:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    909c:	stmibvs	r1, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    90a0:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    90a4:	blx	dbbc6 <__read_chk@plt+0xd469a>
    90a8:	stmiapl	r4!, {r0, r8, r9, ip, sp, lr, pc}
    90ac:	ldrdne	lr, [r0], -r4
    90b0:	vsubw.u8	q11, <illegal reg q0.5>, d19
    90b4:	str	r1, [r4, r0, lsl #2]
    90b8:			; <UNDEFINED> instruction: 0xf0106980
    90bc:	blmi	ff0470d0 <__read_chk@plt+0xff03fba4>
    90c0:	ldmib	r4, {r2, r5, r6, r7, fp, ip, lr}^
    90c4:	vaddl.u8	<illegal reg q8.5>, d1, d0
    90c8:	ldrb	r1, [sl, -r0, lsl #2]!
    90cc:			; <UNDEFINED> instruction: 0xf00f2001
    90d0:	ldrb	pc, [r4, fp, lsl #31]!	; <UNPREDICTABLE>
    90d4:			; <UNDEFINED> instruction: 0xf00f2001
    90d8:			; <UNDEFINED> instruction: 0xe7f0ff77
    90dc:			; <UNDEFINED> instruction: 0x21014abb
    90e0:	ldrbtmi	r4, [sl], #-2999	; 0xfffff449
    90e4:	stmiapl	r4!, {r0, r4, r6, r7, sp, lr}^
    90e8:	ldrdne	lr, [r0], -r4
    90ec:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    90f0:	stmibvs	r0, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    90f4:			; <UNDEFINED> instruction: 0xfff8f00f
    90f8:	stmibvs	r1, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    90fc:	blcs	27130 <__read_chk@plt+0x1fc04>
    9100:	blmi	febfd47c <__read_chk@plt+0xfebf5f50>
    9104:			; <UNDEFINED> instruction: 0xf10458e4
    9108:			; <UNDEFINED> instruction: 0xf02a0090
    910c:	ldmib	r4, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    9110:	vaddl.u8	<illegal reg q8.5>, d1, d0
    9114:	ldrb	r1, [r4, -r0, lsl #2]
    9118:	bmi	feb5bfc4 <__read_chk@plt+0xfeb54a98>
    911c:	stmiapl	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    9120:	ldmib	r4, {r0, r1, r4, r7, fp, sp, lr}^
    9124:	blcs	10d12c <__read_chk@plt+0x105c00>
    9128:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    912c:	svcge	0x0049f43f
    9130:	addsvs	r2, r3, r1, lsl #6
    9134:	bmi	fea02e50 <__read_chk@plt+0xfe9fb924>
    9138:	blmi	fe851550 <__read_chk@plt+0xfe84a024>
    913c:	addsvs	r4, r1, sl, ror r4
    9140:	ldmib	r4, {r2, r5, r6, r7, fp, ip, lr}^
    9144:	vaddl.u8	<illegal reg q8.5>, d1, d0
    9148:	ldr	r1, [sl, -r0, lsl #2]!
    914c:	stmibvs	r1, {r2, r3, r4, r7, r8, r9, fp, lr}
    9150:			; <UNDEFINED> instruction: 0xf10458e4
    9154:			; <UNDEFINED> instruction: 0xf02a0064
    9158:	ldmib	r4, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    915c:	vaddl.u8	<illegal reg q8.5>, d1, d0
    9160:	str	r1, [lr, -r0, lsl #2]!
    9164:	stmibvs	r2, {r1, r2, r4, r7, r8, r9, fp, lr}
    9168:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    916c:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    9170:	eorvs	r1, r2, #0, 2
    9174:	blmi	fe4c2e10 <__read_chk@plt+0xfe4bb8e4>
    9178:	stmiapl	r4!, {r1, r7, r8, fp, sp, lr}^
    917c:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    9180:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    9184:	ldr	r6, [ip, -r2, ror #3]
    9188:	andcs	r4, r1, #144384	; 0x23400
    918c:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    9190:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    9194:	adcvs	r1, r2, #0, 2
    9198:	blmi	fe282dec <__read_chk@plt+0xfe27b8c0>
    919c:	stmiapl	r4!, {r0, r9, sp}^
    91a0:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    91a4:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    91a8:	str	r6, [sl, -r2, lsr #13]
    91ac:	stmibvs	r0, {r8, sp}
    91b0:			; <UNDEFINED> instruction: 0xf9faf02a
    91b4:			; <UNDEFINED> instruction: 0xf0124606
    91b8:	stmmi	r7, {r0, r1, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    91bc:	ldrbtmi	r6, [r8], #-2473	; 0xfffff657
    91c0:			; <UNDEFINED> instruction: 0xf02a3004
    91c4:			; <UNDEFINED> instruction: 0x4630fe93
    91c8:	svc	0x006ef7fd
    91cc:	blmi	1f42fb0 <__read_chk@plt+0x1f3ba84>
    91d0:	stmiapl	r4!, {r1, r7, r8, fp, sp, lr}^
    91d4:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    91d8:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    91dc:	ldrbt	r6, [r0], r2, ror #13
    91e0:	stmibvs	r2, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}
    91e4:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    91e8:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    91ec:			; <UNDEFINED> instruction: 0xf8c41100
    91f0:	strbt	r2, [r6], ip, lsl #1
    91f4:	stmibvs	r2, {r1, r4, r5, r6, r8, r9, fp, lr}
    91f8:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    91fc:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    9200:			; <UNDEFINED> instruction: 0xf8c41100
    9204:	ldrb	r2, [ip], r8, lsl #1
    9208:	stmibvs	r2, {r0, r2, r3, r5, r6, r8, r9, fp, lr}
    920c:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    9210:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    9214:			; <UNDEFINED> instruction: 0xf8c41100
    9218:	ldrb	r2, [r2], r4, lsl #1
    921c:			; <UNDEFINED> instruction: 0xf7ff6980
    9220:	blmi	1a084ac <__read_chk@plt+0x1a00f80>
    9224:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    9228:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    922c:	addeq	pc, r0, r4, asr #17
    9230:	strb	r6, [r6], r0, ror #16
    9234:	stmibvs	r2, {r1, r5, r6, r8, r9, fp, lr}
    9238:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    923c:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    9240:	strbvs	r1, [r2, r0, lsl #2]!
    9244:	blmi	17c2d40 <__read_chk@plt+0x17bb814>
    9248:	stmiapl	r4!, {r0, r9, sp}^
    924c:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    9250:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    9254:	ldrt	r6, [r4], r2, ror #10
    9258:	stmibvs	r2, {r0, r3, r4, r6, r8, r9, fp, lr}
    925c:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    9260:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    9264:	strvs	r1, [r2, #-256]!	; 0xffffff00
    9268:	blmi	1582d1c <__read_chk@plt+0x157b7f0>
    926c:	stmiapl	r4!, {r1, r7, r8, fp, sp, lr}^
    9270:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    9274:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    9278:	strt	r6, [r2], r2, ror #9
    927c:	andcs	r4, r1, #80, 22	; 0x14000
    9280:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    9284:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    9288:	strtvs	r1, [r2], #256	; 0x100
    928c:	blmi	1342cf8 <__read_chk@plt+0x133b7cc>
    9290:	stmiapl	r4!, {r0, r9, sp}^
    9294:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    9298:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    929c:	ldr	r6, [r0], r2, lsr #12
    92a0:	andcs	r4, r1, #72704	; 0x11c00
    92a4:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    92a8:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    92ac:	strvs	r1, [r2, #256]!	; 0x100
    92b0:	blmi	1102cd4 <__read_chk@plt+0x10fb7a8>
    92b4:	stmiapl	r4!, {r0, r9, sp}^
    92b8:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    92bc:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    92c0:	ldrbt	r6, [lr], -r2, ror #11
    92c4:	andcs	r4, r1, #63488	; 0xf800
    92c8:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    92cc:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    92d0:	strbtvs	r1, [r2], #-256	; 0xffffff00
    92d4:	blmi	ec2cb0 <__read_chk@plt+0xebb784>
    92d8:	stmiapl	r4!, {r0, r9, sp}^
    92dc:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    92e0:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    92e4:	strbt	r6, [ip], -r2, lsr #8
    92e8:	andcs	r4, r1, #54272	; 0xd400
    92ec:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    92f0:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    92f4:	mvnvs	r1, #0, 2
    92f8:	blmi	c82c8c <__read_chk@plt+0xc7b760>
    92fc:	stmiapl	r4!, {r0, r9, sp}^
    9300:	stmdavs	r0!, {r0, r5, fp, sp, lr}^
    9304:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    9308:	ldrb	r6, [sl], -r2, lsr #7
    930c:	stmdbcs	r0, {r3, r9, sl, lr}
    9310:	mcrge	4, 2, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    9314:	stmibvs	lr!, {r0, r4, r5, r8, r9, fp, lr}
    9318:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    931c:			; <UNDEFINED> instruction: 0xb12eb130
    9320:			; <UNDEFINED> instruction: 0xf7fd4631
    9324:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    9328:	mcrge	4, 6, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    932c:	ldrtmi	r4, [r0], -ip, lsr #30
    9330:	cdp2	0, 3, cr15, cr8, cr13, {1}
    9334:	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    9338:	mrc	7, 5, APSR_nzcv, cr6, cr13, {7}
    933c:			; <UNDEFINED> instruction: 0xf7fd69a8
    9340:	blmi	805148 <__read_chk@plt+0x7fdc1c>
    9344:	stmiapl	r4!, {r3, r4, r5, r6, r8, sp, lr}^
    9348:	ldrdne	lr, [r0], -r4
    934c:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    9350:	bmi	942c34 <__read_chk@plt+0x93b708>
    9354:	blmi	6a3960 <__read_chk@plt+0x69c434>
    9358:	andsvs	r4, r1, sl, ror r4
    935c:	ldmib	r4, {r2, r5, r6, r7, fp, ip, lr}^
    9360:	vaddl.u8	<illegal reg q8.5>, d1, d0
    9364:	strt	r1, [ip], -r0, lsl #2
    9368:	stmibvs	r1, {r0, r1, r2, r3, r4, r9, fp, lr}
    936c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    9370:	stmiapl	r4!, {r0, r4, r8, sp, lr}^
    9374:	ldrdne	lr, [r0], -r4
    9378:	smlabtne	r0, r1, r3, pc	; <UNPREDICTABLE>
    937c:	blmi	442c08 <__read_chk@plt+0x43b6dc>
    9380:	rscscc	pc, pc, #79	; 0x4f
    9384:	stmiapl	r4!, {r0, r8, sp}^
    9388:	eorvs	r6, r2, r0, ror #16
    938c:	blmi	342bf8 <__read_chk@plt+0x33b6cc>
    9390:	stmibvs	r0, {r1, r2, r4, r9, fp, lr}
    9394:	ldrbtmi	r5, [sl], #-2276	; 0xfffff71c
    9398:			; <UNDEFINED> instruction: 0xf0334621
    939c:	ldmib	r4, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
    93a0:	vaddl.u8	<illegal reg q8.5>, d1, d0
    93a4:	str	r1, [ip], -r0, lsl #2
    93a8:	andcs	r4, r1, #5120	; 0x1400
    93ac:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    93b0:	vmul.i<illegal width 8>	q11, <illegal reg q0.5>, d0[4]
    93b4:	adcvs	r1, r2, r0, lsl #2
    93b8:	svclt	0x0000e603
    93bc:	andeq	sp, r5, r4, lsr #18
    93c0:	andeq	r0, r0, r8, ror r7
    93c4:	ldrdeq	lr, [r5], -sl
    93c8:	andeq	lr, r5, ip, lsr #17
    93cc:	andeq	lr, r5, r6, lsr r8
    93d0:	strdeq	lr, [r5], -ip
    93d4:	ldrdeq	lr, [r5], -ip
    93d8:	andeq	lr, r5, sl, asr r7
    93dc:	andeq	lr, r5, r0, lsl #12
    93e0:	andeq	lr, r5, r4, ror #11
    93e4:	andeq	sp, r5, ip, lsr #25
    93e8:	andeq	lr, r5, sl, lsr #11
    93ec:	andeq	sp, r5, sl, lsr #25
    93f0:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    93f4:			; <UNDEFINED> instruction: 0x4604447b
    93f8:			; <UNDEFINED> instruction: 0xf7fd6998
    93fc:	strhtvs	lr, [r0], -r6
    9400:	svclt	0x00183001
    9404:	ldclt	0, cr2, [r0, #-4]
    9408:	andeq	lr, r5, r4, lsr #10
    940c:	ldmdacs	r0!, {r0, fp, ip, sp}
    9410:	ldm	pc, {r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9414:	ldmdbne	fp, {ip, sp, lr, pc}
    9418:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    941c:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    9420:	ldmdbne	r6!, {r0, r1, r4, r5, r8, fp, ip}
    9424:	stmdbne	r1!, {r0, r3, r4, r8, fp, ip}
    9428:	ldmdbne	r9, {r0, r2, r3, r5, r8, fp, ip}
    942c:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    9430:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    9434:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    9438:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    943c:	stmdbne	r4!, {r0, r3, r4, r8, r9, fp, ip}
    9440:	ldmdbne	r9, {r0, r3, r4, r8, fp, ip}
    9444:	eoreq	r1, sl, r9, lsl r9
    9448:	ldrbmi	r2, [r0, -r0]!
    944c:	andcs	r4, r5, #229376	; 0x38000
    9450:	ldrbtmi	r2, [r9], #-0
    9454:	bllt	13c7450 <__read_chk@plt+0x13bff24>
    9458:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    945c:	stmdbmi	ip, {r4, r5, r6, r8, r9, sl, lr}
    9460:	andcs	r2, r0, r5, lsl #4
    9464:			; <UNDEFINED> instruction: 0xf7fd4479
    9468:	stmdami	sl, {r0, r2, r6, r8, r9, fp, ip, sp, pc}
    946c:			; <UNDEFINED> instruction: 0x47704478
    9470:	andcs	r4, r5, #147456	; 0x24000
    9474:	ldrbtmi	r2, [r9], #-0
    9478:	bllt	f47474 <__read_chk@plt+0xf3ff48>
    947c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    9480:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    9484:			; <UNDEFINED> instruction: 0x47704478
    9488:	andeq	ip, r3, sl, asr r2
    948c:	andeq	ip, r3, r2, lsl #4
    9490:	andeq	ip, r3, r4, ror r2
    9494:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    9498:	andeq	ip, r3, r2, lsl r2
    949c:	andeq	ip, r3, sl, asr #3
    94a0:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
    94a4:			; <UNDEFINED> instruction: 0xf7fdb510
    94a8:	ldmdami	r0, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    94ac:	ldrbtmi	r4, [r8], #-3088	; 0xfffff3f0
    94b0:	ldcl	7, cr15, [r2, #1008]	; 0x3f0
    94b4:	bmi	41c0f8 <__read_chk@plt+0x414bcc>
    94b8:	ldmdbmi	r0, {r2, r3, r4, r5, r6, sl, lr}
    94bc:	ldmpl	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    94c0:			; <UNDEFINED> instruction: 0xf7fd5859
    94c4:			; <UNDEFINED> instruction: 0xf104ee70
    94c8:	tstcs	r0, r8, lsl r0
    94cc:	bl	ff0c74c8 <__read_chk@plt+0xff0bff9c>
    94d0:	ldfltd	f3, [r0, #-0]
    94d4:	stmibvs	r0!, {r0, r9, sl, lr}
    94d8:	stc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    94dc:	mvnsle	r2, r0, lsl #16
    94e0:	pop	{r0, r1, r2, fp, lr}
    94e4:	ldrbtmi	r4, [r8], #-16
    94e8:	ldcllt	0, cr15, [r0, #-180]!	; 0xffffff4c
    94ec:	andeq	sp, r5, lr, asr fp
    94f0:	andeq	lr, r5, r0, ror #8
    94f4:	andeq	sp, r5, r4, lsl #7
    94f8:	muleq	r0, ip, r7
    94fc:	andeq	r0, r0, r4, lsl #15
    9500:			; <UNDEFINED> instruction: 0xffffff07
    9504:			; <UNDEFINED> instruction: 0xf005b510
    9508:	andcs	pc, r1, r9, lsr #31
    950c:	cdp2	0, 1, cr15, cr12, cr8, {0}
    9510:			; <UNDEFINED> instruction: 0xf00f2001
    9514:	blmi	388d50 <__read_chk@plt+0x381824>
    9518:	ldrbtmi	r4, [fp], #-2573	; 0xfffff5f3
    951c:	svcvs	0x0060589c
    9520:	ldc2	0, cr15, [sl, #-144]	; 0xffffff70
    9524:	andcs	r4, r0, #11264	; 0x2c00
    9528:	ldrbtmi	r6, [fp], #-1890	; 0xfffff89e
    952c:	ldrsblt	r6, [r9, #-153]	; 0xffffff67
    9530:	bicsvs	r6, sl, r8, lsl sl
    9534:	pop	{r3, r4, r8, ip, sp, pc}
    9538:			; <UNDEFINED> instruction: 0xf02f4010
    953c:	bvs	1637c78 <__read_chk@plt+0x163074c>
    9540:	stmdavc	r3, {r4, r8, ip, sp, pc}
    9544:	mvnsle	r2, r0, lsl #22
    9548:	svclt	0x0000bd10
    954c:	andeq	sp, r5, r6, lsr #6
    9550:	andeq	r0, r0, r8, ror r7
    9554:	andeq	lr, r5, lr, ror #7
    9558:			; <UNDEFINED> instruction: 0x4604b5f8
    955c:	svcmi	0x00314d30
    9560:			; <UNDEFINED> instruction: 0xf105447d
    9564:	ldrbtmi	r0, [pc], #-296	; 956c <__read_chk@plt+0x2040>
    9568:	svc	0x00daf7fd
    956c:	teqle	r2, r0, lsl #16
    9570:	strtmi	r4, [r1], -r6, lsl #12
    9574:			; <UNDEFINED> instruction: 0xf7fd69a8
    9578:	blmi	b048e0 <__read_chk@plt+0xafd3b4>
    957c:	andcc	r6, r1, #958464	; 0xea000
    9580:	ldmpl	pc!, {r1, r3, r5, r6, r7, r9, sp, lr}^	; <UNPREDICTABLE>
    9584:	blcs	23778 <__read_chk@plt+0x1c24c>
    9588:	blmi	a3da8c <__read_chk@plt+0xa36560>
    958c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    9590:	strcc	r6, [r1, #-2845]	; 0xfffff4e3
    9594:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    9598:			; <UNDEFINED> instruction: 0x4629631d
    959c:			; <UNDEFINED> instruction: 0xf9dcf003
    95a0:	ldmdblt	r3!, {r0, r1, r3, r4, r5, r6, fp, sp, lr}^
    95a4:	strtmi	r4, [r8], -r2, lsr #24
    95a8:	bvs	ff8da7a0 <__read_chk@plt+0xff8d3274>
    95ac:	rscvs	r3, r3, #1024	; 0x400
    95b0:	blx	bc55e0 <__read_chk@plt+0xbbe0b4>
    95b4:			; <UNDEFINED> instruction: 0xf04f69a0
    95b8:			; <UNDEFINED> instruction: 0xf7fd31ff
    95bc:			; <UNDEFINED> instruction: 0x2000ecb6
    95c0:	ldmdbmi	ip, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    95c4:	andcs	r2, r0, r5, lsl #4
    95c8:			; <UNDEFINED> instruction: 0xf7fd4479
    95cc:			; <UNDEFINED> instruction: 0x4621ea96
    95d0:	stc2l	0, cr15, [sl, #180]!	; 0xb4
    95d4:	ldmdbmi	r8, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    95d8:	andcs	r2, r0, r5, lsl #4
    95dc:			; <UNDEFINED> instruction: 0xf7fd4479
    95e0:	strmi	lr, [r5], -ip, lsl #21
    95e4:	mrc	7, 0, APSR_nzcv, cr2, cr13, {7}
    95e8:			; <UNDEFINED> instruction: 0xf7fc6800
    95ec:	strtmi	lr, [r1], -r4, lsl #29
    95f0:	strtmi	r4, [r8], -r2, lsl #12
    95f4:	ldc2l	0, cr15, [r8, #180]	; 0xb4
    95f8:			; <UNDEFINED> instruction: 0xf7fd4620
    95fc:	stmdami	pc, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    9600:			; <UNDEFINED> instruction: 0xf02d4478
    9604:	andcs	pc, r0, r3, lsl #28
    9608:	stmdbmi	sp, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    960c:	andcs	r4, r5, #48, 12	; 0x3000000
    9610:			; <UNDEFINED> instruction: 0xf7fd4479
    9614:			; <UNDEFINED> instruction: 0x4621ea72
    9618:	stc2l	0, cr15, [r6, #180]	; 0xb4
    961c:	svclt	0x0000e7b5
    9620:			; <UNDEFINED> instruction: 0x0005e3b8
    9624:	ldrdeq	sp, [r5], -sl
    9628:	andeq	r0, r0, r8, ror r7
    962c:	andeq	lr, r5, sl, lsl #7
    9630:	andeq	lr, r5, r0, ror r3
    9634:	andeq	ip, r3, r8, asr #3
    9638:	andeq	ip, r3, r8, asr r1
    963c:	andeq	ip, r3, r8, asr r1
    9640:	andeq	ip, r3, r4, ror #2
    9644:	blmi	d9bf20 <__read_chk@plt+0xd949f4>
    9648:	ldmdbmi	r6!, {r1, r3, r4, r5, r6, sl, lr}
    964c:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    9650:	ldrdlt	r5, [lr], r3
    9654:	ldmdavs	fp, {r2, r4, r5, r9, fp, lr}
    9658:			; <UNDEFINED> instruction: 0xf04f930d
    965c:	blvs	12ca264 <__read_chk@plt+0x12c2d38>
    9660:	blcs	1a850 <__read_chk@plt+0x13324>
    9664:	blmi	c7dbb8 <__read_chk@plt+0xc7668c>
    9668:	movtvs	r2, #32769	; 0x8001
    966c:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}^
    9670:	sfmle	f4, 2, [r7], {131}	; 0x83
    9674:	eorcs	sl, ip, #131072	; 0x20000
    9678:			; <UNDEFINED> instruction: 0xf7fc2100
    967c:	stclvs	15, cr14, [r0], #392	; 0x188
    9680:	msrcs	SPSR_fsc, #1879048196	; 0x70000004
    9684:	msrmi	SPSR_fc, #1610612748	; 0x6000000c
    9688:	tstlt	r0, r1, lsl #6
    968c:	mrc	7, 1, APSR_nzcv, cr8, cr13, {7}
    9690:	blvs	8ad6c0 <__read_chk@plt+0x8a6194>
    9694:	mlascc	r0, sp, r8, pc	; <UNPREDICTABLE>
    9698:			; <UNDEFINED> instruction: 0xf043920b
    969c:			; <UNDEFINED> instruction: 0xf88d0301
    96a0:			; <UNDEFINED> instruction: 0xf00f3030
    96a4:	blmi	8c8c38 <__read_chk@plt+0x8c170c>
    96a8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    96ac:	stmdage	r1, {r0, r3, r4, r8, r9, fp, ip, sp, pc}
    96b0:			; <UNDEFINED> instruction: 0xf962f00a
    96b4:			; <UNDEFINED> instruction: 0xf64b980a
    96b8:			; <UNDEFINED> instruction: 0xf6cd63ef
    96bc:	movwls	r6, #5037	; 0x13ad
    96c0:	ldcl	7, cr15, [r2], #1012	; 0x3f4
    96c4:	andcs	r6, r0, #6488064	; 0x630000
    96c8:	blcs	6def8 <__read_chk@plt+0x669cc>
    96cc:	ldmdami	r9, {r0, r1, r8, sl, fp, ip, lr, pc}
    96d0:			; <UNDEFINED> instruction: 0xf02d4478
    96d4:	bmi	648c80 <__read_chk@plt+0x641754>
    96d8:	blvs	14da8c8 <__read_chk@plt+0x14d339c>
    96dc:	cmpvs	r3, #1024	; 0x400
    96e0:	blmi	3dbf40 <__read_chk@plt+0x3d4a14>
    96e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    96e8:	blls	363758 <__read_chk@plt+0x35c22c>
    96ec:	tstle	r3, sl, asr r0
    96f0:	andlt	r2, lr, r0
    96f4:	stmdage	r1, {r4, r8, sl, fp, ip, sp, pc}
    96f8:	andcs	r2, r0, #1073741824	; 0x40000000
    96fc:			; <UNDEFINED> instruction: 0xf00a601a
    9700:			; <UNDEFINED> instruction: 0xe7d7f93b
    9704:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    9708:	stc2l	0, cr15, [lr, #-180]	; 0xffffff4c
    970c:	stmdami	sp, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    9710:			; <UNDEFINED> instruction: 0xf02d4478
    9714:	strb	pc, [r3, r9, asr #26]!	; <UNPREDICTABLE>
    9718:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    971c:	strdeq	sp, [r5], -r8
    9720:	andeq	r0, r0, r0, asr r7
    9724:	andeq	lr, r5, sl, asr #5
    9728:	andeq	sp, r5, r0, ror #3
    972c:	andeq	r0, r0, r8, ror r7
    9730:	andeq	lr, r5, r0, ror r2
    9734:	andeq	ip, r3, ip, lsl r1
    9738:	andeq	lr, r5, r0, asr #4
    973c:	andeq	sp, r5, ip, asr r1
    9740:	andeq	ip, r3, lr, asr #1
    9744:	andeq	ip, r3, r0, lsr #1
    9748:	addlt	fp, r3, r0, lsr r5
    974c:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    9750:	cmplt	r3, r3, lsr #17
    9754:	svclt	0x00082b04
    9758:	andle	r2, r4, r2
    975c:	andeq	pc, r3, r3, lsr #3
    9760:			; <UNDEFINED> instruction: 0xf080fab0
    9764:	andlt	r0, r3, r0, asr #18
    9768:	strcs	fp, [r2, #-3376]	; 0xfffff2d0
    976c:			; <UNDEFINED> instruction: 0x4619461a
    9770:	strls	r4, [r0, #-1560]	; 0xfffff9e8
    9774:	b	15c7770 <__read_chk@plt+0x15c0244>
    9778:	svclt	0x00041c43
    977c:	strtmi	r6, [fp], -r5, lsr #1
    9780:	movwcs	sp, #12524	; 0x30ec
    9784:			; <UNDEFINED> instruction: 0xf7fd60a3
    9788:	stmiavs	r3!, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    978c:	svclt	0x0000e7e2
    9790:	andeq	lr, r5, sl, asr #3
    9794:	bmi	1f5c58c <__read_chk@plt+0x1f55060>
    9798:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    979c:	ldmpl	ip, {r4, r5, r6, r7, r8, lr}
    97a0:	andcc	lr, ip, #212, 18	; 0x350000
    97a4:	svclt	0x0088429a
    97a8:	blmi	1e6253c <__read_chk@plt+0x1e5b010>
    97ac:	ldmdbvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    97b0:	rsble	r2, r8, r0, lsl #26
    97b4:	blcc	c27868 <__read_chk@plt+0xc2033c>
    97b8:	stmdble	r1!, {r0, r3, r8, r9, fp, sp}
    97bc:			; <UNDEFINED> instruction: 0x46284975
    97c0:			; <UNDEFINED> instruction: 0xf7fd4479
    97c4:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    97c8:	addhi	pc, r6, r0, asr #32
    97cc:	eorvs	r2, r3, r0, lsl #6
    97d0:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
    97d4:	blcs	23848 <__read_chk@plt+0x1c31c>
    97d8:			; <UNDEFINED> instruction: 0xf7ffda6b
    97dc:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    97e0:	andcs	sp, r1, sp, asr #32
    97e4:	ldc2	0, cr15, [sl], {15}
    97e8:	andcs	r4, r1, #108, 18	; 0x1b0000
    97ec:	rscscc	pc, pc, pc, asr #32
    97f0:			; <UNDEFINED> instruction: 0xf7fd4479
    97f4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    97f8:	addhi	pc, r9, r0, asr #32
    97fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9800:	andcs	r2, sl, #0, 2
    9804:			; <UNDEFINED> instruction: 0xf7fc4628
    9808:	stmdbmi	r5!, {r4, r6, sl, fp, sp, lr, pc}^
    980c:			; <UNDEFINED> instruction: 0x46064479
    9810:			; <UNDEFINED> instruction: 0xf7fd4628
    9814:	stmdacs	r0, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    9818:	mcrcs	0, 0, sp, cr0, cr8, {6}
    981c:	stmdbmi	r1!, {r1, r2, r4, r6, r7, r8, sl, fp, ip, lr, pc}^
    9820:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    9824:	stc	7, cr15, [ip], #1012	; 0x3f4
    9828:	subsle	r2, fp, r0, lsl #16
    982c:	ldclle	14, cr2, [r9, #-8]
    9830:			; <UNDEFINED> instruction: 0x4628495d
    9834:			; <UNDEFINED> instruction: 0xf7fd4479
    9838:	stmdacs	r0, {r2, r5, r7, sl, fp, sp, lr, pc}
    983c:	addhi	pc, r1, r0
    9840:	ldclle	14, cr2, [lr, #-20]!	; 0xffffffec
    9844:	ldrtmi	r2, [r8], r1, lsl #14
    9848:			; <UNDEFINED> instruction: 0x46284958
    984c:			; <UNDEFINED> instruction: 0xf7fd4479
    9850:	stmdacs	r0, {r3, r4, r7, sl, fp, sp, lr, pc}
    9854:	mcrcs	0, 0, sp, cr8, cr9, {3}
    9858:	strcs	fp, [r0], -ip, asr #31
    985c:	streq	pc, [r1], -r8
    9860:	cmnle	r2, r0, lsl #28
    9864:			; <UNDEFINED> instruction: 0x46284952
    9868:			; <UNDEFINED> instruction: 0xf7fd4479
    986c:	stmdacs	r0, {r1, r3, r7, sl, fp, sp, lr, pc}
    9870:	svccs	0x0000d06f
    9874:	vld4.16	{d29-d32}, [pc :256], r3
    9878:	eorvs	r7, r3, r0, lsl #6
    987c:	pop	{r1, r2, sp, lr, pc}
    9880:			; <UNDEFINED> instruction: 0xf00f41f0
    9884:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    9888:	adcle	r2, r1, r0, lsl #22
    988c:	blcs	23a20 <__read_chk@plt+0x1c4f4>
    9890:	stmdavs	r3!, {r1, r2, r3, r5, ip, lr, pc}
    9894:	smlatblt	sl, r2, r8, r6
    9898:	adcvs	r2, r2, r0, lsl #4
    989c:	ldrle	r0, [r0, #-1883]!	; 0xfffff8a5
    98a0:	andscs	r2, r4, r1, lsl #2
    98a4:	stcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    98a8:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    98ac:	blcs	23920 <__read_chk@plt+0x1c3f4>
    98b0:	stmdami	r1, {r3, r8, r9, fp, ip, lr, pc}^
    98b4:			; <UNDEFINED> instruction: 0xf7fd4478
    98b8:	blmi	1044e88 <__read_chk@plt+0x103d95c>
    98bc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    98c0:	mrc	7, 5, APSR_nzcv, cr2, cr12, {7}
    98c4:	blcs	23958 <__read_chk@plt+0x1c42c>
    98c8:	bmi	f7daec <__read_chk@plt+0xf765c0>
    98cc:	andcs	r4, r0, r1, lsr #12
    98d0:			; <UNDEFINED> instruction: 0xf032447a
    98d4:			; <UNDEFINED> instruction: 0xe780ff31
    98d8:			; <UNDEFINED> instruction: 0x4628493a
    98dc:			; <UNDEFINED> instruction: 0xf7fd4479
    98e0:	bllt	844a28 <__read_chk@plt+0x83d4fc>
    98e4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    98e8:	stmdavs	r3!, {r0, r1, r5, sp, lr}^
    98ec:	bicsle	r2, r0, r0, lsl #22
    98f0:	andscs	r2, r3, r1, lsl #2
    98f4:			; <UNDEFINED> instruction: 0xf7fd6061
    98f8:	stmdavs	r3!, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    98fc:	bicle	r2, r9, r0, lsl #22
    9900:	blmi	c836a0 <__read_chk@plt+0xc7c174>
    9904:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9908:	blle	ff794510 <__read_chk@plt+0xff78cfe4>
    990c:			; <UNDEFINED> instruction: 0xf7fde7d1
    9910:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    9914:	stcl	7, cr15, [lr], #1008	; 0x3f0
    9918:	stmdami	ip!, {r0, r9, sl, lr}
    991c:			; <UNDEFINED> instruction: 0xf02d4478
    9920:	stmdami	fp!, {r0, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    9924:	ldrhmi	lr, [r0, #141]!	; 0x8d
    9928:			; <UNDEFINED> instruction: 0xf02d4478
    992c:	stmdbmi	r9!, {r0, r2, r3, r4, r5, sl, fp, ip, sp, pc}
    9930:	strcs	r4, [r0, -r8, lsr #12]
    9934:	sxtahmi	r4, r8, r9, ror #8
    9938:	stc	7, cr15, [r2], #-1012	; 0xfffffc0c
    993c:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, lr}
    9940:	vrhadd.s8	d29, d18, d2
    9944:	eorvs	r4, r3, r1, lsl #6
    9948:	vabd.s8	d30, d18, d16
    994c:	eorvs	r4, r3, r5, asr #6
    9950:			; <UNDEFINED> instruction: 0xf04fe79c
    9954:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    9958:	addsle	r2, r7, r0, lsl #30
    995c:	ldmdbmi	lr, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    9960:	ldrtmi	r2, [r8], -r5, lsl #4
    9964:			; <UNDEFINED> instruction: 0xf7fd4479
    9968:	strtmi	lr, [r9], -r8, asr #17
    996c:	mcrr2	0, 2, pc, lr, cr13	; <UNPREDICTABLE>
    9970:	andcs	r4, r5, #425984	; 0x68000
    9974:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    9978:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    997c:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
    9980:	ldc2	0, cr15, [r2], {45}	; 0x2d
    9984:	str	r6, [r3, -r7, lsr #32]!
    9988:	andeq	sp, r5, r8, lsr #1
    998c:	andeq	r0, r0, r8, ror r7
    9990:	andeq	lr, r5, ip, ror #2
    9994:	andeq	ip, r3, r8, asr #32
    9998:	andeq	sp, r5, r2, lsr r8
    999c:	andeq	ip, r3, r4, lsr #1
    99a0:	strdeq	fp, [r3], -ip
    99a4:	andeq	fp, r3, lr, ror #31
    99a8:	andeq	fp, r3, r4, ror #31
    99ac:	ldrdeq	fp, [r3], -r8
    99b0:	andeq	fp, r3, r4, asr #31
    99b4:	andeq	sp, r5, sl, asr r7
    99b8:			; <UNDEFINED> instruction: 0xfffff08d
    99bc:	andeq	sp, r5, r8, asr #14
    99c0:	andeq	sp, r5, r0, ror r7
    99c4:	andeq	fp, r3, r4, lsr pc
    99c8:	andeq	sp, r5, r0, lsl #14
    99cc:	andeq	fp, r3, r4, lsl #31
    99d0:	muleq	r3, r8, pc	; <UNPREDICTABLE>
    99d4:	andeq	fp, r3, r4, ror #29
    99d8:	ldrdeq	fp, [r3], -r0
    99dc:	ldrdeq	fp, [r3], -lr
    99e0:	strdeq	fp, [r3], -r2
    99e4:	addlt	fp, r3, r0, lsl #10
    99e8:			; <UNDEFINED> instruction: 0xf7ff9001
    99ec:	stmdals	r1, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    99f0:	ldcl	7, cr15, [r8], #-1008	; 0xfffffc10
    99f4:	strmi	fp, [r4], -r8, lsl #10
    99f8:			; <UNDEFINED> instruction: 0xf7fc2002
    99fc:	stmdbmi	pc, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    9a00:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9a04:	andcs	r4, r0, r5, lsl #12
    9a08:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a0c:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    9a10:	strtmi	r4, [r8], -r1, lsl #12
    9a14:	bl	9c7a10 <__read_chk@plt+0x9c04e4>
    9a18:			; <UNDEFINED> instruction: 0xf7fc2002
    9a1c:	strmi	lr, [r1], -r8, asr #27
    9a20:			; <UNDEFINED> instruction: 0xf7fc4620
    9a24:	andcs	lr, r2, r6, ror #28
    9a28:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    9a2c:	andcs	r4, sl, r1, lsl #12
    9a30:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a34:			; <UNDEFINED> instruction: 0xf7ff2002
    9a38:	svclt	0x0000ffd5
    9a3c:	andeq	fp, r3, r2, ror #29
    9a40:	andeq	fp, r3, lr, ror #29
    9a44:	vqrshl.s8	d27, d24, d7
    9a48:	blmi	2d2004 <__read_chk@plt+0x2caad8>
    9a4c:	msrmi	(UNDEF: 105), r6
    9a50:	strmi	r4, [r4], -sl, lsl #20
    9a54:	andvs	r4, r1, fp, ror r4
    9a58:	stclvs	8, cr5, [r8], #628	; 0x274
    9a5c:			; <UNDEFINED> instruction: 0xf7fdb110
    9a60:	rsbvs	lr, r0, #80, 24	; 0x5000
    9a64:	mlacc	ip, r4, r8, pc	; <UNPREDICTABLE>
    9a68:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9a6c:	eorcc	pc, ip, r4, lsl #17
    9a70:	adcvs	r6, r3, #44032	; 0xac00
    9a74:	svclt	0x0000bd38
    9a78:	andeq	ip, r5, ip, ror #27
    9a7c:	andeq	r0, r0, r8, ror r7
    9a80:	ldrlt	fp, [r0, #-352]	; 0xfffffea0
    9a84:			; <UNDEFINED> instruction: 0xf64b4604
    9a88:	bvs	1022a4c <__read_chk@plt+0x101b520>
    9a8c:			; <UNDEFINED> instruction: 0x63adf6cd
    9a90:			; <UNDEFINED> instruction: 0xf7fd6023
    9a94:	movwcs	lr, #2826	; 0xb0a
    9a98:	lfmlt	f6, 4, [r0, #-396]	; 0xfffffe74
    9a9c:	svclt	0x00004770
    9aa0:	mvnsmi	lr, #737280	; 0xb4000
    9aa4:	lfmmi	f2, 4, [pc], #-20	; 9a98 <__read_chk@plt+0x256c>
    9aa8:	blmi	ff5d0c <__read_chk@plt+0xfee7e0>
    9aac:	ldrbtmi	r2, [ip], #-0
    9ab0:			; <UNDEFINED> instruction: 0x2600493e
    9ab4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    9ab8:	ldmdavs	fp, {r0, r2, r3, r4, r5, sl, fp, lr}
    9abc:			; <UNDEFINED> instruction: 0xf04f9315
    9ac0:			; <UNDEFINED> instruction: 0xf7fd0300
    9ac4:			; <UNDEFINED> instruction: 0xf02de81a
    9ac8:	bmi	ec888c <__read_chk@plt+0xec1360>
    9acc:			; <UNDEFINED> instruction: 0x9605447c
    9ad0:	strtmi	r5, [r3], -r7, lsr #17
    9ad4:	stmdacs	r0, {r3, r4, r5, r7, r8, fp, sp, lr}
    9ad8:	ldmdbmi	r7!, {r0, r1, r4, r5, ip, lr, pc}
    9adc:			; <UNDEFINED> instruction: 0xf7fd4479
    9ae0:			; <UNDEFINED> instruction: 0x4604ebf4
    9ae4:	suble	r2, r8, r0, lsl #16
    9ae8:	tstcs	r1, r4, lsr sp
    9aec:			; <UNDEFINED> instruction: 0xf10d4630
    9af0:	ldrbtmi	r0, [sp], #-2076	; 0xfffff7e4
    9af4:	blx	3c7af8 <__read_chk@plt+0x3c05cc>
    9af8:	ldrtmi	r3, [r1], -r0, ror #10
    9afc:	eorscs	sl, r4, #8, 16	; 0x80000
    9b00:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    9b04:	ldc	7, cr15, [ip, #-1008]	; 0xfffffc10
    9b08:	strls	r2, [r6], -r1, lsl #6
    9b0c:	ldrmi	r9, [lr], -r9, lsl #6
    9b10:	movwls	sl, #31494	; 0x7b06
    9b14:			; <UNDEFINED> instruction: 0x464369b9
    9b18:	strtmi	r4, [r0], -sl, asr #12
    9b1c:			; <UNDEFINED> instruction: 0xf02c9500
    9b20:	cmplt	r8, sp, lsr #16	; <UNPREDICTABLE>
    9b24:	movwcc	r9, #6923	; 0x1b0b
    9b28:			; <UNDEFINED> instruction: 0x960abfb8
    9b2c:	strdcs	sp, [r1, -r2]
    9b30:			; <UNDEFINED> instruction: 0xf7ff4640
    9b34:	strb	pc, [sp, pc, ror #19]!	; <UNPREDICTABLE>
    9b38:			; <UNDEFINED> instruction: 0xf7fd4620
    9b3c:			; <UNDEFINED> instruction: 0xf7ffea32
    9b40:	andcs	pc, r0, r9, lsr #28
    9b44:	blx	45b6e <__read_chk@plt+0x3e642>
    9b48:	stc2	0, cr15, [r8], {5}
    9b4c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    9b50:			; <UNDEFINED> instruction: 0xf0086858
    9b54:			; <UNDEFINED> instruction: 0xf005fba1
    9b58:	andcs	pc, r0, fp, ror #17
    9b5c:	blx	ffa45ba0 <__read_chk@plt+0xffa3e674>
    9b60:	blx	fec45bc2 <__read_chk@plt+0xfec3e696>
    9b64:	blmi	41c3c8 <__read_chk@plt+0x414e9c>
    9b68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9b6c:	blls	563bdc <__read_chk@plt+0x55c6b0>
    9b70:	tstle	r5, sl, asr r0
    9b74:	pop	{r0, r1, r2, r4, ip, sp, pc}
    9b78:	ldmdbmi	r3, {r4, r5, r6, r7, r8, r9, pc}
    9b7c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    9b80:	svc	0x00baf7fc
    9b84:			; <UNDEFINED> instruction: 0xf7fd4604
    9b88:	ldmibvs	r9!, {r1, r6, r8, r9, fp, sp, lr, pc}
    9b8c:	stmdavs	r0, {r0, r1, r8, ip, pc}
    9b90:	bl	fec47b88 <__read_chk@plt+0xfec4065c>
    9b94:	strmi	r9, [r2], -r3, lsl #18
    9b98:			; <UNDEFINED> instruction: 0xf02d4620
    9b9c:			; <UNDEFINED> instruction: 0xe7d0fb37
    9ba0:	svc	0x0018f7fc
    9ba4:	muleq	r5, r2, sp
    9ba8:	andeq	r0, r0, r0, asr r7
    9bac:	andeq	fp, r3, lr, asr #28
    9bb0:	andeq	ip, r5, r4, ror sp
    9bb4:	andeq	r0, r0, r8, ror r7
    9bb8:			; <UNDEFINED> instruction: 0x0003d6b4
    9bbc:	andeq	sp, r5, lr, asr #10
    9bc0:	andeq	sp, r5, sl, asr #27
    9bc4:	ldrdeq	ip, [r5], -r8
    9bc8:	andeq	fp, r3, r6, asr #27
    9bcc:	svcmi	0x00f0e92d
    9bd0:	stc	6, cr4, [sp, #-12]!
    9bd4:			; <UNDEFINED> instruction: 0xf8df8b02
    9bd8:			; <UNDEFINED> instruction: 0xf8df4614
    9bdc:	ldrbtmi	r0, [ip], #-1556	; 0xfffff9ec
    9be0:	bcc	445408 <__read_chk@plt+0x43dedc>
    9be4:	cfstr64vc	mvdx15, [r3, #-692]	; 0xfffffd4c
    9be8:	bge	c529a8 <__read_chk@plt+0xc4b47c>
    9bec:	tstls	sp, pc, lsl #18
    9bf0:	cdp	8, 0, cr5, cr8, cr0, {1}
    9bf4:			; <UNDEFINED> instruction: 0xf8df2a90
    9bf8:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, lr}
    9bfc:			; <UNDEFINED> instruction: 0xf04f90c1
    9c00:	ldrmi	r0, [r0], -r0
    9c04:			; <UNDEFINED> instruction: 0xf7fd930f
    9c08:	ldrdcs	lr, [r1, -r4]
    9c0c:	beq	fe445474 <__read_chk@plt+0xfe43df48>
    9c10:	stcl	7, cr15, [r0, #1008]!	; 0x3f0
    9c14:			; <UNDEFINED> instruction: 0xf7fd447c
    9c18:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    9c1c:	b	147c18 <__read_chk@plt+0x1406ec>
    9c20:			; <UNDEFINED> instruction: 0xf7fd200a
    9c24:	andcs	lr, ip, r2, lsl #20
    9c28:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c2c:			; <UNDEFINED> instruction: 0xf7fd2002
    9c30:	strdcs	lr, [pc], -ip
    9c34:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c38:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9c3c:	movwls	r6, #39139	; 0x98e3
    9c40:			; <UNDEFINED> instruction: 0xf0002b00
    9c44:			; <UNDEFINED> instruction: 0xf04f8271
    9c48:	movwls	r3, #29695	; 0x73ff
    9c4c:	movwls	r2, #37632	; 0x9300
    9c50:	andcs	sl, r0, #37632	; 0x9300
    9c54:	movwls	sl, #43891	; 0xab73
    9c58:	svccs	0x0004f843
    9c5c:	mvnsle	r4, r3, lsr #5
    9c60:	beq	4454c8 <__read_chk@plt+0x43df9c>
    9c64:	blvc	ffa470a0 <__read_chk@plt+0xffa3fb74>
    9c68:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c6c:	bpl	4454d4 <__read_chk@plt+0x43dfa8>
    9c70:	rsbmi	r2, fp, #1073741824	; 0x40000000
    9c74:	andseq	pc, pc, #5
    9c78:	tsteq	pc, #3	; <UNPREDICTABLE>
    9c7c:	subsmi	fp, sl, #88, 30	; 0x160
    9c80:	vpmax.s8	d15, d2, d1
    9c84:			; <UNDEFINED> instruction: 0xf85b920c
    9c88:	tstmi	r3, #32
    9c8c:	eorcc	pc, r0, fp, asr #16
    9c90:	ldrmi	r9, [sl], -r7, lsl #22
    9c94:			; <UNDEFINED> instruction: 0xf0003201
    9c98:	adcmi	r8, fp, #-1879048189	; 0x90000003
    9c9c:	svclt	0x00b84618
    9ca0:	movwls	r4, #26155	; 0x662b
    9ca4:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ca8:			; <UNDEFINED> instruction: 0xf85b9a09
    9cac:	tstmi	r3, #32
    9cb0:	eorcc	pc, r0, fp, asr #16
    9cb4:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    9cb8:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    9cbc:	ldrhi	pc, [ip, #-2271]!	; 0xfffff721
    9cc0:	strbmi	pc, [sl, #-1103]	; 0xfffffbb1	; <UNPREDICTABLE>
    9cc4:	movwls	r4, #33915	; 0x847b
    9cc8:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    9ccc:	ldrbtmi	r4, [r8], #1608	; 0x648
    9cd0:	ldrcc	pc, [sl, #1731]	; 0x6c3
    9cd4:	movwls	r4, #17531	; 0x447b
    9cd8:	ldc	7, cr15, [r2], {252}	; 0xfc
    9cdc:	ldrdcc	pc, [r0], -r9
    9ce0:	teqcc	ip, #46137344	; 0x2c00000
    9ce4:	andcc	pc, r0, r9, asr #17
    9ce8:	blvs	fe4f0510 <__read_chk@plt+0xfe4e8fe4>
    9cec:	bvs	ff4f6400 <__read_chk@plt+0xff4eeed4>
    9cf0:			; <UNDEFINED> instruction: 0xf0002b00
    9cf4:	blls	2aa410 <__read_chk@plt+0x2a2ee4>
    9cf8:			; <UNDEFINED> instruction: 0xf8432200
    9cfc:	adcmi	r2, r3, #4, 30
    9d00:	blls	1fe4f4 <__read_chk@plt+0x1f6fc8>
    9d04:	andcc	r4, r1, #27262976	; 0x1a00000
    9d08:	cmphi	r3, r0	; <UNPREDICTABLE>
    9d0c:	movwls	r4, #26136	; 0x6618
    9d10:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d14:			; <UNDEFINED> instruction: 0xf85b9a09
    9d18:	tstmi	r3, #32
    9d1c:	eorcc	pc, r0, fp, asr #16
    9d20:	ldcge	14, cr10, [r2, #-592]	; 0xfffffdb0
    9d24:	ldrbmi	r2, [r9], -r0, lsl #5
    9d28:			; <UNDEFINED> instruction: 0xf7fd4630
    9d2c:	strtmi	lr, [r8], -r2, asr #17
    9d30:	bl	ff9c7d28 <__read_chk@plt+0xff9c07fc>
    9d34:	ldrdge	pc, [r0], -r5
    9d38:	ldrdvc	pc, [r0], -r9
    9d3c:			; <UNDEFINED> instruction: 0xf00045ba
    9d40:	svclt	0x00ac80f5
    9d44:	movwcs	r2, #769	; 0x301
    9d48:			; <UNDEFINED> instruction: 0xf7fd9303
    9d4c:	blls	1046d4 <__read_chk@plt+0xfd1a8>
    9d50:	blcs	2dd6c <__read_chk@plt+0x26840>
    9d54:	rscshi	pc, r2, r0, asr #32
    9d58:	ldcge	8, cr6, [r4, #-424]	; 0xfffffe58
    9d5c:	ldrdcc	pc, [r4], -r9
    9d60:	streq	lr, [sl, -r7, lsr #23]
    9d64:	mlavs	pc, fp, sl, r1	; <UNPREDICTABLE>
    9d68:	rsbvs	r2, fp, r0, lsl #22
    9d6c:			; <UNDEFINED> instruction: 0xf107bfbf
    9d70:	bls	2d7d74 <__read_chk@plt+0x2d0848>
    9d74:	stmib	r5, {r0, r1, r3, r4, r7, fp, ip}^
    9d78:			; <UNDEFINED> instruction: 0xf7fc7300
    9d7c:	movwcs	lr, #3530	; 0xdca
    9d80:			; <UNDEFINED> instruction: 0x461a4631
    9d84:	ldrbtvs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9d88:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9d8c:	stcge	0, cr5, [lr, #-0]
    9d90:	andcc	r9, r1, r6, lsl #16
    9d94:	b	ff047d90 <__read_chk@plt+0xff040864>
    9d98:			; <UNDEFINED> instruction: 0xf8d39b05
    9d9c:	andls	sl, r3, r0
    9da0:			; <UNDEFINED> instruction: 0xf7fc4628
    9da4:	movwlt	lr, #35294	; 0x89de
    9da8:	cdpne	8, 7, cr6, cr11, cr15, {1}
    9dac:	ldmdale	r0, {r1, r2, r3, r8, r9, fp, sp}
    9db0:			; <UNDEFINED> instruction: 0xf013e8df
    9db4:	mvnseq	r0, pc, lsr #1
    9db8:	andeq	r0, pc, pc
    9dbc:	andeq	r0, pc, pc
    9dc0:	andeq	r0, pc, pc
    9dc4:	adceq	r0, sl, pc
    9dc8:	adceq	r0, r1, pc
    9dcc:	andeq	r0, pc, pc
    9dd0:	andcs	r0, r5, #117	; 0x75
    9dd4:	andcs	r4, r0, r1, asr #12
    9dd8:	mcr	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    9ddc:			; <UNDEFINED> instruction: 0xf02d4639
    9de0:	strtmi	pc, [r8], -r3, ror #19
    9de4:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9de8:	bicsle	r2, sp, r0, lsl #16
    9dec:			; <UNDEFINED> instruction: 0xf1ba9b03
    9df0:			; <UNDEFINED> instruction: 0xf1a30f04
    9df4:	blx	fecd6df8 <__read_chk@plt+0xfeccf8cc>
    9df8:	b	1406c0c <__read_chk@plt+0x13ff6e0>
    9dfc:	svclt	0x00081353
    9e00:	blcs	12a08 <__read_chk@plt+0xb4dc>
    9e04:	sbcshi	pc, r8, r0, asr #32
    9e08:	blcs	30a1c <__read_chk@plt+0x294f0>
    9e0c:	svcge	0x006cf77f
    9e10:	ldrbtmi	r4, [sp], #-3581	; 0xfffff203
    9e14:	blcs	24cc8 <__read_chk@plt+0x1d79c>
    9e18:	svcge	0x0066f47f
    9e1c:	strmi	r9, [r3], -r7, lsl #16
    9e20:	andle	r3, sl, r1, lsl #6
    9e24:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e28:	bls	274d38 <__read_chk@plt+0x26d80c>
    9e2c:	addeq	lr, r0, r3, lsl #22
    9e30:	ldccc	8, cr15, [r8], #320	; 0x140
    9e34:			; <UNDEFINED> instruction: 0xf040421a
    9e38:	mrc	0, 0, r8, cr8, cr9, {7}
    9e3c:			; <UNDEFINED> instruction: 0xf7fd0a10
    9e40:	blge	ff0c4200 <__read_chk@plt+0xff0bccd4>
    9e44:	bl	f067c <__read_chk@plt+0xe9150>
    9e48:			; <UNDEFINED> instruction: 0xf8500080
    9e4c:	andsmi	r3, sl, #184, 24	; 0xb800
    9e50:	svcge	0x004af43f
    9e54:	ldmdbge	sl!, {r0, r2, r3, r9, fp, ip, pc}
    9e58:	beq	4456c0 <__read_chk@plt+0x43e194>
    9e5c:	andsvs	r2, r3, lr, ror #6
    9e60:	b	ff4c7e58 <__read_chk@plt+0xff4c092c>
    9e64:	strmi	r1, [r7], -r3, asr #24
    9e68:	teqhi	r6, r0	; <UNPREDICTABLE>
    9e6c:	vcmpege.f32	s8, s15
    9e70:	teqcs	r2, r3, lsl #12
    9e74:			; <UNDEFINED> instruction: 0x4630447a
    9e78:	ldc	7, cr15, [r4], {252}	; 0xfc
    9e7c:	bmi	ff9352dc <__read_chk@plt+0xff92ddb0>
    9e80:	mrc	6, 0, r4, cr8, cr11, {1}
    9e84:			; <UNDEFINED> instruction: 0x46281a90
    9e88:			; <UNDEFINED> instruction: 0xf7fd447a
    9e8c:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
    9e90:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
    9e94:	ldrtmi	r6, [r1], -r8, lsr #16
    9e98:	b	cc7e90 <__read_chk@plt+0xcc0964>
    9e9c:	blls	143b34 <__read_chk@plt+0x13c608>
    9ea0:	blvs	fe6126bc <__read_chk@plt+0xfe60b190>
    9ea4:	teqle	r7, r0, lsl #16
    9ea8:	ldrbtmi	r4, [r9], #-2522	; 0xfffff626
    9eac:	mcr	7, 1, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    9eb0:			; <UNDEFINED> instruction: 0xf97af02d
    9eb4:	movwcc	r6, #7091	; 0x1bb3
    9eb8:	blvs	fece2d8c <__read_chk@plt+0xfecdb860>
    9ebc:			; <UNDEFINED> instruction: 0xf77f2b02
    9ec0:	ldmibmi	r5, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    9ec4:	andcs	r2, r0, r5, lsl #4
    9ec8:			; <UNDEFINED> instruction: 0xf7fc4479
    9ecc:			; <UNDEFINED> instruction: 0xf02dee16
    9ed0:	andcs	pc, fp, fp, ror #18
    9ed4:			; <UNDEFINED> instruction: 0xffcaf02a
    9ed8:	andcs	r9, sp, r3
    9edc:			; <UNDEFINED> instruction: 0xffc6f02a
    9ee0:	strmi	r9, [r2], -r3, lsl #18
    9ee4:	ldrbtmi	r4, [r8], #-2253	; 0xfffff733
    9ee8:			; <UNDEFINED> instruction: 0xf95ef02d
    9eec:	blx	2c7ef2 <__read_chk@plt+0x2c09c6>
    9ef0:			; <UNDEFINED> instruction: 0xf7ff2000
    9ef4:	stmibmi	sl, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    9ef8:	andcs	r2, r0, r5, lsl #4
    9efc:			; <UNDEFINED> instruction: 0xf7fc4479
    9f00:			; <UNDEFINED> instruction: 0xf02dedfc
    9f04:	smlsld	pc, fp, r1, r9	; <UNPREDICTABLE>
    9f08:			; <UNDEFINED> instruction: 0xf960f008
    9f0c:	blx	fe7c5f3a <__read_chk@plt+0xfe7bea0e>
    9f10:			; <UNDEFINED> instruction: 0xf7ffe746
    9f14:	strb	pc, [r3, -r5, asr #27]	; <UNPREDICTABLE>
    9f18:	andcs	r4, r0, r2, asr #19
    9f1c:			; <UNDEFINED> instruction: 0xf7fc4479
    9f20:	blls	1456d8 <__read_chk@plt+0x13e1ac>
    9f24:			; <UNDEFINED> instruction: 0xf02d6ad9
    9f28:			; <UNDEFINED> instruction: 0xe7c3f93f
    9f2c:	ldrdcc	pc, [r4], -r9
    9f30:	addsmi	r6, sl, #6946816	; 0x6a0000
    9f34:	movwcs	fp, #4020	; 0xfb4
    9f38:	str	r2, [r5, -r1, lsl #6]
    9f3c:	cdp2	0, 9, cr15, cr6, cr15, {1}
    9f40:	ldrbtmi	r4, [pc], #-4025	; 9f48 <__read_chk@plt+0x2a1c>
    9f44:			; <UNDEFINED> instruction: 0x46036bfa
    9f48:	suble	r2, r6, r0, lsl #20
    9f4c:	svclt	0x00ac4290
    9f50:	mrscs	r2, (UNDEF: 17)
    9f54:	subscs	pc, r7, #536870912	; 0x20000000
    9f58:	svclt	0x00d44293
    9f5c:			; <UNDEFINED> instruction: 0xf041460a
    9f60:	orrlt	r0, r2, r1, lsl #4
    9f64:	svcge	0x00564ab1
    9f68:			; <UNDEFINED> instruction: 0x4638447a
    9f6c:			; <UNDEFINED> instruction: 0xf7fc63d3
    9f70:	strmi	lr, [r2], r0, lsr #30
    9f74:	suble	r2, r8, r0, lsl #16
    9f78:	ldmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f7c:	stmiami	ip!, {r0, r9, sl, lr}
    9f80:			; <UNDEFINED> instruction: 0xf02d4478
    9f84:	svcmi	0x00abf943
    9f88:	blvs	feedb18c <__read_chk@plt+0xfeed3c60>
    9f8c:	strbmi	fp, [r8], -fp, asr #6
    9f90:	b	fedc7f88 <__read_chk@plt+0xfedc0a5c>
    9f94:			; <UNDEFINED> instruction: 0xf8d94ba8
    9f98:	ldrbtmi	r2, [fp], #-0
    9f9c:	ldrdge	pc, [r0], -r5
    9fa0:	blcs	24e14 <__read_chk@plt+0x1d8e8>
    9fa4:	smladcs	r4, r4, pc, fp	; <UNPREDICTABLE>
    9fa8:	ldrmi	r2, [r7], #-1852	; 0xfffff8c4
    9fac:	andvc	pc, r0, r9, asr #17
    9fb0:	blls	203b00 <__read_chk@plt+0x1fc5d4>
    9fb4:	ldrt	r9, [r3], r6, lsl #6
    9fb8:	andcs	r4, r5, #160, 18	; 0x280000
    9fbc:			; <UNDEFINED> instruction: 0xf7fc4479
    9fc0:			; <UNDEFINED> instruction: 0x4605ed9c
    9fc4:			; <UNDEFINED> instruction: 0xf7fc4650
    9fc8:			; <UNDEFINED> instruction: 0x4601e996
    9fcc:			; <UNDEFINED> instruction: 0xf02d4628
    9fd0:	andcs	pc, r1, sp, lsl r9	; <UNPREDICTABLE>
    9fd4:	ldc	7, cr15, [r6], {252}	; 0xfc
    9fd8:	strmi	lr, [r2], -r6, lsl #13
    9fdc:	mvnsvs	r2, #0, 2
    9fe0:			; <UNDEFINED> instruction: 0xf02fe7b8
    9fe4:	bge	5c8168 <__read_chk@plt+0x5c0c3c>
    9fe8:	andcs	r4, r3, r1, lsl #12
    9fec:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9ff0:	sbcle	r2, ip, r0, lsl #16
    9ff4:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    9ff8:	bicle	r2, r8, r2, lsl #22
    9ffc:	movwcs	r4, #6288	; 0x1890
    a000:	ldrbtmi	r6, [r8], #-955	; 0xfffffc45
    a004:			; <UNDEFINED> instruction: 0xf8d0f02d
    a008:	smlabtcs	r1, r1, r7, lr
    a00c:			; <UNDEFINED> instruction: 0xf7fc4638
    a010:	bmi	fe344fa0 <__read_chk@plt+0xfe33da74>
    a014:			; <UNDEFINED> instruction: 0x4653a816
    a018:			; <UNDEFINED> instruction: 0x4639447a
    a01c:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a020:	cmnle	fp, r0, lsl #16
    a024:			; <UNDEFINED> instruction: 0xf7fc4638
    a028:	str	lr, [ip, r2, lsr #28]!
    a02c:			; <UNDEFINED> instruction: 0x212f6a6d
    a030:			; <UNDEFINED> instruction: 0xf7fd4628
    a034:	tstlt	r0, lr, lsr #19
    a038:	blcs	2814c <__read_chk@plt+0x20c20>
    a03c:	mrcge	1, 2, sp, cr6, cr12, {2}
    a040:	rsbscs	r9, r8, #458752	; 0x70000
    a044:			; <UNDEFINED> instruction: 0xf7fc4631
    a048:	stmdacs	pc, {r3, r4, r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    a04c:	mrcge	6, 7, APSR_nzcv, cr5, cr15, {3}
    a050:			; <UNDEFINED> instruction: 0xf7fc4628
    a054:	ldmvs	r3!, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    a058:	addmi	r3, r3, #1
    a05c:	mcrge	4, 7, pc, cr13, cr15, {7}	; <UNPREDICTABLE>
    a060:			; <UNDEFINED> instruction: 0x4629a85a
    a064:	stm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a068:			; <UNDEFINED> instruction: 0xf47f2800
    a06c:	blmi	1db5c0c <__read_chk@plt+0x1dae6e0>
    a070:	ldmdami	r6!, {r0, r9, sp}^
    a074:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    a078:			; <UNDEFINED> instruction: 0xf02d639a
    a07c:			; <UNDEFINED> instruction: 0xe6dcf895
    a080:	strmi	r9, [r3], -r7, lsl #16
    a084:	teqle	r4, r1, lsl #6
    a088:	beq	fe4458f0 <__read_chk@plt+0xfe43e3c4>
    a08c:	stcl	7, cr15, [lr, #1008]!	; 0x3f0
    a090:	bcc	4458f8 <__read_chk@plt+0x43e3cc>
    a094:	beq	4458fc <__read_chk@plt+0x43e3d0>
    a098:			; <UNDEFINED> instruction: 0xd1273301
    a09c:	blx	cc80a0 <__read_chk@plt+0xcc0b74>
    a0a0:			; <UNDEFINED> instruction: 0xf02a200b
    a0a4:	andls	pc, r3, r3, ror #29
    a0a8:			; <UNDEFINED> instruction: 0xf02a200d
    a0ac:	stmdbls	r3, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a0b0:	stmdami	r7!, {r1, r9, sl, lr}^
    a0b4:			; <UNDEFINED> instruction: 0xf02d4478
    a0b8:	bmi	19c829c <__read_chk@plt+0x19c0d70>
    a0bc:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    a0c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a0c4:	subsmi	r9, sl, r1, asr #23
    a0c8:	addhi	pc, r3, r0, asr #32
    a0cc:	cfstr64vc	mvdx15, [r3, #-52]	; 0xffffffcc
    a0d0:	blhi	c53cc <__read_chk@plt+0xbdea0>
    a0d4:	svchi	0x00f0e8bd
    a0d8:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    a0dc:	stmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a0e0:	ldmdami	sp, {r0, r9, sl, lr}^
    a0e4:			; <UNDEFINED> instruction: 0xf02d4478
    a0e8:	ldrb	pc, [sp, #2193]!	; 0x891	; <UNPREDICTABLE>
    a0ec:	stmia	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0f0:			; <UNDEFINED> instruction: 0xf7fce7d4
    a0f4:	strb	lr, [r7, r6, lsr #21]
    a0f8:	str	r1, [r0, r5, asr #24]!
    a0fc:	ldm	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a100:	ldmdami	r6, {r0, r9, sl, lr}^
    a104:			; <UNDEFINED> instruction: 0xf02d4478
    a108:	str	pc, [fp, r1, lsl #17]
    a10c:	bhi	1c5748 <__read_chk@plt+0x1be21c>
    a110:			; <UNDEFINED> instruction: 0xf7fce5d0
    a114:			; <UNDEFINED> instruction: 0x4601e8f0
    a118:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    a11c:			; <UNDEFINED> instruction: 0xf876f02d
    a120:			; <UNDEFINED> instruction: 0xf7fd4638
    a124:	ldrt	lr, [r5], r6, lsr #17
    a128:	stmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a12c:	movwcc	r4, #5635	; 0x1603
    a130:	eorle	r9, r4, r7
    a134:			; <UNDEFINED> instruction: 0x212f6a65
    a138:			; <UNDEFINED> instruction: 0xf7fd4628
    a13c:	strmi	lr, [r4], -sl, lsr #18
    a140:	suble	r2, r8, r0, lsl #16
    a144:	blcs	28258 <__read_chk@plt+0x20d2c>
    a148:	blls	27e264 <__read_chk@plt+0x276d38>
    a14c:	vst1.8	{d20-d22}, [pc :128], r9
    a150:	andvc	r7, r3, r0, lsl #4
    a154:			; <UNDEFINED> instruction: 0xf7fc9807
    a158:	mcrrne	8, 15, lr, r1, cr8
    a15c:	andsle	r4, r9, r3, lsl #12
    a160:	tstcs	r1, r7, lsl #22
    a164:			; <UNDEFINED> instruction: 0xf003425a
    a168:			; <UNDEFINED> instruction: 0xf002031f
    a16c:	svclt	0x0058021f
    a170:	eorcs	r4, pc, #805306373	; 0x30000005
    a174:	vpmax.u8	d15, d3, d1
    a178:	movwls	r7, #36898	; 0x9022
    a17c:			; <UNDEFINED> instruction: 0xf7fde568
    a180:	stmdavs	r0, {r1, r2, r6, fp, sp, lr, pc}
    a184:	ldm	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a188:	ldmdami	r6!, {r0, r9, sl, lr}
    a18c:			; <UNDEFINED> instruction: 0xf02d4478
    a190:	ldrb	pc, [sp, #-2059]	; 0xfffff7f5	; <UNPREDICTABLE>
    a194:	movwls	r9, #30727	; 0x7807
    a198:	b	14c8190 <__read_chk@plt+0x14c0c64>
    a19c:	ldmdbmi	r2!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a1a0:	andcs	r2, r0, r5, lsl #4
    a1a4:			; <UNDEFINED> instruction: 0xf7fc4479
    a1a8:			; <UNDEFINED> instruction: 0xf02ceca8
    a1ac:	strdcs	pc, [fp], -sp
    a1b0:	cdp2	0, 5, cr15, cr12, cr10, {1}
    a1b4:	andcs	r9, sp, r3
    a1b8:	cdp2	0, 5, cr15, cr8, cr10, {1}
    a1bc:	strmi	r9, [r2], -r3, lsl #18
    a1c0:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
    a1c4:			; <UNDEFINED> instruction: 0xfff0f02c
    a1c8:			; <UNDEFINED> instruction: 0xf99cf7ff
    a1cc:			; <UNDEFINED> instruction: 0xf7ff2000
    a1d0:			; <UNDEFINED> instruction: 0xf7fcfc09
    a1d4:	blmi	9c51dc <__read_chk@plt+0x9bdcb0>
    a1d8:	rsbseq	pc, lr, #64, 12	; 0x4000000
    a1dc:	stmdami	r6!, {r0, r2, r5, r8, fp, lr}
    a1e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    a1e4:			; <UNDEFINED> instruction: 0xf02d4478
    a1e8:	svclt	0x0000f99f
    a1ec:	andeq	ip, r5, r2, ror #24
    a1f0:	andeq	r0, r0, r0, asr r7
    a1f4:	andeq	sp, r5, r4, lsl #26
    a1f8:	andeq	sp, r5, r4, asr ip
    a1fc:	andeq	fp, r3, r2, lsr lr
    a200:	andeq	sp, r5, r4, asr #24
    a204:	muleq	r5, r0, fp
    a208:	andeq	sp, r5, r6, lsl #22
    a20c:	andeq	fp, r3, r0, lsr #26
    a210:			; <UNDEFINED> instruction: 0xfffff6cd
    a214:			; <UNDEFINED> instruction: 0x0003bbb2
    a218:	andeq	fp, r3, ip, ror #23
    a21c:	andeq	fp, r3, r2, ror #23
    a220:	andeq	fp, r3, r8, lsr fp
    a224:	andeq	fp, r3, r8, ror #22
    a228:	ldrdeq	sp, [r5], -r6
    a22c:			; <UNDEFINED> instruction: 0x0005d9b0
    a230:	andeq	fp, r3, r4, lsr sl
    a234:	muleq	r5, r0, r9
    a238:	andeq	sp, r5, lr, ror r9
    a23c:	andeq	fp, r3, ip, ror #22
    a240:	andeq	fp, r3, r6, lsl #20
    a244:			; <UNDEFINED> instruction: 0xfffff629
    a248:	andeq	sp, r5, r4, lsr #17
    a24c:	ldrdeq	fp, [r3], -sl
    a250:	andeq	fp, r3, r4, lsl sl
    a254:	andeq	ip, r5, r2, lsl #15
    a258:	muleq	r3, ip, sl
    a25c:	ldrdeq	fp, [r3], -ip
    a260:	andeq	fp, r3, r6, lsl #21
    a264:	ldrdeq	fp, [r3], -r0
    a268:	andeq	fp, r3, r4, lsr r9
    a26c:	andeq	fp, r3, r6, lsl #18
    a270:			; <UNDEFINED> instruction: 0x0003cab4
    a274:	andeq	fp, r3, r6, lsr #15
    a278:			; <UNDEFINED> instruction: 0x0003b7bc
    a27c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    a280:	tstlt	r0, r8, asr sl
    a284:			; <UNDEFINED> instruction: 0xf02f4770
    a288:	svclt	0x0000b8d7
    a28c:	muleq	r5, sl, r6
    a290:	blcs	282c4 <__read_chk@plt+0x20d98>
    a294:	ldrtlt	sp, [r0], #-56	; 0xffffffc8
    a298:	and	r2, sl, r0, lsr #10
    a29c:			; <UNDEFINED> instruction: 0xf1012b2b
    a2a0:	svclt	0x00080101
    a2a4:	stcpl	8, cr15, [r1], {-0}
    a2a8:			; <UNDEFINED> instruction: 0xf800d001
    a2ac:	stmdavc	fp, {r0, sl, fp, ip, sp}
    a2b0:	blcs	976f44 <__read_chk@plt+0x96fa18>
    a2b4:	andeq	pc, r1, r0, lsl #2
    a2b8:	stmdavc	sl, {r4, r5, r6, r7, r8, ip, lr, pc}^
    a2bc:	stmvc	ip, {r1, r4, r8, r9, ip, sp, pc}
    a2c0:	bcs	e76ed8 <__read_chk@plt+0xe6f9ac>
    a2c4:			; <UNDEFINED> instruction: 0x0112bf9c
    a2c8:	rscseq	pc, r0, #2
    a2cc:	bcs	11c06e8 <__read_chk@plt+0x11b91bc>
    a2d0:	bcc	dfa128 <__read_chk@plt+0xdf2bfc>
    a2d4:	tsteq	r2, r7, asr sl
    a2d8:	lfmcs	f3, 1, [r9], #-840	; 0xfffffcb8
    a2dc:	ldccc	15, cr11, [r0], #-624	; 0xfffffd90
    a2e0:	stmdble	r4, {r2, r5, r6, r7, r9, ip, sp, pc}
    a2e4:	svclt	0x00942c46
    a2e8:	mrrccc	12, 3, r3, r7, cr7
    a2ec:	smlattcc	r3, r4, r2, fp
    a2f0:			; <UNDEFINED> instruction: 0xf8004422
    a2f4:	stmdavc	fp, {r0, sl, fp, sp}
    a2f8:	bicsle	r2, sl, r0, lsl #22
    a2fc:	andvc	r2, r3, r0, lsl #6
    a300:			; <UNDEFINED> instruction: 0x4770bc30
    a304:	ldrb	r3, [r0, r1, lsl #2]
    a308:	andvc	r2, r3, r0, lsl #6
    a30c:	svclt	0x00004770
    a310:			; <UNDEFINED> instruction: 0xf0127802
    a314:	ldrdle	r0, [r4], #-255	; 0xffffff01
    a318:			; <UNDEFINED> instruction: 0xf022b4f0
    a31c:	strcs	r0, [r0], #-1312	; 0xfffffae0
    a320:	bcs	ec2348 <__read_chk@plt+0xebae1c>
    a324:	stmdavc	r2, {r1, r3, r4, r5, r8, ip, lr, pc}^
    a328:			; <UNDEFINED> instruction: 0xf0123001
    a32c:			; <UNDEFINED> instruction: 0xf0220fdf
    a330:	eorle	r0, pc, r0, lsr #10
    a334:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    a338:	sbcslt	r3, fp, #4160	; 0x1040
    a33c:	svclt	0x00882b09
    a340:	stmiale	lr!, {r0, r2, r8, sl, fp, sp}^
    a344:			; <UNDEFINED> instruction: 0xf1a67846
    a348:			; <UNDEFINED> instruction: 0xf0260530
    a34c:	svccc	0x00410720
    a350:	sfmcs	f3, 1, [r9, #-948]	; 0xfffffc4c
    a354:	svccs	0x0005bf88
    a358:	ldccs	8, cr13, [r3], {227}	; 0xe3
    a35c:	bcs	e813dc <__read_chk@plt+0xe79eb0>
    a360:	bcs	11c07bc <__read_chk@plt+0x11b9290>
    a364:			; <UNDEFINED> instruction: 0xf1a2d811
    a368:	tsteq	fp, r7, lsr r3
    a36c:	mrccs	2, 1, fp, cr9, cr11, {6}
    a370:	vmlacs.f16	s27, s12, s12	; <UNPREDICTABLE>
    a374:			; <UNDEFINED> instruction: 0xf1a6bf94
    a378:			; <UNDEFINED> instruction: 0xf1a60537
    a37c:	rsclt	r0, sp, #364904448	; 0x15c00000
    a380:	andcc	r4, r1, fp, lsr #8
    a384:	strcc	r5, [r1], #-1291	; 0xfffffaf5
    a388:			; <UNDEFINED> instruction: 0xf1a2e7cd
    a38c:	tsteq	fp, r7, asr r3
    a390:	ubfx	fp, fp, #5, #13
    a394:	svclt	0x00082c14
    a398:	andle	r4, r0, r8, lsl #12
    a39c:	ldcllt	0, cr2, [r0]
    a3a0:	andcs	r4, r0, r0, ror r7
    a3a4:	svclt	0x00004770
    a3a8:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    a3ac:	strtmi	r4, [r5], -r4, lsl #12
    a3b0:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    a3b4:			; <UNDEFINED> instruction: 0xf9d2f012
    a3b8:			; <UNDEFINED> instruction: 0xf7fc4628
    a3bc:	stccs	14, cr14, [r0], {118}	; 0x76
    a3c0:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    a3c4:	svclt	0x00004770
    a3c8:			; <UNDEFINED> instruction: 0xf7fcb510
    a3cc:	stmdbvs	r3, {r3, r5, r8, sl, fp, sp, lr, pc}
    a3d0:	ldmvs	r8, {r2, r9, sl, lr}
    a3d4:	stc2l	0, cr15, [r0, #140]	; 0x8c
    a3d8:	andcs	r6, r0, r3, lsr #18
    a3dc:	ldclt	0, cr6, [r0, #-608]	; 0xfffffda0
    a3e0:			; <UNDEFINED> instruction: 0x460cb570
    a3e4:			; <UNDEFINED> instruction: 0xf7fc4615
    a3e8:	ldmdbmi	fp!, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    a3ec:			; <UNDEFINED> instruction: 0x46064479
    a3f0:			; <UNDEFINED> instruction: 0xf7fc4620
    a3f4:	stmdblt	r0!, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    a3f8:	bllt	18e84ac <__read_chk@plt+0x18e0f80>
    a3fc:	andcs	r6, r0, r0, ror r1
    a400:	ldmdbmi	r6!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    a404:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a408:	mrc	7, 5, APSR_nzcv, cr10, cr12, {7}
    a40c:	stmdavc	fp!, {r3, r5, r8, fp, ip, sp, pc}
    a410:	teqle	sl, r0, lsl #22
    a414:	andcs	r6, r0, r0, lsr r2
    a418:	ldmdbmi	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    a41c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a420:	mcr	7, 5, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    a424:	stmdbmi	pc!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    a428:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a42c:	mcr	7, 5, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    a430:	pushmi	{r5, r7, r8, r9, ip, sp, pc}
    a434:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a438:	mcr	7, 5, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    a43c:	teqle	lr, r0, lsl #16
    a440:	bllt	fe6e84f4 <__read_chk@plt+0xfe6e0fc8>
    a444:			; <UNDEFINED> instruction: 0xf8962301
    a448:	andcs	r2, r0, ip, lsr #32
    a44c:	andeq	pc, r0, #-1946157055	; 0x8c000001
    a450:	eorcs	pc, ip, r6, lsl #17
    a454:			; <UNDEFINED> instruction: 0x4601bd70
    a458:	strtmi	r2, [r8], -sl, lsl #4
    a45c:	mcr	7, 1, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    a460:	andcs	r6, r0, r0, ror r1
    a464:	bvs	1c4439c <__read_chk@plt+0x1c3ce70>
    a468:	mrc	7, 0, APSR_nzcv, cr14, cr12, {7}
    a46c:	orrslt	r7, r3, fp, lsr #16
    a470:			; <UNDEFINED> instruction: 0x4628491e
    a474:			; <UNDEFINED> instruction: 0xf7fc4479
    a478:	cmnlt	r0, r4, lsl #29
    a47c:			; <UNDEFINED> instruction: 0xf7fc4628
    a480:	rsbsvs	lr, r0, #224, 28	; 0xe00
    a484:	strdcs	fp, [r0], -r8
    a488:			; <UNDEFINED> instruction: 0x4601bd70
    a48c:	strtmi	r2, [r8], -sl, lsl #4
    a490:	mcr	7, 0, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    a494:			; <UNDEFINED> instruction: 0x2000e7be
    a498:	lfmlt	f6, 2, [r0, #-448]!	; 0xfffffe40
    a49c:			; <UNDEFINED> instruction: 0xf954f7ff
    a4a0:	rscsle	r2, r0, r0, lsl #16
    a4a4:			; <UNDEFINED> instruction: 0xf6c020fb
    a4a8:	ldcllt	0, cr2, [r0, #-0]
    a4ac:	andcs	r4, sl, #1048576	; 0x100000
    a4b0:			; <UNDEFINED> instruction: 0xf7fb4628
    a4b4:	blx	fec45ca4 <__read_chk@plt+0xfec3e778>
    a4b8:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    a4bc:	adccs	lr, lr, r3, asr #15
    a4c0:	andcs	pc, r0, r0, asr #13
    a4c4:			; <UNDEFINED> instruction: 0xf7fcbd70
    a4c8:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    a4cc:	addlt	sp, r0, #219	; 0xdb
    a4d0:	eorvs	pc, r0, r0, asr #32
    a4d4:	svclt	0x0000bd70
    a4d8:			; <UNDEFINED> instruction: 0x0003c8bc
    a4dc:			; <UNDEFINED> instruction: 0x0003c8b6
    a4e0:	strdeq	ip, [r3], -r2
    a4e4:	andeq	ip, r3, r2, lsr #17
    a4e8:			; <UNDEFINED> instruction: 0x0003c8b2
    a4ec:	muleq	r3, r4, r3
    a4f0:			; <UNDEFINED> instruction: 0xf7ffb508
    a4f4:	ldrdcs	pc, [r0], -r5
    a4f8:	svclt	0x0000bd08
    a4fc:			; <UNDEFINED> instruction: 0x4604b510
    a500:	stc	7, cr15, [ip], {252}	; 0xfc
    a504:	tstcs	r6, r1, lsl #4
    a508:	strtmi	r6, [r0], -r3, lsl #18
    a50c:			; <UNDEFINED> instruction: 0xf7fc611a
    a510:			; <UNDEFINED> instruction: 0xf643efa2
    a514:			; <UNDEFINED> instruction: 0xf6c070ff
    a518:	ldclt	0, cr2, [r0, #-0]
    a51c:			; <UNDEFINED> instruction: 0x4605b530
    a520:	strmi	fp, [r4], -r3, lsl #1
    a524:	stmdbvs	r4, {r3, r4, r5, r8, ip, sp, pc}
    a528:	stmdbvs	r4!, {r2, r3, r5, r8, ip, sp, pc}^
    a52c:	andle	r2, r5, r0, lsl #24
    a530:	strcs	fp, [r1], #-4044	; 0xfffff034
    a534:	strtmi	r2, [r0], -r0, lsl #8
    a538:	ldclt	0, cr11, [r0, #-12]!
    a53c:	strtmi	r2, [r3], -r2, lsl #4
    a540:	strtmi	r9, [r1], -r0, lsl #4
    a544:	strtmi	r4, [r0], -r2, lsr #12
    a548:	bl	1b48540 <__read_chk@plt+0x1b41014>
    a54c:	tstle	r4, r2, asr #24
    a550:	cmpvs	r0, sl, lsr #18
    a554:	andlt	r4, r3, r0, lsr #12
    a558:			; <UNDEFINED> instruction: 0xf7fcbd30
    a55c:	stmdbvs	sl!, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
    a560:	ldrmi	r2, [ip], -r1, lsl #6
    a564:	cmpvs	r3, r0, lsr #12
    a568:	ldclt	0, cr11, [r0, #-12]!
    a56c:	movwcs	fp, #1392	; 0x570
    a570:	andvs	r4, fp, lr, lsl #12
    a574:	strmi	r4, [r5], -fp, asr #18
    a578:			; <UNDEFINED> instruction: 0xf7fc4479
    a57c:	cmplt	r8, r2, lsl #28
    a580:	strtmi	r4, [r8], -r9, asr #18
    a584:			; <UNDEFINED> instruction: 0xf7fc4479
    a588:	bllt	1a45d80 <__read_chk@plt+0x1a3e854>
    a58c:	eorcs	r4, pc, r7, asr #26
    a590:	and	r4, r2, sp, ror r4
    a594:	eorcs	r4, pc, r6, asr #26
    a598:			; <UNDEFINED> instruction: 0xf7fc447d
    a59c:			; <UNDEFINED> instruction: 0x4604ea52
    a5a0:	rsbsle	r2, r6, r0, lsl #16
    a5a4:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    a5a8:	strtmi	r2, [r9], -r0, lsl #4
    a5ac:	ldrmi	r6, [r8], -r2
    a5b0:			; <UNDEFINED> instruction: 0xf7fc6062
    a5b4:			; <UNDEFINED> instruction: 0xf024e90a
    a5b8:	stcne	14, cr15, [r3, #-244]!	; 0xffffff0c
    a5bc:	teqlt	r8, r9, lsr #12
    a5c0:			; <UNDEFINED> instruction: 0xf0244618
    a5c4:			; <UNDEFINED> instruction: 0x4605fe91
    a5c8:	eorsvs	fp, r4, sp, asr #18
    a5cc:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    a5d0:	andcs	r4, r1, #24, 12	; 0x1800000
    a5d4:	blx	ff2c6624 <__read_chk@plt+0xff2bf0f8>
    a5d8:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    a5dc:			; <UNDEFINED> instruction: 0x4620d0f5
    a5e0:	stcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    a5e4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    a5e8:			; <UNDEFINED> instruction: 0x46284932
    a5ec:			; <UNDEFINED> instruction: 0xf7fc4479
    a5f0:	cmnlt	r0, #200, 26	; 0x3200
    a5f4:			; <UNDEFINED> instruction: 0x46284930
    a5f8:			; <UNDEFINED> instruction: 0xf7fc4479
    a5fc:	cmnlt	r0, #12416	; 0x3080
    a600:	strtmi	r4, [r8], -lr, lsr #18
    a604:			; <UNDEFINED> instruction: 0xf7fc4479
    a608:	cmplt	r0, #188, 26	; 0x2f00
    a60c:	strtmi	r4, [r8], -ip, lsr #18
    a610:			; <UNDEFINED> instruction: 0xf7fc4479
    a614:	movtlt	lr, #3510	; 0xdb6
    a618:	strtmi	r4, [r8], -sl, lsr #18
    a61c:			; <UNDEFINED> instruction: 0xf7fc4479
    a620:	teqlt	r0, #176, 26	; 0x2c00
    a624:	strtmi	r4, [r8], -r8, lsr #18
    a628:			; <UNDEFINED> instruction: 0xf7fc4479
    a62c:			; <UNDEFINED> instruction: 0xb320edaa
    a630:	strtmi	r4, [r8], -r6, lsr #18
    a634:			; <UNDEFINED> instruction: 0xf7fc4479
    a638:	tstlt	r0, #164, 26	; 0x2900
    a63c:	strtmi	r4, [r8], -r4, lsr #18
    a640:			; <UNDEFINED> instruction: 0xf7fc4479
    a644:	movwlt	lr, #3486	; 0xd9e
    a648:			; <UNDEFINED> instruction: 0xf7fc4628
    a64c:	andcc	lr, ip, r2, ror #24
    a650:	stcmi	7, cr14, [r0, #-652]!	; 0xfffffd74
    a654:	ldrbtmi	r2, [sp], #-48	; 0xffffffd0
    a658:	ldcmi	7, cr14, [pc, #-636]	; a3e4 <__read_chk@plt+0x2eb8>
    a65c:	ldrbtmi	r2, [sp], #-46	; 0xffffffd2
    a660:	ldcmi	7, cr14, [lr, #-620]	; 0xfffffd94
    a664:	ldrbtmi	r2, [sp], #-47	; 0xffffffd1
    a668:	ldcmi	7, cr14, [sp, #-604]	; 0xfffffda4
    a66c:	ldrbtmi	r2, [sp], #-45	; 0xffffffd3
    a670:	ldcmi	7, cr14, [ip, #-588]	; 0xfffffdb4
    a674:	ldrbtmi	r2, [sp], #-45	; 0xffffffd3
    a678:	ldcmi	7, cr14, [fp, #-572]	; 0xfffffdc4
    a67c:	ldrbtmi	r2, [sp], #-46	; 0xffffffd2
    a680:	ldcmi	7, cr14, [sl, #-556]	; 0xfffffdd4
    a684:	ldrbtmi	r2, [sp], #-44	; 0xffffffd4
    a688:	ldcmi	7, cr14, [r9, #-540]	; 0xfffffde4
    a68c:	ldrbtmi	r2, [sp], #-45	; 0xffffffd3
    a690:			; <UNDEFINED> instruction: 0xf7fce783
    a694:			; <UNDEFINED> instruction: 0x4605e994
    a698:	addsle	r2, r7, r0, lsl #16
    a69c:	strcs	pc, [r0, #-1728]	; 0xfffff940
    a6a0:	svclt	0x0000e794
    a6a4:	andeq	ip, r3, r0, lsr #17
    a6a8:	andeq	ip, r3, r4, asr r9
    a6ac:	andeq	ip, r3, ip, lsr #15
    a6b0:	andeq	ip, r3, r4, lsr #15
    a6b4:	andeq	ip, r3, r4, asr #16
    a6b8:	andeq	ip, r3, r0, asr r8
    a6bc:	andeq	ip, r3, ip, asr r8
    a6c0:	andeq	ip, r3, r8, ror #16
    a6c4:	andeq	ip, r3, r0, lsl #17
    a6c8:	andeq	ip, r3, ip, ror #16
    a6cc:	andeq	ip, r3, ip, ror r8
    a6d0:	andeq	ip, r3, ip, lsl #17
    a6d4:	andeq	ip, r3, sl, lsl #14
    a6d8:	andeq	ip, r3, r2, ror r7
    a6dc:	andeq	ip, r3, r2, lsr #14
    a6e0:	andeq	ip, r3, lr, lsr r7
    a6e4:	andeq	ip, r3, r6, lsr r7
    a6e8:	muleq	r3, sl, r6
    a6ec:	andeq	ip, r3, lr, ror #12
    a6f0:	andeq	ip, r3, r6, ror #14
    a6f4:	blmi	f5cfec <__read_chk@plt+0xf55ac0>
    a6f8:	stmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    a6fc:	mvnsmi	lr, #737280	; 0xb4000
    a700:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    a704:	stmiavs	lr, {sl, sp}^
    a708:	movwls	r6, #6171	; 0x181b
    a70c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a710:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    a714:	bmi	df6c94 <__read_chk@plt+0xdef768>
    a718:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    a71c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a720:	subsmi	r9, sl, r1, lsl #22
    a724:			; <UNDEFINED> instruction: 0x4620d15d
    a728:	pop	{r0, r1, ip, sp, pc}
    a72c:	bmi	cab6f4 <__read_chk@plt+0xca41c8>
    a730:	strbtmi	r4, [r9], r0, lsl #13
    a734:	ldmpl	fp, {r0, r1, r2, r4, r5, r9, sl, lr}
    a738:			; <UNDEFINED> instruction: 0x5090f8d3
    a73c:	suble	r2, r3, r0, lsl #26
    a740:	andeq	pc, r8, r5, lsl #2
    a744:			; <UNDEFINED> instruction: 0xf7ff4649
    a748:			; <UNDEFINED> instruction: 0x4604ff11
    a74c:	blls	38ef4 <__read_chk@plt+0x319c8>
    a750:	ldmdavs	sl, {r0, r2, r3, r5, fp, sp, lr}^
    a754:			; <UNDEFINED> instruction: 0x06d27a12
    a758:	shsaxmi	fp, sl, r5
    a75c:			; <UNDEFINED> instruction: 0x461f4632
    a760:	andsvs	r4, sl, lr, lsl r6
    a764:	mvnle	r2, r0, lsl #26
    a768:	mrcne	1, 1, fp, cr11, cr14, {1}
    a76c:	svclt	0x00186832
    a770:	bcs	1337c <__read_chk@plt+0xbe50>
    a774:	movwcs	fp, #3864	; 0xf18
    a778:			; <UNDEFINED> instruction: 0x4640b9d3
    a77c:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    a780:			; <UNDEFINED> instruction: 0xf8d8b950
    a784:	sbcsvs	r3, pc, r0, lsl r0	; <UNPREDICTABLE>
    a788:	ldrtmi	r4, [r0], -r7, lsl #12
    a78c:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    a790:			; <UNDEFINED> instruction: 0xf7ff4638
    a794:	ldr	pc, [lr, r9, lsl #28]!
    a798:			; <UNDEFINED> instruction: 0x2010f8d8
    a79c:	ldrsblt	r6, [r6, #6]
    a7a0:	tstlt	fp, r3, lsr r8
    a7a4:			; <UNDEFINED> instruction: 0xe7fa461e
    a7a8:			; <UNDEFINED> instruction: 0x461f6037
    a7ac:			; <UNDEFINED> instruction: 0xe7ec461e
    a7b0:	blcs	248a4 <__read_chk@plt+0x1d378>
    a7b4:	strbmi	sp, [r0], -r1, ror #3
    a7b8:	mrc2	7, 5, pc, cr0, cr15, {7}
    a7bc:			; <UNDEFINED> instruction: 0x3010f8d8
    a7c0:	sbcsvs	fp, lr, r0, ror #2
    a7c4:	strb	r4, [r0, lr, lsr #12]!
    a7c8:	tstcc	ip, ip, lsl #16
    a7cc:			; <UNDEFINED> instruction: 0xf7ff4478
    a7d0:	strmi	pc, [r4], -sp, asr #29
    a7d4:	smullsvs	lr, r7, pc, r7	; <UNPREDICTABLE>
    a7d8:			; <UNDEFINED> instruction: 0xe7d64637
    a7dc:			; <UNDEFINED> instruction: 0x462f60df
    a7e0:			; <UNDEFINED> instruction: 0xf7fce7d3
    a7e4:	svclt	0x0000e8f8
    a7e8:	andeq	ip, r5, r8, asr #2
    a7ec:	andeq	r0, r0, r0, asr r7
    a7f0:	andeq	ip, r5, lr, lsr #2
    a7f4:	andeq	ip, r5, r6, lsr #2
    a7f8:	andeq	r0, r0, r8, ror r7
    a7fc:	andeq	ip, r3, ip, lsl r7
    a800:	bmi	51d454 <__read_chk@plt+0x515f28>
    a804:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    a808:	ldmpl	fp, {r2, r9, sl, lr}
    a80c:	ldrbeq	r6, [r9, #-2075]	; 0xfffff7e5
    a810:	andcs	sp, r0, #100663296	; 0x6000000
    a814:	ldrmi	r4, [r1], -r0, lsr #12
    a818:	ldmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a81c:	vldrlt.16	s22, [r0, #-288]	; 0xfffffee0	; <UNPREDICTABLE>
    a820:	b	fff48818 <__read_chk@plt+0xfff412ec>
    a824:	rscsle	r2, r4, r0, lsl #16
    a828:	blcs	24c3c <__read_chk@plt+0x1d710>
    a82c:	svcvc	0x001ad0f1
    a830:	strble	r0, [lr, #2002]!	; 0x7d2
    a834:	stmdbcs	r0, {r0, r3, r4, r7, r8, fp, sp, lr}
    a838:	stmdami	r7, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
    a83c:			; <UNDEFINED> instruction: 0xf02c4478
    a840:			; <UNDEFINED> instruction: 0xe7e6fd7d
    a844:			; <UNDEFINED> instruction: 0xf7fc2005
    a848:			; <UNDEFINED> instruction: 0xf04fe930
    a84c:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    a850:	andeq	ip, r5, ip, lsr r0
    a854:	andeq	r0, r0, r8, ror r7
    a858:	andeq	ip, r3, r4, asr #13
    a85c:	ldrbmi	lr, [r0, sp, lsr #18]!
    a860:	ldrmi	r4, [r2], sp, lsl #12
    a864:			; <UNDEFINED> instruction: 0xf7fc4680
    a868:	blmi	b453d8 <__read_chk@plt+0xb3deac>
    a86c:	sxtab16mi	r4, r1, fp, ror #8
    a870:	stmdbvs	r2, {r3, r4, r5, r8, ip, sp, pc}
    a874:	svcvc	0x0011b12a
    a878:	svclt	0x004407c8
    a87c:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
    a880:	bmi	9e84cc <__read_chk@plt+0x9e0fa0>
    a884:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}^
    a888:	stccs	3, cr11, [r0, #-460]	; 0xfffffe34
    a88c:			; <UNDEFINED> instruction: 0xf1babf18
    a890:	eorle	r0, r9, r0, lsl #30
    a894:	tstcs	sl, r7, asr r6
    a898:			; <UNDEFINED> instruction: 0x4628463a
    a89c:	ldcl	7, cr15, [ip], {252}	; 0xfc
    a8a0:	strmi	r4, [r3], -r9, lsr #12
    a8a4:			; <UNDEFINED> instruction: 0x36011b5e
    a8a8:	cmnlt	fp, #64, 12	; 0x4000000
    a8ac:	ldrtmi	r4, [r5], #-1586	; 0xfffff9ce
    a8b0:	svc	0x00e4f7fb
    a8b4:	strbmi	r4, [r0], -r4, lsl #12
    a8b8:	strtmi	r4, [r1], -r2, lsr #12
    a8bc:	blne	feff9054 <__read_chk@plt+0xfeff1b28>
    a8c0:	strcs	sp, [r0], #-286	; 0xfffffee2
    a8c4:	svceq	0x0000f1b9
    a8c8:			; <UNDEFINED> instruction: 0xf8d9d00b
    a8cc:	cmplt	r3, r0, lsl r0
    a8d0:	bfieq	r7, sl, (invalid: 30:17)
    a8d4:	ldmibvs	r9, {r0, r2, r8, sl, ip, lr, pc}
    a8d8:	subeq	pc, r1, #-1140850687	; 0xbc000001
    a8dc:	ldrbmi	r7, [r1], #-1818	; 0xfffff8e6
    a8e0:			; <UNDEFINED> instruction: 0x46206199
    a8e4:			; <UNDEFINED> instruction: 0x87f0e8bd
    a8e8:	strbmi	r4, [r0], -r9, lsr #12
    a8ec:			; <UNDEFINED> instruction: 0xf7fb4652
    a8f0:	strmi	lr, [r4], -r6, asr #31
    a8f4:	rscle	r2, r5, r0, lsl #16
    a8f8:			; <UNDEFINED> instruction: 0xf7fc2005
    a8fc:	ubfx	lr, r6, #17, #2
    a900:	svc	0x00bcf7fb
    a904:	stmdacs	r0, {r2, r9, sl, lr}
    a908:	ldrb	sp, [r5, r5, asr #1]!
    a90c:			; <UNDEFINED> instruction: 0xf7fb463a
    a910:			; <UNDEFINED> instruction: 0x4604efb6
    a914:	sbcsle	r2, r4, r0, lsl #16
    a918:	svclt	0x0000e7ee
    a91c:	ldrdeq	fp, [r5], -r4
    a920:	andeq	r0, r0, r8, ror r7
    a924:			; <UNDEFINED> instruction: 0x4614b510
    a928:			; <UNDEFINED> instruction: 0xff98f7ff
    a92c:	svclt	0x000c2800
    a930:			; <UNDEFINED> instruction: 0xf04f4620
    a934:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    a938:	bmi	8dc16c <__read_chk@plt+0x8d4c40>
    a93c:			; <UNDEFINED> instruction: 0x4605b530
    a940:	blmi	89c1a8 <__read_chk@plt+0x894c7c>
    a944:	addlt	r4, r3, sl, ror r4
    a948:			; <UNDEFINED> instruction: 0x466958d3
    a94c:	movwls	r6, #6171	; 0x181b
    a950:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a954:	bl	248948 <__read_chk@plt+0x24141c>
    a958:	strmi	fp, [r1], -r0, lsl #7
    a95c:	strtmi	r9, [r8], -r0, lsl #20
    a960:	svc	0x008cf7fb
    a964:	biclt	r4, r0, r4, lsl #12
    a968:	andcs	r4, r5, #409600	; 0x64000
    a96c:	ldrbtmi	r2, [r9], #-0
    a970:	stmia	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a974:	strtmi	r4, [r0], -r5, lsl #12
    a978:	b	9c8970 <__read_chk@plt+0x9c1444>
    a97c:	strtmi	r4, [r8], -r1, lsl #12
    a980:	mcrr2	0, 2, pc, r4, cr12	; <UNPREDICTABLE>
    a984:	blmi	45d1d8 <__read_chk@plt+0x455cac>
    a988:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a98c:	blls	649fc <__read_chk@plt+0x5d4d0>
    a990:	tstle	r7, sl, asr r0
    a994:	andlt	r4, r3, r0, lsr #12
    a998:			; <UNDEFINED> instruction: 0x4602bd30
    a99c:	strtmi	r4, [r8], -r1, lsl #12
    a9a0:	svc	0x006cf7fb
    a9a4:	stmdacs	r0, {r2, r9, sl, lr}
    a9a8:	stmdbmi	fp, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    a9ac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    a9b0:	stmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a9b4:	stmdacs	r0, {r2, r9, sl, lr}
    a9b8:	ldrb	sp, [r5, r4, ror #1]
    a9bc:			; <UNDEFINED> instruction: 0xf6c024a4
    a9c0:	ldrb	r2, [r1, r0, lsl #8]
    a9c4:	stmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9c8:	strdeq	fp, [r5], -ip
    a9cc:	andeq	r0, r0, r0, asr r7
    a9d0:			; <UNDEFINED> instruction: 0x0003c5be
    a9d4:			; <UNDEFINED> instruction: 0x0005beb8
    a9d8:	andeq	ip, r3, sl, ror r5
    a9dc:			; <UNDEFINED> instruction: 0x4616b570
    a9e0:	addlt	r4, r6, r4, lsr sl
    a9e4:			; <UNDEFINED> instruction: 0x46054b34
    a9e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a9ec:	movwls	r6, #22555	; 0x581b
    a9f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a9f4:	strmi	fp, [sl], -r9, ror #6
    a9f8:	movwcs	r4, #2352	; 0x930
    a9fc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    aa00:			; <UNDEFINED> instruction: 0xffd0f028
    aa04:	cmplt	r4, #4, 12	; 0x400000
    aa08:	blge	e4ab0 <__read_chk@plt+0xdd584>
    aa0c:	strmi	pc, [r0, #1103]	; 0x44f
    aa10:	strtmi	sl, [r1], -r2, lsl #20
    aa14:	strls	r6, [r0, #-2048]	; 0xfffff800
    aa18:	bl	1b48a0c <__read_chk@plt+0x1b414e0>
    aa1c:	strtmi	r4, [r0], -r5, lsl #12
    aa20:	bl	10c8a18 <__read_chk@plt+0x10c14ec>
    aa24:			; <UNDEFINED> instruction: 0x9c03bb15
    aa28:	eorsle	r2, ip, r0, lsl #24
    aa2c:			; <UNDEFINED> instruction: 0xf7fca804
    aa30:			; <UNDEFINED> instruction: 0x4604ed3c
    aa34:	stmdals	r2, {r3, r4, r6, r8, r9, ip, sp, pc}
    aa38:	bl	dc8a30 <__read_chk@plt+0xdc1504>
    aa3c:	bmi	830a54 <__read_chk@plt+0x829528>
    aa40:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    aa44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa48:	subsmi	r9, sl, r5, lsl #22
    aa4c:	andlt	sp, r6, r0, lsr r1
    aa50:			; <UNDEFINED> instruction: 0x4630bd70
    aa54:	bl	ffd48a4c <__read_chk@plt+0xffd41520>
    aa58:	stccs	6, cr4, [r0], {4}
    aa5c:			; <UNDEFINED> instruction: 0xf7fbd1d4
    aa60:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    aa64:	addlt	sp, r0, #223	; 0xdf
    aa68:	strvs	pc, [r0, #-64]!	; 0xffffffc0
    aa6c:	andcs	r4, r5, #344064	; 0x54000
    aa70:	ldrbtmi	r2, [r9], #-0
    aa74:	stmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aa78:	strtmi	r4, [r8], -r4, lsl #12
    aa7c:	stmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa80:			; <UNDEFINED> instruction: 0x46024631
    aa84:			; <UNDEFINED> instruction: 0xf02c4620
    aa88:	andcs	pc, r0, r1, asr #23
    aa8c:	ldmib	sp, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    aa90:	stmdals	r4, {r1, r9, ip}
    aa94:	bl	fe048a8c <__read_chk@plt+0xfe041560>
    aa98:	sbcle	r2, ip, r0, lsl #16
    aa9c:			; <UNDEFINED> instruction: 0xf7fb9804
    aaa0:	strls	lr, [r4], #-3228	; 0xfffff364
    aaa4:	stmdals	r2, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    aaa8:	b	fffc8aa0 <__read_chk@plt+0xfffc1574>
    aaac:	strb	r4, [r6, r0, lsr #12]
    aab0:	svc	0x0090f7fb
    aab4:	andeq	fp, r5, r8, asr lr
    aab8:	andeq	r0, r0, r0, asr r7
    aabc:	andeq	r7, r4, lr, lsr #24
    aac0:	strdeq	fp, [r5], -lr
    aac4:	ldrdeq	ip, [r3], -r2
    aac8:	addlt	fp, r3, r0, lsr r5
    aacc:			; <UNDEFINED> instruction: 0xf7fb460c
    aad0:			; <UNDEFINED> instruction: 0x4605eedc
    aad4:	vsra.u64	<illegal reg q13.5>, q12, #60
    aad8:	strtmi	r6, [r0], -r6, lsl #6
    aadc:	andle	r2, pc, sl, lsl #22
    aae0:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aae4:	strtmi	r9, [r0], -r1
    aae8:	ldc	7, cr15, [r2], #1004	; 0x3ec
    aaec:	strtmi	r9, [r9], -r1, lsl #20
    aaf0:	stmdami	sl, {r0, r1, r9, sl, lr}
    aaf4:	andlt	r4, r3, r8, ror r4
    aaf8:	ldrhtmi	lr, [r0], -sp
    aafc:	bllt	fe1c6bb4 <__read_chk@plt+0xfe1bf688>
    ab00:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab04:	strmi	r4, [r2], -r9, lsr #12
    ab08:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    ab0c:	pop	{r0, r1, ip, sp, pc}
    ab10:			; <UNDEFINED> instruction: 0xf02c4030
    ab14:	vstrmi	d11, [r3, #-492]	; 0xfffffe14
    ab18:			; <UNDEFINED> instruction: 0xe7dc447d
    ab1c:	andeq	ip, r3, ip, lsl #9
    ab20:	andeq	ip, r3, sl, asr r4
    ab24:	andeq	r6, r4, ip, asr r0
    ab28:			; <UNDEFINED> instruction: 0x4604b538
    ab2c:	stc2	0, cr15, [r2], #16
    ab30:	svclt	0x00142800
    ab34:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    ab38:	strtmi	sp, [r8], -r1, lsl #2
    ab3c:			; <UNDEFINED> instruction: 0x4620bd38
    ab40:			; <UNDEFINED> instruction: 0xf7ff2101
    ab44:	strtmi	pc, [r8], -r1, asr #31
    ab48:	svclt	0x0000bd38
    ab4c:			; <UNDEFINED> instruction: 0x460db570
    ab50:			; <UNDEFINED> instruction: 0xf7fc4606
    ab54:	stmdbmi	sl, {r2, r5, r6, r8, fp, sp, lr, pc}
    ab58:			; <UNDEFINED> instruction: 0x46044479
    ab5c:			; <UNDEFINED> instruction: 0xf0374628
    ab60:			; <UNDEFINED> instruction: 0x4601fc9d
    ab64:			; <UNDEFINED> instruction: 0xf0094620
    ab68:	strmi	pc, [r4], -sp, lsr #17
    ab6c:	strtmi	fp, [r0], -r8, lsl #18
    ab70:			; <UNDEFINED> instruction: 0x4630bd70
    ab74:			; <UNDEFINED> instruction: 0xf7ff4621
    ab78:	strtmi	pc, [r0], -r7, lsr #31
    ab7c:	svclt	0x0000bd70
    ab80:	andeq	ip, r3, r8, asr #8
    ab84:	blmi	fe45d5cc <__read_chk@plt+0xfe4560a0>
    ab88:	ldrblt	r4, [r0, #1146]!	; 0x47a
    ab8c:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    ab90:	strmi	r4, [r6], -ip, lsl #12
    ab94:	movwls	r6, #63515	; 0xf81b
    ab98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ab9c:	ldmdb	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aba0:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
    aba4:	strtmi	r4, [r0], -r7, lsl #12
    aba8:	b	ffac8ba0 <__read_chk@plt+0xffac1674>
    abac:			; <UNDEFINED> instruction: 0xf0002800
    abb0:	stmibmi	r8, {r0, r1, r2, r3, r7, pc}
    abb4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    abb8:	b	ff8c8bb0 <__read_chk@plt+0xff8c1684>
    abbc:	rsble	r2, sp, r0, lsl #16
    abc0:	strtmi	r4, [r0], -r5, lsl #19
    abc4:			; <UNDEFINED> instruction: 0xf7fc4479
    abc8:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    abcc:	addshi	pc, r9, r0
    abd0:	strtmi	r4, [r0], -r2, lsl #19
    abd4:			; <UNDEFINED> instruction: 0xf7fc4479
    abd8:	stmdacs	r0, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
    abdc:	addshi	pc, sp, r0
    abe0:			; <UNDEFINED> instruction: 0x4620497f
    abe4:			; <UNDEFINED> instruction: 0xf7fc4479
    abe8:	stmdacs	r0, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
    abec:	ldmdbmi	sp!, {r3, r4, r5, r6, ip, lr, pc}^
    abf0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    abf4:	b	ff148bec <__read_chk@plt+0xff1416c0>
    abf8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    abfc:	adchi	pc, lr, r0
    ac00:			; <UNDEFINED> instruction: 0x46204979
    ac04:			; <UNDEFINED> instruction: 0xf7fc4479
    ac08:			; <UNDEFINED> instruction: 0x4603eabc
    ac0c:			; <UNDEFINED> instruction: 0xf0002800
    ac10:	ldmdbmi	r6!, {r0, r1, r2, r3, r5, r7, pc}^
    ac14:	strtmi	r2, [r0], -r6, lsl #4
    ac18:			; <UNDEFINED> instruction: 0xf7fb4479
    ac1c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    ac20:	addhi	pc, r3, r0, asr #32
    ac24:			; <UNDEFINED> instruction: 0xf1a379a3
    ac28:			; <UNDEFINED> instruction: 0xf0130209
    ac2c:	blx	fec8ebb0 <__read_chk@plt+0xfec87684>
    ac30:	svclt	0x0008f282
    ac34:	b	13d3040 <__read_chk@plt+0x13cbb14>
    ac38:	svclt	0x00181252
    ac3c:	stmdbcs	r0, {r0, r4, r9, sl, lr}
    ac40:	blcs	83ee14 <__read_chk@plt+0x8378e8>
    ac44:			; <UNDEFINED> instruction: 0xf042bf08
    ac48:	sfmne	f0, 4, [r0, #4]!
    ac4c:			; <UNDEFINED> instruction: 0xf810b12a
    ac50:	blcs	25a85c <__read_chk@plt+0x253330>
    ac54:	blcs	83a8bc <__read_chk@plt+0x833390>
    ac58:	strcs	sp, [r0], #249	; 0xf9
    ac5c:	strcs	pc, [r0], #-1728	; 0xfffff940
    ac60:			; <UNDEFINED> instruction: 0xf7fcb38b
    ac64:			; <UNDEFINED> instruction: 0x4604ebda
    ac68:	vmovcs.32	d0[0], fp
    ac6c:	adchi	pc, r6, r0
    ac70:	tstcs	fp, pc, asr sl
    ac74:			; <UNDEFINED> instruction: 0xf6c04630
    ac78:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    ac7c:	b	d48c70 <__read_chk@plt+0xd41744>
    ac80:	bllt	11c498 <__read_chk@plt+0x114f6c>
    ac84:	blmi	145d5f8 <__read_chk@plt+0x14560cc>
    ac88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ac8c:	blls	3e4cfc <__read_chk@plt+0x3dd7d0>
    ac90:			; <UNDEFINED> instruction: 0xf040405a
    ac94:			; <UNDEFINED> instruction: 0x46208097
    ac98:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    ac9c:	ldmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aca0:			; <UNDEFINED> instruction: 0xac024a55
    aca4:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
    aca8:	strtmi	r4, [r0], -r3, lsl #12
    acac:	ldcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    acb0:			; <UNDEFINED> instruction: 0xf7fc4620
    acb4:	strtmi	lr, [r1], -lr, lsr #18
    acb8:	ldrtmi	r4, [r0], -r2, lsl #12
    acbc:	ldcl	7, cr15, [lr, #1004]	; 0x3ec
    acc0:	stccs	6, cr4, [r0], {4}
    acc4:			; <UNDEFINED> instruction: 0x4630d0de
    acc8:			; <UNDEFINED> instruction: 0xf7ff4621
    accc:			; <UNDEFINED> instruction: 0xe7d9fefd
    acd0:	andcs	r4, r6, #1212416	; 0x128000
    acd4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    acd8:	ldcl	7, cr15, [r0, #1004]	; 0x3ec
    acdc:	ldrb	r4, [r0, r4, lsl #12]
    ace0:	ldc2	7, cr15, [r2, #-1016]!	; 0xfffffc08
    ace4:	bllt	181c500 <__read_chk@plt+0x1814fd4>
    ace8:	suble	r2, ip, r0, lsl #28
    acec:	vst1.16	{d20-d21}, [pc], r4
    acf0:	ldrtmi	r7, [r0], -r0, lsl #3
    acf4:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    acf8:			; <UNDEFINED> instruction: 0xf7fb447a
    acfc:			; <UNDEFINED> instruction: 0x4604e9f6
    ad00:			; <UNDEFINED> instruction: 0xf7ffe7bf
    ad04:			; <UNDEFINED> instruction: 0x9001fabb
    ad08:	stmdb	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad0c:	strmi	r9, [r2], -r1, lsl #18
    ad10:			; <UNDEFINED> instruction: 0xf7fb4630
    ad14:			; <UNDEFINED> instruction: 0x4604edb4
    ad18:	ldmdbvs	fp!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    ad1c:	bmi	e75d2c <__read_chk@plt+0xe6e800>
    ad20:			; <UNDEFINED> instruction: 0x46202132
    ad24:	ldrbtmi	r6, [sl], #-2139	; 0xfffff7a5
    ad28:	orrlt	lr, lr, #192, 14	; 0x3000000
    ad2c:	vst1.8	{d20-d21}, [pc :256], r6
    ad30:	ldrtmi	r7, [r0], -ip, lsl #3
    ad34:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    ad38:			; <UNDEFINED> instruction: 0xf7fb447a
    ad3c:			; <UNDEFINED> instruction: 0x4604e9d6
    ad40:			; <UNDEFINED> instruction: 0x4638e79f
    ad44:	blx	ffac8d4a <__read_chk@plt+0xffac181e>
    ad48:	stccs	3, cr11, [r1, #-320]	; 0xfffffec0
    ad4c:	stmdbmi	pc!, {r0, r1, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
    ad50:			; <UNDEFINED> instruction: 0x46304479
    ad54:			; <UNDEFINED> instruction: 0xf7fb2400
    ad58:			; <UNDEFINED> instruction: 0xe793eedc
    ad5c:			; <UNDEFINED> instruction: 0xf93cf00e
    ad60:	stmdbmi	fp!, {r3, r4, r6, r8, ip, sp, pc}
    ad64:			; <UNDEFINED> instruction: 0x462c4630
    ad68:			; <UNDEFINED> instruction: 0xf7fb4479
    ad6c:			; <UNDEFINED> instruction: 0xe789eed2
    ad70:			; <UNDEFINED> instruction: 0x461c4638
    ad74:	stc2l	0, cr15, [r0, #-32]!	; 0xffffffe0
    ad78:			; <UNDEFINED> instruction: 0xf00ee784
    ad7c:	stmdblt	r0!, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
    ad80:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    ad84:	vst1.64	{d30}, [pc :128], r5
    ad88:			; <UNDEFINED> instruction: 0xf6c07480
    ad8c:	ldr	r2, [sl, r0, lsl #8]
    ad90:	strvc	pc, [ip], #1103	; 0x44f
    ad94:	strcs	pc, [r0], #-1728	; 0xfffff940
    ad98:	ldmdbmi	pc, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    ad9c:			; <UNDEFINED> instruction: 0xe7d84479
    ada0:			; <UNDEFINED> instruction: 0x46304a1e
    ada4:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
    ada8:			; <UNDEFINED> instruction: 0xf7fb4479
    adac:	strmi	lr, [r4], -r2, asr #23
    adb0:	sbcle	r2, sl, r0, lsl #16
    adb4:	ldmdbmi	fp, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    adb8:			; <UNDEFINED> instruction: 0xe7ca4479
    adbc:			; <UNDEFINED> instruction: 0xf6c0241b
    adc0:	str	r2, [r0, r0, lsl #8]
    adc4:	mcr	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    adc8:			; <UNDEFINED> instruction: 0x0005bcb8
    adcc:	andeq	r0, r0, r0, asr r7
    add0:	andeq	r9, r4, r6, ror sp
    add4:	andeq	ip, r3, r6, asr r4
    add8:	andeq	ip, r3, ip, asr #8
    addc:	andeq	ip, r3, r8, asr #8
    ade0:			; <UNDEFINED> instruction: 0x0003beb8
    ade4:	andeq	ip, r3, r6, ror #8
    ade8:	muleq	r3, r0, r4
    adec:	andeq	ip, r3, r8, lsl #9
    adf0:	andeq	ip, r3, lr, lsr #8
    adf4:			; <UNDEFINED> instruction: 0x0005bbb8
    adf8:	andeq	r2, r4, lr, ror r5
    adfc:	andeq	sl, r3, sl, lsr #19
    ae00:	andeq	ip, r3, r8, asr #6
    ae04:	andeq	r7, r4, sl, ror lr
    ae08:	andeq	ip, r3, r0, lsl #7
    ae0c:	andeq	ip, r3, r0, ror r2
    ae10:	strdeq	ip, [r3], -r8
    ae14:	andeq	ip, r3, r2, ror r2
    ae18:	andeq	ip, r3, ip, lsr r2
    ae1c:	andeq	ip, r3, r2, lsl #5
    ae20:	muleq	r3, r0, r2
    ae24:	strdeq	ip, [r3], -r0
    ae28:	blmi	105d730 <__read_chk@plt+0x1056204>
    ae2c:	push	{r1, r3, r4, r5, r6, sl, lr}
    ae30:	strdlt	r4, [r8], r0
    ae34:			; <UNDEFINED> instruction: 0x460c58d3
    ae38:			; <UNDEFINED> instruction: 0xf04f4605
    ae3c:	ldmdavs	fp, {fp}
    ae40:			; <UNDEFINED> instruction: 0xf04f9307
    ae44:			; <UNDEFINED> instruction: 0xf7fb0300
    ae48:			; <UNDEFINED> instruction: 0xf8cdefea
    ae4c:			; <UNDEFINED> instruction: 0xf8cd800c
    ae50:			; <UNDEFINED> instruction: 0x46078014
    ae54:			; <UNDEFINED> instruction: 0xf0374620
    ae58:			; <UNDEFINED> instruction: 0x4638faf7
    ae5c:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    ae60:			; <UNDEFINED> instruction: 0xb1a84604
    ae64:			; <UNDEFINED> instruction: 0xf7fc9805
    ae68:	stmdals	r3, {r5, r8, fp, sp, lr, pc}
    ae6c:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ae70:	strtmi	r4, [r1], -r8, lsr #12
    ae74:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    ae78:	blmi	b5d738 <__read_chk@plt+0xb5620c>
    ae7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae80:	blls	1e4ef0 <__read_chk@plt+0x1dd9c4>
    ae84:	qdaddle	r4, sl, pc	; <UNPREDICTABLE>
    ae88:	andlt	r4, r8, r0, lsr #12
    ae8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ae90:	blge	11d33c <__read_chk@plt+0x115e10>
    ae94:			; <UNDEFINED> instruction: 0xf04faa03
    ae98:	ldrbtmi	r7, [r9], #-1696	; 0xfffff960
    ae9c:	strls	r4, [r0], -r8, lsr #12
    aea0:	stmdb	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aea4:	stmdacs	r0, {r2, r9, sl, lr}
    aea8:	blls	13f394 <__read_chk@plt+0x137e68>
    aeac:	stmdbmi	r3!, {r0, r1, r3, r5, r6, r8, r9, ip, sp, pc}
    aeb0:	bge	175ad0 <__read_chk@plt+0x16e5a4>
    aeb4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    aeb8:			; <UNDEFINED> instruction: 0xf7fb9600
    aebc:			; <UNDEFINED> instruction: 0x4604e91c
    aec0:	ldmdbvs	r9!, {r5, r7, r8, fp, ip, sp, pc}
    aec4:	ldmib	sp, {r3, r4, r5, r9, sl, lr}^
    aec8:	stmiavs	r9, {r0, r2, r9, ip, sp}^
    aecc:	andcc	lr, r0, #3358720	; 0x334000
    aed0:	movwcs	lr, #14813	; 0x39dd
    aed4:	mrrc2	0, 1, pc, r2, cr3	; <UNPREDICTABLE>
    aed8:	stmdals	r5, {r2, r9, sl, lr}
    aedc:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aee0:			; <UNDEFINED> instruction: 0xf7fc9803
    aee4:	stccs	8, cr14, [r0], {226}	; 0xe2
    aee8:	strb	sp, [r1, r6, asr #1]
    aeec:			; <UNDEFINED> instruction: 0x46404914
    aef0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    aef4:	mcr	7, 0, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    aef8:	strtmi	r4, [r0], -r6, lsl #12
    aefc:	svc	0x0064f7fb
    af00:	ldrtmi	r4, [r0], -r1, lsl #12
    af04:			; <UNDEFINED> instruction: 0xf982f02c
    af08:	stmdals	r5, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    af0c:			; <UNDEFINED> instruction: 0xf7fc2439
    af10:	stmdals	r3, {r2, r3, r6, r7, fp, sp, lr, pc}
    af14:	stmia	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af18:	strcs	pc, [r0], #-1728	; 0xfffff940
    af1c:	stmdbmi	r9, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
    af20:	andcs	r4, r5, #64, 12	; 0x4000000
    af24:			; <UNDEFINED> instruction: 0xe7e54479
    af28:	ldcl	7, cr15, [r4, #-1004]	; 0xfffffc14
    af2c:	andeq	fp, r5, r4, lsl sl
    af30:	andeq	r0, r0, r0, asr r7
    af34:	andeq	fp, r5, r4, asr #19
    af38:	andeq	ip, r3, r6, lsr r2
    af3c:	andeq	ip, r3, r2, asr #4
    af40:	andeq	ip, r3, sl, ror #3
    af44:			; <UNDEFINED> instruction: 0x0003c1b8
    af48:	mvnsmi	lr, sp, lsr #18
    af4c:	strmi	fp, [ip], -r2, lsl #1
    af50:			; <UNDEFINED> instruction: 0xf7fb4606
    af54:	stmdbmi	pc!, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    af58:			; <UNDEFINED> instruction: 0x46054479
    af5c:			; <UNDEFINED> instruction: 0xf0374620
    af60:	blmi	b899dc <__read_chk@plt+0xb824b0>
    af64:	tstlt	r8, fp, ror r4
    af68:	ldmpl	fp, {r2, r3, r5, r9, fp, lr}
    af6c:	adcvs	r6, fp, #93184	; 0x16c00
    af70:			; <UNDEFINED> instruction: 0xf0374620
    af74:	strmi	pc, [r0], r9, ror #20
    af78:			; <UNDEFINED> instruction: 0xf7ff4628
    af7c:			; <UNDEFINED> instruction: 0x4604fbbb
    af80:			; <UNDEFINED> instruction: 0x4630b138
    af84:			; <UNDEFINED> instruction: 0xf7ff4621
    af88:			; <UNDEFINED> instruction: 0x4620fd9f
    af8c:	pop	{r1, ip, sp, pc}
    af90:	blmi	8eb758 <__read_chk@plt+0x8e422c>
    af94:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    af98:	blgt	30b3a8 <__read_chk@plt+0x303e7c>
    af9c:	andeq	lr, r3, sp, lsl #17
    afa0:	stmdbmi	r0!, {r4, r5, r9, sl, lr}
    afa4:			; <UNDEFINED> instruction: 0xf7fb4479
    afa8:	strmi	lr, [r7], -r2, asr #23
    afac:			; <UNDEFINED> instruction: 0xf8d5b1f8
    afb0:			; <UNDEFINED> instruction: 0x4602c010
    afb4:	strtmi	r4, [r8], -r1, asr #12
    afb8:	mulscc	ip, ip, r8
    afbc:	andsmi	pc, r8, ip, asr #17
    afc0:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    afc4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    afc8:	andscc	pc, ip, ip, lsl #17
    afcc:	blx	19c7022 <__read_chk@plt+0x19bfaf6>
    afd0:	ldrtmi	r4, [r8], -r4, lsl #12
    afd4:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    afd8:	svcvc	0x001a692b
    afdc:	andeq	pc, r0, #-1140850687	; 0xbc000001
    afe0:	stccs	7, cr7, [r0], {26}
    afe4:	strtmi	sp, [r0], -sp, asr #3
    afe8:	pop	{r1, ip, sp, pc}
    afec:	strdlt	r8, [r6, #-16]!
    aff0:	vpmax.s8	d20, d0, d13
    aff4:	ldrtmi	r1, [r0], -r1, lsl #2
    aff8:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    affc:			; <UNDEFINED> instruction: 0xf7fb447a
    b000:			; <UNDEFINED> instruction: 0x4604e874
    b004:	rscle	r2, lr, r0, lsl #24
    b008:	vaba.s8	d30, d16, d27
    b00c:			; <UNDEFINED> instruction: 0xf6c01401
    b010:	ldr	r2, [r6, r0, lsl #8]!
    b014:			; <UNDEFINED> instruction: 0x0003c1b0
    b018:	ldrdeq	fp, [r5], -ip
    b01c:	andeq	r0, r0, r8, ror r7
    b020:	andeq	fp, r5, r8, lsl r2
    b024:	andeq	ip, r3, ip, ror #2
    b028:	andeq	ip, r3, r8, lsl r1
    b02c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b030:	strmi	fp, [ip], -r2, lsl #1
    b034:			; <UNDEFINED> instruction: 0xf7fb4681
    b038:	stmdbmi	lr, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    b03c:	sxtab16mi	r4, r0, r9, ror #8
    b040:			; <UNDEFINED> instruction: 0xf0374620
    b044:	blmi	13498f8 <__read_chk@plt+0x13423cc>
    b048:			; <UNDEFINED> instruction: 0xb120447b
    b04c:	ldmpl	fp, {r0, r1, r3, r6, r9, fp, lr}
    b050:			; <UNDEFINED> instruction: 0xf8c86b5b
    b054:	strtmi	r3, [r0], -r8, lsr #32
    b058:			; <UNDEFINED> instruction: 0xf9f6f037
    b05c:	strmi	r7, [r5], -r3, lsl #16
    b060:	orrslt	r4, fp, pc, lsl r6
    b064:	ldrtmi	r2, [lr], -r0, lsl #14
    b068:	svceq	0x00dff013
    b06c:	andle	r4, r5, ip, lsr #12
    b070:	svccc	0x0001f814
    b074:	svceq	0x00dff013
    b078:			; <UNDEFINED> instruction: 0xb1bbd1fa
    b07c:	blvs	89094 <__read_chk@plt+0x81b68>
    b080:	ldmiblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    b084:	stmdavc	fp!, {r0, r2, r5, r9, sl, lr}
    b088:	mvnle	r2, r0, lsl #22
    b08c:			; <UNDEFINED> instruction: 0xf7ff4640
    b090:			; <UNDEFINED> instruction: 0x4604fb31
    b094:	ldrtmi	fp, [r8], -r8, ror #3
    b098:			; <UNDEFINED> instruction: 0xff06f028
    b09c:	strtmi	r4, [r1], -r8, asr #12
    b0a0:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
    b0a4:	andlt	r4, r2, r0, lsr #12
    b0a8:			; <UNDEFINED> instruction: 0x87f0e8bd
    b0ac:			; <UNDEFINED> instruction: 0xf7fb4628
    b0b0:	andcc	lr, ip, r0, lsr pc
    b0b4:	stcl	7, cr15, [r4], {251}	; 0xfb
    b0b8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    b0bc:	strtmi	sp, [r9], -pc, asr #32
    b0c0:	andcc	r6, r8, r6, asr #32
    b0c4:			; <UNDEFINED> instruction: 0xf7ff4625
    b0c8:			; <UNDEFINED> instruction: 0xf8caf8e3
    b0cc:	ldrbmi	r7, [r7], -r0
    b0d0:	blmi	b0503c <__read_chk@plt+0xafdb10>
    b0d4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b0d8:	blgt	30b4e8 <__read_chk@plt+0x303fbc>
    b0dc:	andeq	lr, r3, sp, lsl #17
    b0e0:	stmdbmi	r8!, {r3, r6, r9, sl, lr}
    b0e4:			; <UNDEFINED> instruction: 0xf7fb4479
    b0e8:	strmi	lr, [r5], -r2, lsr #22
    b0ec:			; <UNDEFINED> instruction: 0xf8d8b308
    b0f0:			; <UNDEFINED> instruction: 0x46036010
    b0f4:			; <UNDEFINED> instruction: 0x4640463a
    b0f8:			; <UNDEFINED> instruction: 0x61b47f31
    b0fc:	streq	pc, [r3], #-33	; 0xffffffdf
    b100:			; <UNDEFINED> instruction: 0xf04468f1
    b104:	ldrvc	r0, [r4, -r1, lsl #8]!
    b108:			; <UNDEFINED> instruction: 0xf9c6f013
    b10c:	strtmi	r4, [r8], -r4, lsl #12
    b110:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b114:			; <UNDEFINED> instruction: 0x3010f8d8
    b118:	vminnm.f32	d23, d15, d10
    b11c:	ldrvc	r0, [sl, -r0, lsl #4]
    b120:			; <UNDEFINED> instruction: 0xf0284638
    b124:	stccs	14, cr15, [r0], {193}	; 0xc1
    b128:			; <UNDEFINED> instruction: 0x4620d1b8
    b12c:	pop	{r1, ip, sp, pc}
    b130:			; <UNDEFINED> instruction: 0xf1b987f0
    b134:	andle	r0, sl, r0, lsl #30
    b138:	vpmin.s8	d20, d0, d3
    b13c:	strbmi	r1, [r8], -r1, lsl #2
    b140:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    b144:			; <UNDEFINED> instruction: 0xf7fa447a
    b148:			; <UNDEFINED> instruction: 0x4604efd0
    b14c:	ldrtmi	lr, [r8], -r8, ror #15
    b150:	strne	pc, [r1], #-576	; 0xfffffdc0
    b154:	cdp2	0, 10, cr15, cr8, cr8, {1}
    b158:	strcs	pc, [r0], #-1728	; 0xfffff940
    b15c:			; <UNDEFINED> instruction: 0xf7fbe79e
    b160:	strmi	lr, [r4], -lr, lsr #24
    b164:			; <UNDEFINED> instruction: 0x4638b918
    b168:	cdp2	0, 9, cr15, cr14, cr8, {1}
    b16c:			; <UNDEFINED> instruction: 0xf6c0e79a
    b170:	ldr	r2, [r0, r0, lsl #8]
    b174:	andeq	ip, r3, ip, asr #1
    b178:	strdeq	fp, [r5], -r8
    b17c:	andeq	r0, r0, r8, ror r7
    b180:	ldrdeq	fp, [r5], -r8
    b184:	andeq	ip, r3, ip, lsr #32
    b188:	ldrdeq	fp, [r3], -r0
    b18c:	ldrbmi	lr, [r0, sp, lsr #18]!
    b190:	strmi	fp, [ip], -r2, lsl #1
    b194:			; <UNDEFINED> instruction: 0xf7fb4681
    b198:	stmdbmi	r8, {r1, r6, r9, sl, fp, sp, lr, pc}^
    b19c:	sxtab16mi	r4, r0, r9, ror #8
    b1a0:			; <UNDEFINED> instruction: 0xf0374620
    b1a4:	blmi	11c9798 <__read_chk@plt+0x11c226c>
    b1a8:			; <UNDEFINED> instruction: 0xb120447b
    b1ac:	ldmpl	fp, {r0, r2, r6, r9, fp, lr}
    b1b0:			; <UNDEFINED> instruction: 0xf8c86b5b
    b1b4:	strtmi	r3, [r0], -r8, lsr #32
    b1b8:			; <UNDEFINED> instruction: 0xf946f037
    b1bc:	strmi	r7, [r5], -r3, lsl #16
    b1c0:	orrslt	r4, fp, pc, lsl r6
    b1c4:	ldrtmi	r2, [lr], -r0, lsl #14
    b1c8:	svceq	0x00dff013
    b1cc:	andle	r4, r5, ip, lsr #12
    b1d0:	svccc	0x0001f814
    b1d4:	svceq	0x00dff013
    b1d8:			; <UNDEFINED> instruction: 0xb1bbd1fa
    b1dc:	blvs	891f4 <__read_chk@plt+0x81cc8>
    b1e0:	ldmiblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    b1e4:	stmdavc	fp!, {r0, r2, r5, r9, sl, lr}
    b1e8:	mvnle	r2, r0, lsl #22
    b1ec:			; <UNDEFINED> instruction: 0xf7ff4640
    b1f0:	strmi	pc, [r4], -r1, lsl #21
    b1f4:	ldrtmi	fp, [r8], -r8, ror #3
    b1f8:	cdp2	0, 5, cr15, cr6, cr8, {1}
    b1fc:	strtmi	r4, [r1], -r8, asr #12
    b200:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    b204:	andlt	r4, r2, r0, lsr #12
    b208:			; <UNDEFINED> instruction: 0x87f0e8bd
    b20c:			; <UNDEFINED> instruction: 0xf7fb4628
    b210:	andcc	lr, ip, r0, lsl #29
    b214:	ldc	7, cr15, [r4], {251}	; 0xfb
    b218:	stmdacs	r0, {r1, r7, r9, sl, lr}
    b21c:	strtmi	sp, [r9], -r2, asr #32
    b220:	andcc	r6, r8, r6, asr #32
    b224:			; <UNDEFINED> instruction: 0xf7ff4625
    b228:			; <UNDEFINED> instruction: 0xf8caf833
    b22c:	ldrbmi	r7, [r7], -r0
    b230:	blmi	98519c <__read_chk@plt+0x97dc70>
    b234:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b238:	blgt	30b648 <__read_chk@plt+0x30411c>
    b23c:	andeq	lr, r3, sp, lsl #17
    b240:	stmdbmi	r2!, {r3, r6, r9, sl, lr}
    b244:			; <UNDEFINED> instruction: 0xf7fb4479
    b248:			; <UNDEFINED> instruction: 0x4605ea72
    b24c:			; <UNDEFINED> instruction: 0xf8d8b1a0
    b250:			; <UNDEFINED> instruction: 0x46401010
    b254:	ldrtmi	r4, [sl], -fp, lsr #12
    b258:			; <UNDEFINED> instruction: 0xf01368c9
    b25c:			; <UNDEFINED> instruction: 0x4604f87d
    b260:			; <UNDEFINED> instruction: 0xf7fb4628
    b264:	ldrtmi	lr, [r8], -r6, asr #31
    b268:	cdp2	0, 1, cr15, cr14, cr8, {1}
    b26c:	bicle	r2, r5, r0, lsl #24
    b270:	andlt	r4, r2, r0, lsr #12
    b274:			; <UNDEFINED> instruction: 0x87f0e8bd
    b278:	svceq	0x0000f1b9
    b27c:	bmi	53f2ac <__read_chk@plt+0x537d80>
    b280:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    b284:			; <UNDEFINED> instruction: 0xf6c04648
    b288:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    b28c:	svc	0x002cf7fa
    b290:	strb	r4, [r8, r4, lsl #12]!
    b294:	vmin.s8	d20, d0, d24
    b298:			; <UNDEFINED> instruction: 0xf0281401
    b29c:			; <UNDEFINED> instruction: 0xf6c0fe05
    b2a0:	str	r2, [fp, r0, lsl #8]!
    b2a4:	bl	fe2c9298 <__read_chk@plt+0xfe2c1d6c>
    b2a8:	ldmdblt	r8, {r2, r9, sl, lr}
    b2ac:			; <UNDEFINED> instruction: 0xf0284638
    b2b0:			; <UNDEFINED> instruction: 0xe7a7fdfb
    b2b4:	strcs	pc, [r0], #-1728	; 0xfffff940
    b2b8:	svclt	0x0000e79d
    b2bc:	andeq	fp, r3, ip, ror #30
    b2c0:	muleq	r5, r8, r6
    b2c4:	andeq	r0, r0, r8, ror r7
    b2c8:	andeq	sl, r5, r8, ror pc
    b2cc:	andeq	fp, r3, ip, asr #29
    b2d0:	andeq	fp, r3, sl, lsl #29
    b2d4:	blmi	d1dba8 <__read_chk@plt+0xd1667c>
    b2d8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    b2dc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    b2e0:	vst1.8	{d20-d22}, [pc], r5
    b2e4:	strcs	r4, [r0], -r0, lsl #9
    b2e8:	movwls	r6, #22555	; 0x581b
    b2ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b2f0:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    b2f4:	blge	11d7b0 <__read_chk@plt+0x116284>
    b2f8:	strls	sl, [r2], -r3, lsl #20
    b2fc:	stmdbvs	r0, {r0, r3, r4, r5, r6, sl, lr}
    b300:	strls	r6, [r0], #-2048	; 0xfffff800
    b304:			; <UNDEFINED> instruction: 0xf7fa9603
    b308:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    b30c:	blls	13f7f0 <__read_chk@plt+0x1382c4>
    b310:	stmdals	r3, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, pc}
    b314:			; <UNDEFINED> instruction: 0xf7fb2439
    b318:			; <UNDEFINED> instruction: 0xf6c0eec8
    b31c:	stmdals	r2, {sl, sp}
    b320:	ldmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b324:	strtmi	r4, [r1], -r8, lsr #12
    b328:	blx	ff3c932e <__read_chk@plt+0xff3c1e02>
    b32c:	blmi	79dbb4 <__read_chk@plt+0x796688>
    b330:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b334:	blls	1653a4 <__read_chk@plt+0x15de78>
    b338:	teqle	r0, sl, asr r0
    b33c:	andlt	r4, r6, r0, lsr #12
    b340:	stmdage	r2, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    b344:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b348:	tstlt	r8, r4, lsl #12
    b34c:			; <UNDEFINED> instruction: 0xf7fb9803
    b350:	strb	lr, [r4, ip, lsr #29]!
    b354:	andne	lr, r3, #3620864	; 0x374000
    b358:			; <UNDEFINED> instruction: 0xf7fb9802
    b35c:			; <UNDEFINED> instruction: 0x4604ef1e
    b360:			; <UNDEFINED> instruction: 0xf7fb9803
    b364:	stccs	14, cr14, [r0], {162}	; 0xa2
    b368:	stmdals	r2, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
    b36c:			; <UNDEFINED> instruction: 0xf82cf007
    b370:	stmdals	r2, {r2, r9, sl, lr}
    b374:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b378:	sbcsle	r2, r7, r0, lsl #24
    b37c:	stmdbmi	sp, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b380:	andcs	r4, r5, #4, 12	; 0x400000
    b384:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    b388:	bl	fedc937c <__read_chk@plt+0xfedc1e50>
    b38c:	strtmi	r4, [r0], -r6, lsl #12
    b390:	ldc	7, cr15, [sl, #-1004]	; 0xfffffc14
    b394:	ldrtmi	r4, [r0], -r1, lsl #12
    b398:			; <UNDEFINED> instruction: 0xff38f02b
    b39c:			; <UNDEFINED> instruction: 0xf7fbe7bf
    b3a0:	svclt	0x0000eb1a
    b3a4:	andeq	fp, r5, r8, ror #10
    b3a8:	andeq	r0, r0, r0, asr r7
    b3ac:	andeq	fp, r3, r8, lsr lr
    b3b0:	andeq	fp, r5, r0, lsl r5
    b3b4:	andeq	fp, r3, r6, asr sp
    b3b8:	blmi	1d5dd90 <__read_chk@plt+0x1d56864>
    b3bc:	push	{r1, r3, r4, r5, r6, sl, lr}
    b3c0:	strdlt	r4, [pc], r0
    b3c4:			; <UNDEFINED> instruction: 0x460c58d3
    b3c8:	ldmdavs	fp, {r7, r9, sl, lr}
    b3cc:			; <UNDEFINED> instruction: 0xf04f930d
    b3d0:			; <UNDEFINED> instruction: 0xf7fb0300
    b3d4:	stmdbmi	pc!, {r2, r5, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    b3d8:	stmib	sp, {r8, r9, sp}^
    b3dc:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    b3e0:	strmi	r9, [r5], -r6, lsl #6
    b3e4:			; <UNDEFINED> instruction: 0xf0374620
    b3e8:	stmdbmi	fp!, {r0, r3, r4, r6, fp, ip, sp, lr, pc}^
    b3ec:			; <UNDEFINED> instruction: 0x46074479
    b3f0:			; <UNDEFINED> instruction: 0xf0374620
    b3f4:	stmdbmi	r9!, {r0, r1, r4, r6, fp, ip, sp, lr, pc}^
    b3f8:			; <UNDEFINED> instruction: 0x46064479
    b3fc:			; <UNDEFINED> instruction: 0xf0374620
    b400:	strmi	pc, [r1], sp, asr #16
    b404:			; <UNDEFINED> instruction: 0xf0374620
    b408:	stmdbvs	r8!, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
    b40c:	stmdbmi	r4!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, pc}^
    b410:	stmdavs	r0, {r0, r1, r2, r8, r9, fp, sp, pc}
    b414:	ldrbtmi	sl, [r9], #-2566	; 0xfffff5fa
    b418:	strtcs	pc, [sl], #1610	; 0x64a
    b41c:	streq	pc, [r6], #-704	; 0xfffffd40
    b420:			; <UNDEFINED> instruction: 0xf7fa9400
    b424:	strmi	lr, [r4], -r8, ror #28
    b428:	blls	1fa1c0 <__read_chk@plt+0x1f2c94>
    b42c:	teqle	r8, r0, lsl #22
    b430:	ldrtcs	r9, [r9], #-2054	; 0xfffff7fa
    b434:	mrc	7, 1, APSR_nzcv, cr8, cr11, {7}
    b438:	strcs	pc, [r0], #-1728	; 0xfffff940
    b43c:			; <UNDEFINED> instruction: 0xf7fa9804
    b440:	stmdals	r5, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b444:			; <UNDEFINED> instruction: 0xffa4f007
    b448:	strtmi	r4, [r1], -r0, asr #12
    b44c:	blx	f49452 <__read_chk@plt+0xf41f26>
    b450:	blmi	13ddda8 <__read_chk@plt+0x13d687c>
    b454:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b458:	blls	3654c8 <__read_chk@plt+0x35df9c>
    b45c:			; <UNDEFINED> instruction: 0xf040405a
    b460:			; <UNDEFINED> instruction: 0x46208092
    b464:	pop	{r0, r1, r2, r3, ip, sp, pc}
    b468:	stmdbmi	pc, {r4, r5, r6, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    b46c:	strmi	pc, [r0], #1103	; 0x44f
    b470:	blge	1e5478 <__read_chk@plt+0x1ddf4c>
    b474:	bge	1b047c <__read_chk@plt+0x1a8f50>
    b478:			; <UNDEFINED> instruction: 0xf7fa4479
    b47c:			; <UNDEFINED> instruction: 0x4604ee3c
    b480:	sbcsle	r2, r2, r0, lsl #24
    b484:	andcs	r4, r5, #1196032	; 0x124000
    b488:	ldrbtmi	r2, [r9], #-0
    b48c:	bl	d49480 <__read_chk@plt+0xd41f54>
    b490:	strtmi	r4, [r0], -r5, lsl #12
    b494:	ldc	7, cr15, [r8], {251}	; 0xfb
    b498:	strtmi	r4, [r8], -r1, lsl #12
    b49c:	cdp2	0, 11, cr15, cr6, cr11, {1}
    b4a0:	movtlt	lr, #59340	; 0xe7cc
    b4a4:	strtmi	r4, [r0], -r2, asr #18
    b4a8:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
    b4ac:	b	18c94a0 <__read_chk@plt+0x18c1f74>
    b4b0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b4b4:			; <UNDEFINED> instruction: 0x4601d05f
    b4b8:			; <UNDEFINED> instruction: 0xf007a805
    b4bc:	strmi	pc, [r4], -r7, asr #29
    b4c0:			; <UNDEFINED> instruction: 0xf7fb4630
    b4c4:	stmiblt	r4!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    b4c8:	blcs	320e4 <__read_chk@plt+0x2abb8>
    b4cc:	ldmdavs	r8, {r4, r5, r7, ip, lr, pc}^
    b4d0:			; <UNDEFINED> instruction: 0xf7fa9004
    b4d4:	stmdals	r6, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    b4d8:	stcl	7, cr15, [r6, #1004]!	; 0x3ec
    b4dc:	teqlt	fp, r5, lsl #22
    b4e0:			; <UNDEFINED> instruction: 0xb12c681c
    b4e4:			; <UNDEFINED> instruction: 0xf0066860
    b4e8:	stmdavs	r4!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b4ec:	mvnsle	r2, r0, lsl #24
    b4f0:	vmla.i8	d25, d0, d4
    b4f4:	eor	r2, r3, r2, lsl #6
    b4f8:			; <UNDEFINED> instruction: 0xf7fba804
    b4fc:			; <UNDEFINED> instruction: 0x4604efd6
    b500:	stmdals	r6, {r3, r4, r8, ip, sp, pc}
    b504:	ldcl	7, cr15, [r0, #1004]	; 0x3ec
    b508:	ldmib	sp, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    b50c:	stmdals	r4, {r1, r2, r9, ip}
    b510:	mcr	7, 2, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    b514:	stmdals	r6, {r2, r9, sl, lr}
    b518:	stcl	7, cr15, [r6, #1004]	; 0x3ec
    b51c:	orrle	r2, sp, r0, lsl #24
    b520:	stmdals	r4, {r3, sl, fp, sp, pc}
    b524:			; <UNDEFINED> instruction: 0xf0064621
    b528:	strtmi	pc, [r0], -sp, lsl #20
    b52c:			; <UNDEFINED> instruction: 0xffb8f006
    b530:	strdls	fp, [r3], -r8
    b534:			; <UNDEFINED> instruction: 0xf7fa9804
    b538:	stmdbls	r3, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    b53c:	movwcs	r9, #8452	; 0x2104
    b540:	svclt	0x00182f00
    b544:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    b548:	svceq	0x0000f1b9
    b54c:	vst4.8	{d29-d32}, [r3], r1
    b550:	andcs	r6, r0, #128, 6
    b554:	andls	r4, r0, #40, 12	; 0x2800000
    b558:	blx	ff2c7590 <__read_chk@plt+0xff2c0064>
    b55c:	stmdals	r4, {r2, r9, sl, lr}
    b560:	svc	0x003af7fa
    b564:			; <UNDEFINED> instruction: 0xf0079805
    b568:	stccs	15, cr15, [r0], {19}
    b56c:	svcge	0x0070f43f
    b570:	stmdbls	r4, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    b574:			; <UNDEFINED> instruction: 0xf7fbe7e3
    b578:	stmdacs	r0, {r1, r5, r9, fp, sp, lr, pc}
    b57c:	addlt	sp, r0, #171	; 0xab
    b580:	strtvs	pc, [r0], #-64	; 0xffffffc0
    b584:			; <UNDEFINED> instruction: 0xf7fbe7bd
    b588:	svclt	0x0000ea26
    b58c:	andeq	fp, r5, r4, lsl #9
    b590:	andeq	r0, r0, r0, asr r7
    b594:	andeq	fp, r3, r2, ror #26
    b598:	andeq	fp, r3, r0, ror #26
    b59c:	andeq	fp, r3, ip, asr sp
    b5a0:	andeq	fp, r3, sl, asr #26
    b5a4:	andeq	fp, r5, ip, ror #7
    b5a8:			; <UNDEFINED> instruction: 0x0003bcbc
    b5ac:	andeq	fp, r3, r2, asr ip
    b5b0:	andeq	fp, r3, r2, asr #25
    b5b4:	ldrblt	r4, [r0, #-2841]!	; 0xfffff4e7
    b5b8:			; <UNDEFINED> instruction: 0x4604447b
    b5bc:	ldmib	r3, {r1, r7, ip, sp, pc}^
    b5c0:	blgt	30b9d0 <__read_chk@plt+0x3044a4>
    b5c4:	andeq	lr, r3, sp, lsl #17
    b5c8:	ldmdbmi	r5, {r5, r9, sl, lr}
    b5cc:			; <UNDEFINED> instruction: 0xf7fb4479
    b5d0:			; <UNDEFINED> instruction: 0xb1a8e8ae
    b5d4:			; <UNDEFINED> instruction: 0xf0054606
    b5d8:			; <UNDEFINED> instruction: 0x4605fb9d
    b5dc:			; <UNDEFINED> instruction: 0xf7fb4630
    b5e0:	ldmdblt	r5!, {r3, r9, sl, fp, sp, lr, pc}
    b5e4:	andlt	r4, r2, r8, lsr #12
    b5e8:	vmla.f32	<illegal reg q13.5>, q0, q8
    b5ec:			; <UNDEFINED> instruction: 0xf6c01501
    b5f0:	strtmi	r2, [r0], -r0, lsl #10
    b5f4:			; <UNDEFINED> instruction: 0xf7ff4629
    b5f8:	strtmi	pc, [r8], -r7, ror #20
    b5fc:	ldcllt	0, cr11, [r0, #-8]!
    b600:	rscsle	r2, r2, r0, lsl #24
    b604:	vpmax.s8	d20, d0, d7
    b608:	strtmi	r1, [r0], -r1, lsl #2
    b60c:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    b610:			; <UNDEFINED> instruction: 0xf7fa447a
    b614:	strmi	lr, [r5], -sl, ror #26
    b618:	svclt	0x0000e7e3
    b61c:	strdeq	sl, [r5], -r4
    b620:	andeq	fp, r3, r4, asr #22
    b624:	andeq	fp, r3, r4, lsl #22
    b628:	blmi	fddf28 <__read_chk@plt+0xfd69fc>
    b62c:	push	{r1, r3, r4, r5, r6, sl, lr}
    b630:	strdlt	r4, [r2], r0
    b634:			; <UNDEFINED> instruction: 0x460c58d3
    b638:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    b63c:			; <UNDEFINED> instruction: 0xf04f9301
    b640:			; <UNDEFINED> instruction: 0xf7fb0300
    b644:	ldmdbmi	r9!, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    b648:			; <UNDEFINED> instruction: 0x46064479
    b64c:			; <UNDEFINED> instruction: 0xf0364620
    b650:	strmi	pc, [r3], -pc, asr #30
    b654:	ldrmi	r4, [ip], -r0, lsr #12
    b658:	mrc2	0, 7, pc, cr6, cr6, {1}
    b65c:	tstlt	ip, #5242880	; 0x500000
    b660:	strbtmi	r4, [sl], -r1, lsl #12
    b664:			; <UNDEFINED> instruction: 0xf0054630
    b668:			; <UNDEFINED> instruction: 0x4604fdfb
    b66c:	ldmdbmi	r0!, {r3, r5, r7, r8, r9, ip, sp, pc}
    b670:	andcs	r2, r0, r5, lsl #4
    b674:			; <UNDEFINED> instruction: 0xf7fb4479
    b678:	strmi	lr, [r6], -r0, asr #20
    b67c:			; <UNDEFINED> instruction: 0xf7fb4620
    b680:	strtmi	lr, [r9], -r4, lsr #23
    b684:	ldrtmi	r4, [r0], -r2, lsl #12
    b688:	stc2l	0, cr15, [r0, #172]	; 0xac
    b68c:	strcs	fp, [r0], #-2820	; 0xfffff4fc
    b690:	blmi	95df38 <__read_chk@plt+0x956a0c>
    b694:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b698:	blls	65708 <__read_chk@plt+0x5e1dc>
    b69c:	teqle	pc, sl, asr r0	; <UNPREDICTABLE>
    b6a0:	andlt	r4, r2, r0, lsr #12
    b6a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b6a8:	ldc	7, cr15, [r2], #-1004	; 0xfffffc14
    b6ac:			; <UNDEFINED> instruction: 0xf7fb3001
    b6b0:	strmi	lr, [r0], r8, asr #19
    b6b4:	strtmi	fp, [r9], -r0, ror #6
    b6b8:	stc2l	7, cr15, [sl, #1016]!	; 0x3f8
    b6bc:	ldrtmi	r4, [r0], -r1, asr #12
    b6c0:	blx	12476de <__read_chk@plt+0x12401b2>
    b6c4:	strbmi	r4, [r0], -r4, lsl #12
    b6c8:	stcl	7, cr15, [lr], #1004	; 0x3ec
    b6cc:	sbcsle	r2, lr, r0, lsl #24
    b6d0:			; <UNDEFINED> instruction: 0x46214638
    b6d4:			; <UNDEFINED> instruction: 0xf9f8f7ff
    b6d8:	bls	45648 <__read_chk@plt+0x3e11c>
    b6dc:			; <UNDEFINED> instruction: 0x46294630
    b6e0:			; <UNDEFINED> instruction: 0xffcaf003
    b6e4:	ldmdblt	r8, {r2, r9, sl, lr}
    b6e8:			; <UNDEFINED> instruction: 0xf0069800
    b6ec:	bfi	pc, sp, (invalid: 16:13)	; <UNPREDICTABLE>
    b6f0:	andcs	r4, r5, #278528	; 0x44000
    b6f4:	ldrbtmi	r2, [r9], #-0
    b6f8:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b6fc:	strtmi	r4, [r0], -r6, lsl #12
    b700:	bl	18c96f4 <__read_chk@plt+0x18c21c8>
    b704:	strmi	r4, [r2], -r9, lsr #12
    b708:			; <UNDEFINED> instruction: 0xf02b4630
    b70c:			; <UNDEFINED> instruction: 0xe7ebfd7f
    b710:	ldmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b714:	adcsle	r2, sl, r0, lsl #16
    b718:			; <UNDEFINED> instruction: 0xf040b280
    b71c:	ldrb	r6, [r7, r0, lsr #8]
    b720:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b724:	andeq	fp, r5, r4, lsl r2
    b728:	andeq	r0, r0, r0, asr r7
    b72c:	andeq	fp, r3, r8, lsr #22
    b730:	andeq	sl, r3, r8, lsr sl
    b734:	andeq	fp, r5, ip, lsr #3
    b738:	ldrdeq	sl, [r3], -sl	; <UNPREDICTABLE>
    b73c:	blmi	139e078 <__read_chk@plt+0x1396b4c>
    b740:	push	{r1, r3, r4, r5, r6, sl, lr}
    b744:	strdlt	r4, [sp], r0
    b748:			; <UNDEFINED> instruction: 0x460c58d3
    b74c:			; <UNDEFINED> instruction: 0xf8df4606
    b750:	ldmdavs	fp, {r2, r3, r5, r8, pc}
    b754:			; <UNDEFINED> instruction: 0xf04f930b
    b758:			; <UNDEFINED> instruction: 0xf7fb0300
    b75c:	stmdbmi	r8, {r5, r6, r8, r9, fp, sp, lr, pc}^
    b760:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    b764:	strtmi	r4, [r0], -r5, lsl #12
    b768:	mrc2	0, 4, pc, cr8, cr6, {1}
    b76c:	strtmi	r4, [r0], -r7, lsl #12
    b770:	mcr2	0, 3, pc, cr10, cr6, {1}	; <UNPREDICTABLE>
    b774:			; <UNDEFINED> instruction: 0xf7fea906
    b778:	cmplt	r0, #12992	; 0x32c0	; <UNPREDICTABLE>
    b77c:	cdp2	0, 9, cr15, cr0, cr6, {0}
    b780:	teqlt	r8, #3
    b784:			; <UNDEFINED> instruction: 0xf8584b3f
    b788:	cdpvs	0, 9, cr3, cr11, cr3, {0}
    b78c:			; <UNDEFINED> instruction: 0xf7fab9a3
    b790:	ldrtcs	lr, [ip], #-3620	; 0xfffff1dc
    b794:	strcs	pc, [r0], #-1728	; 0xfffff940
    b798:			; <UNDEFINED> instruction: 0x46214630
    b79c:			; <UNDEFINED> instruction: 0xf994f7ff
    b7a0:	blmi	d5e08c <__read_chk@plt+0xd56b60>
    b7a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b7a8:	blls	2e5818 <__read_chk@plt+0x2de2ec>
    b7ac:	cmple	lr, sl, asr r0
    b7b0:	andlt	r4, sp, r0, lsr #12
    b7b4:	mvnshi	lr, #12386304	; 0xbd0000
    b7b8:	ldrtmi	r4, [fp], -r1, lsl #12
    b7bc:	andcs	r4, r0, #40, 12	; 0x2800000
    b7c0:	stc2	0, cr15, [sl], #40	; 0x28
    b7c4:	stmdals	r3, {r2, r9, sl, lr}
    b7c8:	mcr	7, 0, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    b7cc:	rscle	r2, r7, r0, lsl #24
    b7d0:	andls	lr, r3, r2, ror #15
    b7d4:	vst2.8	{d22,d24}, [pc :128], r8
    b7d8:	stmdbmi	ip!, {r7, sl, lr}
    b7dc:	bge	1363f8 <__read_chk@plt+0x12eecc>
    b7e0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b7e4:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    b7e8:			; <UNDEFINED> instruction: 0xf8cd9400
    b7ec:			; <UNDEFINED> instruction: 0xf7fa9010
    b7f0:	strmi	lr, [r4], -r2, lsl #25
    b7f4:	blls	179d5c <__read_chk@plt+0x172830>
    b7f8:	stmdals	r4, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
    b7fc:			; <UNDEFINED> instruction: 0xf7fb2439
    b800:			; <UNDEFINED> instruction: 0xf6c0ec54
    b804:	stmdals	r3, {sl, sp}
    b808:	stcl	7, cr15, [r6, #1000]!	; 0x3e8
    b80c:	stmdbmi	r0!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    b810:	strbmi	r2, [r8], -r5, lsl #4
    b814:			; <UNDEFINED> instruction: 0xf7fb4479
    b818:			; <UNDEFINED> instruction: 0x4605e970
    b81c:			; <UNDEFINED> instruction: 0xf7fb4620
    b820:			; <UNDEFINED> instruction: 0x4601ead4
    b824:			; <UNDEFINED> instruction: 0xf02b4628
    b828:			; <UNDEFINED> instruction: 0xe7ecfcf1
    b82c:			; <UNDEFINED> instruction: 0xf7fba803
    b830:			; <UNDEFINED> instruction: 0x4604ee3c
    b834:	stmdals	r4, {r3, r4, r8, ip, sp, pc}
    b838:	ldc	7, cr15, [r6], #-1004	; 0xfffffc14
    b83c:	ldmib	sp, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b840:	stmdals	r3, {r2, r9, ip}
    b844:	stc	7, cr15, [r8], #1004	; 0x3ec
    b848:	stmdals	r4, {r2, r9, sl, lr}
    b84c:	stc	7, cr15, [ip], #-1004	; 0xfffffc14
    b850:	bicsle	r2, r8, r0, lsl #24
    b854:	stmdacs	r0, {r0, r1, fp, ip, pc}
    b858:	blmi	3bfeb0 <__read_chk@plt+0x3b8984>
    b85c:	sbcspl	pc, r2, #64, 4
    b860:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    b864:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b868:			; <UNDEFINED> instruction: 0xf7fa4478
    b86c:			; <UNDEFINED> instruction: 0xf7fbefd6
    b870:	svclt	0x0000e8b2
    b874:	andeq	fp, r5, r0, lsl #2
    b878:	andeq	r0, r0, r0, asr r7
    b87c:	andeq	fp, r5, r0, ror #1
    b880:	andeq	fp, r3, r6, lsl sl
    b884:	andeq	r0, r0, r8, ror r7
    b888:	muleq	r5, ip, r0
    b88c:	andeq	fp, r3, lr, asr #18
    b890:	andeq	fp, r3, r8, asr #17
    b894:	andeq	ip, r3, r8, lsr r1
    b898:	andeq	fp, r3, lr, lsr #18
    b89c:	andeq	r1, r4, r4, ror #11
    b8a0:	blmi	125e1c8 <__read_chk@plt+0x1256c9c>
    b8a4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    b8a8:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    b8ac:	strmi	r4, [r5], -ip, lsl #12
    b8b0:	movwls	r6, #47131	; 0xb81b
    b8b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b8b8:	b	fec498ac <__read_chk@plt+0xfec42380>
    b8bc:	strmi	sl, [r6], -r6, lsl #18
    b8c0:			; <UNDEFINED> instruction: 0xf7fe4620
    b8c4:	bicslt	pc, r8, r5, lsr #26
    b8c8:	stc2l	0, cr15, [sl, #24]!
    b8cc:	andls	r4, r3, r1, lsl #12
    b8d0:	ldmdbvs	r2!, {r3, r4, r5, r7, r8, ip, sp, pc}^
    b8d4:			; <UNDEFINED> instruction: 0xf0034630
    b8d8:	addlt	pc, r3, #784	; 0x310
    b8dc:	blcs	17dd0f4 <__read_chk@plt+0x17d5bc8>
    b8e0:	stmdals	r3, {r1, r2, r3, r5, ip, lr, pc}
    b8e4:	ldcl	7, cr15, [r8, #-1000]!	; 0xfffffc18
    b8e8:	bmi	e3a5a0 <__read_chk@plt+0xe33074>
    b8ec:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
    b8f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b8f4:	subsmi	r9, sl, fp, lsl #22
    b8f8:	strtmi	sp, [r0], -r1, ror #2
    b8fc:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    b900:	ldmdbvs	r0!, {r0, r1, ip, pc}
    b904:	strmi	pc, [r0], #1103	; 0x44f
    b908:	blge	15ddd4 <__read_chk@plt+0x1568a8>
    b90c:	strcs	sl, [r0, -r4, lsl #20]
    b910:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    b914:	strls	r9, [r4, -r0, lsl #8]
    b918:	bl	ffb49908 <__read_chk@plt+0xffb423dc>
    b91c:	stmiblt	r8!, {r2, r9, sl, lr}^
    b920:	bllt	14f253c <__read_chk@plt+0x14eb010>
    b924:	ldrtcs	r9, [r9], #-2052	; 0xfffff7fc
    b928:	bl	fefc991c <__read_chk@plt+0xfefc23f0>
    b92c:	strcs	pc, [r0], #-1728	; 0xfffff940
    b930:			; <UNDEFINED> instruction: 0xf7fa9803
    b934:			; <UNDEFINED> instruction: 0x4628ed52
    b938:			; <UNDEFINED> instruction: 0xf7ff4621
    b93c:	ldrb	pc, [r4, r5, asr #17]	; <UNPREDICTABLE>
    b940:	ldrtmi	r9, [r0], -r3, lsl #18
    b944:	blx	17c7960 <__read_chk@plt+0x17c0434>
    b948:	stmdacs	r0, {r2, r9, sl, lr}
    b94c:			; <UNDEFINED> instruction: 0x4602d1f0
    b950:	ldrtmi	r9, [r0], -r3, lsl #18
    b954:	ldc2l	0, cr15, [r2, #12]!
    b958:	strb	r4, [r2, r4, lsl #12]
    b95c:	andcs	r4, r5, #475136	; 0x74000
    b960:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b964:	stmia	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b968:	strtmi	r4, [r0], -r6, lsl #12
    b96c:	b	b49960 <__read_chk@plt+0xb42434>
    b970:	ldrtmi	r4, [r0], -r1, lsl #12
    b974:	mcrr2	0, 2, pc, sl, cr11	; <UNPREDICTABLE>
    b978:	stmdage	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b97c:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    b980:	tstlt	r8, r4, lsl #12
    b984:			; <UNDEFINED> instruction: 0xf7fb9804
    b988:	bfi	lr, r0, (invalid: 23:17)
    b98c:	andne	lr, r4, #3620864	; 0x374000
    b990:			; <UNDEFINED> instruction: 0xf7fb9803
    b994:	strmi	lr, [r4], -r2, lsl #24
    b998:			; <UNDEFINED> instruction: 0xf7fb9804
    b99c:			; <UNDEFINED> instruction: 0x2c00eb86
    b9a0:	stmdbls	r3, {r1, r2, r6, r7, r8, ip, lr, pc}
    b9a4:	orrsle	r2, r4, r0, lsl #18
    b9a8:	vqdmulh.s<illegal width 8>	d20, d0, d11
    b9ac:	stmdbmi	fp, {r2, r3, r4, r5, r6, r9, ip, lr}
    b9b0:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    b9b4:	tstcc	r0, #2030043136	; 0x79000000
    b9b8:			; <UNDEFINED> instruction: 0xf7fa4478
    b9bc:			; <UNDEFINED> instruction: 0xf7fbef2e
    b9c0:	svclt	0x0000e80a
    b9c4:	muleq	r5, ip, pc	; <UNPREDICTABLE>
    b9c8:	andeq	r0, r0, r0, asr r7
    b9cc:	andeq	sl, r5, r2, asr pc
    b9d0:	andeq	fp, r3, r2, lsr #16
    b9d4:	andeq	fp, r3, sl, ror r7
    b9d8:	andeq	fp, r3, sl, ror #31
    b9dc:	andeq	fp, r3, r0, ror #15
    b9e0:	muleq	r4, r4, r4
    b9e4:	blmi	feb9e4a0 <__read_chk@plt+0xfeb96f74>
    b9e8:	push	{r1, r3, r4, r5, r6, sl, lr}
    b9ec:	strdlt	r4, [r9], r0
    b9f0:			; <UNDEFINED> instruction: 0x460c58d3
    b9f4:			; <UNDEFINED> instruction: 0xf8df4680
    b9f8:	ldmdavs	fp, {r2, r3, r5, r7, r9, ip, sp, pc}
    b9fc:			; <UNDEFINED> instruction: 0xf04f9307
    ba00:			; <UNDEFINED> instruction: 0xf7fb0300
    ba04:	stmibmi	r8!, {r2, r3, r9, fp, sp, lr, pc}
    ba08:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
    ba0c:	strtmi	r4, [r0], -r7, lsl #12
    ba10:	stc2l	0, cr15, [r4, #-216]	; 0xffffff28
    ba14:	ldrbtmi	r4, [r9], #-2469	; 0xfffff65b
    ba18:	strtmi	r4, [r0], -r1, lsl #13
    ba1c:	ldc2	0, cr15, [lr, #-216]!	; 0xffffff28
    ba20:	strtmi	r4, [r0], -r2, lsl #13
    ba24:	ldc2	0, cr15, [r0, #-216]	; 0xffffff28
    ba28:	stcl	7, cr15, [sl], #-1004	; 0xfffffc14
    ba2c:	strmi	r2, [r6], -lr, lsr #2
    ba30:	stcl	7, cr15, [r0, #-1004]	; 0xfffffc14
    ba34:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ba38:	rschi	pc, r7, r0
    ba3c:	andvc	r2, r3, r0, lsl #6
    ba40:			; <UNDEFINED> instruction: 0xf7fb4630
    ba44:	stmdacs	r8!, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    ba48:	strcc	sp, [r1, #-292]	; 0xfffffedc
    ba4c:	strtmi	r2, [r8], -r0, lsr #2
    ba50:	ldc	7, cr15, [r0, #-1004]!	; 0xfffffc14
    ba54:			; <UNDEFINED> instruction: 0xf0002800
    ba58:			; <UNDEFINED> instruction: 0x46048114
    ba5c:	blcc	89aa4 <__read_chk@plt+0x82578>
    ba60:	svclt	0x00182b09
    ba64:	svclt	0x000c2b20
    ba68:	andcs	r2, r0, #268435456	; 0x10000000
    ba6c:	bllt	1affe48 <__read_chk@plt+0x1af891c>
    ba70:			; <UNDEFINED> instruction: 0xf1b9461c
    ba74:	cmple	pc, r0, lsl #30
    ba78:			; <UNDEFINED> instruction: 0x462a697b
    ba7c:			; <UNDEFINED> instruction: 0x46384631
    ba80:	stc2	0, cr15, [lr, #-12]
    ba84:	stmdacs	r3, {r1, r7, r9, sl, lr}
    ba88:	mrshi	pc, R12_usr	; <UNPREDICTABLE>
    ba8c:			; <UNDEFINED> instruction: 0xf000e8df
    ba90:	rsbpl	r5, ip, r8, ror #24
    ba94:			; <UNDEFINED> instruction: 0xf7fb4630
    ba98:	bmi	fe1866c0 <__read_chk@plt+0xfe17f194>
    ba9c:	orrvc	pc, ip, pc, asr #8
    baa0:			; <UNDEFINED> instruction: 0xf6c0447a
    baa4:	strbmi	r2, [r0], -r0, lsl #2
    baa8:	bl	7c9a98 <__read_chk@plt+0x7c256c>
    baac:	stmdacs	r0, {r1, r7, r9, sl, lr}
    bab0:	bmi	fe03ff9c <__read_chk@plt+0xfe038a70>
    bab4:	ldrbtmi	r4, [sl], #-2938	; 0xfffff486
    bab8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    babc:	subsmi	r9, sl, r7, lsl #22
    bac0:	rschi	pc, r6, r0, asr #32
    bac4:	andlt	r4, r9, r0, asr r6
    bac8:	svchi	0x00f0e8bd
    bacc:	strtmi	r2, [r0], -r0, lsr #2
    bad0:			; <UNDEFINED> instruction: 0xf7fb9203
    bad4:	strdlt	lr, [r8, -r0]
    bad8:	andvc	r9, r2, r3, lsl #20
    badc:			; <UNDEFINED> instruction: 0xf7fb4620
    bae0:	stmdacs	r8!, {r3, r4, r9, fp, sp, lr, pc}
    bae4:	addhi	pc, r2, r0, asr #32
    bae8:			; <UNDEFINED> instruction: 0xf85b4b73
    baec:	cdpvs	0, 9, cr3, cr11, cr3, {0}
    baf0:			; <UNDEFINED> instruction: 0xf0002b00
    baf4:	andcs	r8, r0, #160	; 0xa0
    baf8:			; <UNDEFINED> instruction: 0x46114653
    bafc:			; <UNDEFINED> instruction: 0xf00a4638
    bb00:	addlt	pc, r3, #11264	; 0x2c00
    bb04:	blcs	1cdd514 <__read_chk@plt+0x1cd5fe8>
    bb08:	vbic.i32	<illegal reg q14.5>, #136	; 0x00000088
    bb0c:	blcs	2a472c <__read_chk@plt+0x29d200>
    bb10:			; <UNDEFINED> instruction: 0xf1b9d106
    bb14:	suble	r0, pc, r0, lsl #30
    bb18:	beq	1807c5c <__read_chk@plt+0x1800730>
    bb1c:	bcs	49624 <__read_chk@plt+0x420f8>
    bb20:			; <UNDEFINED> instruction: 0xf7fb4630
    bb24:	strbmi	lr, [r0], -r2, asr #21
    bb28:			; <UNDEFINED> instruction: 0xf7fe4651
    bb2c:	strb	pc, [r0, sp, asr #31]	; <UNPREDICTABLE>
    bb30:	beq	1807c74 <__read_chk@plt+0x1800748>
    bb34:	bcs	4963c <__read_chk@plt+0x42110>
    bb38:			; <UNDEFINED> instruction: 0xf7fb4630
    bb3c:			; <UNDEFINED> instruction: 0x4640eab6
    bb40:			; <UNDEFINED> instruction: 0xf7fe4651
    bb44:	ldr	pc, [r4, r1, asr #31]!
    bb48:	beq	17c7c8c <__read_chk@plt+0x17c0760>
    bb4c:	bcs	49654 <__read_chk@plt+0x42128>
    bb50:			; <UNDEFINED> instruction: 0xf7fb4630
    bb54:	strbmi	lr, [r0], -sl, lsr #21
    bb58:			; <UNDEFINED> instruction: 0xf7fe4651
    bb5c:			; <UNDEFINED> instruction: 0xe7a8ffb5
    bb60:			; <UNDEFINED> instruction: 0xf7fb4630
    bb64:	str	lr, [r4, r2, lsr #21]!
    bb68:	bicsle	r2, r5, r0, lsl #24
    bb6c:			; <UNDEFINED> instruction: 0xf7fb4640
    bb70:	ldmdbmi	r2, {r1, r2, r4, r6, r8, fp, sp, lr, pc}^
    bb74:	stceq	0, cr15, [r0], {79}	; 0x4f
    bb78:	bge	136794 <__read_chk@plt+0x12f268>
    bb7c:			; <UNDEFINED> instruction: 0xf8cd4479
    bb80:			; <UNDEFINED> instruction: 0xf8cdc000
    bb84:			; <UNDEFINED> instruction: 0xf8cdc010
    bb88:			; <UNDEFINED> instruction: 0x4604c018
    bb8c:			; <UNDEFINED> instruction: 0xf7fa4640
    bb90:			; <UNDEFINED> instruction: 0x4682eab2
    bb94:	bicle	r2, r3, r0, lsl #16
    bb98:	blcs	327b4 <__read_chk@plt+0x2b288>
    bb9c:	stmdage	r6, {r0, r1, r4, r5, r6, ip, lr, pc}
    bba0:	stc	7, cr15, [r2], {251}	; 0xfb
    bba4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    bba8:	stmdals	r6, {r0, r2, r3, r6, ip, lr, pc}
    bbac:	ldc	7, cr15, [r4], {250}	; 0xfa
    bbb0:			; <UNDEFINED> instruction: 0xf7fb9804
    bbb4:			; <UNDEFINED> instruction: 0xe7b3ea7a
    bbb8:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    bbbc:	blx	ffd47c70 <__read_chk@plt+0xffd40744>
    bbc0:			; <UNDEFINED> instruction: 0x462a697b
    bbc4:			; <UNDEFINED> instruction: 0x46384631
    bbc8:	stc2l	0, cr15, [sl], #-12
    bbcc:	stmdacs	r3, {r1, r7, r9, sl, lr}
    bbd0:	movwge	sp, #10336	; 0x2860
    bbd4:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    bbd8:			; <UNDEFINED> instruction: 0x47184413
    bbdc:			; <UNDEFINED> instruction: 0xffffff85
    bbe0:			; <UNDEFINED> instruction: 0xffffff6d
    bbe4:			; <UNDEFINED> instruction: 0xffffff91
    bbe8:			; <UNDEFINED> instruction: 0xffffff55
    bbec:			; <UNDEFINED> instruction: 0xf7fb4630
    bbf0:	bmi	d46568 <__read_chk@plt+0xd3f03c>
    bbf4:	orrvc	pc, ip, pc, asr #8
    bbf8:			; <UNDEFINED> instruction: 0xe752447a
    bbfc:			; <UNDEFINED> instruction: 0xf7fb4630
    bc00:			; <UNDEFINED> instruction: 0xf1baea54
    bc04:	orrle	r0, lr, r0, lsl #30
    bc08:			; <UNDEFINED> instruction: 0x4630e753
    bc0c:	b	1349c00 <__read_chk@plt+0x13426d4>
    bc10:	andcs	r4, r5, #737280	; 0xb4000
    bc14:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    bc18:	svc	0x006ef7fa
    bc1c:	orrvc	pc, ip, pc, asr #8
    bc20:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    bc24:	strbmi	r4, [r0], -r2, lsl #12
    bc28:	b	17c9c18 <__read_chk@plt+0x17c26ec>
    bc2c:	stmdacs	r0, {r1, r7, r9, sl, lr}
    bc30:	svcge	0x003ff43f
    bc34:			; <UNDEFINED> instruction: 0x4630e777
    bc38:	beq	f47d7c <__read_chk@plt+0xf40850>
    bc3c:	b	d49c30 <__read_chk@plt+0xd42704>
    bc40:	bcs	49748 <__read_chk@plt+0x4221c>
    bc44:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    bc48:	stmdals	r6, {r2, r9, ip}
    bc4c:	b	fe949c40 <__read_chk@plt+0xfe942714>
    bc50:	stmdacs	r0, {r1, r7, r9, sl, lr}
    bc54:	stmdals	r4, {r0, r3, r5, r7, r8, ip, lr, pc}
    bc58:	b	9c9c4c <__read_chk@plt+0x9c2720>
    bc5c:	strtmi	r9, [r0], -r6, lsl #18
    bc60:	andsge	pc, r0, sp, asr #17
    bc64:			; <UNDEFINED> instruction: 0xf8cef005
    bc68:	strmi	r2, [r2], r1, lsl #8
    bc6c:			; <UNDEFINED> instruction: 0xf7fa9806
    bc70:	stmdals	r4, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    bc74:	b	649c68 <__read_chk@plt+0x64273c>
    bc78:	svceq	0x0000f1ba
    bc7c:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {1}
    bc80:	strmi	lr, [r4], -lr, asr #14
    bc84:			; <UNDEFINED> instruction: 0xf04fe6f5
    bc88:			; <UNDEFINED> instruction: 0xf6c00a39
    bc8c:	strb	r2, [r7, -r0, lsl #20]
    bc90:	mcr	7, 5, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    bc94:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    bc98:	blx	ffd47d4c <__read_chk@plt+0xffd40820>
    bc9c:	andeq	sl, r5, r8, asr lr
    bca0:	andeq	r0, r0, r0, asr r7
    bca4:	andeq	sl, r5, r8, lsr lr
    bca8:	andeq	fp, r3, r2, lsr #15
    bcac:	andeq	fp, r3, r2, ror #14
    bcb0:	andeq	fp, r3, r4, lsr r7
    bcb4:	andeq	sl, r5, sl, lsl #27
    bcb8:	andeq	r0, r0, r8, ror r7
    bcbc:	andeq	fp, r3, r4, lsr #13
    bcc0:	andeq	fp, r3, sl, asr #12
    bcc4:	strdeq	fp, [r3], -r4
    bcc8:	andeq	fp, r3, r2, lsr #11
    bccc:	muleq	r3, r6, r5
    bcd0:	blmi	ff35e808 <__read_chk@plt+0xff3572dc>
    bcd4:	push	{r1, r3, r4, r5, r6, sl, lr}
    bcd8:			; <UNDEFINED> instruction: 0x460d4ff0
    bcdc:	addslt	r4, r3, fp, asr #19
    bce0:			; <UNDEFINED> instruction: 0x460658d3
    bce4:			; <UNDEFINED> instruction: 0x46284479
    bce8:	tstls	r1, #1769472	; 0x1b0000
    bcec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bcf0:	strls	r2, [r4, -r0, lsl #14]
    bcf4:	strls	r9, [r8, -r6, lsl #14]
    bcf8:	blx	ff447dda <__read_chk@plt+0xff4408ae>
    bcfc:	ldrbtmi	r4, [r9], #-2500	; 0xfffff63c
    bd00:	strtmi	r4, [r8], -r0, lsl #13
    bd04:	blx	ff2c7de6 <__read_chk@plt+0xff2c08ba>
    bd08:	strtmi	r4, [r8], -r4, lsl #12
    bd0c:	blx	fe747dee <__read_chk@plt+0xfe7408c2>
    bd10:	beq	206be8 <__read_chk@plt+0x1ff6bc>
    bd14:			; <UNDEFINED> instruction: 0xf04fbf18
    bd18:	ldrmi	r0, [r8, #2561]!	; 0xa01
    bd1c:	ldrtmi	fp, [sl], r8, lsl #30
    bd20:	svceq	0x0000f1ba
    bd24:	addshi	pc, r5, r0, asr #32
    bd28:	streq	lr, [r4, #-2648]	; 0xfffff5a8
    bd2c:			; <UNDEFINED> instruction: 0xf030d031
    bd30:	pkhtbmi	pc, r1, fp, asr #17	; <UNPREDICTABLE>
    bd34:			; <UNDEFINED> instruction: 0xf0002800
    bd38:	cmpcs	r0, fp, lsl r1
    bd3c:	bl	feec9d30 <__read_chk@plt+0xfeec2804>
    bd40:			; <UNDEFINED> instruction: 0xf0002800
    bd44:			; <UNDEFINED> instruction: 0x46048115
    bd48:			; <UNDEFINED> instruction: 0xf8044648
    bd4c:			; <UNDEFINED> instruction: 0xf1b8ab01
    bd50:			; <UNDEFINED> instruction: 0xf0000f00
    bd54:			; <UNDEFINED> instruction: 0xf7fb80e6
    bd58:	stcge	8, cr14, [r9, #-880]	; 0xfffffc90
    bd5c:	strtmi	r4, [r9], -sl, asr #12
    bd60:	andcs	r4, r2, r3, lsl #12
    bd64:	b	17c9d54 <__read_chk@plt+0x17c2828>
    bd68:	lsrcs	r4, r8, #12
    bd6c:	ldc2	0, cr15, [r0], #188	; 0xbc
    bd70:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    bd74:	msrhi	CPSR_fx, r0
    bd78:	ldrbmi	r4, [r3], -r6, lsr #19
    bd7c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    bd80:	cdp2	0, 1, cr15, cr0, cr7, {1}
    bd84:	strmi	r2, [r5], -r6, lsl #2
    bd88:			; <UNDEFINED> instruction: 0xf0002800
    bd8c:	strtmi	r8, [ip], -sl, ror #1
    bd90:			; <UNDEFINED> instruction: 0x2120e026
    bd94:			; <UNDEFINED> instruction: 0xf7fb4683
    bd98:	strmi	lr, [r1], lr, lsl #23
    bd9c:			; <UNDEFINED> instruction: 0xf0002800
    bda0:			; <UNDEFINED> instruction: 0x4604811b
    bda4:	blpl	89dbc <__read_chk@plt+0x82890>
    bda8:	mulcc	r0, fp, r8
    bdac:			; <UNDEFINED> instruction: 0xf0402b2a
    bdb0:			; <UNDEFINED> instruction: 0xf89b809a
    bdb4:	stmdbcs	r0, {r0, ip}
    bdb8:	addshi	pc, r5, r0, asr #32
    bdbc:	mulvc	r1, r9, r8
    bdc0:	svclt	0x00182f20
    bdc4:	tstle	r5, r9, lsl #30
    bdc8:	svcvc	0x0001f814
    bdcc:	svclt	0x00182f09
    bdd0:	rscsle	r2, r9, r0, lsr #30
    bdd4:			; <UNDEFINED> instruction: 0xf0002f00
    bdd8:	strcs	r8, [r0, -sp, ror #1]
    bddc:			; <UNDEFINED> instruction: 0x46b9463d
    bde0:	bge	1b6a08 <__read_chk@plt+0x1af4dc>
    bde4:	movwls	r4, #9760	; 0x2620
    bde8:	blge	1f05f0 <__read_chk@plt+0x1e90c4>
    bdec:	movwls	sl, #6660	; 0x1a04
    bdf0:			; <UNDEFINED> instruction: 0xf00eab05
    bdf4:			; <UNDEFINED> instruction: 0x4604f811
    bdf8:	cmple	sp, r0, lsl #16
    bdfc:	teqlt	r1, r4, lsl #18
    be00:	ldrtmi	r9, [r0], -r5, lsl #20
    be04:	stc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
    be08:			; <UNDEFINED> instruction: 0xf0402800
    be0c:	stmdals	r6, {r3, r4, r6, r7, pc}
    be10:	stmdbls	r7, {r5, r7, r8, ip, sp, pc}
    be14:			; <UNDEFINED> instruction: 0xf02f2200
    be18:			; <UNDEFINED> instruction: 0x4680fef1
    be1c:	suble	r2, r4, r0, lsl #16
    be20:			; <UNDEFINED> instruction: 0x4602497d
    be24:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    be28:	bl	fe0c9e18 <__read_chk@plt+0xfe0c28ec>
    be2c:	strbmi	r4, [r0], -r2, lsl #13
    be30:	ldmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be34:	svceq	0x0000f1ba
    be38:	sbcshi	pc, pc, r0, asr #32
    be3c:	bcs	32664 <__read_chk@plt+0x2b138>
    be40:	adchi	pc, r3, r0
    be44:			; <UNDEFINED> instruction: 0x46304975
    be48:			; <UNDEFINED> instruction: 0xf7fa4479
    be4c:			; <UNDEFINED> instruction: 0x4604eb72
    be50:	bmi	1d03e84 <__read_chk@plt+0x1cfc958>
    be54:	orrvc	pc, ip, pc, asr #8
    be58:			; <UNDEFINED> instruction: 0xf6c0447a
    be5c:	ldrtmi	r2, [r0], -r0, lsl #2
    be60:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    be64:			; <UNDEFINED> instruction: 0x46b9463d
    be68:	stmdals	r4, {r2, r9, sl, lr}
    be6c:	ldmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be70:			; <UNDEFINED> instruction: 0xf7fb9806
    be74:	stmdals	r8, {r1, r3, r4, r8, fp, sp, lr, pc}
    be78:	ldmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be7c:			; <UNDEFINED> instruction: 0xf7fb4648
    be80:			; <UNDEFINED> instruction: 0x4628e914
    be84:	ldmdb	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    be88:			; <UNDEFINED> instruction: 0xf7fb4638
    be8c:	bllt	b462cc <__read_chk@plt+0xb3eda0>
    be90:	blmi	175e828 <__read_chk@plt+0x17572fc>
    be94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    be98:	blls	465f08 <__read_chk@plt+0x45e9dc>
    be9c:			; <UNDEFINED> instruction: 0xf040405a
    bea0:	strtmi	r8, [r0], -lr, lsr #1
    bea4:	pop	{r0, r1, r4, ip, sp, pc}
    bea8:			; <UNDEFINED> instruction: 0xf7fa8ff0
    beac:	stmdacs	r0, {r3, r7, r8, sl, fp, sp, lr, pc}
    beb0:	addlt	sp, r0, #196	; 0xc4
    beb4:	strtvs	pc, [r0], #-64	; 0xffffffc0
    beb8:			; <UNDEFINED> instruction: 0xf7fb9804
    bebc:	stmdals	r6, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    bec0:	ldm	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bec4:			; <UNDEFINED> instruction: 0xf7fb9808
    bec8:			; <UNDEFINED> instruction: 0x4648e8f0
    becc:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bed0:			; <UNDEFINED> instruction: 0xf7fb4628
    bed4:	ldrtmi	lr, [r8], -sl, ror #17
    bed8:	stmia	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bedc:			; <UNDEFINED> instruction: 0x46214630
    bee0:	ldc2l	7, cr15, [r2, #1016]!	; 0x3f8
    bee4:	ldmdbmi	r0, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    bee8:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    beec:	stmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bef0:	subsle	r2, sp, r0, lsl #16
    bef4:	ldrbmi	r4, [r8], -sp, asr #18
    bef8:			; <UNDEFINED> instruction: 0xf7fb4479
    befc:	tstcs	r3, r2, asr #18
    bf00:			; <UNDEFINED> instruction: 0xf43f2800
    bf04:	bmi	12b7c78 <__read_chk@plt+0x12b074c>
    bf08:	orrvc	pc, ip, pc, asr #8
    bf0c:			; <UNDEFINED> instruction: 0xf6c04630
    bf10:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    bf14:			; <UNDEFINED> instruction: 0xf7fa2700
    bf18:	ldrtmi	lr, [sp], -r8, ror #17
    bf1c:			; <UNDEFINED> instruction: 0x460446b9
    bf20:			; <UNDEFINED> instruction: 0xf7fae7a3
    bf24:	stcge	15, cr14, [r9, #-984]	; 0xfffffc28
    bf28:	strtmi	r4, [r9], -sl, asr #12
    bf2c:	andcs	r4, r8, r3, lsl #12
    bf30:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf34:	strtmi	r4, [r8], -r2, asr #12
    bf38:			; <UNDEFINED> instruction: 0xf02f211c
    bf3c:			; <UNDEFINED> instruction: 0x4607fe5f
    bf40:	suble	r2, r3, r0, lsl #16
    bf44:	stc2	0, cr15, [r2], {39}	; 0x27
    bf48:			; <UNDEFINED> instruction: 0x4643493a
    bf4c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    bf50:			; <UNDEFINED> instruction: 0xf0274638
    bf54:	vadd.f32	d31, d0, d23
    bf58:			; <UNDEFINED> instruction: 0x4605413d
    bf5c:			; <UNDEFINED> instruction: 0xf47f2800
    bf60:			; <UNDEFINED> instruction: 0xf7faaf16
    bf64:	strmi	lr, [r4], -ip, lsr #26
    bf68:			; <UNDEFINED> instruction: 0xf6c0b168
    bf6c:	and	r2, sl, r0, lsl #8
    bf70:	bmi	c78c70 <__read_chk@plt+0xc71744>
    bf74:	ldrtmi	r2, [r0], -r5, lsr #2
    bf78:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    bf7c:	smlsdxcs	r0, sl, r4, r4
    bf80:	ldm	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf84:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    bf88:	stmdals	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    bf8c:	stm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf90:			; <UNDEFINED> instruction: 0xf7fb9806
    bf94:	stmdals	r8, {r1, r3, r7, fp, sp, lr, pc}
    bf98:	stm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bf9c:			; <UNDEFINED> instruction: 0xf7fb4648
    bfa0:	strtmi	lr, [r8], -r4, lsl #17
    bfa4:	stm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bfa8:			; <UNDEFINED> instruction: 0xf7fb4638
    bfac:			; <UNDEFINED> instruction: 0xe76fe87e
    bfb0:	str	r2, [r3, -r6, lsl #2]
    bfb4:	vst1.8	{d20-d21}, [pc :128], r1
    bfb8:	ldrbtmi	r7, [sl], #-396	; 0xfffffe74
    bfbc:	strmi	lr, [r4], -sp, asr #14
    bfc0:	strtcs	lr, [r5], #-1914	; 0xfffff886
    bfc4:			; <UNDEFINED> instruction: 0xf6c04637
    bfc8:	ldrb	r2, [ip, r0, lsl #8]
    bfcc:	ldcl	7, cr15, [r6], #1000	; 0x3e8
    bfd0:	smlsdxcs	r0, r8, r9, fp
    bfd4:			; <UNDEFINED> instruction: 0xe7d6463c
    bfd8:	vst1.8	{d20-d21}, [pc :64], r9
    bfdc:	ldrtmi	r7, [r0], -ip, lsl #3
    bfe0:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    bfe4:			; <UNDEFINED> instruction: 0x464f447a
    bfe8:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bfec:	strmi	r4, [r4], -sp, asr #12
    bff0:	addlt	lr, r0, #15466496	; 0xec0000
    bff4:	strtvs	pc, [r0], #-64	; 0xffffffc0
    bff8:	ldrbmi	lr, [r4], -r5, asr #15
    bffc:			; <UNDEFINED> instruction: 0xf7fae75c
    c000:	svclt	0x0000ecea
    c004:	andeq	sl, r5, ip, ror #22
    c008:	andeq	r0, r0, r0, asr r7
    c00c:	andeq	fp, r3, r4, ror r5
    c010:	andeq	fp, r3, r2, ror #10
    c014:	andeq	fp, r3, r6, asr r5
    c018:	andeq	fp, r3, r6, asr #9
    c01c:	andeq	sl, r3, r0, ror #4
    c020:	andeq	fp, r3, r0, lsl r4
    c024:	andeq	sl, r5, ip, lsr #19
    c028:			; <UNDEFINED> instruction: 0x0003b3b6
    c02c:			; <UNDEFINED> instruction: 0x0003b3b0
    c030:	muleq	r3, sl, r3
    c034:	andeq	fp, r3, lr, lsl #7
    c038:	andeq	fp, r3, r0, asr #6
    c03c:	ldrdeq	r1, [r4], -sl
    c040:	andeq	fp, r3, r8, lsr #5
    c044:			; <UNDEFINED> instruction: 0x460cb570
    c048:			; <UNDEFINED> instruction: 0xf7fa4606
    c04c:	stmdavc	r3!, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    c050:	svclt	0x00182b09
    c054:	strmi	r2, [r5], -r0, lsr #22
    c058:			; <UNDEFINED> instruction: 0xf814d105
    c05c:	blcs	25bc68 <__read_chk@plt+0x25473c>
    c060:	blcs	83bcc8 <__read_chk@plt+0x83479c>
    c064:	strdlt	sp, [fp, r9]
    c068:			; <UNDEFINED> instruction: 0x4620491a
    c06c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    c070:			; <UNDEFINED> instruction: 0xff96f021
    c074:	stmdbvs	sl!, {r3, r4, r8, r9, ip, sp, pc}
    c078:			; <UNDEFINED> instruction: 0xb1f36893
    c07c:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    c080:	mvnsle	r2, r0, lsl #22
    c084:	andsvs	r2, r0, r0, lsl #8
    c088:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    c08c:			; <UNDEFINED> instruction: 0x46184912
    c090:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c094:	ldc	7, cr15, [r0, #-1000]!	; 0xfffffc18
    c098:	orrvc	pc, ip, pc, asr #8
    c09c:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    c0a0:	ldrtmi	r4, [r0], -r2, lsl #12
    c0a4:	stmda	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c0a8:	stmdacs	r0, {r2, r9, sl, lr}
    c0ac:	ldrtmi	sp, [r0], -ip, ror #1
    c0b0:			; <UNDEFINED> instruction: 0xf7fe4621
    c0b4:	strtmi	pc, [r0], -r9, lsl #26
    c0b8:	andcc	fp, r8, #112, 26	; 0x1c00
    c0bc:	ldrtmi	lr, [r0], -r2, ror #15
    c0c0:			; <UNDEFINED> instruction: 0xf6c0212d
    c0c4:	strtcs	r2, [sp], #-256	; 0xffffff00
    c0c8:	ldc2l	7, cr15, [lr], #1016	; 0x3f8
    c0cc:	strcs	pc, [r0], #-1728	; 0xfffff940
    c0d0:	svclt	0x0000e7da
    c0d4:	muleq	r4, lr, ip
    c0d8:	andeq	fp, r3, lr, asr r2
    c0dc:	svcmi	0x00f0e92d
    c0e0:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    c0e4:	strmi	r8, [r5], -r2, lsl #22
    c0e8:	ldrbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    c0ec:			; <UNDEFINED> instruction: 0xf8df4638
    c0f0:	ldrbtmi	r3, [sl], #-1240	; 0xfffffb28
    c0f4:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    c0f8:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    c0fc:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    c100:			; <UNDEFINED> instruction: 0xf04f931d
    c104:			; <UNDEFINED> instruction: 0xf0360300
    c108:			; <UNDEFINED> instruction: 0xf8dff9f3
    c10c:	ldrbtmi	r1, [r9], #-1220	; 0xfffffb3c
    c110:	ldrtmi	r4, [r8], -r6, lsl #12
    c114:			; <UNDEFINED> instruction: 0xf9ecf036
    c118:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    c11c:			; <UNDEFINED> instruction: 0x46034479
    c120:			; <UNDEFINED> instruction: 0x46984638
    c124:			; <UNDEFINED> instruction: 0xf0369302
    c128:	strmi	pc, [r4], -r3, ror #19
    c12c:			; <UNDEFINED> instruction: 0xf0364638
    c130:	vaddne.f16	s30, s15, s22	; <UNPREDICTABLE>
    c134:	strtcs	pc, [r0], #2271	; 0x8df
    c138:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    c13c:	svclt	0x00182c00
    c140:	ldrbtmi	r2, [sl], #-3584	; 0xfffff200
    c144:	cmple	r5, r3, lsl #4
    c148:	movweq	pc, #440	; 0x1b8	; <UNPREDICTABLE>
    c14c:	movwcs	fp, #7960	; 0x1f18
    c150:	movwls	r4, #16415	; 0x401f
    c154:	movtcs	sp, #20505	; 0x5019
    c158:	movwcs	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
    c15c:			; <UNDEFINED> instruction: 0x46284619
    c160:			; <UNDEFINED> instruction: 0xf7fe9302
    c164:	blls	cb430 <__read_chk@plt+0xc3f04>
    c168:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c16c:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c170:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    c174:	bls	7661c0 <__read_chk@plt+0x75ec94>
    c178:			; <UNDEFINED> instruction: 0xf0404051
    c17c:	ldrmi	r8, [r8], -r1, lsr #4
    c180:	ldc	0, cr11, [sp], #124	; 0x7c
    c184:	pop	{r1, r8, r9, fp, pc}
    c188:			; <UNDEFINED> instruction: 0x46818ff0
    c18c:	bllt	b9da34 <__read_chk@plt+0xb96508>
    c190:	mcr	7, 2, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    c194:			; <UNDEFINED> instruction: 0xf899960d
    c198:	andls	r3, r5, r0
    c19c:			; <UNDEFINED> instruction: 0xf0002b00
    c1a0:	strtmi	r8, [r0], r2, ror #3
    c1a4:			; <UNDEFINED> instruction: 0x463446b3
    c1a8:	svceq	0x00dff013
    c1ac:	andle	r4, r6, sl, asr #13
    c1b0:	svccc	0x0001f81a
    c1b4:	svceq	0x00dff013
    c1b8:	blcs	409a8 <__read_chk@plt+0x3947c>
    c1bc:			; <UNDEFINED> instruction: 0x4652d034
    c1c0:	bllt	8a1d0 <__read_chk@plt+0x82ca4>
    c1c4:	mulcc	r0, r9, r8
    c1c8:	ldmdavc	r3, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}
    c1cc:	suble	r2, r4, r0, lsl #22
    c1d0:			; <UNDEFINED> instruction: 0xe7e94691
    c1d4:			; <UNDEFINED> instruction: 0xf6c0231b
    c1d8:	ldr	r2, [pc, r0, lsl #6]!
    c1dc:	mrc	7, 0, APSR_nzcv, cr14, cr10, {7}
    c1e0:	bge	3b6e24 <__read_chk@plt+0x3af8f8>
    c1e4:	strls	r4, [lr, -r9, asr #12]
    c1e8:	blx	10c8204 <__read_chk@plt+0x10c0cd8>
    c1ec:	cmnle	sp, r0, lsl #16
    c1f0:	strtmi	r9, [r8], -pc, lsl #20
    c1f4:			; <UNDEFINED> instruction: 0xf7fa990e
    c1f8:	strmi	lr, [r3], -r2, asr #22
    c1fc:			; <UNDEFINED> instruction: 0xf0002800
    c200:	ldmibmi	r7!, {r1, r3, r7, r8, pc}^
    c204:	andcs	r2, r0, r5, lsl #4
    c208:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    c20c:	ldcl	7, cr15, [r4], #-1000	; 0xfffffc18
    c210:	strmi	r9, [r4], -r2, lsl #22
    c214:			; <UNDEFINED> instruction: 0xf7fa4618
    c218:			; <UNDEFINED> instruction: 0x4601edd8
    c21c:			; <UNDEFINED> instruction: 0xf02a4620
    c220:	blls	cc1fc <__read_chk@plt+0xc4cd0>
    c224:			; <UNDEFINED> instruction: 0x4692e79a
    c228:			; <UNDEFINED> instruction: 0xf7fa4648
    c22c:	andcc	lr, ip, r2, ror lr
    c230:	stc	7, cr15, [r6], {250}	; 0xfa
    c234:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c238:			; <UNDEFINED> instruction: 0x81b3f000
    c23c:	andlt	pc, r0, r0, asr #17
    c240:			; <UNDEFINED> instruction: 0xf8c04649
    c244:			; <UNDEFINED> instruction: 0xf840b004
    c248:			; <UNDEFINED> instruction: 0xf7febf08
    c24c:	ldrbmi	pc, [r2], -r1, lsr #16	; <UNPREDICTABLE>
    c250:			; <UNDEFINED> instruction: 0x463c603c
    c254:	blcs	2a2a8 <__read_chk@plt+0x22d7c>
    c258:			; <UNDEFINED> instruction: 0x4622d1ba
    c25c:	ldrmi	r4, [r0], r4, asr #12
    c260:			; <UNDEFINED> instruction: 0x2c009a04
    c264:	andcs	fp, r0, #24, 30	; 0x60
    c268:	teqle	r5, r0, lsl #20
    c26c:	svceq	0x0000f1b8
    c270:	orrshi	pc, r4, r0
    c274:	msrge	SPSR_fs, #14614528	; 0xdf0000
    c278:			; <UNDEFINED> instruction: 0xf8dd4691
    c27c:	strbmi	fp, [r7], -r8
    c280:	strd	r4, [r8], -sl
    c284:			; <UNDEFINED> instruction: 0xf1bb3601
    c288:			; <UNDEFINED> instruction: 0xf0400f00
    c28c:	ldmdavs	pc!, {r3, r8, pc}	; <UNPREDICTABLE>
    c290:			; <UNDEFINED> instruction: 0xf0002f00
    c294:			; <UNDEFINED> instruction: 0xf107813d
    c298:	strtmi	r0, [sl], -r8
    c29c:			; <UNDEFINED> instruction: 0xf0064651
    c2a0:	stmdacs	r0, {r0, r3, r6, r9, fp, ip, sp, lr, pc}
    c2a4:	addlt	sp, r3, #238	; 0xee
    c2a8:	tstle	r4, sl, lsr fp
    c2ac:	svclt	0x00182c00
    c2b0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c2b4:	blcs	1646268 <__read_chk@plt+0x163ed3c>
    c2b8:	stfcsd	f5, [r0], {1}
    c2bc:	strmi	sp, [r3], -r7, ror #1
    c2c0:	movwls	r4, #9792	; 0x2640
    c2c4:	ldc2l	0, cr15, [r0, #156]!	; 0x9c
    c2c8:	strb	r9, [r7, -r2, lsl #22]
    c2cc:	andcs	r4, r5, #3244032	; 0x318000
    c2d0:	ldrtmi	r9, [r8], -r2
    c2d4:			; <UNDEFINED> instruction: 0xe7994479
    c2d8:	blls	170f0c <__read_chk@plt+0x1699e0>
    c2dc:			; <UNDEFINED> instruction: 0xf0002b00
    c2e0:	ldmdbvs	sl, {r0, r2, r3, r5, r8, pc}
    c2e4:			; <UNDEFINED> instruction: 0xf0002a00
    c2e8:	blmi	ff02c794 <__read_chk@plt+0xff025268>
    c2ec:	ldmvs	r2, {r0, r1, r8, fp, ip, pc}
    c2f0:			; <UNDEFINED> instruction: 0xf8d758cf
    c2f4:	stmiblt	sl!, {r2, r4, r5, r6, ip, pc}
    c2f8:	svceq	0x0000f1b9
    c2fc:	teqhi	r0, r0, asr #32	; <UNPREDICTABLE>
    c300:			; <UNDEFINED> instruction: 0xf0069b0b
    c304:	blcs	db10 <__read_chk@plt+0x65e4>
    c308:			; <UNDEFINED> instruction: 0x2600bf18
    c30c:			; <UNDEFINED> instruction: 0xf0002e00
    c310:	strbmi	r8, [r0], -r6, asr #1
    c314:	movwls	r2, #9018	; 0x233a
    c318:	stc2l	0, cr15, [r6, #156]	; 0x9c
    c31c:			; <UNDEFINED> instruction: 0xf6c09b02
    c320:	ldr	r2, [fp, -r0, lsl #6]
    c324:	movwcs	r4, #1681	; 0x691
    c328:	stccs	3, cr9, [r0], {6}
    c32c:	blmi	fec40ad4 <__read_chk@plt+0xfec395a8>
    c330:	andshi	pc, ip, sp, asr #17
    c334:	strls	r4, [r4], #-1147	; 0xfffffb85
    c338:	cdp	4, 0, cr9, cr8, cr8, {0}
    c33c:	blmi	feb5ad84 <__read_chk@plt+0xfeb53858>
    c340:	ldrbtmi	r9, [fp], #-1545	; 0xfffff9f7
    c344:	blmi	feb30f74 <__read_chk@plt+0xfeb29a48>
    c348:	mcr	4, 0, r4, cr8, cr11, {3}
    c34c:	blmi	feadab94 <__read_chk@plt+0xfead3668>
    c350:			; <UNDEFINED> instruction: 0x4698447b
    c354:	blcs	32f74 <__read_chk@plt+0x2ba48>
    c358:	addhi	pc, r4, r0, asr #32
    c35c:	ldrdne	pc, [r4], -r9
    c360:			; <UNDEFINED> instruction: 0xf0002900
    c364:	blls	12c578 <__read_chk@plt+0x12504c>
    c368:			; <UNDEFINED> instruction: 0xf0402b00
    c36c:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, pc}
    c370:	strle	r0, [fp, #-1176]	; 0xfffffb68
    c374:			; <UNDEFINED> instruction: 0x3014f8d9
    c378:	blcs	33ba8 <__read_chk@plt+0x2c67c>
    c37c:	beq	fe447be4 <__read_chk@plt+0xfe4406b8>
    c380:	ldrdcs	pc, [r8], -r9
    c384:	ldrtmi	fp, [r3], -r8, lsl #30
    c388:			; <UNDEFINED> instruction: 0xffd8f02a
    c38c:	stmdbge	pc, {r0, r1, r2, r9, fp, ip, pc}	; <UNPREDICTABLE>
    c390:	strbmi	r9, [fp], -r5, lsl #16
    c394:			; <UNDEFINED> instruction: 0xf8e6f005
    c398:	bcs	eb8da8 <__read_chk@plt+0xeb187c>
    c39c:	adchi	pc, fp, r0
    c3a0:			; <UNDEFINED> instruction: 0xf0402800
    c3a4:	cdpmi	0, 9, cr8, cr6, cr7, {7}
    c3a8:	bleq	e487e4 <__read_chk@plt+0xe412b8>
    c3ac:			; <UNDEFINED> instruction: 0xf10d4a95
    c3b0:	blls	20ec88 <__read_chk@plt+0x20775c>
    c3b4:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    c3b8:	blcs	303cc <__read_chk@plt+0x28ea0>
    c3bc:	ldrmi	fp, [r6], -r8, lsl #30
    c3c0:			; <UNDEFINED> instruction: 0xf7fa980d
    c3c4:	blls	107d94 <__read_chk@plt+0x100868>
    c3c8:	stmdals	pc, {r1, r3, r4, r6, r9, sl, lr}	; <UNPREDICTABLE>
    c3cc:	movwls	r4, #54865	; 0xd651
    c3d0:			; <UNDEFINED> instruction: 0xf904f005
    c3d4:	bcs	eb8de4 <__read_chk@plt+0xeb18b8>
    c3d8:	adcshi	pc, r6, r0
    c3dc:			; <UNDEFINED> instruction: 0xf0002a4a
    c3e0:			; <UNDEFINED> instruction: 0xf64380b6
    c3e4:	addmi	r7, sl, #-1073741761	; 0xc000003f
    c3e8:	stmdacs	r0, {r1, r2, r3, r5, ip, lr, pc}
    c3ec:	stmibmi	r6, {r1, r2, r3, r4, r6, ip, lr, pc}
    c3f0:			; <UNDEFINED> instruction: 0xf8dd2205
    c3f4:	ldrbtmi	r8, [r9], #-28	; 0xffffffe4
    c3f8:	andcs	r9, r0, r2
    c3fc:	bl	1f4a3ec <__read_chk@plt+0x1f42ec0>
    c400:	strmi	r9, [r4], -r2, lsl #22
    c404:			; <UNDEFINED> instruction: 0xf7fa4618
    c408:	strmi	lr, [r1], -r0, ror #25
    c40c:			; <UNDEFINED> instruction: 0xf02a4620
    c410:	stmdals	pc, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    c414:			; <UNDEFINED> instruction: 0xf92af005
    c418:	ldrb	r9, [r1, -r2, lsl #22]
    c41c:	strmi	r4, [r1], -r2, lsl #12
    c420:			; <UNDEFINED> instruction: 0xf7fa4628
    c424:	strmi	lr, [r3], -ip, lsr #20
    c428:	cmple	r2, r0, lsl #16
    c42c:	strtmi	r4, [r8], -r1, asr #12
    c430:	stc	7, cr15, [r4], {250}	; 0xfa
    c434:	stmdacs	r0, {r0, r1, r9, sl, lr}
    c438:	nrmvsem	f5, #3.0
    c43c:	addsmi	r3, ip, #16777216	; 0x1000000
    c440:	blls	c2d80 <__read_chk@plt+0xbb854>
    c444:	adcsle	r2, fp, r0, lsl #22
    c448:			; <UNDEFINED> instruction: 0xf005980f
    c44c:			; <UNDEFINED> instruction: 0xf8d9f90f
    c450:	blls	1b0458 <__read_chk@plt+0x1a8f2c>
    c454:	movweq	lr, #14937	; 0x3a59
    c458:	svcge	0x007cf47f
    c45c:	ldrsbtls	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
    c460:	movwls	r2, #25345	; 0x6301
    c464:	svceq	0x0000f1b9
    c468:	svcge	0x0078f47f
    c46c:	bls	233084 <__read_chk@plt+0x22bb58>
    c470:	tstmi	r3, #9, 28	; 0x90
    c474:			; <UNDEFINED> instruction: 0x801cf8dd
    c478:	svcge	0x0010d00e
    c47c:	eorscs	r4, r2, #101376	; 0x18c00
    c480:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    c484:	strls	r4, [r0], #-1592	; 0xfffff9c8
    c488:	svc	0x007cf7fa
    c48c:	ldrtmi	r4, [sl], -r0, ror #18
    c490:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c494:	stmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c498:			; <UNDEFINED> instruction: 0xf43f2c00
    c49c:			; <UNDEFINED> instruction: 0x4640af31
    c4a0:	movwls	r2, #8960	; 0x2300
    c4a4:	stc2	0, cr15, [r0, #-156]	; 0xffffff64
    c4a8:	ldrb	r9, [sp], -r2, lsl #22
    c4ac:	stmdbcs	r0, {r0, r2, r3, r8, fp, ip, pc}
    c4b0:	ldmdavs	fp!, {r4, r6, ip, lr, pc}
    c4b4:	strle	r0, [r5, #-1179]	; 0xfffffb65
    c4b8:	mrc	6, 0, r4, cr8, cr1, {1}
    c4bc:			; <UNDEFINED> instruction: 0xf02a0a10
    c4c0:	stmdbls	sp, {r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    c4c4:	strtmi	r9, [r8], -lr, lsl #20
    c4c8:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c4cc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    c4d0:	ldmdbmi	r0, {r2, r5, r7, ip, lr, pc}^
    c4d4:			; <UNDEFINED> instruction: 0xf8dd2205
    c4d8:	ldrbtmi	r8, [r9], #-28	; 0xffffffe4
    c4dc:	str	r9, [ip, r2, lsl #6]
    c4e0:	andcs	r4, r5, #1261568	; 0x134000
    c4e4:			; <UNDEFINED> instruction: 0xf7fa4479
    c4e8:	vmovvs.f64	d30, #152	; 0xc0c00000 -6.0
    c4ec:	cdp2	0, 5, cr15, cr12, cr10, {1}
    c4f0:	movwls	r2, #17153	; 0x4301
    c4f4:	ldmdavs	fp!, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
    c4f8:	svclt	0x005c049a
    c4fc:	movwls	r2, #37633	; 0x9301
    c500:	stmdami	r6, {r0, r2, r5, r7, r8, sl, ip, lr, pc}^
    c504:	movwls	r2, #37633	; 0x9301
    c508:			; <UNDEFINED> instruction: 0xf02a4478
    c50c:			; <UNDEFINED> instruction: 0xe79eff17
    c510:	strbmi	r9, [lr], -fp, lsl #12
    c514:	strmi	lr, [r2], -r1, ror #13
    c518:	strtmi	r4, [r8], -r1, lsl #12
    c51c:	stmib	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c520:	stmdacs	r0, {r0, r1, r9, sl, lr}
    c524:	mcrge	4, 3, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    c528:			; <UNDEFINED> instruction: 0x4628493d
    c52c:			; <UNDEFINED> instruction: 0xf7fa4479
    c530:	strmi	lr, [r3], -r6, lsl #23
    c534:			; <UNDEFINED> instruction: 0xf43f2800
    c538:			; <UNDEFINED> instruction: 0xe662ae17
    c53c:	bls	df1f0 <__read_chk@plt+0xd7cc4>
    c540:			; <UNDEFINED> instruction: 0xf8d758d7
    c544:			; <UNDEFINED> instruction: 0xe6d79074
    c548:	movwls	r2, #37633	; 0x9301
    c54c:	movwcs	lr, #6012	; 0x177c
    c550:	ldrb	r9, [r9, -r8, lsl #6]!
    c554:			; <UNDEFINED> instruction: 0x801cf8dd
    c558:			; <UNDEFINED> instruction: 0xf6c0233b
    c55c:	strt	r2, [pc], r0, lsl #6
    c560:	movwls	r2, #25345	; 0x6301
    c564:	ldrtmi	lr, [r0], r1, ror #13
    c568:	ldrt	r9, [r6], fp, lsl #12
    c56c:			; <UNDEFINED> instruction: 0xf8dd9e09
    c570:	usada8	r2, ip, r0, r8
    c574:	andcs	r4, r5, #704512	; 0xac000
    c578:	andcs	r9, r0, r2
    c57c:			; <UNDEFINED> instruction: 0xf8dd4479
    c580:			; <UNDEFINED> instruction: 0xf7fa801c
    c584:	blls	c7074 <__read_chk@plt+0xbfb48>
    c588:	ldrmi	r4, [r8], -r4, lsl #12
    c58c:	ldc	7, cr15, [ip], {250}	; 0xfa
    c590:	strtmi	r4, [r0], -r1, lsl #12
    c594:	cdp2	0, 3, cr15, cr10, cr10, {1}
    c598:	ldr	r9, [r1], r2, lsl #22
    c59c:	eorhi	pc, ip, sp, asr #17
    c5a0:			; <UNDEFINED> instruction: 0xf7fae69b
    c5a4:			; <UNDEFINED> instruction: 0x46a0ee34
    c5a8:			; <UNDEFINED> instruction: 0xf7f96800
    c5ac:	strmi	lr, [r3], -r8, ror #31
    c5b0:	bicsle	r2, r2, r0, lsl #16
    c5b4:	strtmi	r9, [r0], -r2
    c5b8:	ldc2l	0, cr15, [r6], #-156	; 0xffffff64
    c5bc:	ldrb	r9, [r3, #2818]	; 0xb02
    c5c0:	b	24a5b0 <__read_chk@plt+0x243084>
    c5c4:	andeq	sl, r5, lr, asr #14
    c5c8:	andeq	r0, r0, r0, asr r7
    c5cc:	andeq	fp, r3, r4, ror r0
    c5d0:	andeq	fp, r3, r2, lsl #4
    c5d4:	andeq	fp, r3, r0, lsl #4
    c5d8:	strdeq	sl, [r5], -lr
    c5dc:	ldrdeq	sl, [r5], -r0
    c5e0:	andeq	sl, r3, r2, lsr #26
    c5e4:			; <UNDEFINED> instruction: 0xffffe6b5
    c5e8:	andeq	fp, r3, r8, asr r0
    c5ec:	andeq	r0, r0, r8, ror r7
    c5f0:	andeq	fp, r3, r8, lsl r0
    c5f4:	andeq	sl, r3, r2, asr #31
    c5f8:	andeq	fp, r3, ip, lsl #1
    c5fc:	ldrdeq	sl, [r3], -r8
    c600:	strdeq	sl, [r3], -r4
    c604:	andeq	r2, r4, r6, asr r9
    c608:	andeq	sl, r3, r2, asr #31
    c60c:	andeq	r9, r3, sl, lsl r7
    c610:	andeq	r2, r4, r6, asr #19
    c614:	andeq	sl, r3, r2, asr sl
    c618:	andeq	sl, r3, r4, lsl pc
    c61c:	andeq	sl, r3, r8, ror #28
    c620:	strdeq	sl, [r3], -ip
    c624:	andeq	sl, r3, ip, lsl #28
    c628:	stmdbvs	r0, {r4, r8, ip, sp, pc}
    c62c:	stmvs	r0, {r8, ip, sp, pc}
    c630:	svclt	0x00004770
    c634:	cmplt	r3, r3, lsl #18
    c638:			; <UNDEFINED> instruction: 0x4604b510
    c63c:			; <UNDEFINED> instruction: 0xf7fd68d8
    c640:	stmdbvs	r3!, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    c644:	sbcsvs	r2, sl, r0, lsl #4
    c648:			; <UNDEFINED> instruction: 0x4770bd10
    c64c:	strlt	r4, [r8, #-2572]	; 0xfffff5f4
    c650:	cmplt	r0, sl, ror r4
    c654:	cmplt	r3, r3, lsl #18
    c658:	teqlt	r3, fp, lsl r8
    c65c:	andscc	r4, r0, r9, lsl #20
    c660:			; <UNDEFINED> instruction: 0x4008e8bd
    c664:			; <UNDEFINED> instruction: 0xf7fe447a
    c668:	blmi	1fad54 <__read_chk@plt+0x1f3828>
    c66c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c670:	andcs	fp, r0, fp, lsl #18
    c674:	stmdami	r5, {r3, r8, sl, fp, ip, sp, pc}
    c678:			; <UNDEFINED> instruction: 0xf02a4478
    c67c:	ubfx	pc, pc, #28, #25
    c680:	strdeq	sl, [r5], -r0
    c684:			; <UNDEFINED> instruction: 0x0003abbc
    c688:	andeq	r0, r0, r8, ror r7
    c68c:	muleq	r3, ip, sp
    c690:	strlt	r4, [r8, #-2572]	; 0xfffff5f4
    c694:	cmplt	r0, sl, ror r4
    c698:	cmplt	r3, r3, lsl #18
    c69c:	teqlt	r3, fp, lsl r8
    c6a0:	andscc	r4, r0, r9, lsl #20
    c6a4:			; <UNDEFINED> instruction: 0x4008e8bd
    c6a8:			; <UNDEFINED> instruction: 0xf7fe447a
    c6ac:	blmi	1fad10 <__read_chk@plt+0x1f37e4>
    c6b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c6b4:	andcs	fp, r0, fp, lsl #18
    c6b8:	stmdami	r5, {r3, r8, sl, fp, ip, sp, pc}
    c6bc:			; <UNDEFINED> instruction: 0xf02a4478
    c6c0:			; <UNDEFINED> instruction: 0xe7f8fe3d
    c6c4:	andeq	sl, r5, ip, lsr #3
    c6c8:			; <UNDEFINED> instruction: 0x0003adbc
    c6cc:	andeq	r0, r0, r8, ror r7
    c6d0:	andeq	sl, r3, ip, ror sp
    c6d4:	mvnsmi	lr, sp, lsr #18
    c6d8:	ldmdbmi	r3, {r0, r1, r2, r3, r9, sl, lr}^
    c6dc:	blmi	14f88fc <__read_chk@plt+0x14f13d0>
    c6e0:	cfldrdmi	mvd4, [r3, #-484]	; 0xfffffe1c
    c6e4:	ldrbtmi	r5, [sp], #-2251	; 0xfffff735
    c6e8:	movwls	r6, #22555	; 0x581b
    c6ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c6f0:	suble	r2, lr, r0, lsl #16
    c6f4:	strmi	r6, [r6], -r4, lsl #18
    c6f8:	suble	r2, sl, r0, lsl #24
    c6fc:	stmdacs	r0, {r5, fp, sp, lr}
    c700:	blx	fecc0824 <__read_chk@plt+0xfecb92f8>
    c704:	stmdbeq	r4!, {r1, r7, sl, ip, sp, lr, pc}^
    c708:	svclt	0x00142f00
    c70c:			; <UNDEFINED> instruction: 0xf04f46a0
    c710:			; <UNDEFINED> instruction: 0xf1b80801
    c714:	cmple	r9, r0, lsl #30
    c718:			; <UNDEFINED> instruction: 0xf0084610
    c71c:	strmi	pc, [r4], -r7, lsl #29
    c720:	rsble	r2, sl, r0, lsl #16
    c724:	bmi	10ddf30 <__read_chk@plt+0x10d6a04>
    c728:	ldrtmi	r4, [fp], -r3, asr #16
    c72c:			; <UNDEFINED> instruction: 0xf8cd447a
    c730:	ldrbtmi	r8, [r8], #-0
    c734:			; <UNDEFINED> instruction: 0xf936f027
    c738:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    c73c:	strtmi	sp, [r0], -r2, rrx
    c740:	strmi	pc, [r0], #1103	; 0x44f
    c744:	ldc	7, cr15, [r0], #1000	; 0x3e8
    c748:	blge	e6c10 <__read_chk@plt+0xdf6e4>
    c74c:	ldrtmi	sl, [r9], -r2, lsl #20
    c750:	strls	r6, [r0], #-2048	; 0xfffff800
    c754:	stcl	7, cr15, [lr], {249}	; 0xf9
    c758:	ldrtmi	r4, [r8], -r5, lsl #12
    c75c:	stc	7, cr15, [r4], #1000	; 0x3e8
    c760:			; <UNDEFINED> instruction: 0x9c03bb15
    c764:	suble	r2, r4, r0, lsl #24
    c768:			; <UNDEFINED> instruction: 0xf7faa804
    c76c:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    c770:	stmdals	r2, {r1, r4, r5, ip, lr, pc}
    c774:	ldc	7, cr15, [r8], {250}	; 0xfa
    c778:	bmi	c33790 <__read_chk@plt+0xc2c264>
    c77c:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
    c780:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c784:	subsmi	r9, sl, r5, lsl #22
    c788:	strtmi	sp, [r0], -fp, asr #2
    c78c:	pop	{r1, r2, ip, sp, pc}
    c790:	blmi	aecf58 <__read_chk@plt+0xae5a2c>
    c794:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c798:	rscle	r2, lr, r0, lsl #24
    c79c:	strcs	r4, [r0], #-2089	; 0xfffff7d7
    c7a0:			; <UNDEFINED> instruction: 0xf02a4478
    c7a4:	strb	pc, [r8, fp, asr #27]!	; <UNPREDICTABLE>
    c7a8:	andcs	r4, r5, #638976	; 0x9c000
    c7ac:	strbmi	r4, [r4], -r0, asr #12
    c7b0:			; <UNDEFINED> instruction: 0xf7fa4479
    c7b4:	strmi	lr, [r6], -r2, lsr #19
    c7b8:			; <UNDEFINED> instruction: 0xf7fa4628
    c7bc:	stmdbmi	r3!, {r1, r2, r8, r9, fp, sp, lr, pc}
    c7c0:			; <UNDEFINED> instruction: 0x46024479
    c7c4:			; <UNDEFINED> instruction: 0xf02a4630
    c7c8:	ldrb	pc, [r6, r1, lsr #26]	; <UNPREDICTABLE>
    c7cc:	strcs	r4, [r0], #-2080	; 0xfffff7e0
    c7d0:			; <UNDEFINED> instruction: 0xf02a4478
    c7d4:			; <UNDEFINED> instruction: 0xe7d0fdb3
    c7d8:	andne	lr, r2, #3620864	; 0x374000
    c7dc:			; <UNDEFINED> instruction: 0xf7fa9804
    c7e0:	stmdacs	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    c7e4:	stmdals	r4, {r0, r2, r6, r7, ip, lr, pc}
    c7e8:	ldcl	7, cr15, [r6, #996]!	; 0x3e4
    c7ec:	movwls	r2, #17152	; 0x4300
    c7f0:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    c7f4:	mrrc	7, 15, pc, r8, cr10	; <UNPREDICTABLE>
    c7f8:	ldmdami	r6, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    c7fc:			; <UNDEFINED> instruction: 0xf02a4478
    c800:			; <UNDEFINED> instruction: 0xe7bafd9d
    c804:	stc	7, cr15, [r2, #-1000]	; 0xfffffc18
    c808:			; <UNDEFINED> instruction: 0xf7f96800
    c80c:			; <UNDEFINED> instruction: 0x4601ed74
    c810:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    c814:	ldc2l	0, cr15, [sl], #168	; 0xa8
    c818:			; <UNDEFINED> instruction: 0xf7fa4620
    c81c:	ldrtmi	lr, [ip], -r6, asr #24
    c820:			; <UNDEFINED> instruction: 0xf7fae7ab
    c824:	svclt	0x0000e8d8
    c828:	andeq	sl, r5, r0, ror #2
    c82c:	andeq	r0, r0, r0, asr r7
    c830:	andeq	sl, r5, sl, asr r1
    c834:	andeq	sl, r3, r0, asr #27
    c838:			; <UNDEFINED> instruction: 0x0003adbe
    c83c:	andeq	sl, r5, r2, asr #1
    c840:	andeq	r0, r0, r8, ror r7
    c844:	ldrdeq	sl, [r3], -r4
    c848:	muleq	r3, r4, r7
    c84c:	andeq	sl, r3, r4, ror #26
    c850:	andeq	sl, r3, ip, asr #25
    c854:	ldrdeq	sl, [r3], -r8
    c858:	andeq	sl, r3, lr, ror #25
    c85c:	blmi	c9f128 <__read_chk@plt+0xc97bfc>
    c860:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    c864:	ldmpl	r3, {r1, r2, r3, r4, r7, ip, sp, pc}^
    c868:	tstls	sp, #1769472	; 0x1b0000
    c86c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c870:	eorsle	r2, r5, r0, lsl #16
    c874:	strmi	r6, [r4], -r2, lsl #18
    c878:	eorsle	r2, r1, r0, lsl #20
    c87c:			; <UNDEFINED> instruction: 0xf381fab1
    c880:	ldmdbeq	fp, {r0, r2, r4, fp, sp, lr}^
    c884:	svclt	0x00142d00
    c888:	strcs	r4, [r1, #-1565]	; 0xfffff9e3
    c88c:	vmlsge.f64	d11, d4, d5
    c890:	strmi	r4, [fp], -r6, lsr #20
    c894:	ldrbtmi	r2, [sl], #-356	; 0xfffffe9c
    c898:			; <UNDEFINED> instruction: 0xf7f94630
    c89c:	stmdbvs	r0!, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    c8a0:	strbtcs	sl, [r4], #-2819	; 0xfffff4fd
    c8a4:	ldrtmi	sl, [r1], -r2, lsl #20
    c8a8:	strls	r6, [r0], #-2048	; 0xfffff800
    c8ac:	stc	7, cr15, [r2], #-996	; 0xfffffc1c
    c8b0:	stmiblt	r8, {r2, r9, sl, lr}^
    c8b4:	movweq	lr, #10717	; 0x29dd
    c8b8:	stmdavc	r2, {r0, r1, r4, r8, ip, sp, pc}
    c8bc:	eorle	r2, r3, r1, lsr sl
    c8c0:			; <UNDEFINED> instruction: 0xf6c02462
    c8c4:			; <UNDEFINED> instruction: 0xf7fa2400
    c8c8:	bmi	687890 <__read_chk@plt+0x680364>
    c8cc:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    c8d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c8d4:	subsmi	r9, sl, sp, lsl fp
    c8d8:	strtmi	sp, [r0], -r2, lsr #2
    c8dc:	ldcllt	0, cr11, [r0, #-120]!	; 0xffffff88
    c8e0:			; <UNDEFINED> instruction: 0xf6c0242d
    c8e4:	ldrb	r2, [r0, r0, lsl #8]!
    c8e8:	andcs	r4, r5, #294912	; 0x48000
    c8ec:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c8f0:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8f4:	strtmi	r4, [r0], -r5, lsl #12
    c8f8:	b	19ca8e8 <__read_chk@plt+0x19c33bc>
    c8fc:			; <UNDEFINED> instruction: 0x46024631
    c900:			; <UNDEFINED> instruction: 0xf02a4628
    c904:	strb	pc, [r0, r3, lsl #25]!	; <UNPREDICTABLE>
    c908:	sbcsle	r2, ip, r1, lsl #22
    c90c:	cmncs	r2, #4325376	; 0x420000
    c910:	movwcs	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
    c914:	svclt	0x00182a09
    c918:	svclt	0x00182a20
    c91c:	bfi	r4, ip, #12, #7
    c920:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c924:	andeq	r9, r5, r0, ror #31
    c928:	andeq	r0, r0, r0, asr r7
    c92c:	muleq	r3, lr, ip
    c930:	andeq	r9, r5, r2, ror pc
    c934:	andeq	sl, r3, r6, asr r6
    c938:			; <UNDEFINED> instruction: 0xf7fab508
    c93c:	hvclt	36512	; 0x8ea0
    c940:	teqlt	fp, r3, lsl #18
    c944:	bfieq	r7, r8, (invalid: 30:3)
    c948:			; <UNDEFINED> instruction: 0xf080d504
    c94c:	vaddl.u8	q8, d0, d2
    c950:	stclt	0, cr0, [r8, #-256]	; 0xffffff00
    c954:	stclt	0, cr2, [r8, #-4]
    c958:	blmi	fec9f424 <__read_chk@plt+0xfec97ef8>
    c95c:	push	{r1, r3, r4, r5, r6, sl, lr}
    c960:			; <UNDEFINED> instruction: 0x460447f0
    c964:	ldrdlt	r5, [r6], r3
    c968:	andcs	r4, r1, sl, lsl #13
    c96c:	ldmdavs	fp, {r4, r5, r8, sp}
    c970:			; <UNDEFINED> instruction: 0xf04f9305
    c974:			; <UNDEFINED> instruction: 0xf7f90300
    c978:	cdpmi	14, 10, cr14, cr11, cr2, {4}
    c97c:			; <UNDEFINED> instruction: 0x4605447e
    c980:			; <UNDEFINED> instruction: 0xf0002800
    c984:			; <UNDEFINED> instruction: 0x2120811d
    c988:			; <UNDEFINED> instruction: 0xf7f92001
    c98c:			; <UNDEFINED> instruction: 0x6128ee78
    c990:			; <UNDEFINED> instruction: 0xf0002800
    c994:			; <UNDEFINED> instruction: 0x46288115
    c998:			; <UNDEFINED> instruction: 0xf854f7fd
    c99c:			; <UNDEFINED> instruction: 0xf7faa801
    c9a0:			; <UNDEFINED> instruction: 0x4607ea9a
    c9a4:			; <UNDEFINED> instruction: 0xf0402800
    c9a8:	stclne	0, cr8, [r2], #-664	; 0xfffffd68
    c9ac:			; <UNDEFINED> instruction: 0x4621d078
    c9b0:	andcs	r9, r2, #65536	; 0x10000
    c9b4:	stc	7, cr15, [sl, #1000]	; 0x3e8
    c9b8:	ldrdhi	pc, [r4], -sp
    c9bc:	stccs	6, cr4, [r0], {4}
    c9c0:	addhi	pc, r2, r0, asr #32
    c9c4:	blmi	fe69fc30 <__read_chk@plt+0xfe698704>
    c9c8:	ldrbtmi	r4, [ip], #-2714	; 0xfffff566
    c9cc:	ldrbtmi	r4, [fp], #-2458	; 0xfffff666
    c9d0:	ldrcc	r4, [r0], #-1146	; 0xfffffb86
    c9d4:			; <UNDEFINED> instruction: 0x33204479
    c9d8:			; <UNDEFINED> instruction: 0xf854e004
    c9dc:	biclt	r1, r1, ip, lsl #30
    c9e0:	movwcs	lr, #6612	; 0x19d4
    c9e4:			; <UNDEFINED> instruction: 0xf7fa4640
    c9e8:	strmi	lr, [r7], -ip, lsr #23
    c9ec:	rscsle	r2, r4, r0, lsl #16
    c9f0:	andcs	r4, r5, #2392064	; 0x248000
    c9f4:	ldrbtmi	r2, [r9], #-0
    c9f8:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c9fc:	ldrtmi	r4, [r8], -r4, lsl #12
    ca00:	stmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ca04:	strtmi	r4, [r0], -r1, lsl #12
    ca08:	stc2	0, cr15, [r0], {42}	; 0x2a
    ca0c:			; <UNDEFINED> instruction: 0xf7fc2002
    ca10:	blmi	fe30c9bc <__read_chk@plt+0xfe305490>
    ca14:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ca18:			; <UNDEFINED> instruction: 0xf0002b00
    ca1c:	stmdals	r1, {r0, r3, r5, r6, r7, pc}
    ca20:	stmdbvs	fp!, {r0, r3, r5, r9, sl, lr}
    ca24:	andsls	pc, ip, #14614528	; 0xdf0000
    ca28:	andshi	pc, ip, #14614528	; 0xdf0000
    ca2c:	ldrbtmi	r6, [r9], #24
    ca30:	ldm	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ca34:	stmdals	r1, {r0, r2, r7, r8, r9, fp, lr}
    ca38:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
    ca3c:			; <UNDEFINED> instruction: 0xf7f96819
    ca40:	stmibmi	r3, {r1, r3, r7, r8, r9, fp, sp, lr, pc}
    ca44:	ldrbtmi	r9, [r9], #-2049	; 0xfffff7ff
    ca48:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ca4c:	stmdals	r1, {r0, r7, r8, fp, lr}
    ca50:			; <UNDEFINED> instruction: 0xf7fa4479
    ca54:	stmdbvs	fp!, {r6, r7, r8, r9, fp, sp, lr, pc}
    ca58:	andge	pc, r4, r3, asr #17
    ca5c:	stmdals	r1, {r1, r8, r9, sl, fp, sp, pc}
    ca60:	stc	7, cr15, [ip], #996	; 0x3e4
    ca64:	strmi	r1, [r4], -r3, asr #24
    ca68:	stmdacs	r0, {r1, r2, r4, r5, r6, ip, lr, pc}
    ca6c:	blmi	1ec100c <__read_chk@plt+0x1eb9ae0>
    ca70:	ldmpl	r3!, {r0, fp, ip, pc}^
    ca74:	blcs	26be8 <__read_chk@plt+0x1f6bc>
    ca78:			; <UNDEFINED> instruction: 0xf7fad152
    ca7c:			; <UNDEFINED> instruction: 0x4604e91c
    ca80:	rscle	r2, ip, r0, lsl #16
    ca84:	andcs	r4, r5, #68157440	; 0x4100000
    ca88:			; <UNDEFINED> instruction: 0xf7fa2000
    ca8c:			; <UNDEFINED> instruction: 0x4607e836
    ca90:			; <UNDEFINED> instruction: 0xf7fa4620
    ca94:			; <UNDEFINED> instruction: 0x4601e99a
    ca98:			; <UNDEFINED> instruction: 0xf02a4638
    ca9c:	ldrb	pc, [sp, r5, lsl #23]	; <UNPREDICTABLE>
    caa0:			; <UNDEFINED> instruction: 0xf7fa2000
    caa4:			; <UNDEFINED> instruction: 0x4603ed32
    caa8:	movwls	r2, #12289	; 0x3001
    caac:	stc	7, cr15, [ip, #-1000]!	; 0xfffffc18
    cab0:	strmi	sl, [r3], -r3, lsl #18
    cab4:	movwls	r9, #18433	; 0x4801
    cab8:	mrc	7, 1, APSR_nzcv, cr2, cr9, {7}
    cabc:	ldrdhi	pc, [r4], -sp
    cac0:	stccs	6, cr4, [r0], {4}
    cac4:	svcge	0x007ef43f
    cac8:			; <UNDEFINED> instruction: 0xf7fa4640
    cacc:	stmdbmi	r3!, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
    cad0:	andcs	r2, r0, r5, lsl #4
    cad4:			; <UNDEFINED> instruction: 0xf7fa4479
    cad8:			; <UNDEFINED> instruction: 0x4607e810
    cadc:			; <UNDEFINED> instruction: 0xf7fa4620
    cae0:			; <UNDEFINED> instruction: 0x4601e974
    cae4:			; <UNDEFINED> instruction: 0xf02a4638
    cae8:	mulcs	r2, r1, fp
    caec:			; <UNDEFINED> instruction: 0xff7af7fc
    caf0:	ldrdhi	pc, [r4], -sp
    caf4:	ldmdbmi	sl, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    caf8:	andcs	r2, r0, r5, lsl #4
    cafc:			; <UNDEFINED> instruction: 0xf7f94479
    cb00:			; <UNDEFINED> instruction: 0x4680effc
    cb04:			; <UNDEFINED> instruction: 0xf7fa4638
    cb08:	strmi	lr, [r1], -r0, ror #18
    cb0c:			; <UNDEFINED> instruction: 0xf02a4640
    cb10:	andcs	pc, r2, sp, ror fp	; <UNPREDICTABLE>
    cb14:			; <UNDEFINED> instruction: 0xff66f7fc
    cb18:			; <UNDEFINED> instruction: 0xf47f1c62
    cb1c:	ldr	sl, [pc, r8, asr #30]!
    cb20:			; <UNDEFINED> instruction: 0xf7f94639
    cb24:	tstlt	r8, ip, ror pc
    cb28:	str	r9, [r6, r1, lsl #16]!
    cb2c:	strbmi	r9, [r8], -r2, lsl #18
    cb30:	movwcs	lr, #6609	; 0x19d1
    cb34:			; <UNDEFINED> instruction: 0xf02a6809
    cb38:			; <UNDEFINED> instruction: 0xe7f5fb37
    cb3c:	andcs	r4, r5, #1196032	; 0x124000
    cb40:	ldrbtmi	r2, [r9], #-0
    cb44:	svc	0x00d8f7f9
    cb48:	strtmi	r4, [r0], -r6, lsl #12
    cb4c:	ldmdb	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb50:	ldrtmi	r4, [r0], -r1, lsl #12
    cb54:	blx	a48c06 <__read_chk@plt+0xa416da>
    cb58:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    cb5c:	stc2	0, cr15, [lr, #-148]	; 0xffffff6c
    cb60:	ldmvs	r8, {r0, r1, r3, r5, r8, fp, sp, lr}
    cb64:			; <UNDEFINED> instruction: 0xf9f8f021
    cb68:	ldmvs	r8, {r0, r1, r3, r5, r8, fp, sp, lr}^
    cb6c:			; <UNDEFINED> instruction: 0xf7fd609c
    cb70:	stmdbvs	fp!, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}
    cb74:	sbcsvs	r9, ip, r1, lsl #16
    cb78:			; <UNDEFINED> instruction: 0xf7fa601c
    cb7c:	stmdbvs	fp!, {r1, r5, r6, r9, fp, sp, lr, pc}
    cb80:	bllt	fe2e6ff4 <__read_chk@plt+0xfe2dfac8>
    cb84:	cmnlt	r1, r9, ror #16
    cb88:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    cb8c:	blx	fc8c3e <__read_chk@plt+0xfc1712>
    cb90:	blmi	91f470 <__read_chk@plt+0x917f44>
    cb94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cb98:	blls	166c08 <__read_chk@plt+0x15f6dc>
    cb9c:	teqle	sp, sl, asr r0
    cba0:	pop	{r1, r2, ip, sp, pc}
    cba4:			; <UNDEFINED> instruction: 0x462887f0
    cba8:	mcrr2	0, 0, pc, r8, cr10	; <UNPREDICTABLE>
    cbac:			; <UNDEFINED> instruction: 0xf7fa6928
    cbb0:			; <UNDEFINED> instruction: 0x4628ea7c
    cbb4:			; <UNDEFINED> instruction: 0xff64f7fc
    cbb8:			; <UNDEFINED> instruction: 0xf7fa4628
    cbbc:			; <UNDEFINED> instruction: 0xe7e7ea76
    cbc0:	andcs	r4, r5, #704512	; 0xac000
    cbc4:	ldrbtmi	r2, [r9], #-0
    cbc8:	svc	0x0096f7f9
    cbcc:			; <UNDEFINED> instruction: 0xf7fa4604
    cbd0:	stmdavs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    cbd4:	bl	fe3cabc0 <__read_chk@plt+0xfe3c3694>
    cbd8:	strtmi	r4, [r0], -r1, lsl #12
    cbdc:	blx	5c8c8e <__read_chk@plt+0x5c1762>
    cbe0:			; <UNDEFINED> instruction: 0xf7fa4628
    cbe4:	ldrb	lr, [r3, r2, ror #20]
    cbe8:			; <UNDEFINED> instruction: 0xf7fc4620
    cbec:			; <UNDEFINED> instruction: 0xe7c9fefb
    cbf0:	blx	1648ca8 <__read_chk@plt+0x164177c>
    cbf4:	ldmpl	r3!, {r3, r4, r8, r9, fp, lr}^
    cbf8:			; <UNDEFINED> instruction: 0x4601699a
    cbfc:	blmi	77916c <__read_chk@plt+0x771c40>
    cc00:	ldrbtmi	r4, [fp], #-2077	; 0xfffff7e3
    cc04:	tstvc	r1, #12582912	; 0xc00000	; <UNPREDICTABLE>
    cc08:			; <UNDEFINED> instruction: 0xf02f4478
    cc0c:	blmi	70c718 <__read_chk@plt+0x7051ec>
    cc10:	andsvs	r4, r8, fp, ror r4
    cc14:	bmi	6c6828 <__read_chk@plt+0x6bf2fc>
    cc18:			; <UNDEFINED> instruction: 0xe7f0447a
    cc1c:	mrc	7, 6, APSR_nzcv, cr10, cr9, {7}
    cc20:	andeq	r9, r5, r4, ror #29
    cc24:	andeq	r0, r0, r0, asr r7
    cc28:	andeq	r9, r5, r4, asr #29
    cc2c:	andeq	r9, r5, r2, ror #15
    cc30:	andeq	sl, r3, lr, asr #31
    cc34:			; <UNDEFINED> instruction: 0xfffff2fd
    cc38:	andeq	sl, r3, r0, ror fp
    cc3c:	muleq	r3, r2, ip
    cc40:	andeq	sl, r5, r4, asr #30
    cc44:	ldrdeq	sl, [r3], -r6
    cc48:	strdeq	sl, [r3], -r4
    cc4c:	andeq	sl, r5, lr, lsl pc
    cc50:			; <UNDEFINED> instruction: 0xffffd997
    cc54:			; <UNDEFINED> instruction: 0xffffd975
    cc58:	andeq	r0, r0, r8, ror r7
    cc5c:	ldrdeq	sl, [r3], -r4
    cc60:	andeq	sl, r3, r4, lsl #21
    cc64:	andeq	sl, r3, r6, lsr #21
    cc68:	andeq	sl, r3, r2, asr #21
    cc6c:	andeq	r9, r5, ip, lsr #25
    cc70:	muleq	r3, r2, r9
    cc74:	muleq	r3, sl, sp
    cc78:	andeq	sl, r3, r8, asr #19
    cc7c:	andeq	sl, r5, r8, asr #26
    cc80:	andeq	sl, r3, r8, lsr r9
    cc84:	ldmdbmi	r1, {r1, r2, r3, sl, ip, sp, pc}
    cc88:	addlt	fp, r2, r0, lsl #10
    cc8c:	ldrbtmi	r4, [r9], #-2832	; 0xfffff4f0
    cc90:	stmdbvs	r0, {r0, r1, r9, fp, sp, pc}
    cc94:			; <UNDEFINED> instruction: 0xf85258cb
    cc98:	ldmdavs	fp, {r2, r8, r9, fp, ip}
    cc9c:			; <UNDEFINED> instruction: 0xf04f9301
    cca0:	andls	r0, r0, #0, 6
    cca4:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    cca8:			; <UNDEFINED> instruction: 0xf033b108
    ccac:	bmi	28b668 <__read_chk@plt+0x28413c>
    ccb0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ccb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ccb8:	subsmi	r9, sl, r1, lsl #22
    ccbc:	andlt	sp, r2, r4, lsl #2
    ccc0:	bl	14ae3c <__read_chk@plt+0x143910>
    ccc4:	ldrbmi	fp, [r0, -r3]!
    ccc8:	mcr	7, 4, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    cccc:			; <UNDEFINED> instruction: 0x00059bb2
    ccd0:	andeq	r0, r0, r0, asr r7
    ccd4:	andeq	r9, r5, lr, lsl #23
    ccd8:	blmi	fe7df758 <__read_chk@plt+0xfe7d822c>
    ccdc:	push	{r1, r3, r4, r5, r6, sl, lr}
    cce0:	strdlt	r4, [r7], r0
    cce4:			; <UNDEFINED> instruction: 0x460c58d3
    cce8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    ccec:			; <UNDEFINED> instruction: 0xf04f9305
    ccf0:			; <UNDEFINED> instruction: 0xf7fa0300
    ccf4:	ldmibmi	r9, {r2, r4, r7, fp, sp, lr, pc}
    ccf8:	movwls	r2, #13056	; 0x3300
    ccfc:			; <UNDEFINED> instruction: 0x46074479
    cd00:			; <UNDEFINED> instruction: 0xf0354620
    cd04:	ldmibmi	r6, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    cd08:	sxtab16mi	r4, r2, r9, ror #8
    cd0c:			; <UNDEFINED> instruction: 0xf0354620
    cd10:	ldmibmi	r4, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    cd14:	sxtab16mi	r4, r3, r9, ror #8
    cd18:			; <UNDEFINED> instruction: 0xf0354620
    cd1c:	ldmibmi	r2, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    cd20:	sxtab16mi	r4, r0, r9, ror #8
    cd24:			; <UNDEFINED> instruction: 0xf0354620
    cd28:	ldmibmi	r0, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    cd2c:	sxtab16mi	r4, r1, r9, ror #8
    cd30:			; <UNDEFINED> instruction: 0xf0354620
    cd34:	stmibmi	lr, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    cd38:			; <UNDEFINED> instruction: 0x46064479
    cd3c:			; <UNDEFINED> instruction: 0xf0354620
    cd40:	strmi	pc, [r3], -sp, lsr #23
    cd44:	ldrmi	r4, [ip], -r0, lsr #12
    cd48:	blx	1fc8e26 <__read_chk@plt+0x1fc18fa>
    cd4c:			; <UNDEFINED> instruction: 0xf1bb4603
    cd50:	cmple	r9, r0, lsl #30
    cd54:	mullt	r0, r0, r8
    cd58:	svceq	0x0000f1b8
    cd5c:	stfcsd	f5, [r0], {61}	; 0x3d
    cd60:	mcrcs	15, 0, fp, cr0, cr8, {0}
    cd64:	mcrcs	1, 0, sp, cr0, cr14, {0}
    cd68:	addshi	pc, r0, r0, asr #32
    cd6c:	cmnle	sp, r0, lsl #24
    cd70:	svceq	0x0000f1b9
    cd74:	addshi	pc, r8, r0, asr #32
    cd78:	streq	lr, [r6], -r8, asr #20
    cd7c:	andeq	lr, r4, #352256	; 0x56000
    cd80:			; <UNDEFINED> instruction: 0xf1bbd11d
    cd84:			; <UNDEFINED> instruction: 0xf0400f00
    cd88:			; <UNDEFINED> instruction: 0xf1ba80b8
    cd8c:			; <UNDEFINED> instruction: 0xf0000f00
    cd90:	ldmdbvs	fp!, {r4, r7, pc}
    cd94:	ldmvs	r8, {r0, r1, r3, r4, r7, r8, ip, sp, pc}^
    cd98:	blx	1cad96 <__read_chk@plt+0x1c386a>
    cd9c:			; <UNDEFINED> instruction: 0xf8c3693b
    cda0:	and	fp, ip, ip
    cda4:	eorsle	r2, r5, r0, lsl #26
    cda8:	vst1.16	{d20-d21}, [pc :256], r2
    cdac:	strtmi	r7, [r8], -ip, lsl #3
    cdb0:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    cdb4:			; <UNDEFINED> instruction: 0xf7f9447a
    cdb8:			; <UNDEFINED> instruction: 0x4601e998
    cdbc:	strdcs	fp, [r0, -r1]
    cdc0:	blmi	195f77c <__read_chk@plt+0x1958250>
    cdc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cdc8:	blls	166e38 <__read_chk@plt+0x15f90c>
    cdcc:			; <UNDEFINED> instruction: 0xf040405a
    cdd0:			; <UNDEFINED> instruction: 0x460880be
    cdd4:	pop	{r0, r1, r2, ip, sp, pc}
    cdd8:	strdls	r8, [r0], -r0
    cddc:			; <UNDEFINED> instruction: 0xf7fd4638
    cde0:	blls	4c00c <__read_chk@plt+0x44ae0>
    cde4:	ldmiblt	r8!, {r0, r9, sl, lr}^
    cde8:			; <UNDEFINED> instruction: 0x4638693a
    cdec:	ldmvs	r1, {r8, r9, ip, pc}^
    cdf0:	blx	fe548e3c <__read_chk@plt+0xfe541910>
    cdf4:	strmi	r9, [r1], -r0, lsl #22
    cdf8:	adcsle	r2, r0, r0, lsl #16
    cdfc:	tstls	r0, r8, lsr #12
    ce00:	mcr2	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    ce04:	ldrb	r9, [fp, r0, lsl #18]
    ce08:	ldrtmi	r4, [r8], -r1, lsl #12
    ce0c:	blx	648e58 <__read_chk@plt+0x64192c>
    ce10:	ldrb	r4, [r3, r1, lsl #12]
    ce14:	orrvc	pc, ip, pc, asr #8
    ce18:			; <UNDEFINED> instruction: 0xf6c04628
    ce1c:	mrsls	r2, (UNDEF: 16)
    ce20:	mrc2	7, 2, pc, cr2, cr13, {7}
    ce24:	strb	r9, [fp, r0, lsl #18]
    ce28:	andls	r4, r0, r4, asr sl
    ce2c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    ce30:	ldmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce34:	strb	r9, [r1, r0, lsl #18]!
    ce38:	ldmdavs	r2, {r2, r9, fp, ip, pc}^
    ce3c:	andls	fp, r1, #-2147483604	; 0x8000002c
    ce40:	svc	0x0072f7f9
    ce44:	blls	33650 <__read_chk@plt+0x2c124>
    ce48:	andle	r4, pc, r2, lsl #5
    ce4c:	msreq	(UNDEF: 107), r8
    ce50:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    ce54:	sbcsle	r2, r1, r0, lsl #26
    ce58:	strtmi	r4, [r8], -r9, asr #20
    ce5c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    ce60:	stmdb	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce64:	strmi	r9, [r1], -r0, lsl #22
    ce68:	bicle	r2, r7, r0, lsl #16
    ce6c:	bcs	2aedc <__read_chk@plt+0x239b0>
    ce70:	stfcsd	f5, [r0, #-220]	; 0xffffff24
    ce74:	bmi	11011b4 <__read_chk@plt+0x10f9c88>
    ce78:	orrvc	pc, ip, pc, asr #8
    ce7c:			; <UNDEFINED> instruction: 0xf6c04628
    ce80:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    ce84:	ldmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ce88:	ldr	r4, [r7, r1, lsl #12]
    ce8c:	strtmi	sl, [r8], -r4, lsl #18
    ce90:			; <UNDEFINED> instruction: 0xf7f99300
    ce94:	blls	485ac <__read_chk@plt+0x41080>
    ce98:	stmdacs	r0, {r7, r9, ip, sp, pc}
    ce9c:			; <UNDEFINED> instruction: 0xf040d0cc
    cea0:	stfcss	f6, [r0, #-128]	; 0xffffff80
    cea4:	sbfx	sp, r8, #3, #10
    cea8:			; <UNDEFINED> instruction: 0xf0124638
    ceac:	strmi	pc, [r1], -r3, lsl #31
    ceb0:	ldrtmi	lr, [r8], -r4, lsl #15
    ceb4:	ldc2	7, cr15, [lr], {253}	; 0xfd
    ceb8:	stmdacs	r0, {r0, r9, sl, lr}
    cebc:	ldmdbvs	fp!, {r3, r4, r5, r8, ip, lr, pc}
    cec0:	stccs	8, cr6, [r0], {220}	; 0xdc
    cec4:	svcge	0x007bf43f
    cec8:	ldrbtmi	r4, [sp], #-3375	; 0xfffff2d1
    cecc:	andeq	pc, r8, #4, 2
    ced0:	strtmi	r2, [r9], -r0, lsl #6
    ced4:			; <UNDEFINED> instruction: 0xf7ff4638
    ced8:	stmdavs	r4!, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    cedc:	mvnsle	r2, r0, lsl #24
    cee0:	ldrmi	lr, [r9], -sp, ror #14
    cee4:	ldrtmi	r4, [r8], -r2, lsr #12
    cee8:			; <UNDEFINED> instruction: 0xf0129300
    ceec:	blls	4c850 <__read_chk@plt+0x45324>
    cef0:	stmdacs	r0, {r0, r9, sl, lr}
    cef4:	svcge	0x003cf43f
    cef8:	stmdbge	r3, {r7, r8, r9, sl, sp, lr, pc}
    cefc:			; <UNDEFINED> instruction: 0xf7fd4618
    cf00:			; <UNDEFINED> instruction: 0x4601fb35
    cf04:			; <UNDEFINED> instruction: 0xf47f2800
    cf08:	ldmdbvs	fp!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    cf0c:	svceq	0x0000f1ba
    cf10:	bls	101328 <__read_chk@plt+0xf9dfc>
    cf14:			; <UNDEFINED> instruction: 0x601168d9
    cf18:	smmls	r0, sl, r0, r6
    cf1c:	ldmvs	r8, {r0, r1, r7, r8, ip, sp, pc}^
    cf20:	blx	10caf1c <__read_chk@plt+0x10c39f0>
    cf24:	bls	e7410 <__read_chk@plt+0xdfee4>
    cf28:	andls	pc, r0, r2, asr #17
    cf2c:	strb	r6, [r6, -sl, asr #1]
    cf30:	andls	r4, r0, r6, lsl sl
    cf34:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    cf38:	ldm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf3c:	ldrb	r9, [sp, -r0, lsl #18]
    cf40:			; <UNDEFINED> instruction: 0xf8d99b03
    cf44:	andsvs	r2, sl, ip
    cf48:	andcc	pc, ip, r9, asr #17
    cf4c:			; <UNDEFINED> instruction: 0xf7f9e737
    cf50:	svclt	0x0000ed42
    cf54:	andeq	r9, r5, r4, ror #22
    cf58:	andeq	r0, r0, r0, asr r7
    cf5c:	andeq	sl, r3, r0, asr #19
    cf60:			; <UNDEFINED> instruction: 0x0003a9bc
    cf64:			; <UNDEFINED> instruction: 0x0003a9b8
    cf68:			; <UNDEFINED> instruction: 0x0003a9b8
    cf6c:			; <UNDEFINED> instruction: 0x0003a9b8
    cf70:			; <UNDEFINED> instruction: 0x0003a9b4
    cf74:	andeq	sl, r3, ip, ror #18
    cf78:	andeq	r9, r5, ip, ror sl
    cf7c:	andeq	sl, r3, r6, asr #17
    cf80:	ldrdeq	sl, [r3], -sl	; <UNPREDICTABLE>
    cf84:	ldrdeq	sl, [r3], -r2
    cf88:	andeq	sl, r3, r2, lsr #17
    cf8c:			; <UNDEFINED> instruction: 0x0003a7be
    cf90:	blmi	b9f84c <__read_chk@plt+0xb98320>
    cf94:	stmdbvs	r0, {r1, r3, r4, r5, r6, sl, lr}
    cf98:	ldrbmi	lr, [r0, sp, lsr #18]!
    cf9c:	cfldr64vc	mvdx15, [r0, #-692]!	; 0xfffffd4c
    cfa0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    cfa4:			; <UNDEFINED> instruction: 0xf04f93ef
    cfa8:	stmdacs	r0, {r8, r9}
    cfac:	stmdavs	r6, {r0, r1, r3, r4, r5, ip, lr, pc}
    cfb0:	mcrcs	6, 0, r4, cr0, cr0, {1}
    cfb4:			; <UNDEFINED> instruction: 0xf8dfd037
    cfb8:			; <UNDEFINED> instruction: 0xf10d8098
    cfbc:	stmdavc	ip, {r2, r8, fp}
    cfc0:	ldrbtmi	r4, [r8], #1674	; 0x68a
    cfc4:	stccs	7, cr2, [r0], {-0}
    cfc8:	stccs	15, cr11, [sl], {24}
    cfcc:			; <UNDEFINED> instruction: 0xf10ad037
    cfd0:	strbmi	r0, [sp], -r1
    cfd4:	beq	2c7998 <__read_chk@plt+0x2c046c>
    cfd8:			; <UNDEFINED> instruction: 0xf8054601
    cfdc:			; <UNDEFINED> instruction: 0xf8104b01
    cfe0:			; <UNDEFINED> instruction: 0xf1b44b01
    cfe4:	bl	28dc14 <__read_chk@plt+0x2866e8>
    cfe8:	svclt	0x00180200
    cfec:	stccs	3, cr2, [r0], {1}
    cff0:	movwcs	fp, #3848	; 0xf08
    cff4:	svcvc	0x006df5b2
    cff8:	movwcs	fp, #3852	; 0xf0c
    cffc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    d000:	mvnle	r2, r0, lsl #22
    d004:	strbmi	r2, [sl], -sl, lsl #24
    d008:			; <UNDEFINED> instruction: 0xf101bf08
    d00c:	ldrtmi	r0, [r0], -r1, lsl #20
    d010:	pkhbtmi	fp, sl, r8, lsl #30
    d014:	strbmi	r7, [r1], -pc, lsr #32
    d018:	b	fe2cb004 <__read_chk@plt+0xfe2c3ad8>
    d01c:			; <UNDEFINED> instruction: 0xf89ab918
    d020:	stccs	0, cr4, [r0], {-0}
    d024:	bmi	301768 <__read_chk@plt+0x2fa23c>
    d028:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    d02c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d030:	subsmi	r9, sl, pc, ror #23
    d034:			; <UNDEFINED> instruction: 0xf50dd106
    d038:	pop	{r4, r5, r6, r8, sl, fp, ip, sp, lr}
    d03c:			; <UNDEFINED> instruction: 0x465187f0
    d040:	ldrb	r4, [pc, sp, asr #12]
    d044:	stcl	7, cr15, [r6], {249}	; 0xf9
    d048:	andeq	r9, r5, ip, lsr #17
    d04c:	andeq	r0, r0, r0, asr r7
    d050:	andeq	lr, r3, lr, lsr #17
    d054:	andeq	r9, r5, r6, lsl r8
    d058:	ldrblt	fp, [r0, #-1038]!	; 0xfffffbf2
    d05c:	stmdbge	r7, {r0, r1, r7, ip, sp, pc}
    d060:	ldmdami	r8, {r1, r2, r9, sl, lr}
    d064:			; <UNDEFINED> instruction: 0xf8514a18
    d068:	ldrbtmi	r3, [r8], #-2820	; 0xfffff4fc
    d06c:	ldrmi	r5, [r8], -r2, lsl #17
    d070:	andls	r6, r1, #1179648	; 0x120000
    d074:	andeq	pc, r0, #79	; 0x4f
    d078:			; <UNDEFINED> instruction: 0xf7f99100
    d07c:			; <UNDEFINED> instruction: 0x4604ebba
    d080:	ldrtmi	fp, [r0], -r8, lsr #3
    d084:			; <UNDEFINED> instruction: 0xf7ff4621
    d088:	strmi	pc, [r5], -r3, lsl #31
    d08c:			; <UNDEFINED> instruction: 0xf7f84620
    d090:	bmi	3c8e78 <__read_chk@plt+0x3c194c>
    d094:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    d098:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d09c:	subsmi	r9, sl, r1, lsl #22
    d0a0:	strtmi	sp, [r8], -sp, lsl #2
    d0a4:	pop	{r0, r1, ip, sp, pc}
    d0a8:	andlt	r4, r3, r0, ror r0
    d0ac:			; <UNDEFINED> instruction: 0xf7f94770
    d0b0:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
    d0b4:	addlt	sp, r5, #229	; 0xe5
    d0b8:	strvs	pc, [r0, #-69]!	; 0xffffffbb
    d0bc:			; <UNDEFINED> instruction: 0xf7f9e7e6
    d0c0:	svclt	0x0000ec8a
    d0c4:	ldrdeq	r9, [r5], -r6
    d0c8:	andeq	r0, r0, r0, asr r7
    d0cc:	andeq	r9, r5, sl, lsr #15
    d0d0:	bmi	47a108 <__read_chk@plt+0x472bdc>
    d0d4:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    d0d8:	strlt	r6, [r0, #-2304]	; 0xfffff700
    d0dc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    d0e0:	ldmdavs	fp, {r2, r9, fp, ip, pc}
    d0e4:			; <UNDEFINED> instruction: 0xf04f9301
    d0e8:			; <UNDEFINED> instruction: 0xb1280300
    d0ec:	tstlt	r8, r0, lsl #16
    d0f0:	movwls	sl, #2821	; 0xb05
    d0f4:			; <UNDEFINED> instruction: 0xffd8f032
    d0f8:	blmi	21f924 <__read_chk@plt+0x2183f8>
    d0fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d100:	blls	67170 <__read_chk@plt+0x5fc44>
    d104:	qaddle	r4, sl, r4
    d108:			; <UNDEFINED> instruction: 0xf85db003
    d10c:	andlt	lr, r2, r4, lsl #22
    d110:			; <UNDEFINED> instruction: 0xf7f94770
    d114:	svclt	0x0000ec60
    d118:	andeq	r9, r5, sl, ror #14
    d11c:	andeq	r0, r0, r0, asr r7
    d120:	andeq	r9, r5, r4, asr #14
    d124:	svcmi	0x00f0e92d
    d128:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    d12c:	strmi	r8, [r2], -r2, lsl #22
    d130:			; <UNDEFINED> instruction: 0x460b4616
    d134:	ldrne	pc, [r4, #-2271]	; 0xfffff721
    d138:			; <UNDEFINED> instruction: 0xf8df4620
    d13c:	addslt	r5, pc, r4, lsl r5	; <UNPREDICTABLE>
    d140:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    d144:			; <UNDEFINED> instruction: 0xf8df920d
    d148:	movwls	r2, #42252	; 0xa50c
    d14c:	strcc	pc, [r8, #-2271]	; 0xfffff721
    d150:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d154:	ldmdavs	fp, {r9, sp}
    d158:			; <UNDEFINED> instruction: 0xf04f931d
    d15c:	andsls	r0, sl, #0, 6
    d160:	andscs	lr, r8, #3358720	; 0x334000
    d164:	andscs	lr, fp, #3358720	; 0x334000
    d168:			; <UNDEFINED> instruction: 0xf998f035
    d16c:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    d170:			; <UNDEFINED> instruction: 0x46034479
    d174:	movwls	r4, #46624	; 0xb620
    d178:			; <UNDEFINED> instruction: 0xf990f035
    d17c:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    d180:			; <UNDEFINED> instruction: 0x46034479
    d184:	movwls	r4, #50720	; 0xc620
    d188:			; <UNDEFINED> instruction: 0xf988f035
    d18c:			; <UNDEFINED> instruction: 0xf8dfb130
    d190:			; <UNDEFINED> instruction: 0xf85534d4
    d194:			; <UNDEFINED> instruction: 0xf8dbb003
    d198:	adcsvs	r3, r3, #52	; 0x34
    d19c:			; <UNDEFINED> instruction: 0xf0354620
    d1a0:			; <UNDEFINED> instruction: 0xf02ef953
    d1a4:	strmi	pc, [r0], r1, lsr #29
    d1a8:	rsble	r2, r4, r0, lsl #16
    d1ac:			; <UNDEFINED> instruction: 0xf7fa2140
    d1b0:	stmdacs	r0, {r1, r7, r8, fp, sp, lr, pc}
    d1b4:			; <UNDEFINED> instruction: 0x4606d05f
    d1b8:			; <UNDEFINED> instruction: 0xf8062300
    d1bc:	ldmib	sp, {r0, r8, r9, fp, ip, sp}^
    d1c0:	tstmi	r3, #-1342177280	; 0xb0000000
    d1c4:	tstle	r5, lr, lsl #6
    d1c8:			; <UNDEFINED> instruction: 0xf0064630
    d1cc:	stmdacs	r0, {r0, r1, r4, r7, r9, fp, ip, sp, lr, pc}
    d1d0:	bicshi	pc, r2, r0, asr #32
    d1d4:	ldcge	6, cr4, [r2], {48}	; 0x30
    d1d8:	cdp2	0, 15, cr15, cr2, cr14, {1}
    d1dc:			; <UNDEFINED> instruction: 0xf8dfbb88
    d1e0:	blge	452408 <__read_chk@plt+0x44aedc>
    d1e4:	ldrtmi	r2, [r0], -r0, lsl #4
    d1e8:	strls	r4, [r0], #-1145	; 0xfffffb87
    d1ec:			; <UNDEFINED> instruction: 0xffbaf00c
    d1f0:	bllt	41ea14 <__read_chk@plt+0x4174e8>
    d1f4:			; <UNDEFINED> instruction: 0x4011e9dd
    d1f8:			; <UNDEFINED> instruction: 0xf0002800
    d1fc:	ssatmi	r8, #26, r5, lsl #4
    d200:	and	r4, r7, r0, lsr #12
    d204:			; <UNDEFINED> instruction: 0xf1099b12
    d208:	ldmdals	r1, {r0, r8, fp}
    d20c:	strvs	pc, [r2, r7, lsl #10]
    d210:	stmdble	r0!, {r0, r1, r3, r6, r8, sl, lr}^
    d214:	andcc	r4, ip, r8, lsr r4
    d218:	cdp2	0, 13, cr15, cr2, cr14, {1}
    d21c:	mvnsle	r2, r0, lsl #16
    d220:	strbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d224:	vmin.s8	d20, d0, d17
    d228:			; <UNDEFINED> instruction: 0xf6c027c9
    d22c:	ldrbtmi	r2, [r8], #-1792	; 0xfffff900
    d230:			; <UNDEFINED> instruction: 0xffecf029
    d234:			; <UNDEFINED> instruction: 0xf7f99811
    d238:	strcs	lr, [r0], #-3896	; 0xfffff0c8
    d23c:	strtmi	r4, [r5], -r1, lsr #13
    d240:			; <UNDEFINED> instruction: 0xf8dfe027
    d244:	andcs	r0, r0, #44, 8	; 0x2c000000
    d248:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    d24c:	blx	feac92ee <__read_chk@plt+0xfeac1dc2>
    d250:	stmdacs	r0, {r0, r7, r9, sl, lr}
    d254:			; <UNDEFINED> instruction: 0x81a1f000
    d258:	ldcge	3, cr2, [r2], {-0}
    d25c:			; <UNDEFINED> instruction: 0x4619461a
    d260:	strls	r9, [r0], #-769	; 0xfffffcff
    d264:	blx	3492a2 <__read_chk@plt+0x341d76>
    d268:			; <UNDEFINED> instruction: 0xf0002800
    d26c:			; <UNDEFINED> instruction: 0x46488094
    d270:	svc	0x001af7f9
    d274:	blls	2c7148 <__read_chk@plt+0x2bfc1c>
    d278:	bmi	fffb9f4c <__read_chk@plt+0xfffb2a20>
    d27c:			; <UNDEFINED> instruction: 0x21254618
    d280:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    d284:	strcs	r4, [r0], #-1146	; 0xfffffb86
    d288:	svc	0x002ef7f8
    d28c:	strtmi	r4, [r5], -r1, lsr #13
    d290:	strbmi	r4, [r8], -r7, lsl #12
    d294:	svc	0x0008f7f9
    d298:			; <UNDEFINED> instruction: 0xf7f94620
    d29c:	strbmi	lr, [r0], -r6, lsl #30
    d2a0:	svc	0x0002f7f9
    d2a4:			; <UNDEFINED> instruction: 0xf7f94628
    d2a8:	bmi	ffd08eb0 <__read_chk@plt+0xffd01984>
    d2ac:	ldrbtmi	r4, [sl], #-3050	; 0xfffff416
    d2b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d2b4:	subsmi	r9, sl, sp, lsl fp
    d2b8:			; <UNDEFINED> instruction: 0x81b9f040
    d2bc:	andslt	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
    d2c0:	blhi	c85bc <__read_chk@plt+0xc1090>
    d2c4:	svchi	0x00f0e8bd
    d2c8:	strcs	r9, [r5, -sl, lsl #24]!
    d2cc:	strcs	pc, [r0, -r0, asr #13]
    d2d0:	strtmi	r4, [r5], -r1, lsr #13
    d2d4:			; <UNDEFINED> instruction: 0x4604e7dd
    d2d8:	movwls	r4, #38448	; 0x9630
    d2dc:	mrc	7, 0, APSR_nzcv, cr8, cr9, {7}
    d2e0:	blcs	33f0c <__read_chk@plt+0x2c9e0>
    d2e4:			; <UNDEFINED> instruction: 0x81a5f000
    d2e8:	tstls	r9, r1, asr #24
    d2ec:	strcs	r4, [r0, -r3, ror #19]
    d2f0:			; <UNDEFINED> instruction: 0xee084bdc
    d2f4:	ldrbtmi	r6, [r9], #-2576	; 0xfffff5f0
    d2f8:	strmi	r4, [r2], r6, lsr #12
    d2fc:			; <UNDEFINED> instruction: 0xf855463c
    d300:	cdp	0, 0, cr11, cr8, cr3, {0}
    d304:			; <UNDEFINED> instruction: 0xf8cd1a90
    d308:	ands	r8, r5, ip, lsr r0
    d30c:			; <UNDEFINED> instruction: 0xf7f94638
    d310:	blls	288b18 <__read_chk@plt+0x2815ec>
    d314:	strmi	r4, [r5], -r3, lsl #5
    d318:	bl	fe841b3c <__read_chk@plt+0xfe83a610>
    d31c:	strmi	r0, [r0], #10
    d320:	mulgt	fp, r8, r8
    d324:	svceq	0x002ef1bc
    d328:	strmi	sp, [sl, #43]!	; 0x2b
    d32c:	ldmdbls	r2, {r0, r2, r3, r4, ip, lr, pc}
    d330:	adcmi	r3, r1, #16777216	; 0x1000000
    d334:	sbcshi	pc, fp, r0, asr #4
    d338:	orrvs	pc, r2, #1325400064	; 0x4f000000
    d33c:	ldrdeq	pc, [r0], -fp
    d340:			; <UNDEFINED> instruction: 0xf904fb03
    d344:	bl	18ee58 <__read_chk@plt+0x18792c>
    d348:			; <UNDEFINED> instruction: 0xf1080809
    d34c:	ldrble	r0, [sp, #1804]	; 0x70c
    d350:			; <UNDEFINED> instruction: 0x2004f8b8
    d354:	mrc	6, 0, r4, cr8, cr9, {1}
    d358:			; <UNDEFINED> instruction: 0xf0290a90
    d35c:	cdpls	15, 1, cr15, cr1, cr15, {7}
    d360:	stmdaeq	r9, {r1, r2, r8, r9, fp, sp, lr, pc}
    d364:	streq	pc, [ip, -r8, lsl #2]
    d368:	bl	1c72b0 <__read_chk@plt+0x1bfd84>
    d36c:	cdp	0, 1, cr0, cr8, cr9, {0}
    d370:	andcc	r1, ip, r0, lsl sl
    d374:	blx	bc9414 <__read_chk@plt+0xbc1ee8>
    d378:			; <UNDEFINED> instruction: 0xf0002800
    d37c:	mrcls	1, 0, r8, cr1, cr9, {1}
    d380:	mrc	7, 0, lr, cr8, cr5, {6}
    d384:	ldrtmi	r1, [r8], #-2576	; 0xfffff5f0
    d388:	blx	949428 <__read_chk@plt+0x941efc>
    d38c:			; <UNDEFINED> instruction: 0xf0002800
    d390:	mnflssp	f0, #10.0
    d394:	ldmdals	r2, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    d398:			; <UNDEFINED> instruction: 0xf00b464d
    d39c:			; <UNDEFINED> instruction: 0x2701febd
    d3a0:	ldcge	6, cr4, [r3], {64}	; 0x40
    d3a4:	ldc	7, cr15, [r4, #996]!	; 0x3e4
    d3a8:	strtmi	r4, [r1], -r2, asr #12
    d3ac:	andcs	r4, r2, r3, lsl #12
    d3b0:	svc	0x0038f7f8
    d3b4:	lsrcs	r4, r0, #12
    d3b8:			; <UNDEFINED> instruction: 0xf98af02e
    d3bc:	stmdacs	r0, {r2, r9, sl, lr}
    d3c0:	addhi	pc, r8, r0
    d3c4:	blcs	33ff8 <__read_chk@plt+0x2cacc>
    d3c8:	svccs	0x0000d066
    d3cc:	addhi	pc, fp, r0
    d3d0:	ldrtmi	r4, [r2], -fp, lsr #17
    d3d4:	blmi	feade5bc <__read_chk@plt+0xfead7090>
    d3d8:	andls	r4, r1, r9, asr #12
    d3dc:	ldrbtmi	r2, [fp], #-0
    d3e0:	andcc	lr, r2, sp, asr #19
    d3e4:	stmiami	r9!, {r3, r5, r7, r8, r9, fp, lr}
    d3e8:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    d3ec:	ldrbtmi	sl, [r8], #-2584	; 0xfffff5e8
    d3f0:	blx	ff649490 <__read_chk@plt+0xff641f64>
    d3f4:	strcs	r4, [r0, -r1, lsl #13]
    d3f8:	svceq	0x0000f1b9
    d3fc:	blls	2c15ac <__read_chk@plt+0x2ba080>
    d400:	blmi	fe8f9b54 <__read_chk@plt+0xfe8f2628>
    d404:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    d408:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d40c:	blgt	30d81c <__read_chk@plt+0x3062f0>
    d410:	andeq	lr, r3, sp, lsl #17
    d414:	ldmibmi	pc, {r4, r6, r9, sl, lr}	; <UNPREDICTABLE>
    d418:			; <UNDEFINED> instruction: 0xf7f94479
    d41c:	ldmdblt	r0, {r3, r7, r8, fp, sp, lr, pc}^
    d420:			; <UNDEFINED> instruction: 0x46504a9d
    d424:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    d428:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
    d42c:			; <UNDEFINED> instruction: 0xf7f8447a
    d430:			; <UNDEFINED> instruction: 0x4607ee5c
    d434:	andls	lr, sl, sp, lsr #14
    d438:	ldmdbvs	fp, {r0, r2, r3, r8, r9, fp, ip, pc}
    d43c:	tstlt	pc, r3, asr r1	; <UNPREDICTABLE>
    d440:			; <UNDEFINED> instruction: 0xf0427f1a
    d444:	ldrvc	r0, [sl, -r1, lsl #4]
    d448:	tstcs	r0, sl, lsl pc
    d44c:	vbit	d22, d31, d9
    d450:	ldrvc	r0, [sl, -r1, asr #4]
    d454:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    d458:			; <UNDEFINED> instruction: 0xf8dd4649
    d45c:			; <UNDEFINED> instruction: 0x465aa034
    d460:			; <UNDEFINED> instruction: 0xf0114650
    d464:			; <UNDEFINED> instruction: 0x4607f91b
    d468:			; <UNDEFINED> instruction: 0xf7f94658
    d46c:			; <UNDEFINED> instruction: 0xf8daeec2
    d470:	tstlt	sl, r0, lsl r0
    d474:	vminnm.f32	d23, d15, d3
    d478:	ldrvc	r0, [r3, -r0, lsl #6]
    d47c:	blcs	eb9f70 <__read_chk@plt+0xeb2a44>
    d480:	addshi	pc, r4, r0
    d484:			; <UNDEFINED> instruction: 0xf0002bdc
    d488:	blcs	2d71c <__read_chk@plt+0x261f0>
    d48c:	svcge	0x0001f47f
    d490:			; <UNDEFINED> instruction: 0xf0064630
    d494:	ldrbt	pc, [ip], sp, ror #18	; <UNPREDICTABLE>
    d498:			; <UNDEFINED> instruction: 0xb1a39b0c
    d49c:	ldmdami	pc!, {r0, r1, r2, r5, r7, r8, r9, ip, sp, pc}^	; <UNPREDICTABLE>
    d4a0:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
    d4a4:			; <UNDEFINED> instruction: 0x46494b7e
    d4a8:	andcs	r9, r0, r1
    d4ac:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d4b0:	blmi	1f194c0 <__read_chk@plt+0x1f11f94>
    d4b4:	andls	r4, r0, #124, 16	; 0x7c0000
    d4b8:	bge	61e6ac <__read_chk@plt+0x617180>
    d4bc:			; <UNDEFINED> instruction: 0xf0264478
    d4c0:			; <UNDEFINED> instruction: 0x4681fa71
    d4c4:	ldmdbmi	r9!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    d4c8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    d4cc:	blx	feec9512 <__read_chk@plt+0xfeec1fe6>
    d4d0:	stmiblt	r8!, {r0, r1, r7, r9, sl, lr}^
    d4d4:	b	1ccb4c0 <__read_chk@plt+0x1cc3f94>
    d4d8:	tstlt	r8, r7, lsl #12
    d4dc:	strcs	pc, [r0, -r0, asr #13]
    d4e0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d4e4:	bmi	1cc7040 <__read_chk@plt+0x1cbfb14>
    d4e8:			; <UNDEFINED> instruction: 0x4610447a
    d4ec:			; <UNDEFINED> instruction: 0x4634e773
    d4f0:	bls	448d58 <__read_chk@plt+0x44182c>
    d4f4:	bvs	448d5c <__read_chk@plt+0x441830>
    d4f8:			; <UNDEFINED> instruction: 0xf8dd2500
    d4fc:			; <UNDEFINED> instruction: 0x4620803c
    d500:			; <UNDEFINED> instruction: 0xf7f92700
    d504:			; <UNDEFINED> instruction: 0xe74bedd2
    d508:	ldrbtmi	r4, [sl], #-2666	; 0xfffff596
    d50c:	bfi	r4, r0, (invalid: 12:9)
    d510:	rsble	r2, r1, r0, lsl #30
    d514:	ldrtmi	r4, [r1], -r8, ror #20
    d518:	blmi	1a1e708 <__read_chk@plt+0x1a171dc>
    d51c:			; <UNDEFINED> instruction: 0xf8df2000
    d520:	svcge	0x0018c1a0
    d524:	andls	r4, r6, fp, ror r4
    d528:	ldrbtmi	r9, [ip], #770	; 0x302
    d52c:	stmdami	r6!, {r0, r2, r5, r6, r8, r9, fp, lr}^
    d530:	ldrbtmi	r9, [fp], #-513	; 0xfffffdff
    d534:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    d538:			; <UNDEFINED> instruction: 0x4649463a
    d53c:	andslt	pc, r4, sp, asr #17
    d540:			; <UNDEFINED> instruction: 0xf8cd9403
    d544:			; <UNDEFINED> instruction: 0xf026c010
    d548:	strmi	pc, [r2], sp, lsr #20
    d54c:			; <UNDEFINED> instruction: 0xf7f94658
    d550:			; <UNDEFINED> instruction: 0xf1baedac
    d554:	adcsle	r0, sp, r0, lsl #30
    d558:			; <UNDEFINED> instruction: 0x464b4a5c
    d55c:			; <UNDEFINED> instruction: 0x46d1495c
    d560:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    d564:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    d568:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    d56c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    d570:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    d574:	strb	r2, [r2, -r1, lsl #14]
    d578:	streq	lr, [sp], #-2525	; 0xfffff623
    d57c:	bmi	155626c <__read_chk@plt+0x154ed40>
    d580:	movwcs	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
    d584:			; <UNDEFINED> instruction: 0x273a4954
    d588:			; <UNDEFINED> instruction: 0xf6c0447a
    d58c:	ldrbtmi	r2, [r9], #-1792	; 0xfffff900
    d590:			; <UNDEFINED> instruction: 0xf7ff46a1
    d594:			; <UNDEFINED> instruction: 0x4625fd9d
    d598:			; <UNDEFINED> instruction: 0xf7f9e67b
    d59c:			; <UNDEFINED> instruction: 0x4607ea10
    d5a0:			; <UNDEFINED> instruction: 0xf6c0b108
    d5a4:	strcs	r2, [r0], #-1792	; 0xfffff900
    d5a8:	ldrbt	r4, [r2], -r5, lsr #12
    d5ac:	ldmiblt	fp!, {r1, r2, r3, r8, r9, fp, ip, pc}
    d5b0:			; <UNDEFINED> instruction: 0xf43f2a00
    d5b4:	ldrtmi	sl, [r0], -lr, ror #28
    d5b8:			; <UNDEFINED> instruction: 0xf8e6f006
    d5bc:	stmdami	r7, {r0, r2, r3, r8, r9, fp, ip, pc}^
    d5c0:	ldmdbvs	sl, {r0, r4, r5, r9, sl, lr}
    d5c4:	movwcs	r4, #5240	; 0x1478
    d5c8:			; <UNDEFINED> instruction: 0xf0066852
    d5cc:			; <UNDEFINED> instruction: 0xe660f99f
    d5d0:			; <UNDEFINED> instruction: 0xf0064630
    d5d4:	ldrb	pc, [ip], -r7, asr #17	; <UNPREDICTABLE>
    d5d8:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    d5dc:	ldr	r4, [ip, sl, lsl #12]
    d5e0:	blcs	34218 <__read_chk@plt+0x2ccec>
    d5e4:	mrcge	4, 2, APSR_nzcv, cr5, cr15, {1}
    d5e8:			; <UNDEFINED> instruction: 0xf0064630
    d5ec:	ldrb	pc, [r0], -r7, asr #17	; <UNPREDICTABLE>
    d5f0:			; <UNDEFINED> instruction: 0xf8dd9b11
    d5f4:	strbmi	r8, [fp], #-60	; 0xffffffc4
    d5f8:	bvs	448e60 <__read_chk@plt+0x441934>
    d5fc:	andeq	pc, ip, r3, lsl #2
    d600:	mrc	7, 0, APSR_nzcv, cr14, cr9, {7}
    d604:			; <UNDEFINED> instruction: 0xb1b84605
    d608:	strtmi	r9, [r1], #3089	; 0xc11
    d60c:			; <UNDEFINED> instruction: 0x3004f8b9
    d610:	blcs	1f01c <__read_chk@plt+0x17af0>
    d614:	svcge	0x0073f43f
    d618:	ldmdage	r8, {r1, r4, r5, r9, fp, lr}
    d61c:	ldrbtmi	r2, [sl], #-276	; 0xfffffeec
    d620:	stmia	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d624:			; <UNDEFINED> instruction: 0xe76a9c11
    d628:	ldrtmi	r4, [r1], r5, lsl #12
    d62c:			; <UNDEFINED> instruction: 0xf7f9e767
    d630:			; <UNDEFINED> instruction: 0x461de9d2
    d634:			; <UNDEFINED> instruction: 0xe76246b1
    d638:	stmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d63c:	tstlt	r8, r7, lsl #12
    d640:	strcs	pc, [r0, -r0, asr #13]
    d644:			; <UNDEFINED> instruction: 0xf7f99811
    d648:	ldrb	lr, [r6, #3376]!	; 0xd30
    d64c:	andeq	sl, r3, r8, lsr r6
    d650:	strdeq	r9, [r5], -lr
    d654:	strdeq	r9, [r5], -r0
    d658:	andeq	r0, r0, r0, asr r7
    d65c:	andeq	sl, r3, r0, lsr #12
    d660:	andeq	r9, r3, r8, lsl #31
    d664:	andeq	r0, r0, r8, ror r7
    d668:	andeq	sl, r3, r4, ror #11
    d66c:	andeq	sl, r3, sl, lsr #11
    d670:	andeq	sl, r3, r6, ror r5
    d674:	andeq	sl, r3, r8, lsr r0
    d678:	muleq	r5, r2, r5
    d67c:	andeq	sl, r3, sl, lsl #10
    d680:	ldrdeq	lr, [r3], -r0
    d684:	andeq	sl, r3, sl, ror #8
    d688:	andeq	sl, r3, r6, lsr r4
    d68c:	andeq	sl, r3, lr, asr #8
    d690:	andeq	r8, r5, r4, lsr #27
    d694:	strdeq	r9, [r3], -r8
    d698:	andeq	r9, r3, r8, ror #25
    d69c:	andeq	lr, r3, r2, lsl #10
    d6a0:			; <UNDEFINED> instruction: 0x0003a3b0
    d6a4:	andeq	sl, r3, r8, ror #6
    d6a8:	andeq	sl, r3, r0, lsl #7
    d6ac:	muleq	r3, sl, r3
    d6b0:	andeq	r1, r4, r4, lsr #16
    d6b4:	andeq	r1, r4, r2, lsl #16
    d6b8:	andeq	lr, r3, ip, lsl #9
    d6bc:	andeq	sl, r3, ip, asr #6
    d6c0:	andeq	sl, r3, r2, asr #6
    d6c4:	andeq	sl, r3, lr, ror #5
    d6c8:	andeq	sl, r3, r6, lsl #6
    d6cc:	andeq	sl, r3, r2, lsl r3
    d6d0:	andeq	sl, r3, lr, lsl r3
    d6d4:	andeq	sl, r3, r8, lsl r2
    d6d8:	andeq	sl, r3, sl, lsr #4
    d6dc:	andeq	r0, r0, sp, asr #2
    d6e0:	andeq	r1, r4, r2, lsr r7
    d6e4:	strdeq	sl, [r3], -sl	; <UNPREDICTABLE>
    d6e8:	addlt	fp, r3, r0, lsr r5
    d6ec:	tstls	r1, r5, lsl #12
    d6f0:	bl	fe54b6dc <__read_chk@plt+0xfe5441b0>
    d6f4:	strtmi	r9, [r9], -r1, lsl #20
    d6f8:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    d6fc:	ldmdblt	r0, {r2, r9, sl, lr}
    d700:	andlt	r4, r3, r0, lsr #12
    d704:			; <UNDEFINED> instruction: 0x4628bd30
    d708:			; <UNDEFINED> instruction: 0xf7fd4621
    d70c:			; <UNDEFINED> instruction: 0x4620f9dd
    d710:	ldclt	0, cr11, [r0, #-12]!
    d714:			; <UNDEFINED> instruction: 0xf281fab1
    d718:	ldmdbeq	r2, {r4, r5, r6, r8, sl, ip, sp, pc}^
    d71c:	svclt	0x00142800
    d720:	strcs	r4, [r1], #-1556	; 0xfffff9ec
    d724:	ldfmid	f3, [r4, #-112]	; 0xffffff90
    d728:			; <UNDEFINED> instruction: 0x4628447d
    d72c:			; <UNDEFINED> instruction: 0x4606bd70
    d730:			; <UNDEFINED> instruction: 0x46224812
    d734:			; <UNDEFINED> instruction: 0xf0264478
    d738:			; <UNDEFINED> instruction: 0x4605f935
    d73c:			; <UNDEFINED> instruction: 0x462ab150
    d740:	ldrtmi	r4, [r0], -r1, lsr #12
    d744:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    d748:	strtmi	r4, [r5], -r8, lsr #12
    d74c:	stc	7, cr15, [ip], #996	; 0x3e4
    d750:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    d754:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d758:			; <UNDEFINED> instruction: 0xf6c0b108
    d75c:			; <UNDEFINED> instruction: 0xf7f92000
    d760:	stmdbmi	r7, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    d764:			; <UNDEFINED> instruction: 0xf5014479
    d768:			; <UNDEFINED> instruction: 0x46027119
    d76c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    d770:	stc2l	0, cr15, [ip, #-164]	; 0xffffff5c
    d774:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    d778:	andeq	sl, r3, r4, ror #2
    d77c:	andeq	sl, r3, ip, ror #2
    d780:	andeq	sl, r3, r8, lsr r2
    d784:	andeq	r0, r4, sl, ror r1
    d788:			; <UNDEFINED> instruction: 0x4604b530
    d78c:	andcs	fp, r0, r3, lsl #1
    d790:	ldc	7, cr15, [r4, #-996]	; 0xfffffc1c
    d794:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    d798:	stmdblt	sl!, {r1, r3, r6, fp, sp, lr}
    d79c:	andcc	r4, r1, r4, lsl r6
    d7a0:	strtmi	r6, [r0], -r8, asr #32
    d7a4:	ldclt	0, cr11, [r0, #-12]!
    d7a8:	svclt	0x00a84282
    d7ac:	ble	ffe167b4 <__read_chk@plt+0xffe0f288>
    d7b0:	blmi	3b9e28 <__read_chk@plt+0x3b28fc>
    d7b4:	bmi	39f03c <__read_chk@plt+0x397b10>
    d7b8:	stmdbmi	lr, {r8, sl, sp}
    d7bc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    d7c0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    d7c4:	blx	17cb7c8 <__read_chk@plt+0x17c429c>
    d7c8:			; <UNDEFINED> instruction: 0xf6c02363
    d7cc:	cdpne	3, 0, cr2, cr4, cr0, {0}
    d7d0:	svclt	0x00184628
    d7d4:			; <UNDEFINED> instruction: 0xf7f9461c
    d7d8:	bmi	208ba8 <__read_chk@plt+0x20167c>
    d7dc:	ldrbtmi	r3, [sl], #-1
    d7e0:			; <UNDEFINED> instruction: 0x46206050
    d7e4:	ldclt	0, cr11, [r0, #-12]!
    d7e8:	andeq	sl, r5, r2, asr #3
    d7ec:	strdeq	sl, [r3], -r8
    d7f0:	strdeq	sl, [r3], -lr
    d7f4:	andeq	sl, r3, r2, lsl #2
    d7f8:	andeq	sl, r5, sl, ror r1
    d7fc:			; <UNDEFINED> instruction: 0x4601b5f8
    d800:	andcs	r4, r0, #31744	; 0x7c00
    d804:	ldrbtmi	r4, [fp], #-3103	; 0xfffff3e1
    d808:	ldmdbvs	r8, {r0, r1, r3, r4, r8, fp, ip, lr}^
    d80c:	cdp2	0, 7, cr15, cr8, cr5, {1}
    d810:			; <UNDEFINED> instruction: 0xf7f84604
    d814:	teqlt	r0, lr, lsr #29
    d818:	stcl	7, cr15, [r0, #-992]	; 0xfffffc20
    d81c:			; <UNDEFINED> instruction: 0xf7f94620
    d820:	andcs	lr, r0, r4, asr #24
    d824:	ldmdbmi	r8, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    d828:	strmi	r2, [r5], -r5, lsl #4
    d82c:			; <UNDEFINED> instruction: 0xf7f94479
    d830:	strtmi	lr, [r1], -r4, ror #18
    d834:	ldc2	0, cr15, [r8], #164	; 0xa4
    d838:	mvnvc	pc, pc, asr #8
    d83c:			; <UNDEFINED> instruction: 0xf7f94620
    d840:	stmdacs	r0, {r4, r5, r6, r8, fp, sp, lr, pc}
    d844:			; <UNDEFINED> instruction: 0xf7f9d0ea
    d848:	ldmdbmi	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    d84c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d850:	strtmi	r4, [r8], -r6, lsl #12
    d854:			; <UNDEFINED> instruction: 0xf7f96837
    d858:			; <UNDEFINED> instruction: 0x4605e950
    d85c:			; <UNDEFINED> instruction: 0xf7f86830
    d860:	strtmi	lr, [r1], -sl, asr #26
    d864:	strtmi	r4, [r8], -r2, lsl #12
    d868:	ldc2l	0, cr15, [r0], {41}	; 0x29
    d86c:			; <UNDEFINED> instruction: 0xf7f94620
    d870:			; <UNDEFINED> instruction: 0x4638ec1c
    d874:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d878:	rscscc	pc, pc, pc, asr #32
    d87c:	svclt	0x0000bdf8
    d880:	andeq	r9, r5, sl, lsr r0
    d884:	andeq	r0, r0, r8, ror r7
    d888:	andeq	ip, r3, ip, lsl r4
    d88c:	andeq	ip, r3, r6, lsl r4
    d890:			; <UNDEFINED> instruction: 0x4604b538
    d894:	cmplt	r8, sp, lsl #12
    d898:	strtmi	r6, [r8], -r3, ror #16
    d89c:	stmibvs	r1!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
    d8a0:	stcl	7, cr15, [lr], #-996	; 0xfffffc1c
    d8a4:	stmdavs	r4!, {r4, r8, ip, sp, pc}
    d8a8:	mvnsle	r2, r0, lsl #24
    d8ac:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    d8b0:	bmi	1a9fe5c <__read_chk@plt+0x1a98930>
    d8b4:	blmi	1a9eaa0 <__read_chk@plt+0x1a97574>
    d8b8:	svcmi	0x00f0e92d
    d8bc:	stmpl	sl, {r0, r2, r3, r4, r7, ip, sp, pc}
    d8c0:	cfstrdmi	mvd4, [r8], #-492	; 0xfffffe14
    d8c4:	ldmdavs	r2, {r1, r2, r9, sl, lr}
    d8c8:			; <UNDEFINED> instruction: 0xf04f921b
    d8cc:	stmdbmi	r6!, {r9}^
    d8d0:	ldmdbpl	fp, {r9, sp}
    d8d4:	ldmdbvs	r8, {r0, r3, r4, r5, r6, sl, lr}^
    d8d8:	cdp2	0, 1, cr15, cr2, cr5, {1}
    d8dc:	ldmdblt	lr!, {r0, r2, r9, sl, lr}
    d8e0:	blcs	1fab8f4 <__read_chk@plt+0x1fa43c8>
    d8e4:	addhi	pc, r3, r0
    d8e8:	blcs	beb99c <__read_chk@plt+0xbe4470>
    d8ec:	addshi	pc, r6, r0
    d8f0:			; <UNDEFINED> instruction: 0xf7f84628
    d8f4:			; <UNDEFINED> instruction: 0x4604ee3e
    d8f8:			; <UNDEFINED> instruction: 0xf0002800
    d8fc:			; <UNDEFINED> instruction: 0xf8df8094
    d900:	strcs	r8, [r0, -ip, ror #2]
    d904:	ldrdge	pc, [r8, #-143]!	; 0xffffff71
    d908:	ldrdls	pc, [r8, #-143]!	; 0xffffff71
    d90c:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    d910:			; <UNDEFINED> instruction: 0x462044f9
    d914:	stc	7, cr15, [sl, #992]	; 0x3e0
    d918:	stclvc	3, cr11, [r3], {80}	; 0x50
    d91c:	tsteq	r3, r0, lsl #2	; <UNPREDICTABLE>
    d920:	eorsle	r2, r7, lr, lsr #22
    d924:	blcs	bacc38 <__read_chk@plt+0xba570c>
    d928:	andcs	sp, r0, #58	; 0x3a
    d92c:			; <UNDEFINED> instruction: 0xf0254628
    d930:	strmi	pc, [r3], r7, ror #27
    d934:	cmple	r0, r0, lsl #28
    d938:	strbtmi	r4, [sl], -r1, lsl #12
    d93c:			; <UNDEFINED> instruction: 0xf7f82003
    d940:	stmdblt	r8!, {r1, r2, r4, sl, fp, sp, lr, pc}
    d944:			; <UNDEFINED> instruction: 0xf4039b04
    d948:			; <UNDEFINED> instruction: 0xf5b34370
    d94c:	eorsle	r4, r4, r0, lsl #30
    d950:	andcs	r4, r5, #76546048	; 0x4900000
    d954:			; <UNDEFINED> instruction: 0xf7f92000
    d958:			; <UNDEFINED> instruction: 0x4659e8d0
    d95c:	stc2	0, cr15, [r4], #-164	; 0xffffff5c
    d960:			; <UNDEFINED> instruction: 0xf7f94658
    d964:	strtmi	lr, [r0], -r2, lsr #23
    d968:	stcl	7, cr15, [r0, #-992]!	; 0xfffffc20
    d96c:	bicsle	r2, r4, r0, lsl #16
    d970:			; <UNDEFINED> instruction: 0xf7f94628
    d974:			; <UNDEFINED> instruction: 0x4620eb9a
    d978:	ldc	7, cr15, [r0], {248}	; 0xf8
    d97c:	blmi	de027c <__read_chk@plt+0xdd8d50>
    d980:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d984:	blls	6e79f4 <__read_chk@plt+0x6e04c8>
    d988:	qdsuble	r4, sl, r2
    d98c:	andslt	r4, sp, r8, lsr r6
    d990:	svchi	0x00f0e8bd
    d994:	blcs	2bac8 <__read_chk@plt+0x2459c>
    d998:	stclvc	0, cr13, [r3], {187}	; 0xbb
    d99c:	bicle	r2, r4, lr, lsr #22
    d9a0:	blcs	babad4 <__read_chk@plt+0xba45a8>
    d9a4:	stmvc	fp, {r0, r6, r7, r8, ip, lr, pc}
    d9a8:	adcsle	r2, r2, r0, lsl #22
    d9ac:	strtmi	r2, [r8], -r0, lsl #4
    d9b0:	stc2	0, cr15, [r6, #148]!	; 0x94
    d9b4:	cfmadd32cs	mvax4, mvfx4, mvfx0, mvfx3
    d9b8:	andcs	sp, r5, #190	; 0xbe
    d9bc:	andcs	r4, r0, r1, asr #12
    d9c0:	ldm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d9c4:			; <UNDEFINED> instruction: 0xf0294659
    d9c8:	ldrbmi	pc, [r8], -pc, ror #23	; <UNPREDICTABLE>
    d9cc:			; <UNDEFINED> instruction: 0xff84f02a
    d9d0:	sbcle	r2, r5, r0, lsl #16
    d9d4:	ldc	7, cr15, [sl], {249}	; 0xf9
    d9d8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    d9dc:			; <UNDEFINED> instruction: 0xf7f86800
    d9e0:	ldrbmi	lr, [r9], -sl, lsl #25
    d9e4:	ldrbmi	r4, [r0], -r2, lsl #12
    d9e8:	ldc2	0, cr15, [r0], {41}	; 0x29
    d9ec:	stmdavc	r3, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    d9f0:			; <UNDEFINED> instruction: 0xf47f2b2f
    d9f4:	stmvc	r3, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    d9f8:			; <UNDEFINED> instruction: 0xf47f2b00
    d9fc:	ldmdbmi	pc, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    da00:	andcs	r2, r0, r5, lsl #4
    da04:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    da08:			; <UNDEFINED> instruction: 0xf7f94479
    da0c:			; <UNDEFINED> instruction: 0x4629e876
    da10:	blx	fff49abe <__read_chk@plt+0xfff42592>
    da14:			; <UNDEFINED> instruction: 0xf7f94628
    da18:	str	lr, [pc, r8, asr #22]!
    da1c:	blcs	2bbd0 <__read_chk@plt+0x246a4>
    da20:	svcge	0x0066f47f
    da24:	ldmdbmi	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    da28:			; <UNDEFINED> instruction: 0xf04f2205
    da2c:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
    da30:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da34:			; <UNDEFINED> instruction: 0xf7f94604
    da38:	stmdavs	r0, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    da3c:	mrrc	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    da40:	strmi	r4, [r2], -r9, lsr #12
    da44:			; <UNDEFINED> instruction: 0xf0294620
    da48:	strtmi	pc, [r8], -r1, ror #23
    da4c:	bl	b4ba38 <__read_chk@plt+0xb4450c>
    da50:			; <UNDEFINED> instruction: 0xf7f8e794
    da54:	svclt	0x0000efc0
    da58:	andeq	r8, r5, ip, lsl #31
    da5c:	andeq	r0, r0, r0, asr r7
    da60:	andeq	r8, r5, r0, lsl #31
    da64:	andeq	r0, r0, r8, ror r7
    da68:			; <UNDEFINED> instruction: 0x0003c3b4
    da6c:	andeq	ip, r3, r0, ror #7
    da70:	strdeq	ip, [r3], -sl
    da74:	andeq	ip, r3, r4, asr #7
    da78:	andeq	r8, r5, r0, asr #29
    da7c:	andeq	ip, r3, r8, lsl #5
    da80:	andeq	ip, r3, lr, ror r2
    da84:	svcmi	0x00f0e92d
    da88:	ldmdbmi	r7!, {r0, r1, r3, r7, r9, sl, lr}
    da8c:	bmi	df9dc8 <__read_chk@plt+0xdf289c>
    da90:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    da94:	ldrmi	r4, [sp], -sl, ror #13
    da98:	stmpl	sl, {r0, r7, r9, sl, lr}
    da9c:			; <UNDEFINED> instruction: 0x46564698
    daa0:	strne	pc, [fp, -r0, asr #4]!
    daa4:	subls	r6, fp, #1179648	; 0x120000
    daa8:	andeq	pc, r0, #79	; 0x4f
    daac:	andcc	pc, r0, fp, asr #17
    dab0:	strbmi	lr, [r0], -r8
    dab4:	stcl	7, cr15, [r6], #992	; 0x3e0
    dab8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    dabc:			; <UNDEFINED> instruction: 0x4680d03c
    dac0:	strcc	r5, [r1, #-1396]	; 0xfffffa8c
    dac4:			; <UNDEFINED> instruction: 0xf7f94648
    dac8:	mcrrne	12, 5, lr, r3, cr8
    dacc:	andsle	r4, r5, r4, lsl #12
    dad0:	andsle	r2, r4, sl, lsl #16
    dad4:	ldmle	r3!, {r0, r1, r2, r3, r5, r7, r9, lr}^
    dad8:	tstmi	r1, r7, lsl #4	; <UNPREDICTABLE>
    dadc:	strvs	pc, [r0, r7, lsl #10]
    dae0:	svceq	0x0000f1b8
    dae4:	strmi	sp, [r8], -r5, ror #3
    dae8:	svc	0x00aaf7f8
    daec:	orrlt	r4, r0, #128, 12	; 0x8000000
    daf0:	ldrbmi	r4, [r1], -sl, lsr #12
    daf4:	ldmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    daf8:	strb	r4, [r1, r6, asr #12]!
    dafc:	movwcs	fp, #829	; 0x33d
    db00:			; <UNDEFINED> instruction: 0xf1b85573
    db04:	andsle	r0, r1, r0, lsl #30
    db08:	strbmi	r1, [r0], -r9, ror #24
    db0c:	ldc	7, cr15, [sl], #992	; 0x3e0
    db10:	orrlt	r4, lr, r6, lsl #12
    db14:	blmi	560374 <__read_chk@plt+0x558e48>
    db18:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    db1c:	blls	12e7b8c <__read_chk@plt+0x12e0660>
    db20:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    db24:	sublt	r4, sp, r0, lsr r6
    db28:	svchi	0x00f0e8bd
    db2c:			; <UNDEFINED> instruction: 0xf7f94650
    db30:	strmi	lr, [r6], -r8, lsl #23
    db34:	mvnle	r2, r0, lsl #28
    db38:	svc	0x0040f7f8
    db3c:			; <UNDEFINED> instruction: 0xf6c0b108
    db40:			; <UNDEFINED> instruction: 0xf8cb2000
    db44:	strbmi	r0, [r0], -r0
    db48:	b	febcbb34 <__read_chk@plt+0xfebc4608>
    db4c:	strtmi	lr, [lr], -r2, ror #15
    db50:			; <UNDEFINED> instruction: 0xf7f8e7e0
    db54:	tstlt	r8, r4, lsr pc
    db58:	andcs	pc, r0, r0, asr #13
    db5c:			; <UNDEFINED> instruction: 0xf8cb2600
    db60:	ldrb	r0, [r7, r0]
    db64:	svc	0x0036f7f8
    db68:	andeq	r8, r5, lr, lsr #27
    db6c:	andeq	r0, r0, r0, asr r7
    db70:	andeq	r8, r5, r8, lsr #26
    db74:	ldrlt	fp, [r8, #-448]!	; 0xfffffe40
    db78:	cdpvs	6, 12, cr4, cr0, cr4, {0}
    db7c:	stmdavs	r5, {r3, r6, r8, ip, sp, pc}
    db80:	cdp2	0, 12, cr15, cr4, cr6, {0}
    db84:			; <UNDEFINED> instruction: 0xf7f96ee0
    db88:			; <UNDEFINED> instruction: 0x4628ea90
    db8c:	ldcl	7, cr15, [r8, #-992]	; 0xfffffc20
    db90:	stmdbvs	r0!, {r3, r4, r6, r8, fp, ip, sp, pc}
    db94:	b	fe24bb80 <__read_chk@plt+0xfe244654>
    db98:			; <UNDEFINED> instruction: 0xf7f96ae0
    db9c:	strtmi	lr, [r0], -r6, lsl #21
    dba0:	ldrhtmi	lr, [r8], -sp
    dba4:	blt	1fcbb90 <__read_chk@plt+0x1fc4664>
    dba8:	stmdbmi	r8, {r4, r5, r6, r8, r9, sl, lr}
    dbac:	andcs	r2, r0, r5, lsl #4
    dbb0:			; <UNDEFINED> instruction: 0xf7f84479
    dbb4:	strmi	lr, [r5], -r2, lsr #31
    dbb8:	bl	a4bba4 <__read_chk@plt+0xa44678>
    dbbc:			; <UNDEFINED> instruction: 0xf7f86800
    dbc0:			; <UNDEFINED> instruction: 0x4601eb9a
    dbc4:			; <UNDEFINED> instruction: 0xf0294628
    dbc8:	strb	pc, [r2, r1, lsr #22]!	; <UNPREDICTABLE>
    dbcc:	andeq	ip, r3, r4, ror r1
    dbd0:	ldrlt	fp, [r8, #-384]!	; 0xfffffe80
    dbd4:	stmdavs	r4, {r0, r2, r9, sl, lr}
    dbd8:	strtmi	fp, [r0], -ip, lsr #2
    dbdc:			; <UNDEFINED> instruction: 0xf7ff6824
    dbe0:	stccs	15, cr15, [r0], {201}	; 0xc9
    dbe4:	movwcs	sp, #505	; 0x1f9
    dbe8:	eorvs	r4, fp, r8, lsr #12
    dbec:	ldrhtmi	lr, [r8], -sp
    dbf0:	blt	164bbdc <__read_chk@plt+0x16446b0>
    dbf4:	svclt	0x00004770
    dbf8:	blmi	192058c <__read_chk@plt+0x1919060>
    dbfc:	push	{r1, r3, r4, r5, r6, sl, lr}
    dc00:			; <UNDEFINED> instruction: 0x468143f0
    dc04:	ldrdlt	r5, [r7], r3
    dc08:	addcc	pc, r0, pc, asr #8
    dc0c:	ldmdavs	fp, {r3, r7, r9, sl, lr}
    dc10:			; <UNDEFINED> instruction: 0xf04f9305
    dc14:			; <UNDEFINED> instruction: 0xf7f80300
    dc18:			; <UNDEFINED> instruction: 0x4605ef14
    dc1c:			; <UNDEFINED> instruction: 0xf0002800
    dc20:	ldmdbmi	fp, {r1, r3, r4, r7, pc}^
    dc24:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    dc28:	b	ffdcbc14 <__read_chk@plt+0xffdc46e8>
    dc2c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    dc30:	addshi	pc, r1, r0
    dc34:	andcs	sl, r0, #4, 16	; 0x40000
    dc38:			; <UNDEFINED> instruction: 0xf7f82101
    dc3c:	strmi	lr, [r4], -ip, lsr #26
    dc40:	cmnle	r1, r0, lsl #16
    dc44:	tstcs	r1, r3, asr fp
    dc48:			; <UNDEFINED> instruction: 0xf04f4853
    dc4c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    dc50:	blmi	14b2858 <__read_chk@plt+0x14ab32c>
    dc54:	tstls	r2, r8, ror r4
    dc58:	andls	r4, r1, fp, ror r4
    dc5c:			; <UNDEFINED> instruction: 0xf7f94628
    dc60:			; <UNDEFINED> instruction: 0x4628eb92
    dc64:	ldmdb	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc68:	strmi	r4, [r2], -r9, lsr #12
    dc6c:			; <UNDEFINED> instruction: 0xf7f89804
    dc70:	and	lr, r4, lr, asr r9
    dc74:	strtmi	r9, [r2], -r4, lsl #16
    dc78:			; <UNDEFINED> instruction: 0xf7f84629
    dc7c:			; <UNDEFINED> instruction: 0x4633e958
    dc80:	addcc	pc, r0, #1325400064	; 0x4f000000
    dc84:	strtmi	r2, [r8], -r1, lsl #2
    dc88:	svc	0x007cf7f8
    dc8c:	svccc	0x0080f5b0
    dc90:	rscle	r4, pc, #4, 12	; 0x400000
    dc94:			; <UNDEFINED> instruction: 0xf7f94630
    dc98:			; <UNDEFINED> instruction: 0x4607e874
    dc9c:			; <UNDEFINED> instruction: 0x2c00bb38
    dca0:	ldrtmi	sp, [r0], -r8, ror #3
    dca4:			; <UNDEFINED> instruction: 0xf7f94644
    dca8:	strtmi	lr, [r8], -r4, lsr #21
    dcac:	ldmib	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dcb0:			; <UNDEFINED> instruction: 0x463a463b
    dcb4:	stmdals	r4, {r0, r2, r8, sp}
    dcb8:	stmdb	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dcbc:	stmdals	r4, {r0, r8, sp}
    dcc0:	b	1ccbca8 <__read_chk@plt+0x1cc477c>
    dcc4:	stmdavs	r0, {r0, r1, r9, sl, lr}
    dcc8:	ldmvs	sl, {r0, r3, r4, r6, fp, sp, lr}
    dccc:	strgt	r6, [pc], #-2267	; dcd4 <__read_chk@plt+0x67a8>
    dcd0:			; <UNDEFINED> instruction: 0xf7f99804
    dcd4:	bmi	cc82f4 <__read_chk@plt+0xcc0dc8>
    dcd8:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    dcdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dce0:	subsmi	r9, sl, r5, lsl #22
    dce4:	ldrtmi	sp, [r8], -lr, asr #2
    dce8:	pop	{r0, r1, r2, ip, sp, pc}
    dcec:	pushmi	{r4, r5, r6, r7, r8, r9, pc}
    dcf0:	andcs	r2, r0, r5, lsl #4
    dcf4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    dcf8:			; <UNDEFINED> instruction: 0xf7f84479
    dcfc:			; <UNDEFINED> instruction: 0x4604eefe
    dd00:	b	fe14bcec <__read_chk@plt+0xfe1447c0>
    dd04:			; <UNDEFINED> instruction: 0xf7f86800
    dd08:			; <UNDEFINED> instruction: 0x4649eaf6
    dd0c:	strtmi	r4, [r0], -r2, lsl #12
    dd10:	blx	1f49dbc <__read_chk@plt+0x1f42890>
    dd14:			; <UNDEFINED> instruction: 0xf7f94628
    dd18:	ldrtmi	lr, [r0], -r8, asr #19
    dd1c:	b	1a4bd08 <__read_chk@plt+0x1a447dc>
    dd20:			; <UNDEFINED> instruction: 0xf7f99804
    dd24:			; <UNDEFINED> instruction: 0xe7d6e95e
    dd28:	andcs	r4, r5, #507904	; 0x7c000
    dd2c:			; <UNDEFINED> instruction: 0xf04f2000
    dd30:	ldrbtmi	r3, [r9], #-2047	; 0xfffff801
    dd34:	mcr	7, 7, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    dd38:	strtmi	r4, [r0], -r0, lsl #13
    dd3c:	stmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd40:	strbmi	r4, [r0], -r1, lsl #12
    dd44:	blx	18c9df0 <__read_chk@plt+0x18c28c4>
    dd48:			; <UNDEFINED> instruction: 0xf7f94628
    dd4c:	ldrtmi	lr, [r0], -lr, lsr #19
    dd50:	b	13cbd3c <__read_chk@plt+0x13c4810>
    dd54:	ldmdbmi	r5, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    dd58:	andcs	r2, r0, r5, lsl #4
    dd5c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    dd60:			; <UNDEFINED> instruction: 0xf7f84479
    dd64:	strmi	lr, [r4], -sl, asr #29
    dd68:	b	144bd54 <__read_chk@plt+0x1444828>
    dd6c:			; <UNDEFINED> instruction: 0xf7f86800
    dd70:	strbmi	lr, [r9], -r2, asr #21
    dd74:	strtmi	r4, [r0], -r2, lsl #12
    dd78:	blx	1249e24 <__read_chk@plt+0x12428f8>
    dd7c:			; <UNDEFINED> instruction: 0xf7f94628
    dd80:			; <UNDEFINED> instruction: 0xe7a8e994
    dd84:	mcr	7, 1, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    dd88:	andeq	r8, r5, r4, asr #24
    dd8c:	andeq	r0, r0, r0, asr r7
    dd90:	andeq	r9, r3, r6, asr #10
    dd94:	andeq	ip, r3, sl, lsr r0
    dd98:	andeq	ip, r3, r4, asr #2
    dd9c:	andeq	ip, r3, ip, lsr #2
    dda0:	andeq	r8, r5, r6, ror #22
    dda4:	andeq	ip, r3, r8, lsr #1
    dda8:	andeq	ip, r3, sl, lsr #32
    ddac:	andeq	fp, r3, r4, ror #31
    ddb0:	movtlt	r7, #47107	; 0xb803
    ddb4:	mvnsmi	lr, sp, lsr #18
    ddb8:	cfmsub32mi	mvax0, mvfx4, mvfx4, mvfx4
    ddbc:			; <UNDEFINED> instruction: 0xf8df460d
    ddc0:	svcmi	0x00148050
    ddc4:	ldrbtmi	r4, [r8], #1150	; 0x47e
    ddc8:	and	r4, r4, pc, ror r4
    ddcc:	mrc	7, 3, APSR_nzcv, cr10, cr8, {7}
    ddd0:	svccc	0x0001f814
    ddd4:	blcs	eba3a8 <__read_chk@plt+0xeb2e7c>
    ddd8:			; <UNDEFINED> instruction: 0x46294618
    dddc:	blcs	2c1e14 <__read_chk@plt+0x2ba8e8>
    dde0:	blcs	381e20 <__read_chk@plt+0x37a8f4>
    dde4:			; <UNDEFINED> instruction: 0x4630d1f2
    dde8:	stc	7, cr15, [r2], {248}	; 0xf8
    ddec:	svccc	0x0001f814
    ddf0:	mvnsle	r2, r0, lsl #22
    ddf4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ddf8:			; <UNDEFINED> instruction: 0xf7f84638
    ddfc:			; <UNDEFINED> instruction: 0xe7e7ec7a
    de00:			; <UNDEFINED> instruction: 0xf7f84640
    de04:			; <UNDEFINED> instruction: 0xe7e3ec76
    de08:	svclt	0x00004770
    de0c:	strdeq	fp, [r3], -ip
    de10:	strdeq	fp, [r3], -r6
    de14:	strdeq	fp, [r3], -r0
    de18:	ldrlt	r6, [r8, #-2634]!	; 0xfffff5b6
    de1c:	strmi	r4, [r4], -sp, lsl #12
    de20:	cmnle	r9, r0, lsl #20
    de24:	strmi	r6, [r1], -fp, lsl #21
    de28:	cmnle	r1, r0, lsl #22
    de2c:			; <UNDEFINED> instruction: 0xf7f82063
    de30:	strtmi	lr, [r1], -sl, asr #28
    de34:			; <UNDEFINED> instruction: 0xf7f8203a
    de38:	strtmi	lr, [r1], -r6, asr #28
    de3c:			; <UNDEFINED> instruction: 0xf7f869e8
    de40:			; <UNDEFINED> instruction: 0x4621ec58
    de44:			; <UNDEFINED> instruction: 0xf7f8203a
    de48:	stmibvs	r8!, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    de4c:			; <UNDEFINED> instruction: 0xf7ff4621
    de50:	strtmi	pc, [r1], -pc, lsr #31
    de54:			; <UNDEFINED> instruction: 0xf7f8203a
    de58:	stmdbvs	r8!, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}^
    de5c:			; <UNDEFINED> instruction: 0xf7ff4621
    de60:	strtmi	pc, [r1], -r7, lsr #31
    de64:			; <UNDEFINED> instruction: 0xf7f8203a
    de68:	strtmi	lr, [r3], -lr, lsr #28
    de6c:	tstcs	pc, r1, lsl #4
    de70:	eorseq	pc, r0, r5, lsl #2
    de74:	svc	0x00ccf7f8
    de78:	eorscs	r4, sl, r1, lsr #12
    de7c:	mcr	7, 1, pc, cr2, cr8, {7}	; <UNPREDICTABLE>
    de80:	andcs	r4, r1, #36700160	; 0x2300000
    de84:			; <UNDEFINED> instruction: 0xf105210f
    de88:			; <UNDEFINED> instruction: 0xf7f80040
    de8c:	strtmi	lr, [r1], -r2, asr #31
    de90:			; <UNDEFINED> instruction: 0xf7f8203a
    de94:			; <UNDEFINED> instruction: 0x4621ee18
    de98:			; <UNDEFINED> instruction: 0xf7f86a28
    de9c:	strtmi	lr, [r1], -sl, lsr #24
    dea0:			; <UNDEFINED> instruction: 0xf7f8203a
    dea4:	mcrvs	14, 1, lr, cr8, cr0, {0}
    dea8:			; <UNDEFINED> instruction: 0x4621b110
    deac:	stc	7, cr15, [r0], #-992	; 0xfffffc20
    deb0:	eorscs	r4, sl, r1, lsr #12
    deb4:	mcr	7, 0, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    deb8:	tstlt	r0, r8, ror #28
    debc:			; <UNDEFINED> instruction: 0xf7ff4621
    dec0:	qsub16mi	pc, r1, r7	; <UNPREDICTABLE>
    dec4:			; <UNDEFINED> instruction: 0xf7f8203a
    dec8:	mcrvs	13, 5, lr, cr8, cr14, {7}
    decc:			; <UNDEFINED> instruction: 0x4621b110
    ded0:	stc	7, cr15, [lr], {248}	; 0xf8
    ded4:	eorscs	r4, sl, r1, lsr #12
    ded8:	ldcl	7, cr15, [r4, #992]!	; 0x3e0
    dedc:	smlattlt	r8, r8, sl, r6
    dee0:	ldmdblt	r3!, {r0, r1, r3, r5, r7, r9, fp, sp, lr}^
    dee4:	andcs	r4, sl, r1, lsr #12
    dee8:	ldrhtmi	lr, [r8], -sp
    deec:	stcllt	7, cr15, [r8, #992]!	; 0x3e0
    def0:			; <UNDEFINED> instruction: 0xf7f82075
    def4:	ldr	lr, [ip, r8, ror #27]
    def8:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
    defc:	ldm	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df00:			; <UNDEFINED> instruction: 0x4621e797
    df04:	bl	ffd4beec <__read_chk@plt+0xffd449c0>
    df08:	andcs	r4, sl, r1, lsr #12
    df0c:	ldrhtmi	lr, [r8], -sp
    df10:	ldcllt	7, cr15, [r6, #992]	; 0x3e0
    df14:	andeq	fp, r3, sl, asr #29
    df18:			; <UNDEFINED> instruction: 0x4605b538
    df1c:	strmi	r6, [ip], -r8, asr #29
    df20:	svcvs	0x0008b360
    df24:	svcvs	0x004ab308
    df28:	strvs	r1, [fp, -r3, asr #28]
    df2c:	strbvs	r3, [sl, -r1, lsl #4]
    df30:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}^
    df34:	stmdavs	r9!, {r0, r1, r6, r7, r8, ip, sp, pc}
    df38:	strmi	r6, [fp], -r0, lsr #16
    df3c:	ldmdavs	sl, {r0, r1, r3, r5, r8, ip, sp, pc}
    df40:	mulle	ip, r4, r2
    df44:	blcs	1f798 <__read_chk@plt+0x1826c>
    df48:	blmi	482734 <__read_chk@plt+0x47b208>
    df4c:	adcmi	pc, sp, #64, 4
    df50:	ldmdami	r1, {r4, r8, fp, lr}
    df54:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    df58:			; <UNDEFINED> instruction: 0xf7f84478
    df5c:	addsmi	lr, r9, #24064	; 0x5e00
    df60:	andsvs	fp, r8, r8, lsl pc
    df64:	eorvs	sp, r8, r0, lsl #2
    df68:	stmdbmi	ip, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    df6c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    df70:	stcl	7, cr15, [r2, #992]	; 0x3e0
    df74:			; <UNDEFINED> instruction: 0xf94af029
    df78:	ldrb	r6, [r9, r3, lsr #30]
    df7c:	andcs	r4, r5, #8, 18	; 0x20000
    df80:			; <UNDEFINED> instruction: 0xf7f84479
    df84:			; <UNDEFINED> instruction: 0xf029edba
    df88:	svcvs	0x0023f941
    df8c:	svclt	0x0000e7d0
    df90:	andeq	sp, r3, r4, asr #5
    df94:	andeq	fp, r3, sl, asr #29
    df98:	andeq	fp, r3, r4, ror #29
    df9c:	andeq	fp, r3, r6, lsl #29
    dfa0:	andeq	fp, r3, r8, asr #28
    dfa4:	blmi	a20848 <__read_chk@plt+0xa1931c>
    dfa8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    dfac:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
    dfb0:	svcmi	0x00264604
    dfb4:	movwls	r6, #55323	; 0xd81b
    dfb8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dfbc:	svc	0x00a8f7f8
    dfc0:	stmdacs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    dfc4:	stfged	f5, [r1, #-192]	; 0xffffff40
    dfc8:	stfeqd	f7, [r0], #-16
    dfcc:	msrcs	SPSR_xc, #1879048196	; 0x70000004
    dfd0:	msrpl	SPSR_fs, #203423744	; 0xc200000
    dfd4:	stmdavs	r0!, {r8, r9, ip, pc}
    dfd8:			; <UNDEFINED> instruction: 0xf8543410
    dfdc:	strtmi	r1, [lr], -ip, lsl #24
    dfe0:	stccs	8, cr15, [r8], {84}	; 0x54
    dfe4:			; <UNDEFINED> instruction: 0xf8543510
    dfe8:	strbmi	r3, [r4, #-3076]!	; 0xfffff3fc
    dfec:	mvnsle	ip, pc, lsl #12
    dff0:	strtmi	r6, [fp], -r0, lsr #16
    dff4:	vadd.i8	q11, q3, <illegal reg q8.5>
    dff8:	lfmmi	f4, 4, [r5], {46}	; 0x2e
    dffc:	rsbeq	pc, r2, #192, 4
    e000:	movwcs	ip, #771	; 0x303
    e004:	strbtmi	r9, [sl], -fp, lsl #4
    e008:	ldmdbmi	r2, {r3, r4, r5, r8, fp, ip, lr}
    e00c:	ldrbtmi	r6, [r9], #-2368	; 0xfffff6c0
    e010:	blx	1dca0ac <__read_chk@plt+0x1dc2b80>
    e014:	blmi	32085c <__read_chk@plt+0x319330>
    e018:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e01c:	blls	36808c <__read_chk@plt+0x360b60>
    e020:	qaddle	r4, sl, ip
    e024:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    e028:	vqdmulh.s<illegal width 8>	d20, d0, d12
    e02c:	stmdbmi	ip, {r1, r2, r4, r6, r7, r9, ip, sp}
    e030:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    e034:	tstcc	r0, #2030043136	; 0x79000000
    e038:			; <UNDEFINED> instruction: 0xf7f84478
    e03c:			; <UNDEFINED> instruction: 0xf7f8ebee
    e040:	svclt	0x0000ecca
    e044:	muleq	r5, r8, r8
    e048:	andeq	r0, r0, r0, asr r7
    e04c:	andeq	r8, r5, r0, lsl #17
    e050:	andeq	r0, r0, r8, ror r7
    e054:	andeq	fp, r3, sl, ror ip
    e058:	andeq	r8, r5, r8, lsr #16
    e05c:	andeq	sp, r3, r6, ror #3
    e060:	andeq	fp, r3, ip, ror #27
    e064:	andeq	fp, r3, ip, lsl #28
    e068:	andcs	r4, r5, #950272	; 0xe8000
    e06c:	mvnsmi	lr, sp, lsr #18
    e070:			; <UNDEFINED> instruction: 0x46054479
    e074:			; <UNDEFINED> instruction: 0xf7f82000
    e078:	strmi	lr, [r4], -r0, asr #26
    e07c:	stmia	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e080:	stmdavs	r0, {r1, r2, r9, sl, lr}
    e084:	ldmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e088:	strmi	r4, [r2], -r9, lsr #12
    e08c:			; <UNDEFINED> instruction: 0xf0294620
    e090:			; <UNDEFINED> instruction: 0x2000f8bd
    e094:	blx	feccc09a <__read_chk@plt+0xfecc4b6e>
    e098:	stmdami	pc!, {r4, r5, r6, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    e09c:			; <UNDEFINED> instruction: 0xf7ff4478
    e0a0:	strmi	pc, [r0], sp, lsr #23
    e0a4:	pushmi	{r6, r8, r9, fp, ip, sp, pc}
    e0a8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    e0ac:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0b0:	stmdacs	r0, {r2, r9, sl, lr}
    e0b4:	stmdbmi	sl!, {r1, r3, r6, ip, lr, pc}
    e0b8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    e0bc:	svc	0x00d2f7f8
    e0c0:			; <UNDEFINED> instruction: 0xf7f84620
    e0c4:			; <UNDEFINED> instruction: 0x4607ee5e
    e0c8:			; <UNDEFINED> instruction: 0x4620b9d0
    e0cc:	ldm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0d0:	bllt	12168ec <__read_chk@plt+0x120f3c0>
    e0d4:	ldrbtmi	r4, [r9], #-2339	; 0xfffff6dd
    e0d8:	stc	7, cr15, [lr, #-992]	; 0xfffffc20
    e0dc:			; <UNDEFINED> instruction: 0xf0294629
    e0e0:	stmdbmi	r1!, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
    e0e4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    e0e8:	ldm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e0ec:	stmdblt	r0!, {r2, r9, sl, lr}
    e0f0:	andcs	r4, r5, #491520	; 0x78000
    e0f4:	ands	r4, fp, r9, ror r4
    e0f8:	strtmi	r2, [r0], -r0, lsl #8
    e0fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e100:	andcs	r4, r5, #442368	; 0x6c000
    e104:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    e108:	ldcl	7, cr15, [r6], #992	; 0x3e0
    e10c:	ldmdavs	r0!, {r0, r1, r2, r9, sl, lr}
    e110:	ldm	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e114:	strmi	r4, [r2], -r9, lsr #12
    e118:			; <UNDEFINED> instruction: 0xf0294638
    e11c:			; <UNDEFINED> instruction: 0x4620f877
    e120:	stmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e124:	strb	r4, [r8, r4, asr #12]!
    e128:			; <UNDEFINED> instruction: 0x46384912
    e12c:	ldrbtmi	r4, [r9], #-1596	; 0xfffff9c4
    e130:	stcl	7, cr15, [r2], #992	; 0x3e0
    e134:	ldmdavs	r0!, {r0, r1, r2, r9, sl, lr}
    e138:	ldm	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e13c:	strmi	r4, [r2], -r9, lsr #12
    e140:			; <UNDEFINED> instruction: 0xf0294638
    e144:	strtmi	pc, [r0], -r3, ror #16
    e148:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e14c:	andcs	r4, r5, #163840	; 0x28000
    e150:			; <UNDEFINED> instruction: 0xe7ed4479
    e154:	strdeq	fp, [r3], -r0
    e158:	andeq	fp, r3, ip, ror #23
    e15c:	andeq	r9, r3, r6, rrx
    e160:	strdeq	fp, [r3], -sl
    e164:	andeq	fp, r3, lr, lsr lr
    e168:	andeq	r9, r3, sl, lsr #1
    e16c:	andeq	fp, r3, r4, asr #28
    e170:			; <UNDEFINED> instruction: 0x0003bdb6
    e174:			; <UNDEFINED> instruction: 0x0003bdba
    e178:	andeq	fp, r3, r8, lsr sp
    e17c:	svcmi	0x00f0e92d
    e180:	stmibmi	r6, {r0, r1, r2, r3, r9, sl, lr}
    e184:	blmi	fe1ba3c0 <__read_chk@plt+0xfe1b2e94>
    e188:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
    e18c:			; <UNDEFINED> instruction: 0xf8df6802
    e190:			; <UNDEFINED> instruction: 0xf04f9214
    e194:	stmiapl	fp, {r9, fp}^
    e198:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    e19c:			; <UNDEFINED> instruction: 0xf04f930b
    e1a0:	ldrmi	r0, [r3], -r0, lsl #6
    e1a4:	subsle	r2, fp, r0, lsl #20
    e1a8:	ldrdlt	r6, [r9, -r9]
    e1ac:	beq	8a5dc <__read_chk@plt+0x830b0>
    e1b0:	blcs	28224 <__read_chk@plt+0x20cf8>
    e1b4:			; <UNDEFINED> instruction: 0xf1bad1f8
    e1b8:	ldclle	15, cr0, [r1, #-16]
    e1bc:	ldrdhi	pc, [r8, #143]!	; 0x8f
    e1c0:			; <UNDEFINED> instruction: 0x461444f8
    e1c4:			; <UNDEFINED> instruction: 0xf04f2500
    e1c8:	mcrvs	2, 7, r3, cr3, cr15, {7}
    e1cc:	svcvs	0x0023b133
    e1d0:	svcvs	0x0063b923
    e1d4:	svclt	0x003c4293
    e1d8:			; <UNDEFINED> instruction: 0x4625461a
    e1dc:	stccs	8, cr6, [r0], {36}	; 0x24
    e1e0:	strdlt	sp, [r5, r3]!
    e1e4:			; <UNDEFINED> instruction: 0xf8d06ee8
    e1e8:			; <UNDEFINED> instruction: 0xf006b000
    e1ec:	vfmavs.f64	d31, d24, d15
    e1f0:	svc	0x005af7f8
    e1f4:	ldrbmi	r6, [r8], -ip, ror #13
    e1f8:	b	8cc1e0 <__read_chk@plt+0x8c4cb4>
    e1fc:			; <UNDEFINED> instruction: 0xf10ab9e0
    e200:			; <UNDEFINED> instruction: 0xf1ba3aff
    e204:	eorle	r0, fp, r4, lsl #30
    e208:	bcs	282d8 <__read_chk@plt+0x20dac>
    e20c:	stmdbmi	r7!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}^
    e210:	andcs	r2, r0, r5, lsl #4
    e214:			; <UNDEFINED> instruction: 0xf7f84479
    e218:			; <UNDEFINED> instruction: 0xf028ec70
    e21c:	bmi	194e200 <__read_chk@plt+0x1946cd4>
    e220:	ldrbtmi	r4, [sl], #-2911	; 0xfffff4a1
    e224:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e228:	subsmi	r9, sl, fp, lsl #22
    e22c:	adcshi	pc, r3, r0, asr #32
    e230:	andlt	r4, sp, r0, lsr #12
    e234:	svchi	0x00f0e8bd
    e238:	strbmi	r2, [r1], -r5, lsl #4
    e23c:			; <UNDEFINED> instruction: 0xf10a4620
    e240:			; <UNDEFINED> instruction: 0xf7f83aff
    e244:			; <UNDEFINED> instruction: 0x4605ec5a
    e248:	svc	0x00e0f7f8
    e24c:			; <UNDEFINED> instruction: 0xf7f86800
    e250:			; <UNDEFINED> instruction: 0x4601e852
    e254:			; <UNDEFINED> instruction: 0xf0284628
    e258:			; <UNDEFINED> instruction: 0xf1baffd9
    e25c:	bicsle	r0, r3, r4, lsl #30
    e260:			; <UNDEFINED> instruction: 0xf7ff69f8
    e264:	blmi	150dce8 <__read_chk@plt+0x15067bc>
    e268:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    e26c:			; <UNDEFINED> instruction: 0x4605685b
    e270:	svcvs	0x00bcbb03
    e274:	tstcs	ip, r4, asr r3
    e278:			; <UNDEFINED> instruction: 0xf7f82001
    e27c:	strmi	lr, [r4], -r0, lsl #20
    e280:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, sl, sp, lr}
    e284:	tstcs	r0, r9, ror r0
    e288:			; <UNDEFINED> instruction: 0xf7f84628
    e28c:	mcrrne	10, 10, lr, r3, cr12
    e290:	eorsle	r4, pc, r6, lsl #12
    e294:	cdpvs	6, 15, cr4, cr8, cr1, {0}
    e298:	blx	ffcca2b8 <__read_chk@plt+0xffcc2d8c>
    e29c:	stmdacs	r0, {r7, r9, sl, lr}
    e2a0:			; <UNDEFINED> instruction: 0x4628d152
    e2a4:	svc	0x0000f7f8
    e2a8:	cdpvs	3, 15, cr2, cr12, cr1, {0}
    e2ac:	rsbshi	pc, r4, r7, asr #17
    e2b0:			; <UNDEFINED> instruction: 0xe7b4673b
    e2b4:	andcs	r4, r5, #64, 18	; 0x100000
    e2b8:	ldrbtmi	r2, [r9], #-0
    e2bc:	ldc	7, cr15, [ip], {248}	; 0xf8
    e2c0:			; <UNDEFINED> instruction: 0xf0284629
    e2c4:	svcvs	0x00bcff71
    e2c8:	bicsle	r2, r4, r0, lsl #24
    e2cc:			; <UNDEFINED> instruction: 0x46086a39
    e2d0:			; <UNDEFINED> instruction: 0xf7f89101
    e2d4:	stmdbls	r1, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    e2d8:	cmple	r2, r0, lsr #16
    e2dc:			; <UNDEFINED> instruction: 0xf007a803
    e2e0:	stmdbge	r7, {r0, r3, fp, ip, sp, lr, pc}
    e2e4:			; <UNDEFINED> instruction: 0xf7ff4628
    e2e8:	stmdacs	r0, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    e2ec:	bls	102a00 <__read_chk@plt+0xfb4d4>
    e2f0:	addsmi	r9, sl, #7168	; 0x1c00
    e2f4:	bls	1429f8 <__read_chk@plt+0x13b4cc>
    e2f8:	addsmi	r9, sl, #8, 22	; 0x2000
    e2fc:	bls	1829f0 <__read_chk@plt+0x17b4c4>
    e300:	addsmi	r9, sl, #9216	; 0x2400
    e304:	blls	2c29e8 <__read_chk@plt+0x2bb4bc>
    e308:	addsmi	r9, sl, #24576	; 0x6000
    e30c:	movwcs	fp, #7940	; 0x1f04
    e310:			; <UNDEFINED> instruction: 0xe7b067bb
    e314:	andcs	r4, r5, #671744	; 0xa4000
    e318:	ldrbtmi	r2, [r9], #-0
    e31c:			; <UNDEFINED> instruction: 0xf7f84604
    e320:	strmi	lr, [r6], -ip, ror #23
    e324:	svc	0x0072f7f8
    e328:			; <UNDEFINED> instruction: 0xf7f76800
    e32c:	strtmi	lr, [r9], -r4, ror #31
    e330:	ldrtmi	r4, [r0], -r2, lsl #12
    e334:			; <UNDEFINED> instruction: 0xff6af028
    e338:			; <UNDEFINED> instruction: 0xf7f86ef8
    e33c:			; <UNDEFINED> instruction: 0x4628eeb6
    e340:			; <UNDEFINED> instruction: 0xf7f866fc
    e344:			; <UNDEFINED> instruction: 0xe76aeeb2
    e348:	andcs	r4, r5, #475136	; 0x74000
    e34c:	ldrbtmi	r2, [r9], #-0
    e350:			; <UNDEFINED> instruction: 0xf7f84604
    e354:	pkhtbmi	lr, r0, r2, asr #23
    e358:	svc	0x0058f7f8
    e35c:			; <UNDEFINED> instruction: 0xf7f76800
    e360:	strtmi	lr, [r9], -sl, asr #31
    e364:	strbmi	r4, [r0], -r2, lsl #12
    e368:			; <UNDEFINED> instruction: 0xff50f028
    e36c:			; <UNDEFINED> instruction: 0xf7f86ef8
    e370:			; <UNDEFINED> instruction: 0x4630ee9c
    e374:			; <UNDEFINED> instruction: 0xf7f866fc
    e378:	strtmi	lr, [r8], -r4, ror #18
    e37c:	mrc	7, 4, APSR_nzcv, cr4, cr8, {7}
    e380:	ldmdbmi	r0, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    e384:	andcs	r4, r5, #32, 12	; 0x2000000
    e388:			; <UNDEFINED> instruction: 0xf7f84479
    e38c:			; <UNDEFINED> instruction: 0x4629ebb6
    e390:			; <UNDEFINED> instruction: 0xff3cf028
    e394:			; <UNDEFINED> instruction: 0xf7f8e76f
    e398:	svclt	0x0000eb1e
    e39c:			; <UNDEFINED> instruction: 0x000586b6
    e3a0:	andeq	r0, r0, r0, asr r7
    e3a4:	andeq	r8, r5, r8, lsr #13
    e3a8:	andeq	fp, r3, r4, ror #22
    e3ac:	andeq	fp, r3, r0, asr sp
    e3b0:	andeq	r8, r5, lr, lsl r6
    e3b4:	andeq	r0, r0, r8, ror r7
    e3b8:	ldrdeq	fp, [r3], -sl
    e3bc:			; <UNDEFINED> instruction: 0x0003bcbe
    e3c0:	andeq	fp, r3, lr, lsr #25
    e3c4:	andeq	fp, r3, r8, lsr #24
    e3c8:	svcmi	0x00f0e92d
    e3cc:	stcmi	6, cr4, [pc], #88	; e42c <__read_chk@plt+0x6f00>
    e3d0:	bmi	febdfc54 <__read_chk@plt+0xfebd8728>
    e3d4:	blmi	febfa610 <__read_chk@plt+0xfebf30e4>
    e3d8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    e3dc:	stmdavs	r5!, {ip, pc}
    e3e0:			; <UNDEFINED> instruction: 0xf8df58d3
    e3e4:	ldmdavs	fp, {r2, r4, r5, r7, r9, ip, sp, pc}
    e3e8:			; <UNDEFINED> instruction: 0xf04f930b
    e3ec:	ldrbtmi	r0, [fp], #768	; 0x300
    e3f0:			; <UNDEFINED> instruction: 0xf0002d00
    e3f4:	stmdavs	r8!, {r0, r2, r6, r8, pc}
    e3f8:			; <UNDEFINED> instruction: 0xf7ff4688
    e3fc:	strmi	pc, [r4], -r9, asr #20
    e400:			; <UNDEFINED> instruction: 0xf0002800
    e404:			; <UNDEFINED> instruction: 0xf10d80b2
    e408:	ldrbmi	r0, [r0], -ip, lsl #20
    e40c:	mcrr2	0, 2, pc, ip, cr11	; <UNPREDICTABLE>
    e410:	subeq	pc, r0, r4, lsl #2
    e414:			; <UNDEFINED> instruction: 0xf7f84651
    e418:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    e41c:	sbchi	pc, r5, r0, asr #5
    e420:			; <UNDEFINED> instruction: 0xb1bb9b16
    e424:			; <UNDEFINED> instruction: 0x0050f894
    e428:			; <UNDEFINED> instruction: 0xf0002800
    e42c:			; <UNDEFINED> instruction: 0xf10d80aa
    e430:			; <UNDEFINED> instruction: 0xf104091c
    e434:			; <UNDEFINED> instruction: 0x46480150
    e438:			; <UNDEFINED> instruction: 0xf9f0f02c
    e43c:	mvnvs	pc, pc, asr #8
    e440:			; <UNDEFINED> instruction: 0xf02c4648
    e444:			; <UNDEFINED> instruction: 0x4651fa15
    e448:			; <UNDEFINED> instruction: 0xf7f84648
    e44c:	stmdacs	r0, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    e450:	rscshi	pc, r9, r0, asr #5
    e454:	blcs	28de8 <__read_chk@plt+0x218bc>
    e458:	addshi	pc, ip, r0, asr #32
    e45c:	ldrdge	pc, [ip], #-132	; 0xffffff7c	; <UNPREDICTABLE>
    e460:	svceq	0x0000f1ba
    e464:	svcvs	0x0023d02d
    e468:	strvs	r3, [r3, -r1, lsl #6]!
    e46c:	stmdacs	r0, {r5, r7, r8, r9, sl, fp, sp, lr}
    e470:	ldrtmi	sp, [sl], -sp, rrx
    e474:			; <UNDEFINED> instruction: 0x46504631
    e478:	blx	1aca498 <__read_chk@plt+0x1ac2f6c>
    e47c:	strmi	r2, [r0], r1, lsl #16
    e480:	bllt	e425b0 <__read_chk@plt+0xe3b084>
    e484:			; <UNDEFINED> instruction: 0xf85b4b85
    e488:	ldmdavs	fp, {r0, r1, ip, sp}^
    e48c:			; <UNDEFINED> instruction: 0xf0402b00
    e490:	bvs	fe8ee7b4 <__read_chk@plt+0xfe8e7288>
    e494:	rsbsle	r2, r2, r0, lsl #22
    e498:	bvs	ff857ca0 <__read_chk@plt+0xff850774>
    e49c:			; <UNDEFINED> instruction: 0xf0002900
    e4a0:	stmdals	r0, {r0, r2, r3, r4, r6, r7, pc}
    e4a4:			; <UNDEFINED> instruction: 0xf9daf7fe
    e4a8:	blmi	1f3b150 <__read_chk@plt+0x1f33c24>
    e4ac:			; <UNDEFINED> instruction: 0xf85b2603
    e4b0:	ldmdavs	fp, {r0, r1, ip, sp}^
    e4b4:	ldmdami	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    e4b8:	ldrbtmi	r2, [r8], #-1539	; 0xfffff9fd
    e4bc:	cdp2	0, 7, cr15, cr4, cr8, {1}
    e4c0:			; <UNDEFINED> instruction: 0x4621e019
    e4c4:			; <UNDEFINED> instruction: 0xf7ff4628
    e4c8:	pkhtbmi	pc, r2, r9, asr #28	; <UNPREDICTABLE>
    e4cc:	bicle	r2, sp, r0, lsl #16
    e4d0:	ands	r2, r4, r2, lsl #12
    e4d4:	andcs	r4, r5, #1884160	; 0x1cc000
    e4d8:	strcs	r2, [r2], -r0
    e4dc:			; <UNDEFINED> instruction: 0xf7f84479
    e4e0:	strmi	lr, [r7], -ip, lsl #22
    e4e4:	mrc	7, 4, APSR_nzcv, cr2, cr8, {7}
    e4e8:			; <UNDEFINED> instruction: 0xf7f76800
    e4ec:	strmi	lr, [r1], -r4, lsl #30
    e4f0:			; <UNDEFINED> instruction: 0xf0284638
    e4f4:	strtmi	pc, [r1], -fp, lsl #29
    e4f8:			; <UNDEFINED> instruction: 0xf7ff4628
    e4fc:	bmi	1acd938 <__read_chk@plt+0x1ac640c>
    e500:	ldrbtmi	r4, [sl], #-2916	; 0xfffff49c
    e504:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e508:	subsmi	r9, sl, fp, lsl #22
    e50c:	adcshi	pc, ip, r0, asr #32
    e510:	andlt	r4, sp, r0, lsr r6
    e514:	svchi	0x00f0e8bd
    e518:			; <UNDEFINED> instruction: 0x3010f8da
    e51c:	suble	r2, pc, r0, lsl fp	; <UNPREDICTABLE>
    e520:	andcs	r4, r5, #1605632	; 0x188000
    e524:	ldrbtmi	r2, [r9], #-0
    e528:	b	ff9cc510 <__read_chk@plt+0xff9c4fe4>
    e52c:	cdp2	0, 6, cr15, cr14, cr8, {1}
    e530:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    e534:			; <UNDEFINED> instruction: 0xff66f028
    e538:			; <UNDEFINED> instruction: 0x463a485e
    e53c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    e540:			; <UNDEFINED> instruction: 0xff94f028
    e544:	blcs	28fd8 <__read_chk@plt+0x21aac>
    e548:	strcs	sp, [r1], -r8, ror #2
    e54c:	ldmdbmi	sl, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    e550:	strcs	r2, [r2], -r5, lsl #4
    e554:			; <UNDEFINED> instruction: 0xf7f84479
    e558:			; <UNDEFINED> instruction: 0x4641ead0
    e55c:	cdp2	0, 5, cr15, cr6, cr8, {1}
    e560:	strtmi	r4, [r8], -r1, lsr #12
    e564:	ldc2l	7, cr15, [r8], {255}	; 0xff
    e568:	ldmdbmi	r4, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    e56c:	strcs	r2, [r2], -r5, lsl #4
    e570:			; <UNDEFINED> instruction: 0xf7f84479
    e574:	strbmi	lr, [r1], -r2, asr #21
    e578:	cdp2	0, 1, cr15, cr6, cr8, {1}
    e57c:			; <UNDEFINED> instruction: 0x2600e7bf
    e580:	stmdbmi	pc, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    e584:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e588:	b	fedcc570 <__read_chk@plt+0xfedc5044>
    e58c:			; <UNDEFINED> instruction: 0xf0284641
    e590:	ldr	pc, [sp, fp, lsl #28]
    e594:	andcs	r4, r5, #1228800	; 0x12c000
    e598:	strcs	r2, [r3], -r0
    e59c:			; <UNDEFINED> instruction: 0xf7f84479
    e5a0:	strbmi	lr, [r1], -ip, lsr #21
    e5a4:	cdp2	0, 0, cr15, cr0, cr8, {1}
    e5a8:	stmdbmi	r7, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    e5ac:	andcs	r2, r0, r5, lsl #4
    e5b0:	ldrbtmi	r2, [r9], #-1538	; 0xfffff9fe
    e5b4:	b	fe84c59c <__read_chk@plt+0xfe845070>
    e5b8:			; <UNDEFINED> instruction: 0xf0284641
    e5bc:			; <UNDEFINED> instruction: 0xe79efdf5
    e5c0:			; <UNDEFINED> instruction: 0xf85b4a36
    e5c4:	ldmdavs	r2, {r1, sp}^
    e5c8:	adcsle	r2, fp, r0, lsl #20
    e5cc:	ldrtmi	r4, [r9], -r2, lsl #12
    e5d0:	movwls	r4, #5680	; 0x1630
    e5d4:	cdp2	0, 12, cr15, cr10, cr6, {0}
    e5d8:	stmdbge	r7, {r0, r8, r9, fp, ip, pc}
    e5dc:			; <UNDEFINED> instruction: 0xf8da461a
    e5e0:	strmi	r3, [r6], -ip
    e5e4:			; <UNDEFINED> instruction: 0xf0064650
    e5e8:	andcs	pc, r5, #2572288	; 0x274000
    e5ec:	eorsle	r2, fp, r0, lsl #16
    e5f0:	andcs	r4, r0, r6, lsr r9
    e5f4:			; <UNDEFINED> instruction: 0xf7f84479
    e5f8:	strmi	lr, [r7], -r0, lsl #21
    e5fc:	mcr	7, 0, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    e600:			; <UNDEFINED> instruction: 0xf7f76800
    e604:			; <UNDEFINED> instruction: 0x4631ee78
    e608:	ldrtmi	r4, [r8], -r2, lsl #12
    e60c:	ldc2l	0, cr15, [lr, #160]!	; 0xa0
    e610:			; <UNDEFINED> instruction: 0xf7f84630
    e614:	bvs	fe909b44 <__read_chk@plt+0xfe902618>
    e618:	addsle	r2, r6, r0, lsl #22
    e61c:	ldr	r2, [ip, -r1, lsl #12]!
    e620:			; <UNDEFINED> instruction: 0x46304639
    e624:			; <UNDEFINED> instruction: 0xf0062201
    e628:	stmdbmi	r9!, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    e62c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e630:	strbmi	r4, [r0], -r6, lsl #12
    e634:	b	184c61c <__read_chk@plt+0x18450f0>
    e638:			; <UNDEFINED> instruction: 0xf0284631
    e63c:			; <UNDEFINED> instruction: 0x4630fdb5
    e640:	ldc	7, cr15, [r2, #-992]!	; 0xfffffc20
    e644:	stmdbmi	r3!, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
    e648:	andcs	r2, r0, r5, lsl #4
    e64c:			; <UNDEFINED> instruction: 0xf7f84479
    e650:			; <UNDEFINED> instruction: 0x4642ea54
    e654:			; <UNDEFINED> instruction: 0xf028211e
    e658:	ldr	pc, [r9, -r7, lsr #27]!
    e65c:			; <UNDEFINED> instruction: 0x2603481e
    e660:			; <UNDEFINED> instruction: 0xf0284478
    e664:			; <UNDEFINED> instruction: 0xe746fdd3
    e668:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    e66c:	b	114c654 <__read_chk@plt+0x1145128>
    e670:	mulscs	ip, sp, r8
    e674:	tsteq	sp, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    e678:			; <UNDEFINED> instruction: 0xf0284631
    e67c:	bfi	pc, r5, (invalid: 27:7)	; <UNPREDICTABLE>
    e680:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    e684:	ldc2l	0, cr15, [lr, #160]!	; 0xa0
    e688:	stmib	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e68c:	andeq	r9, r5, r8, lsl #11
    e690:	andeq	r8, r5, r6, ror #8
    e694:	andeq	r0, r0, r0, asr r7
    e698:	andeq	r8, r5, r2, asr r4
    e69c:	andeq	r0, r0, r8, ror r7
    e6a0:	andeq	fp, r3, sl, lsl #28
    e6a4:	muleq	r3, r8, sp
    e6a8:	andeq	r8, r5, lr, lsr r3
    e6ac:	andeq	fp, r3, sl, lsl #25
    e6b0:	andeq	fp, r3, lr, lsr #25
    e6b4:	andeq	r0, r4, lr, asr #15
    e6b8:	andeq	fp, r3, r0, lsr #24
    e6bc:	andeq	fp, r3, r8, ror #21
    e6c0:	andeq	fp, r3, r2, lsl #23
    e6c4:	andeq	fp, r3, r8, lsr #23
    e6c8:	andeq	fp, r3, sl, asr #21
    e6cc:	strdeq	fp, [r3], -r0
    e6d0:	andeq	fp, r3, r6, lsl ip
    e6d4:	andeq	fp, r3, r8, ror #20
    e6d8:	andeq	fp, r3, ip, lsr ip
    e6dc:	andeq	fp, r3, sl, lsr #23
    e6e0:	andeq	fp, r3, lr, lsr #19
    e6e4:	svcmi	0x00f0e92d
    e6e8:	strmi	r4, [sp], -r3, lsl #12
    e6ec:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
    e6f0:	ldrmi	r8, [r1], -r6, lsl #22
    e6f4:	strcs	pc, [ip], #-2271	; 0xfffff721
    e6f8:	streq	pc, [ip], #-2271	; 0xfffff721
    e6fc:	bcc	449f24 <__read_chk@plt+0x4429f8>
    e700:	strcc	pc, [r8], #-2271	; 0xfffff721
    e704:	sbcslt	r4, r3, sl, ror r4
    e708:	ldmpl	r3, {r3, r4, r5, r6, sl, lr}^
    e70c:	cmpls	r1, #1769472	; 0x1b0000
    e710:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e714:	svc	0x00ecf7f7
    e718:	andcs	r4, r5, #4145152	; 0x3f4000
    e71c:	ldrbtmi	r2, [r9], #-0
    e720:	stmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e724:	strmi	r6, [r1], -sl, ror #18
    e728:			; <UNDEFINED> instruction: 0xf7f84620
    e72c:	ldmibmi	r9!, {r2, r3, r4, r7, sl, fp, sp, lr, pc}^
    e730:	strtmi	r6, [r0], -sl, lsr #19
    e734:			; <UNDEFINED> instruction: 0xf7f84479
    e738:	ldmibmi	r7!, {r1, r2, r4, r7, sl, fp, sp, lr, pc}^
    e73c:	strtmi	r6, [r0], -sl, ror #19
    e740:			; <UNDEFINED> instruction: 0xf7f84479
    e744:	ldmibmi	r5!, {r4, r7, sl, fp, sp, lr, pc}^
    e748:	eorseq	pc, r0, #1073741825	; 0x40000001
    e74c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e750:	stc	7, cr15, [r8], {248}	; 0xf8
    e754:			; <UNDEFINED> instruction: 0xf10549f2
    e758:	strtmi	r0, [r0], -r0, asr #4
    e75c:			; <UNDEFINED> instruction: 0xf7f84479
    e760:	cdpvs	12, 2, cr14, cr10, cr2, {4}
    e764:			; <UNDEFINED> instruction: 0xf0002a00
    e768:	stmibmi	lr!, {r0, r2, r3, r7, r8, pc}^
    e76c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e770:	ldcl	7, cr15, [r8], #-992	; 0xfffffc20
    e774:	bcs	2a224 <__read_chk@plt+0x22cf8>
    e778:	orrhi	pc, r7, r0
    e77c:	strtmi	r4, [r0], -sl, ror #19
    e780:			; <UNDEFINED> instruction: 0xf7f84479
    e784:	mcrvs	12, 5, lr, cr11, cr0, {3}
    e788:	mcrvs	1, 3, fp, cr11, cr11, {7}
    e78c:	stmiami	r7!, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}^
    e790:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    e794:	svc	0x00acf7f7
    e798:	ldmdavc	r0!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
    e79c:	svcmi	0x00e4b188
    e7a0:	and	r4, r4, pc, ror r4
    e7a4:	stmib	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e7a8:	svceq	0x0001f816
    e7ac:	stmdacs	r1, {r3, r6, r8, ip, sp, pc}
    e7b0:	mvnsle	r4, r1, lsr #12
    e7b4:			; <UNDEFINED> instruction: 0xf7f74638
    e7b8:			; <UNDEFINED> instruction: 0xf816ef9c
    e7bc:	stmdacs	r0, {r0, r8, r9, sl, fp}
    e7c0:			; <UNDEFINED> instruction: 0x4621d1f5
    e7c4:			; <UNDEFINED> instruction: 0xf7f8200a
    e7c8:	bvs	feb08dc8 <__read_chk@plt+0xfeb0189c>
    e7cc:	rsble	r2, lr, r0, lsl #22
    e7d0:	bcs	29380 <__read_chk@plt+0x21e54>
    e7d4:	cmphi	ip, r0	; <UNPREDICTABLE>
    e7d8:			; <UNDEFINED> instruction: 0x462049d6
    e7dc:			; <UNDEFINED> instruction: 0xf7f84479
    e7e0:	bvs	1b098f0 <__read_chk@plt+0x1b023c4>
    e7e4:			; <UNDEFINED> instruction: 0xf10007d9
    e7e8:	ldreq	r8, [sl, r1, asr #2]
    e7ec:	teqhi	r2, r0, lsl #2	; <UNPREDICTABLE>
    e7f0:	movweq	pc, #12339	; 0x3033	; <UNPREDICTABLE>
    e7f4:	msrhi	CPSR_xc, r0, asr #32
    e7f8:	svccs	0x00006eef
    e7fc:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
    e800:	svcvs	0x002b6fa8
    e804:	strvs	r3, [fp, -r1, lsl #6]!
    e808:			; <UNDEFINED> instruction: 0xf0002800
    e80c:	strtmi	r8, [r1], -lr, lsl #2
    e810:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    e814:			; <UNDEFINED> instruction: 0xf7f8200a
    e818:	movwcs	lr, #2390	; 0x956
    e81c:			; <UNDEFINED> instruction: 0x46484639
    e820:			; <UNDEFINED> instruction: 0xf006461a
    e824:	andls	pc, r1, r1, asr r9	; <UNPREDICTABLE>
    e828:	cmple	r4, r0, lsl #16
    e82c:	strls	r4, [r3, #-3010]	; 0xfffff43e
    e830:	mcr	4, 0, r4, cr8, cr11, {3}
    e834:	blmi	ff05d27c <__read_chk@plt+0xff055d50>
    e838:	mcr	4, 0, r4, cr10, cr11, {3}
    e83c:	blmi	ff01d084 <__read_chk@plt+0xff015b58>
    e840:	mcr	4, 0, r4, cr9, cr11, {3}
    e844:			; <UNDEFINED> instruction: 0x46483a10
    e848:			; <UNDEFINED> instruction: 0xf9a2f006
    e84c:	ldcle	8, cr2, [r1, #-0]
    e850:	bcs	428d40 <__read_chk@plt+0x421814>
    e854:	ldmibmi	fp!, {r0, r5, r6, ip, lr, pc}
    e858:	andcs	r2, r0, r5, lsl #4
    e85c:			; <UNDEFINED> instruction: 0xf7f84479
    e860:			; <UNDEFINED> instruction: 0xf028e94c
    e864:			; <UNDEFINED> instruction: 0x4648fcd3
    e868:	movwls	r2, #4865	; 0x1301
    e86c:			; <UNDEFINED> instruction: 0xf990f006
    e870:	stclle	8, cr2, [sp]
    e874:	strmi	r9, [r6], -r3, lsl #26
    e878:	mrc	1, 0, sp, cr8, cr12, {0}
    e87c:			; <UNDEFINED> instruction: 0x46290a10
    e880:	blx	12cc886 <__read_chk@plt+0x12c535a>
    e884:	andcs	r4, r5, #176, 18	; 0x2c0000
    e888:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e88c:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e890:	strtmi	r4, [r0], -r1, lsl #12
    e894:	bl	ff9cc87c <__read_chk@plt+0xff9c5350>
    e898:	andcs	r4, sl, r1, lsr #12
    e89c:	ldmdb	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e8a0:	stmdals	r1, {r0, r8, r9, fp, ip, pc}
    e8a4:	andcs	fp, r1, fp, asr r3
    e8a8:	andcs	pc, r0, r0, asr #13
    e8ac:	bmi	fea06950 <__read_chk@plt+0xfe9ff424>
    e8b0:			; <UNDEFINED> instruction: 0xe791447a
    e8b4:	stmibmi	r6!, {r0, ip, pc}
    e8b8:	andcs	r2, r0, r5, lsl #4
    e8bc:			; <UNDEFINED> instruction: 0xf7f84479
    e8c0:			; <UNDEFINED> instruction: 0x4606e91c
    e8c4:			; <UNDEFINED> instruction: 0xf7f79801
    e8c8:			; <UNDEFINED> instruction: 0x4601ed16
    e8cc:			; <UNDEFINED> instruction: 0xf0284630
    e8d0:	mrc	12, 0, APSR_nzcv, cr8, cr13, {4}
    e8d4:			; <UNDEFINED> instruction: 0x46290a10
    e8d8:	blx	7cc8de <__read_chk@plt+0x7c53b2>
    e8dc:	andcs	r4, r5, #2572288	; 0x274000
    e8e0:	ldrbtmi	r2, [r9], #-0
    e8e4:	stmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e8e8:	strtmi	r4, [r0], -r1, lsl #12
    e8ec:	bl	feecc8d4 <__read_chk@plt+0xfeec53a8>
    e8f0:	andcs	r4, sl, r1, lsr #12
    e8f4:	stmia	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e8f8:			; <UNDEFINED> instruction: 0xf6c02001
    e8fc:	bmi	fe596904 <__read_chk@plt+0xfe58f3d8>
    e900:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    e904:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e908:	subsmi	r9, sl, r1, asr fp
    e90c:	rscshi	pc, r8, r0, asr #32
    e910:	ldc	0, cr11, [sp], #332	; 0x14c
    e914:	pop	{r1, r2, r8, r9, fp, pc}
    e918:			; <UNDEFINED> instruction: 0xf10d8ff0
    e91c:	ldmvs	fp!, {r2, r4, r5, r8, r9, fp}^
    e920:			; <UNDEFINED> instruction: 0x46594638
    e924:			; <UNDEFINED> instruction: 0xfffef005
    e928:	bllt	220148 <__read_chk@plt+0x218c1c>
    e92c:			; <UNDEFINED> instruction: 0xf10d69bd
    e930:	ldmdbvs	fp!, {r2, r6, r9, fp}^
    e934:			; <UNDEFINED> instruction: 0xf5b54638
    e938:	ldrbmi	r7, [r1], -r0, lsl #31
    e93c:	svclt	0x002846a8
    e940:	stmvc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    e944:			; <UNDEFINED> instruction: 0xf0054642
    e948:	andls	pc, r2, sp, ror #31
    e94c:	stmibmi	r3, {r3, r5, r7, r8, ip, sp, pc}
    e950:	andcs	r4, r5, #48, 12	; 0x3000000
    e954:			; <UNDEFINED> instruction: 0xf7f84479
    e958:			; <UNDEFINED> instruction: 0x4605e8d0
    e95c:	mrrc	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
    e960:			; <UNDEFINED> instruction: 0xf7f76800
    e964:	strmi	lr, [r1], -r8, asr #25
    e968:			; <UNDEFINED> instruction: 0xf0284628
    e96c:	ldrb	pc, [sl, -pc, asr #24]!	; <UNPREDICTABLE>
    e970:	andcs	r4, r5, #2015232	; 0x1ec000
    e974:	ldrbtmi	r2, [r9], #-0
    e978:	cdp	7, 1, cr14, cr8, cr13, {7}
    e97c:			; <UNDEFINED> instruction: 0x46210a90
    e980:	mulvs	r0, fp, r8
    e984:	mrc	7, 5, APSR_nzcv, cr4, cr7, {7}
    e988:	mcr	1, 0, fp, cr9, cr13, {4}
    e98c:			; <UNDEFINED> instruction: 0xf10d9a90
    e990:	vnmla.f64	d0, d10, d3
    e994:			; <UNDEFINED> instruction: 0x465d9a10
    e998:			; <UNDEFINED> instruction: 0xf81b3502
    e99c:	bl	fe95a5a8 <__read_chk@plt+0xfe95307c>
    e9a0:	strbmi	r0, [r9], -sl, lsl #10
    e9a4:			; <UNDEFINED> instruction: 0xf7f84620
    e9a8:	strbmi	lr, [r5, #-2910]	; 0xfffff4a2
    e9ac:	mrc	3, 0, sp, cr9, cr3, {7}
    e9b0:	vmov	r9, s19
    e9b4:			; <UNDEFINED> instruction: 0x46210a10
    e9b8:	mrc	7, 4, APSR_nzcv, cr10, cr7, {7}
    e9bc:			; <UNDEFINED> instruction: 0xf10007f3
    e9c0:			; <UNDEFINED> instruction: 0x07b58097
    e9c4:	addhi	pc, ip, r0, lsl #2
    e9c8:			; <UNDEFINED> instruction: 0xf1000770
    e9cc:	ldreq	r8, [r1, -r1, lsl #1]!
    e9d0:	uxtaheq	sp, r2, r6, ror #8
    e9d4:	ldrteq	sp, [r3], ip, ror #8
    e9d8:	strbeq	pc, [r0, #-6]	; <UNPREDICTABLE>
    e9dc:	cfstrscs	mvf13, [r0, #-364]	; 0xfffffe94
    e9e0:	blls	c2f68 <__read_chk@plt+0xbba3c>
    e9e4:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    e9e8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    e9ec:	svclt	0x00142e00
    e9f0:			; <UNDEFINED> instruction: 0x2600461e
    e9f4:	ldmdami	fp, {r1, r2, r5, r8, ip, sp, pc}^
    e9f8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    e9fc:	mrc	7, 3, APSR_nzcv, cr8, cr7, {7}
    ea00:			; <UNDEFINED> instruction: 0xf10d4959
    ea04:			; <UNDEFINED> instruction: 0x46200235
    ea08:			; <UNDEFINED> instruction: 0xf7f84479
    ea0c:	ldr	lr, [sl, -ip, lsr #22]
    ea10:	beq	44a278 <__read_chk@plt+0x442d4c>
    ea14:			; <UNDEFINED> instruction: 0xf7ff4629
    ea18:			; <UNDEFINED> instruction: 0x4607fbb1
    ea1c:			; <UNDEFINED> instruction: 0xf43f2800
    ea20:	svcvs	0x00a8af42
    ea24:			; <UNDEFINED> instruction: 0xf47f2800
    ea28:	ldmdbmi	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    ea2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ea30:	stmda	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea34:	strtmi	r4, [r0], -r1, lsl #12
    ea38:	bl	54ca20 <__read_chk@plt+0x5454f4>
    ea3c:	stmdbmi	ip, {r0, r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    ea40:	andcs	r2, r0, r5, lsl #4
    ea44:			; <UNDEFINED> instruction: 0xf7f84479
    ea48:			; <UNDEFINED> instruction: 0x4601e858
    ea4c:			; <UNDEFINED> instruction: 0xf7f84620
    ea50:	ldrb	lr, [r1], sl, lsl #22
    ea54:	andcs	r4, r5, #1163264	; 0x11c000
    ea58:	ldrbtmi	r2, [r9], #-0
    ea5c:	stmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea60:	strtmi	r4, [r0], -r1, lsl #12
    ea64:	b	fffcca4c <__read_chk@plt+0xfffc5520>
    ea68:	strb	r6, [r1], fp, ror #20
    ea6c:	andcs	r4, r5, #1081344	; 0x108000
    ea70:	ldrbtmi	r2, [r9], #-0
    ea74:	stmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea78:	strtmi	r4, [r0], -r1, lsl #12
    ea7c:	b	ffccca64 <__read_chk@plt+0xffcc5538>
    ea80:	ldrt	r6, [r2], fp, ror #20
    ea84:	ldrbtmi	r4, [sl], #-2621	; 0xfffff5c3
    ea88:	bmi	f8844c <__read_chk@plt+0xf80f20>
    ea8c:			; <UNDEFINED> instruction: 0xe675447a
    ea90:	ldrbtmi	r4, [sl], #-2620	; 0xfffff5c4
    ea94:	ldmdami	ip!, {r5, r7, r9, sl, sp, lr, pc}
    ea98:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    ea9c:	mcr	7, 1, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    eaa0:	adcle	r2, sp, r0, lsl #26
    eaa4:			; <UNDEFINED> instruction: 0x46214839
    eaa8:			; <UNDEFINED> instruction: 0xf7f74478
    eaac:	str	lr, [r7, r2, lsr #28]!
    eab0:			; <UNDEFINED> instruction: 0x46214837
    eab4:			; <UNDEFINED> instruction: 0xf7f74478
    eab8:	movwcs	lr, #7708	; 0x1e1c
    eabc:	str	r9, [sl, r2, lsl #6]
    eac0:			; <UNDEFINED> instruction: 0x46214834
    eac4:			; <UNDEFINED> instruction: 0xf7f74478
    eac8:	movwcs	lr, #7700	; 0x1e14
    eacc:	str	r9, [r0, r2, lsl #6]
    ead0:			; <UNDEFINED> instruction: 0x46214831
    ead4:			; <UNDEFINED> instruction: 0xf7f74478
    ead8:	movwcs	lr, #7692	; 0x1e0c
    eadc:	ldrb	r9, [r6, -r2, lsl #6]!
    eae0:	strtmi	r4, [r1], -lr, lsr #16
    eae4:			; <UNDEFINED> instruction: 0xf7f74478
    eae8:	movwcs	lr, #7684	; 0x1e04
    eaec:	strb	r9, [fp, -r2, lsl #6]!
    eaf0:	strtmi	r4, [r1], -fp, lsr #16
    eaf4:			; <UNDEFINED> instruction: 0xf7f74478
    eaf8:	movwcs	lr, #7676	; 0x1dfc
    eafc:	strb	r9, [r0, -r2, lsl #6]!
    eb00:	svc	0x0068f7f7
    eb04:	andeq	r8, r5, ip, lsr r1
    eb08:	andeq	fp, r3, r8, lsl #24
    eb0c:	andeq	r0, r0, r0, asr r7
    eb10:	andeq	fp, r3, lr, lsr #24
    eb14:	andeq	fp, r3, ip, lsr ip
    eb18:	andeq	fp, r3, r0, asr #24
    eb1c:	andeq	fp, r3, r6, asr #24
    eb20:	andeq	fp, r3, ip, asr #24
    eb24:	andeq	fp, r3, lr, asr #24
    eb28:	andeq	fp, r3, r0, asr ip
    eb2c:	andeq	fp, r3, r2, asr ip
    eb30:	andeq	fp, r3, r4, asr ip
    eb34:	andeq	fp, r3, r8, lsr #24
    eb38:	andeq	fp, r3, r8, asr #26
    eb3c:	andeq	fp, r3, r4, asr sp
    eb40:	andeq	fp, r3, ip, lsr sp
    eb44:			; <UNDEFINED> instruction: 0x0003bcb0
    eb48:	andeq	fp, r3, sl, asr #27
    eb4c:	andeq	fp, r3, r4, asr sl
    eb50:	andeq	fp, r3, r0, ror sp
    eb54:	andeq	fp, r3, r2, ror sp
    eb58:	andeq	r7, r5, lr, lsr pc
    eb5c:	andeq	fp, r3, r4, lsl #24
    eb60:			; <UNDEFINED> instruction: 0x0003bbbe
    eb64:	andeq	fp, r3, sl, lsl ip
    eb68:	andeq	fp, r3, r4, lsl ip
    eb6c:	andeq	fp, r3, r6, lsr #21
    eb70:	andeq	fp, r3, ip, ror #20
    eb74:	andeq	fp, r3, lr, lsl #20
    eb78:	andeq	fp, r3, r6, lsr #19
    eb7c:	andeq	r6, r3, r2, lsl #27
    eb80:	andeq	r6, r3, ip, ror sp
    eb84:	andeq	fp, r3, r6, ror #16
    eb88:	andeq	fp, r3, lr, asr #22
    eb8c:	andeq	fp, r3, r8, asr fp
    eb90:	andeq	fp, r3, r8, lsr #22
    eb94:	andeq	fp, r3, r0, lsl #22
    eb98:	andeq	fp, r3, r0, ror #21
    eb9c:	andeq	fp, r3, r0, asr #21
    eba0:	andeq	fp, r3, r0, lsr #21
    eba4:	svcmi	0x00f0e92d
    eba8:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    ebac:	strmi	r8, [r1], r2, lsl #22
    ebb0:	andcs	r4, r0, r8, asr sl
    ebb4:	ldrdlt	pc, [r0, #-143]!	; 0xffffff71
    ebb8:	ldrbtmi	r4, [sl], #-1674	; 0xfffff976
    ebbc:	ldrdpl	pc, [r0], -r9
    ebc0:	ldrbtmi	fp, [fp], #133	; 0x85
    ebc4:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    ebc8:	movwls	r4, #1542	; 0x606
    ebcc:	ldmpl	r3, {r0, r1, r4, r6, r8, r9, fp, lr}^
    ebd0:	movwls	r6, #14363	; 0x381b
    ebd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ebd8:	andls	r4, r2, r1, asr fp
    ebdc:	mcr	4, 0, r4, cr8, cr11, {3}
    ebe0:			; <UNDEFINED> instruction: 0x46413a10
    ebe4:			; <UNDEFINED> instruction: 0xf7fe4628
    ebe8:	strmi	pc, [r4], -sp, asr #30
    ebec:	ldmdavs	fp!, {r7, r8, ip, sp, pc}
    ebf0:	eorsvs	r3, fp, r1, lsl #6
    ebf4:	blcs	1dacc88 <__read_chk@plt+0x1da575c>
    ebf8:	blcs	902cc0 <__read_chk@plt+0x8fb794>
    ebfc:			; <UNDEFINED> instruction: 0xf7f8d131
    ec00:			; <UNDEFINED> instruction: 0x4641ea54
    ec04:			; <UNDEFINED> instruction: 0xf7fe4628
    ec08:			; <UNDEFINED> instruction: 0x4604ff3d
    ec0c:	mvnle	r2, r0, lsl #16
    ec10:	stmdbcs	r0, {r1, r8, fp, ip, pc}
    ec14:	blls	4312c <__read_chk@plt+0x3bc00>
    ec18:	streq	pc, [r1], -r6, lsl #1
    ec1c:	rsble	r4, r3, lr, lsl r0
    ec20:	ldrbmi	r2, [r9], -r5, lsl #4
    ec24:			; <UNDEFINED> instruction: 0xf7f72000
    ec28:			; <UNDEFINED> instruction: 0xf028ef68
    ec2c:	strtmi	pc, [r8], -pc, ror #21
    ec30:	b	ff7ccc18 <__read_chk@plt+0xff7c56ec>
    ec34:	andcs	r2, r1, r0, lsl #6
    ec38:	andcc	pc, r0, r9, asr #17
    ec3c:	mrc2	7, 1, pc, cr8, cr14, {7}
    ec40:	cmple	r1, r0, lsl #16
    ec44:			; <UNDEFINED> instruction: 0x46506038
    ec48:	bne	44a4b0 <__read_chk@plt+0x442f84>
    ec4c:	b	ff94cc34 <__read_chk@plt+0xff945708>
    ec50:	stmdacs	r0, {r0, r2, r9, sl, lr}
    ec54:			; <UNDEFINED> instruction: 0xf8c9d037
    ec58:	strb	r0, [r2, r0]
    ec5c:	blcs	eacdf0 <__read_chk@plt+0xea58c4>
    ec60:	ldmdbmi	r0!, {r5, ip, lr, pc}
    ec64:	andcs	r2, r0, r5, lsl #4
    ec68:	ldrbtmi	r2, [r9], #-883	; 0xfffffc8d
    ec6c:			; <UNDEFINED> instruction: 0xf7f79300
    ec70:	ldrbmi	lr, [r1], -r4, asr #30
    ec74:	blx	ff2cad1c <__read_chk@plt+0xff2c37f0>
    ec78:			; <UNDEFINED> instruction: 0xf7f84620
    ec7c:	blls	494dc <__read_chk@plt+0x41fb0>
    ec80:	movwcs	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
    ec84:	bmi	96112c <__read_chk@plt+0x959c00>
    ec88:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    ec8c:	bls	e8cd8 <__read_chk@plt+0xe17ac>
    ec90:	teqle	sp, r1, asr r0
    ec94:	andlt	r4, r5, r8, lsl r6
    ec98:	blhi	c9f94 <__read_chk@plt+0xc2a68>
    ec9c:	svchi	0x00f0e8bd
    eca0:	strb	r4, [pc, fp, lsl #12]!
    eca4:	stmdbcs	r0, {r1, r8, fp, ip, pc}
    eca8:	stfned	f5, [r0], #1000	; 0x3e8
    ecac:	tstls	r1, sl, lsl #4
    ecb0:	ldmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ecb4:	stmdacs	r1, {r0, r8, fp, ip, pc}
    ecb8:	strtmi	sp, [r0], -sp, lsr #3
    ecbc:			; <UNDEFINED> instruction: 0xf7f89100
    ecc0:	blls	49498 <__read_chk@plt+0x41f6c>
    ecc4:			; <UNDEFINED> instruction: 0x4650e7de
    ecc8:			; <UNDEFINED> instruction: 0xf9cef7ff
    eccc:			; <UNDEFINED> instruction: 0xf8c94605
    ecd0:	stmdacs	r0, {}	; <UNPREDICTABLE>
    ecd4:	strtmi	sp, [r0], -r5, lsl #3
    ecd8:	movwls	r2, #883	; 0x373
    ecdc:	stmib	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ece0:			; <UNDEFINED> instruction: 0xf6c09b00
    ece4:	strb	r2, [sp, r0, lsl #6]
    ece8:	andcs	r4, r5, #16, 18	; 0x40000
    ecec:	cmncs	r3, #0
    ecf0:	movwls	r4, #1145	; 0x479
    ecf4:	svc	0x0000f7f7
    ecf8:			; <UNDEFINED> instruction: 0xf6c09b00
    ecfc:	stmib	sp, {r8, r9, sp}^
    ed00:			; <UNDEFINED> instruction: 0xf0283300
    ed04:	strtmi	pc, [r0], -r3, lsl #21
    ed08:	stmib	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed0c:	ldr	r9, [r9, r0, lsl #22]!
    ed10:	mcr	7, 3, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    ed14:	andeq	r7, r5, r6, lsl #25
    ed18:	andeq	fp, r3, lr, asr #21
    ed1c:	andeq	r0, r0, r0, asr r7
    ed20:			; <UNDEFINED> instruction: 0x000385b4
    ed24:	strdeq	fp, [r3], -sl
    ed28:			; <UNDEFINED> instruction: 0x00057bb8
    ed2c:	ldrdeq	fp, [r3], -r0
    ed30:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    ed34:	svcmi	0x00f0e92d
    ed38:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
    ed3c:			; <UNDEFINED> instruction: 0xf8df8b04
    ed40:			; <UNDEFINED> instruction: 0xf8df16b4
    ed44:	ldrbtmi	r2, [r9], #-1716	; 0xfffff94c
    ed48:			; <UNDEFINED> instruction: 0xf8df681c
    ed4c:			; <UNDEFINED> instruction: 0xb08756b0
    ed50:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
    ed54:	andls	r6, r5, #1179648	; 0x120000
    ed58:	andeq	pc, r0, #79	; 0x4f
    ed5c:			; <UNDEFINED> instruction: 0xf8dfb1a4
    ed60:	ldrbtmi	r0, [r8], #-1696	; 0xfffff960
    ed64:	blx	14cae0c <__read_chk@plt+0x14c38e0>
    ed68:			; <UNDEFINED> instruction: 0x2698f8df
    ed6c:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    ed70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ed74:	blls	168de4 <__read_chk@plt+0x1618b8>
    ed78:			; <UNDEFINED> instruction: 0xf040405a
    ed7c:	andlt	r8, r7, r2, lsr #6
    ed80:	blhi	14a07c <__read_chk@plt+0x142b50>
    ed84:	svchi	0x00f0e8bd
    ed88:	andcs	r2, r1, r4, lsl #2
    ed8c:			; <UNDEFINED> instruction: 0xf7f79402
    ed90:	sxtab16mi	lr, r2, r6, ror #24
    ed94:			; <UNDEFINED> instruction: 0xf0002800
    ed98:			; <UNDEFINED> instruction: 0xf8df831f
    ed9c:	strtmi	r0, [r3], -ip, ror #12
    eda0:			; <UNDEFINED> instruction: 0x2668f8df
    eda4:			; <UNDEFINED> instruction: 0x1668f8df
    eda8:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    edac:	stmdbvs	r0, {r0, r3, r4, r5, r6, sl, lr}^
    edb0:	blx	fe9cae4a <__read_chk@plt+0xfe9c391e>
    edb4:			; <UNDEFINED> instruction: 0x165cf8df
    edb8:	ldrbtmi	r9, [r9], #-1028	; 0xfffffbfc
    edbc:			; <UNDEFINED> instruction: 0xf7f84680
    edc0:	stmdacs	r0, {r2, r3, r5, r9, fp, sp, lr, pc}
    edc4:	adcshi	pc, r0, #0
    edc8:	bge	132ddc <__read_chk@plt+0x12b8b0>
    edcc:	movwcs	sl, #6147	; 0x1803
    edd0:			; <UNDEFINED> instruction: 0xf7ff4641
    edd4:	strmi	pc, [r6], -r7, ror #29
    edd8:	stmdals	r3, {r3, r4, r6, r7, r8, ip, sp, pc}
    eddc:			; <UNDEFINED> instruction: 0xf7f82700
    ede0:	ldrtmi	lr, [r8], -r8, lsl #20
    ede4:	stmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ede8:			; <UNDEFINED> instruction: 0xf7f84640
    edec:			; <UNDEFINED> instruction: 0x4650e95e
    edf0:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    edf4:			; <UNDEFINED> instruction: 0x1620f8df
    edf8:	andcs	r2, r0, r5, lsl #4
    edfc:			; <UNDEFINED> instruction: 0xf7f74479
    ee00:			; <UNDEFINED> instruction: 0x4604ee7c
    ee04:			; <UNDEFINED> instruction: 0xf7f74630
    ee08:	strmi	lr, [r1], -r0, ror #31
    ee0c:			; <UNDEFINED> instruction: 0xf0284620
    ee10:			; <UNDEFINED> instruction: 0xf8cafa39
    ee14:			; <UNDEFINED> instruction: 0xf8cd0000
    ee18:			; <UNDEFINED> instruction: 0xf7f8a000
    ee1c:	blge	c933c <__read_chk@plt+0xc1e10>
    ee20:	bcc	44a648 <__read_chk@plt+0x44311c>
    ee24:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ee28:	mcr	4, 0, r4, cr8, cr11, {3}
    ee2c:			; <UNDEFINED> instruction: 0xf8df3a90
    ee30:	ldrbtmi	r3, [fp], #-1520	; 0xfffffa10
    ee34:	bcc	44a660 <__read_chk@plt+0x443134>
    ee38:	bcs	906e54 <__read_chk@plt+0x8ff928>
    ee3c:	eorshi	pc, r5, #64	; 0x40
    ee40:			; <UNDEFINED> instruction: 0xf7f84638
    ee44:			; <UNDEFINED> instruction: 0xee18e932
    ee48:	stmdals	r3, {r4, r9, fp, ip}
    ee4c:	mrc2	7, 0, pc, cr10, cr14, {7}
    ee50:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    ee54:	mvnhi	pc, r0
    ee58:	movwcc	r9, #6916	; 0x1b04
    ee5c:	ldmdavc	sl!, {r2, r8, r9, ip, pc}
    ee60:	msreq	SPSR_xc, r2, lsr #3
    ee64:	blcs	4bb998 <__read_chk@plt+0x4b446c>
    ee68:	smlalttcs	sp, r1, r7, r8
    ee6c:	smlabteq	r4, r0, r2, pc	; <UNPREDICTABLE>
    ee70:	bicmi	r4, r9, #217	; 0xd9
    ee74:	streq	pc, [r1], #-17	; 0xffffffef
    ee78:	andshi	pc, r7, #64	; 0x40
    ee7c:	andcs	r2, r1, ip, ror r1
    ee80:	bl	fff4ce64 <__read_chk@plt+0xfff45938>
    ee84:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ee88:	addshi	pc, sp, #0
    ee8c:	stmib	r0, {r2, r8, r9, fp, ip, pc}^
    ee90:	ldmdavc	fp!, {r0, r1, r8, r9, sl, ip, sp}
    ee94:			; <UNDEFINED> instruction: 0xf0002b69
    ee98:	blcs	1d6f6ec <__read_chk@plt+0x1d681c0>
    ee9c:	movwcs	fp, #7940	; 0x1f04
    eea0:	ldrtmi	r6, [ip], -r3, lsl #5
    eea4:	bleq	8afe8 <__read_chk@plt+0x83abc>
    eea8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    eeac:			; <UNDEFINED> instruction: 0x4620213a
    eeb0:	bl	4ce98 <__read_chk@plt+0x4596c>
    eeb4:			; <UNDEFINED> instruction: 0xf10bb1f8
    eeb8:			; <UNDEFINED> instruction: 0x460533ff
    eebc:	bleq	8b2f0 <__read_chk@plt+0x83dc4>
    eec0:	blls	8cedc <__read_chk@plt+0x859b0>
    eec4:	vqdmulh.s<illegal width 8>	d2, d0, d10
    eec8:	ldm	pc, {r0, r1, r2, r3, r7, r9, pc}^	; <UNPREDICTABLE>
    eecc:	andeq	pc, fp, r3, lsl r0	; <UNPREDICTABLE>
    eed0:	rscseq	r0, fp, r6, lsr #32
    eed4:	rscseq	r0, r7, pc, lsr r0
    eed8:	rsceq	r0, r8, pc, asr r0
    eedc:	strdeq	r0, [ip], pc	; <UNPREDICTABLE>
    eee0:	adceq	r0, ip, fp, asr #2
    eee4:	teqcs	sl, ip, lsr #12
    eee8:			; <UNDEFINED> instruction: 0xf04f4620
    eeec:			; <UNDEFINED> instruction: 0xf7f80b02
    eef0:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    eef4:			; <UNDEFINED> instruction: 0xf10bd1df
    eef8:	blcs	29befc <__read_chk@plt+0x2949d0>
    eefc:	mvnhi	pc, r0, lsl #4
    ef00:			; <UNDEFINED> instruction: 0xf013e8df
    ef04:	ldrheq	r0, [fp, #-4]!
    ef08:	teqeq	r4, r6, ror r1
    ef0c:	cmpeq	r1, fp, ror #2
    ef10:	sbcseq	r0, r7, r8, ror #2
    ef14:	cmpeq	lr, r4, asr r1
    ef18:	teqcs	sl, fp, asr #2
    ef1c:	mvnsvs	r4, r8, lsr #12
    ef20:	b	ff24cf08 <__read_chk@plt+0xff2459dc>
    ef24:			; <UNDEFINED> instruction: 0xf0002800
    ef28:	strmi	r8, [r4], -r2, ror #2
    ef2c:	blls	8cf44 <__read_chk@plt+0x85a18>
    ef30:			; <UNDEFINED> instruction: 0xf0064628
    ef34:	teqcs	sl, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    ef38:			; <UNDEFINED> instruction: 0x462061b0
    ef3c:	b	feeccf24 <__read_chk@plt+0xfeec59f8>
    ef40:			; <UNDEFINED> instruction: 0xf0002800
    ef44:			; <UNDEFINED> instruction: 0x46058113
    ef48:	blls	8cf64 <__read_chk@plt+0x85a38>
    ef4c:			; <UNDEFINED> instruction: 0xf0064620
    ef50:	teqcs	sl, r7, ror #21	; <UNPREDICTABLE>
    ef54:			; <UNDEFINED> instruction: 0x46286170
    ef58:	b	feb4cf40 <__read_chk@plt+0xfeb45a14>
    ef5c:			; <UNDEFINED> instruction: 0xf0002800
    ef60:			; <UNDEFINED> instruction: 0x4604813b
    ef64:	blls	8cf7c <__read_chk@plt+0x85a50>
    ef68:			; <UNDEFINED> instruction: 0xf1064629
    ef6c:	andcs	r0, pc, #48	; 0x30
    ef70:	ldmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef74:			; <UNDEFINED> instruction: 0x4620213a
    ef78:	eorsls	pc, pc, r6, lsl #17
    ef7c:	b	fe6ccf64 <__read_chk@plt+0xfe6c5a38>
    ef80:			; <UNDEFINED> instruction: 0xf0002800
    ef84:	strmi	r8, [r5], -r0, lsl #2
    ef88:	blls	8cfa4 <__read_chk@plt+0x85a78>
    ef8c:			; <UNDEFINED> instruction: 0xf1064621
    ef90:	andcs	r0, pc, #64	; 0x40
    ef94:	stmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ef98:			; <UNDEFINED> instruction: 0x4628213a
    ef9c:	subls	pc, pc, r6, lsl #17
    efa0:	b	fe24cf88 <__read_chk@plt+0xfe245a5c>
    efa4:			; <UNDEFINED> instruction: 0xf0002800
    efa8:	pkhbtmi	r8, r3, r4, lsl #2
    efac:			; <UNDEFINED> instruction: 0xf80b213a
    efb0:	ldrbmi	r9, [r8], -r1, lsl #22
    efb4:			; <UNDEFINED> instruction: 0xf7f86235
    efb8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    efbc:			; <UNDEFINED> instruction: 0x4604d078
    efc0:	blls	8cfd8 <__read_chk@plt+0x85aac>
    efc4:	mulcc	r0, fp, r8
    efc8:			; <UNDEFINED> instruction: 0xf0002b00
    efcc:	teqcs	sl, r6, lsl #1
    efd0:			; <UNDEFINED> instruction: 0xf8c64620
    efd4:			; <UNDEFINED> instruction: 0xf7f8b060
    efd8:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    efdc:	rschi	pc, r6, r0
    efe0:			; <UNDEFINED> instruction: 0xf8054605
    efe4:			; <UNDEFINED> instruction: 0xf8949b01
    efe8:			; <UNDEFINED> instruction: 0xf1bbb000
    efec:			; <UNDEFINED> instruction: 0xf0400f00
    eff0:	teqcs	sl, r5, lsl #1
    eff4:			; <UNDEFINED> instruction: 0xf7f84628
    eff8:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    effc:	sbcshi	pc, pc, r0
    f000:			; <UNDEFINED> instruction: 0xf8044604
    f004:			; <UNDEFINED> instruction: 0xf895bb01
    f008:			; <UNDEFINED> instruction: 0xf1bbb000
    f00c:			; <UNDEFINED> instruction: 0xf0400f00
    f010:	teqcs	sl, r8, lsl #1
    f014:			; <UNDEFINED> instruction: 0xf7f84620
    f018:	stmdacs	r0, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
    f01c:	adcshi	pc, sp, r0
    f020:			; <UNDEFINED> instruction: 0xf8054605
    f024:	stmdavc	r3!, {r0, r8, r9, fp, ip, sp, pc}
    f028:			; <UNDEFINED> instruction: 0xf0402b00
    f02c:	teqcs	sl, sl, lsl #1
    f030:	movwls	r4, #5672	; 0x1628
    f034:	b	fcd01c <__read_chk@plt+0xfc5af0>
    f038:			; <UNDEFINED> instruction: 0xf0002800
    f03c:	blls	6f574 <__read_chk@plt+0x68048>
    f040:			; <UNDEFINED> instruction: 0xf04f4604
    f044:			; <UNDEFINED> instruction: 0xf8040b0d
    f048:	stmdavc	fp!, {r0, r8, r9, fp, ip, sp}
    f04c:			; <UNDEFINED> instruction: 0xf43f2b00
    f050:	cdp	15, 1, cr10, cr9, cr13, {1}
    f054:	andcs	r1, r5, #16, 20	; 0x10000
    f058:			; <UNDEFINED> instruction: 0xf7f72000
    f05c:	bls	14a59c <__read_chk@plt+0x143070>
    f060:			; <UNDEFINED> instruction: 0xf0284641
    f064:	stccs	8, cr15, [r0], {161}	; 0xa1
    f068:	svcge	0x0020f47f
    f06c:	stmdbcs	r0, {r0, r4, r5, r6, r7, r8, fp, sp, lr}
    f070:	addhi	pc, r4, r0
    f074:	ldrdeq	pc, [r0], -sl
    f078:	stc2	7, cr15, [sl], {254}	; 0xfe
    f07c:			; <UNDEFINED> instruction: 0xf0002800
    f080:	stmibmi	r8!, {r0, r2, r6, r7, pc}^
    f084:	andcs	r2, r0, r5, lsl #4
    f088:			; <UNDEFINED> instruction: 0xf7f74479
    f08c:	bls	14a56c <__read_chk@plt+0x143040>
    f090:			; <UNDEFINED> instruction: 0xf0284641
    f094:	ldrtmi	pc, [r0], -r9, lsl #17	; <UNPREDICTABLE>
    f098:	stmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f09c:	ssatmi	lr, #12, r0, asr #13
    f0a0:			; <UNDEFINED> instruction: 0x4625213a
    f0a4:	eorsvs	r4, r5, #88, 12	; 0x5800000
    f0a8:	b	14d090 <__read_chk@plt+0x145b64>
    f0ac:	orrle	r2, r6, r0, lsl #16
    f0b0:	stmdavc	r3!, {r2, r3, r4, r6, r9, sl, lr}
    f0b4:	sbcsle	r2, r9, r0, lsl #22
    f0b8:			; <UNDEFINED> instruction: 0xe7d76634
    f0bc:	strtmi	r4, [ip], -r3, lsr #12
    f0c0:	smmla	r1, sp, r6, r4
    f0c4:	strtmi	r4, [ip], -r3, lsr #12
    f0c8:			; <UNDEFINED> instruction: 0xe731461d
    f0cc:	strtmi	r4, [ip], -r3, lsr #13
    f0d0:	mulcc	r0, fp, r8
    f0d4:			; <UNDEFINED> instruction: 0xf47f2b00
    f0d8:	teqcs	sl, sl, ror pc
    f0dc:	movwls	r4, #5664	; 0x1620
    f0e0:	stmib	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f0e4:	rsble	r2, r1, r0, lsl #16
    f0e8:	strmi	r9, [r5], -r1, lsl #22
    f0ec:	blcc	8d108 <__read_chk@plt+0x85bdc>
    f0f0:	mullt	r0, r4, r8
    f0f4:	svceq	0x0000f1bb
    f0f8:	svcge	0x007bf43f
    f0fc:			; <UNDEFINED> instruction: 0xf0064620
    f100:	teqcs	sl, pc, lsl #20	; <UNPREDICTABLE>
    f104:			; <UNDEFINED> instruction: 0x46286670
    f108:	ldmib	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f10c:	subsle	r2, r6, r0, lsl #16
    f110:			; <UNDEFINED> instruction: 0xf8044604
    f114:			; <UNDEFINED> instruction: 0xf8959b01
    f118:			; <UNDEFINED> instruction: 0xf1bbb000
    f11c:			; <UNDEFINED> instruction: 0xf43f0f00
    f120:	qsub16mi	sl, r8, r8
    f124:			; <UNDEFINED> instruction: 0xf9fcf006
    f128:			; <UNDEFINED> instruction: 0x66b0213a
    f12c:			; <UNDEFINED> instruction: 0xf7f84620
    f130:	orrslt	lr, r0, #3178496	; 0x308000
    f134:			; <UNDEFINED> instruction: 0xf8054605
    f138:	stmdavc	r3!, {r0, r8, r9, fp, ip, pc}
    f13c:			; <UNDEFINED> instruction: 0xf43f2b00
    f140:	qsub16mi	sl, r0, r6
    f144:	ldmda	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f148:	rscsvs	r2, r0, #-2147483634	; 0x8000000e
    f14c:			; <UNDEFINED> instruction: 0xf7f84628
    f150:	stmdacs	r0, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
    f154:	adcshi	pc, pc, r0
    f158:			; <UNDEFINED> instruction: 0xf04f4604
    f15c:			; <UNDEFINED> instruction: 0xf8040b0d
    f160:	ldrb	r9, [r2, -r1, lsl #22]!
    f164:	strtmi	r4, [ip], -r3, lsr #12
    f168:	smlald	r4, ip, sp, r6
    f16c:			; <UNDEFINED> instruction: 0xf0064620
    f170:	ldmibvs	r1!, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    f174:	stmdbcs	r0, {r4, r5, r6, r8, sp, lr}
    f178:	svcge	0x007cf47f
    f17c:	stmibmi	sl!, {r3, r9, sl, lr}
    f180:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    f184:			; <UNDEFINED> instruction: 0xf106e781
    f188:	strtmi	r0, [r1], -r0, asr #32
    f18c:			; <UNDEFINED> instruction: 0xf7f8220f
    f190:	movwcs	lr, #2154	; 0x86a
    f194:	subcc	pc, pc, r6, lsl #17
    f198:	stmdavc	r3!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
    f19c:			; <UNDEFINED> instruction: 0xf43f2b00
    f1a0:	strtmi	sl, [r0], -r5, ror #30
    f1a4:	stmda	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f1a8:	smmlsr	pc, r0, r2, r6	; <UNPREDICTABLE>
    f1ac:	blcs	2d240 <__read_chk@plt+0x25d14>
    f1b0:	svcge	0x005cf43f
    f1b4:			; <UNDEFINED> instruction: 0xf0064620
    f1b8:			; <UNDEFINED> instruction: 0x6670f9b3
    f1bc:			; <UNDEFINED> instruction: 0x462ce756
    f1c0:	blcs	2d254 <__read_chk@plt+0x25d28>
    f1c4:	svcge	0x0052f43f
    f1c8:			; <UNDEFINED> instruction: 0xf0064620
    f1cc:	ldrtvs	pc, [r0], r9, lsr #19	; <UNPREDICTABLE>
    f1d0:	strtmi	lr, [ip], -ip, asr #14
    f1d4:	smlaldx	r6, r9, r4, r2
    f1d8:			; <UNDEFINED> instruction: 0xf106462c
    f1dc:			; <UNDEFINED> instruction: 0x46210030
    f1e0:			; <UNDEFINED> instruction: 0xf7f8220f
    f1e4:	movwcs	lr, #2112	; 0x840
    f1e8:	eorscc	pc, pc, r6, lsl #17
    f1ec:			; <UNDEFINED> instruction: 0x462ce73e
    f1f0:			; <UNDEFINED> instruction: 0xf0064620
    f1f4:	lslsvs	pc, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
    f1f8:			; <UNDEFINED> instruction: 0xf8dae738
    f1fc:	strtmi	r0, [r1], -r0
    f200:			; <UNDEFINED> instruction: 0xf7fe61f4
    f204:	stmdacs	r0, {r0, r2, r6, r8, r9, fp, ip, sp, lr, pc}
    f208:	svcge	0x003bf47f
    f20c:	vnmls.f64	d9, d8, d0
    f210:	stmdals	r3, {r4, r9, fp, ip}
    f214:			; <UNDEFINED> instruction: 0x9600601e
    f218:	ldc2	7, cr15, [r4], #-1016	; 0xfffffc08
    f21c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    f220:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {3}
    f224:	cdpcs	14, 0, cr9, cr0, cr2, {0}
    f228:	addhi	pc, sl, r0, asr #32
    f22c:			; <UNDEFINED> instruction: 0xf7f79803
    f230:	strmi	lr, [r5], -r8, lsr #27
    f234:			; <UNDEFINED> instruction: 0xf0402800
    f238:			; <UNDEFINED> instruction: 0xf8da80a9
    f23c:	stccs	0, cr4, [r0], {-0}
    f240:			; <UNDEFINED> instruction: 0xf8dfd064
    f244:			; <UNDEFINED> instruction: 0xf8dfb1e8
    f248:	expmi<illegal precision>z	f1, #0.0
    f24c:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    f250:	ands	r4, fp, lr, ror r4
    f254:	ldrtmi	r2, [r1], -r5, lsl #4
    f258:			; <UNDEFINED> instruction: 0xf7f72000
    f25c:	stmiavs	r2!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}^
    f260:	strcc	r4, [r1, #-1601]	; 0xfffff9bf
    f264:			; <UNDEFINED> instruction: 0xffd2f027
    f268:			; <UNDEFINED> instruction: 0xf7f76a20
    f26c:	stmdacs	r0!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    f270:	ldmdbmi	r1!, {r0, r3, ip, lr, pc}^
    f274:	andcs	r2, r0, r5, lsl #4
    f278:			; <UNDEFINED> instruction: 0xf7f74479
    f27c:	stmiavs	r2!, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}^
    f280:			; <UNDEFINED> instruction: 0xf0274641
    f284:	stmdavs	r4!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f288:	eorsle	r2, lr, r0, lsl #24
    f28c:	blcs	29620 <__read_chk@plt+0x220f4>
    f290:	addhi	pc, ip, r0
    f294:			; <UNDEFINED> instruction: 0xf7f769e0
    f298:	stmdacs	r8!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    f29c:	stmibvs	r3!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
    f2a0:	bllt	62d308 <__read_chk@plt+0x625ddc>
    f2a4:	strbmi	r2, [r9], -r5, lsl #4
    f2a8:	mrc	7, 0, lr, cr8, cr7, {6}
    f2ac:	andcs	r1, r5, #144, 20	; 0x90000
    f2b0:			; <UNDEFINED> instruction: 0xf7f72000
    f2b4:	bls	14a344 <__read_chk@plt+0x142e18>
    f2b8:			; <UNDEFINED> instruction: 0xf0274641
    f2bc:	ldr	pc, [pc, #3957]!	; 10239 <__read_chk@plt+0x8d0d>
    f2c0:			; <UNDEFINED> instruction: 0x46211c78
    f2c4:			; <UNDEFINED> instruction: 0xf7f6220a
    f2c8:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    f2cc:	rsbsvs	fp, r0, #824	; 0x338
    f2d0:	rsbsvs	r2, r3, #67108864	; 0x4000000
    f2d4:	strtmi	lr, [ip], -r5, ror #11
    f2d8:	bleq	34b41c <__read_chk@plt+0x343ef0>
    f2dc:			; <UNDEFINED> instruction: 0xf10b7823
    f2e0:	blcs	11eec <__read_chk@plt+0xa9c0>
    f2e4:	mcrge	4, 6, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    f2e8:	ldrt	r2, [r2], r0, lsl #8
    f2ec:	eorseq	pc, r0, r4, lsl #2
    f2f0:	blx	18cb3a4 <__read_chk@plt+0x18c3e78>
    f2f4:			; <UNDEFINED> instruction: 0xf104b928
    f2f8:			; <UNDEFINED> instruction: 0xf02b0040
    f2fc:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    f300:	andcs	sp, r5, #178	; 0xb2
    f304:	andcs	r4, r0, r9, asr r6
    f308:	bllt	13891ac <__read_chk@plt+0x1381c80>
    f30c:			; <UNDEFINED> instruction: 0xf7f79803
    f310:	shsub16mi	lr, r8, r0
    f314:	mcr	7, 6, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    f318:			; <UNDEFINED> instruction: 0xf7f74640
    f31c:	blmi	120ae3c <__read_chk@plt+0x1203910>
    f320:			; <UNDEFINED> instruction: 0xf8c3447b
    f324:	ldr	sl, [pc, #-0]	; f32c <__read_chk@plt+0x7e00>
    f328:	ldrbtcs	r4, [r3], -r0, asr #12
    f32c:	mrc2	7, 4, pc, cr12, cr14, {7}
    f330:	strcs	pc, [r0], -r0, asr #13
    f334:	andls	r4, r3, r7, lsl #12
    f338:			; <UNDEFINED> instruction: 0xf43f2800
    f33c:	strb	sl, [r4, #-3408]	; 0xfffff2b0
    f340:	andcs	r4, r5, #1032192	; 0xfc000
    f344:			; <UNDEFINED> instruction: 0xf7f74479
    f348:			; <UNDEFINED> instruction: 0x4604ebd8
    f34c:			; <UNDEFINED> instruction: 0xf7f74630
    f350:			; <UNDEFINED> instruction: 0x4602ed3c
    f354:	strtmi	r4, [r0], -r1, asr #12
    f358:			; <UNDEFINED> instruction: 0xff58f027
    f35c:	ldr	r9, [lr, #-2051]!	; 0xfffff7fd
    f360:	andcs	r4, r5, #56, 18	; 0xe0000
    f364:	ldrbtcs	r4, [r3], -r0, lsr #12
    f368:			; <UNDEFINED> instruction: 0xf6c04479
    f36c:			; <UNDEFINED> instruction: 0xf7f72600
    f370:	strtmi	lr, [r7], -r4, asr #23
    f374:			; <UNDEFINED> instruction: 0xff4af027
    f378:	andcs	r4, r5, #835584	; 0xcc000
    f37c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    f380:	bl	feecd364 <__read_chk@plt+0xfeec5e38>
    f384:			; <UNDEFINED> instruction: 0xff10f027
    f388:	str	r9, [r8, #-2051]!	; 0xfffff7fd
    f38c:	andcs	r4, r5, #770048	; 0xbc000
    f390:			; <UNDEFINED> instruction: 0x26734630
    f394:			; <UNDEFINED> instruction: 0xf6c04479
    f398:			; <UNDEFINED> instruction: 0xf7f72600
    f39c:	strmi	lr, [r4], -lr, lsr #23
    f3a0:	svc	0x0034f7f7
    f3a4:			; <UNDEFINED> instruction: 0xf7f66800
    f3a8:	ldrb	lr, [r2, r6, lsr #31]
    f3ac:			; <UNDEFINED> instruction: 0xf44f4b28
    f3b0:	stmdbmi	r8!, {r3, r5, r9, ip, sp, lr}
    f3b4:	ldrbtmi	r4, [fp], #-2088	; 0xfffff7d8
    f3b8:			; <UNDEFINED> instruction: 0x33244479
    f3bc:			; <UNDEFINED> instruction: 0xf7f74478
    f3c0:			; <UNDEFINED> instruction: 0xf7f7ea2c
    f3c4:			; <UNDEFINED> instruction: 0xf7f7eb08
    f3c8:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    f3cc:	addlt	sp, r6, #158	; 0x9e
    f3d0:			; <UNDEFINED> instruction: 0xf0469803
    f3d4:	str	r6, [r2, #-1568]	; 0xfffff9e0
    f3d8:	b	ffc4d3bc <__read_chk@plt+0xffc45e90>
    f3dc:	addsle	r2, lr, r0, lsl #16
    f3e0:			; <UNDEFINED> instruction: 0xf040b280
    f3e4:	str	r6, [r5, #-1568]	; 0xfffff9e0
    f3e8:	strtmi	r4, [ip], -r3, lsr #12
    f3ec:			; <UNDEFINED> instruction: 0xe62c461d
    f3f0:	andeq	r8, r5, r8, lsr #24
    f3f4:	strdeq	r7, [r5], -sl
    f3f8:	andeq	r0, r0, r0, asr r7
    f3fc:	andeq	r7, r5, lr, ror #21
    f400:	andeq	fp, r3, sl, lsl #19
    f404:	ldrdeq	r7, [r5], -r0
    f408:	andeq	r0, r0, r8, ror r7
    f40c:	andeq	sl, r3, lr, ror #31
    f410:	ldrdeq	sl, [r3], -ip
    f414:	ldrdeq	r8, [r3], -r6
    f418:	strdeq	fp, [r3], -r4
    f41c:	andeq	fp, r3, r8, lsl #19
    f420:	strdeq	fp, [r3], -r6
    f424:	strdeq	fp, [r3], -ip
    f428:	ldrdeq	fp, [r3], -sl
    f42c:	strdeq	fp, [r3], -r0
    f430:	andeq	fp, r3, lr, asr #11
    f434:	andeq	fp, r3, r4, lsr #11
    f438:	andeq	fp, r3, r8, ror #11
    f43c:	andeq	r8, r5, r0, asr #12
    f440:	andeq	r6, r3, r4, asr r2
    f444:	andeq	fp, r3, ip, lsr #10
    f448:	andeq	fp, r3, sl, lsr r5
    f44c:	andeq	r6, r3, r4, lsl #4
    f450:	andeq	fp, r3, r2, ror #28
    f454:	andeq	sl, r3, r8, ror #20
    f458:	andeq	fp, r3, r8, lsr #8
    f45c:	cfstr32mi	mvfx11, [r4], {16}
    f460:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    f464:			; <UNDEFINED> instruction: 0xf7feb118
    f468:	movwcs	pc, #2995	; 0xbb3	; <UNPREDICTABLE>
    f46c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    f470:	andeq	r8, r5, r0, lsl #10
    f474:	cfstr32mi	mvfx11, [r9], {16}
    f478:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    f47c:			; <UNDEFINED> instruction: 0xf7feb118
    f480:	movwcs	pc, #2983	; 0xba7	; <UNPREDICTABLE>
    f484:	andcs	r6, r0, r3, lsr #32
    f488:	blx	4cd488 <__read_chk@plt+0x4c5f5c>
    f48c:			; <UNDEFINED> instruction: 0xf7ff4604
    f490:	cdpne	12, 2, cr15, cr0, cr15, {2}
    f494:	andcs	fp, r1, r8, lsl pc
    f498:	lfmlt	f4, 4, [r0, #-256]	; 0xffffff00
    f49c:	andeq	r8, r5, r8, ror #9
    f4a0:	mvnsmi	lr, #737280	; 0xb4000
    f4a4:	ldrmi	r4, [r5], -r6, lsl #12
    f4a8:	bmi	860cf0 <__read_chk@plt+0x8597c4>
    f4ac:	blmi	860f14 <__read_chk@plt+0x8599e8>
    f4b0:	ldrbtmi	fp, [sl], #-147	; 0xffffff6d
    f4b4:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
    f4b8:	tstls	r1, #1769472	; 0x1b0000
    f4bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f4c0:	stc	7, cr15, [r6, #-988]!	; 0xfffffc24
    f4c4:	stclne	8, cr0, [r0], #-272	; 0xfffffef0
    f4c8:	ldmdble	pc, {r4, r5, fp, sp}	; <UNPREDICTABLE>
    f4cc:	b	fee4d4b0 <__read_chk@plt+0xfee45f84>
    f4d0:	strmi	r2, [r1], r2, lsl #8
    f4d4:			; <UNDEFINED> instruction: 0x4629b170
    f4d8:			; <UNDEFINED> instruction: 0xff0cf005
    f4dc:			; <UNDEFINED> instruction: 0x464a4639
    f4e0:	andhi	pc, r0, sp, asr #17
    f4e4:	ldrtmi	r4, [r0], -r3, lsl #12
    f4e8:			; <UNDEFINED> instruction: 0xff6ef7fe
    f4ec:	strbmi	r4, [r8], -r4, lsl #12
    f4f0:	ldcl	7, cr15, [sl, #988]	; 0x3dc
    f4f4:	blmi	3e1d3c <__read_chk@plt+0x3da810>
    f4f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f4fc:	blls	46956c <__read_chk@plt+0x462040>
    f500:	tstle	r3, sl, asr r0
    f504:	andslt	r4, r3, r0, lsr #12
    f508:	mvnshi	lr, #12386304	; 0xbd0000
    f50c:	strtmi	sl, [r9], -r4, lsl #20
    f510:	ldrmi	r9, [r0], -r3, lsl #4
    f514:	cdp2	0, 14, cr15, cr14, cr5, {0}
    f518:	ldrtmi	r9, [r9], -r3, lsl #20
    f51c:	andhi	pc, r0, sp, asr #17
    f520:	ldrtmi	r4, [r0], -r3, lsl #12
    f524:			; <UNDEFINED> instruction: 0xff50f7fe
    f528:	strb	r4, [r3, r4, lsl #12]!
    f52c:	b	14cd510 <__read_chk@plt+0x14c5fe4>
    f530:	andeq	r7, r5, lr, lsl #7
    f534:	andeq	r0, r0, r0, asr r7
    f538:	andeq	r7, r5, r8, asr #6
    f53c:	svcmi	0x00f0e92d
    f540:	blmi	10fb7a4 <__read_chk@plt+0x10f4278>
    f544:	andls	r4, r3, #135266304	; 0x8100000
    f548:	bmi	10a0f70 <__read_chk@plt+0x1099a44>
    f54c:	tstcs	r0, r8, lsl #12
    f550:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f554:	tstls	r5, #1769472	; 0x1b0000
    f558:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f55c:	stmia	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f560:	subsle	r2, pc, r0, lsl #16
    f564:			; <UNDEFINED> instruction: 0xf7f74604
    f568:			; <UNDEFINED> instruction: 0x4622ecd4
    f56c:			; <UNDEFINED> instruction: 0xf8dfa905
    f570:			; <UNDEFINED> instruction: 0xf10da0e8
    f574:			; <UNDEFINED> instruction: 0xf10d0b28
    f578:	svcge	0x00140513
    f57c:			; <UNDEFINED> instruction: 0x460344fa
    f580:			; <UNDEFINED> instruction: 0xf7f62002
    f584:			; <UNDEFINED> instruction: 0x4620ee50
    f588:	stc	7, cr15, [lr, #988]	; 0x3dc
    f58c:			; <UNDEFINED> instruction: 0xf815465c
    f590:	strtmi	r6, [r0], -r1, lsl #30
    f594:	strcc	r4, [r2], #-1619	; 0xfffff9ad
    f598:	tstcs	r1, r9, lsr #4
    f59c:			; <UNDEFINED> instruction: 0xf7f79600
    f5a0:	adcsmi	lr, ip, #3872	; 0xf20
    f5a4:			; <UNDEFINED> instruction: 0x4640d1f3
    f5a8:	mcr	7, 7, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
    f5ac:	stmdacs	r0, {r2, r9, sl, lr}
    f5b0:	stmdavc	r3, {r6, ip, lr, pc}
    f5b4:			; <UNDEFINED> instruction: 0xd1272b28
    f5b8:	andcs	sl, sl, #4, 18	; 0x10000
    f5bc:			; <UNDEFINED> instruction: 0xf7f63001
    f5c0:	bls	14b430 <__read_chk@plt+0x143f04>
    f5c4:	ldmdbcs	sl!, {r0, r4, fp, ip, sp, lr}
    f5c8:			; <UNDEFINED> instruction: 0xd1284603
    f5cc:	andcc	r9, r1, #49152	; 0xc000
    f5d0:	tstls	r0, r8, asr #12
    f5d4:			; <UNDEFINED> instruction: 0xf7fe4659
    f5d8:	stmdacs	r3, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    f5dc:	ldmdale	r1!, {r0, r9, sl, lr}
    f5e0:			; <UNDEFINED> instruction: 0x46204b1e
    f5e4:	bl	e07d8 <__read_chk@plt+0xd92ac>
    f5e8:	blvs	7503f4 <__read_chk@plt+0x748ec8>
    f5ec:	ldcl	7, cr15, [ip, #-988]	; 0xfffffc24
    f5f0:	blmi	5e1e64 <__read_chk@plt+0x5da938>
    f5f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f5f8:	blls	569668 <__read_chk@plt+0x56213c>
    f5fc:	qsuble	r4, sl, r5
    f600:	andslt	r4, r7, r8, lsr #12
    f604:	svchi	0x00f0e8bd
    f608:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    f60c:	ldc2l	0, cr15, [lr, #156]!	; 0x9c
    f610:	strcs	r4, [r4, #1568]!	; 0x620
    f614:	stcl	7, cr15, [r8, #-988]	; 0xfffffc24
    f618:	strcs	pc, [r0, #-1728]	; 0xfffff940
    f61c:	ldmdami	r2, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f620:			; <UNDEFINED> instruction: 0xe7f34478
    f624:	strcs	r4, [r4, #2065]!	; 0x811
    f628:	strcs	pc, [r0, #-1728]	; 0xfffff940
    f62c:			; <UNDEFINED> instruction: 0xf0274478
    f630:	ldrb	pc, [sp, sp, ror #27]	; <UNPREDICTABLE>
    f634:	strcs	r4, [r4, #2062]!	; 0x80e
    f638:	strcs	pc, [r0, #-1728]	; 0xfffff940
    f63c:			; <UNDEFINED> instruction: 0xf0274478
    f640:	ldrb	pc, [r5, r5, ror #27]	; <UNPREDICTABLE>
    f644:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    f648:	cdp2	0, 1, cr15, cr12, cr7, {1}
    f64c:	stmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f650:	andeq	r0, r0, r0, asr r7
    f654:	strdeq	r7, [r5], -r0
    f658:	andeq	fp, r3, r0, lsl r0
    f65c:	andeq	fp, r3, r4, lsr ip
    f660:	andeq	r7, r5, ip, asr #4
    f664:	andeq	fp, r3, lr, asr r3
    f668:	andeq	fp, r3, r8, asr #6
    f66c:	strdeq	fp, [r3], -r0
    f670:	andeq	fp, r3, r8, lsl #6
    f674:	andeq	fp, r3, r6, lsr r3
    f678:	svcmi	0x00f0e92d
    f67c:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    f680:			; <UNDEFINED> instruction: 0xf8df8b04
    f684:	ldrbtmi	r3, [fp], #-3012	; 0xfffff43c
    f688:	cfldr32pl	mvfx15, [r4, #692]!	; 0x2b4
    f68c:	ldmdavs	fp, {r0, r7, ip, sp, pc}
    f690:	adcspl	pc, r3, #54525952	; 0x3400000
    f694:	andscc	r9, ip, #5
    f698:	bleq	fec4da1c <__read_chk@plt+0xfec464f0>
    f69c:			; <UNDEFINED> instruction: 0xf8df9108
    f6a0:	ldrbtmi	r1, [r8], #-2992	; 0xfffff450
    f6a4:	stmdapl	r1, {r0, r1, r2, r8, r9, ip, pc}^
    f6a8:	andsvs	r6, r1, r9, lsl #16
    f6ac:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    f6b0:	blcs	fe84da34 <__read_chk@plt+0xfe846508>
    f6b4:	andls	r4, r3, #2046820352	; 0x7a000000
    f6b8:			; <UNDEFINED> instruction: 0xf0012b00
    f6bc:			; <UNDEFINED> instruction: 0xf10d829d
    f6c0:	strcs	r0, [r0], -r0, ror #18
    f6c4:	tsteq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
    f6c8:			; <UNDEFINED> instruction: 0xf849930a
    f6cc:	ldrmi	r6, [r8], -ip, lsl #24
    f6d0:	mrrc	7, 15, pc, sl, cr7	; <UNPREDICTABLE>
    f6d4:	stmdacs	r0, {r2, r9, sl, lr}
    f6d8:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    f6dc:			; <UNDEFINED> instruction: 0xf8594629
    f6e0:			; <UNDEFINED> instruction: 0xf7f70c10
    f6e4:			; <UNDEFINED> instruction: 0x4605e8fc
    f6e8:			; <UNDEFINED> instruction: 0xf0402800
    f6ec:	blge	fe0af978 <__read_chk@plt+0xfe0a844c>
    f6f0:	ldrmi	sl, [r8], -r8, lsl #25
    f6f4:	bcc	fe44af1c <__read_chk@plt+0xfe4439f0>
    f6f8:	mrc	7, 0, APSR_nzcv, cr4, cr6, {7}
    f6fc:	eoreq	pc, r9, #4, 2
    f700:			; <UNDEFINED> instruction: 0xf8dfb110
    f704:	ldrbtmi	r2, [sl], #-2900	; 0xfffff4ac
    f708:	andls	sl, r6, #32, 24	; 0x2000
    f70c:			; <UNDEFINED> instruction: 0xf7f69402
    f710:			; <UNDEFINED> instruction: 0xf8dfec3e
    f714:	bls	19643c <__read_chk@plt+0x18ef10>
    f718:			; <UNDEFINED> instruction: 0x46034479
    f71c:	andls	r1, r0, r0, lsr #30
    f720:			; <UNDEFINED> instruction: 0xf7f79004
    f724:			; <UNDEFINED> instruction: 0xf854eb6a
    f728:	cdpcs	12, 0, cr6, cr0, cr4, {0}
    f72c:	sbchi	pc, r2, r0
    f730:	cmplt	r3, r3, lsr r8
    f734:	blcs	bd7ff4 <__read_chk@plt+0xbd0ac8>
    f738:	eorsvc	fp, r2, r8, lsl #30
    f73c:	svccc	0x0001f816
    f740:	mvnsle	r2, r0, lsl #22
    f744:			; <UNDEFINED> instruction: 0xf8539b02
    f748:	stcls	12, cr6, [r3], {4}
    f74c:			; <UNDEFINED> instruction: 0xf8df4632
    f750:	movwcs	r0, #2832	; 0xb10
    f754:	blne	34dad8 <__read_chk@plt+0x3465ac>
    f758:	ldrbtmi	r5, [r9], #-2080	; 0xfffff7e0
    f75c:	stmdbvs	r0, {r0, r1, r3, ip, pc}^
    f760:	cdp2	0, 12, cr15, cr14, cr3, {1}
    f764:	strmi	r9, [r3], r2, lsl #22
    f768:	stceq	8, cr15, [r4], {83}	; 0x53
    f76c:	ldc	7, cr15, [ip], {247}	; 0xf7
    f770:			; <UNDEFINED> instruction: 0xf0294658
    f774:	stmdacs	r0, {r0, r4, r5, r7, fp, ip, sp, lr, pc}
    f778:	rscshi	pc, r3, #0
    f77c:	stcl	7, cr15, [r6, #-988]	; 0xfffffc24
    f780:	blcs	a9794 <__read_chk@plt+0xa2268>
    f784:	sbchi	pc, r0, #64	; 0x40
    f788:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    f78c:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    f790:			; <UNDEFINED> instruction: 0xf7f74658
    f794:	strmi	lr, [r3], -r8, lsr #16
    f798:	cdp	3, 0, cr3, cr8, cr1, {0}
    f79c:			; <UNDEFINED> instruction: 0xf0000a10
    f7a0:	strmi	r8, [r1], -pc, lsr #6
    f7a4:	beq	fe44b00c <__read_chk@plt+0xfe443ae0>
    f7a8:	stc2l	0, cr15, [lr, #-20]	; 0xffffffec
    f7ac:	bne	fee4db30 <__read_chk@plt+0xfee46604>
    f7b0:	bcc	fee4db34 <__read_chk@plt+0xfee46608>
    f7b4:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
    f7b8:	tstls	r3, r9, ror r4
    f7bc:	bne	fec4db40 <__read_chk@plt+0xfec46614>
    f7c0:			; <UNDEFINED> instruction: 0xf859447b
    f7c4:	mcr	12, 0, r2, cr9, cr0, {0}
    f7c8:	ldrbtmi	fp, [r9], #-2576	; 0xfffff5f0
    f7cc:			; <UNDEFINED> instruction: 0xf50d9112
    f7d0:	tstls	r1, #1073741868	; 0x4000002c
    f7d4:	movwcs	r3, #264	; 0x108
    f7d8:			; <UNDEFINED> instruction: 0x4693469a
    f7dc:			; <UNDEFINED> instruction: 0xf50d700b
    f7e0:			; <UNDEFINED> instruction: 0x311851b0
    f7e4:	movwls	r9, #25356	; 0x630c
    f7e8:	stccc	8, cr15, [r4], {73}	; 0x49
    f7ec:	stccc	8, cr15, [ip], {73}	; 0x49
    f7f0:	andvc	r9, fp, sp, lsl #10
    f7f4:	ldrbmi	r4, [r8], -r1, asr #12
    f7f8:	svc	0x008cf7f6
    f7fc:			; <UNDEFINED> instruction: 0xf0402800
    f800:			; <UNDEFINED> instruction: 0xf8d88718
    f804:	blcc	19b80c <__read_chk@plt+0x1942e0>
    f808:	vqdmulh.s<illegal width 8>	d2, d0, d5
    f80c:	andge	r8, r2, #268435460	; 0x10000004
    f810:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    f814:			; <UNDEFINED> instruction: 0x4710441a
    f818:	andeq	r0, r0, r1, ror r2
    f81c:	andeq	r0, r0, r9, ror r4
    f820:	andeq	r0, r0, r9, ror r4
    f824:			; <UNDEFINED> instruction: 0x000001b5
    f828:	andeq	r0, r0, r9, lsl #2
    f82c:			; <UNDEFINED> instruction: 0xffffffdd
    f830:	bne	104dbb4 <__read_chk@plt+0x1046688>
    f834:	strtmi	r2, [r0], -r5, lsl #4
    f838:	ldrbtmi	r4, [r9], #-1714	; 0xfffff94e
    f83c:			; <UNDEFINED> instruction: 0xf7f7462c
    f840:	ssatmi	lr, #17, ip, asr #18
    f844:	strtmi	r4, [r8], -r7, lsl #12
    f848:	b	fefcd82c <__read_chk@plt+0xfefc6300>
    f84c:			; <UNDEFINED> instruction: 0x46014635
    f850:			; <UNDEFINED> instruction: 0xf0274638
    f854:			; <UNDEFINED> instruction: 0x4637fcdb
    f858:			; <UNDEFINED> instruction: 0xf7fe2000
    f85c:	ldrtmi	pc, [r8], -fp, lsl #19	; <UNPREDICTABLE>
    f860:	stc	7, cr15, [r2], #-988	; 0xfffffc24
    f864:	ldceq	8, cr15, [r0], {89}	; 0x59
    f868:	ldcl	7, cr15, [ip], #-988	; 0xfffffc24
    f86c:			; <UNDEFINED> instruction: 0xf7f74650
    f870:			; <UNDEFINED> instruction: 0x4640ec1c
    f874:	ldc	7, cr15, [r8], {247}	; 0xf7
    f878:			; <UNDEFINED> instruction: 0xf7f74630
    f87c:			; <UNDEFINED> instruction: 0xf859ec16
    f880:			; <UNDEFINED> instruction: 0xf7f70c0c
    f884:	bllt	feb4a8d4 <__read_chk@plt+0xfeb433a8>
    f888:	stmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    f88c:			; <UNDEFINED> instruction: 0x53b3f50d
    f890:	ldmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f894:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    f898:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    f89c:	subsmi	r6, r1, sl, lsl r8
    f8a0:			; <UNDEFINED> instruction: 0x81a8f041
    f8a4:			; <UNDEFINED> instruction: 0xf50d4628
    f8a8:			; <UNDEFINED> instruction: 0xb0015db4
    f8ac:	blhi	14aba8 <__read_chk@plt+0x14367c>
    f8b0:	svchi	0x00f0e8bd
    f8b4:	stm	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f8b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f8bc:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    f8c0:	ldrtmi	fp, [r0], -r4, lsl #5
    f8c4:			; <UNDEFINED> instruction: 0xf956f7fe
    f8c8:			; <UNDEFINED> instruction: 0xf7f74630
    f8cc:			; <UNDEFINED> instruction: 0xf859ebee
    f8d0:			; <UNDEFINED> instruction: 0xf7f70c10
    f8d4:	ldrtmi	lr, [r0], -r8, asr #24
    f8d8:	bl	ff9cd8bc <__read_chk@plt+0xff9c6390>
    f8dc:			; <UNDEFINED> instruction: 0xf7f74630
    f8e0:	ldrtmi	lr, [r0], -r4, ror #23
    f8e4:	bl	ff84d8c8 <__read_chk@plt+0xff84639c>
    f8e8:	stceq	8, cr15, [ip], {89}	; 0x59
    f8ec:	strtvs	pc, [r0], #-68	; 0xffffffbc
    f8f0:	bl	ff6cd8d4 <__read_chk@plt+0xff6c63a8>
    f8f4:	strb	r4, [r7, r5, lsr #12]
    f8f8:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f8fc:	ldrtmi	r2, [r0], -r5, lsl #4
    f900:	ldrbtmi	r4, [r9], #-1714	; 0xfffff94e
    f904:			; <UNDEFINED> instruction: 0xf7f746b0
    f908:			; <UNDEFINED> instruction: 0x4637e8f8
    f90c:	strtmi	r4, [r0], -r5, lsl #12
    f910:	b	16cd8f4 <__read_chk@plt+0x16c63c8>
    f914:	strtmi	r4, [r8], -r1, lsl #12
    f918:	ldc2l	0, cr15, [r8], #-156	; 0xffffff64
    f91c:			; <UNDEFINED> instruction: 0xe79b4635
    f920:			; <UNDEFINED> instruction: 0xf50d9b02
    f924:			; <UNDEFINED> instruction: 0x361856b1
    f928:			; <UNDEFINED> instruction: 0xf1a34658
    f92c:	blls	110954 <__read_chk@plt+0x109428>
    f930:			; <UNDEFINED> instruction: 0x46214632
    f934:	bl	1e4d914 <__read_chk@plt+0x1e463e8>
    f938:			; <UNDEFINED> instruction: 0xf0402800
    f93c:	blls	b01b4 <__read_chk@plt+0xa8c88>
    f940:			; <UNDEFINED> instruction: 0xf8534649
    f944:			; <UNDEFINED> instruction: 0xf0050c08
    f948:			; <UNDEFINED> instruction: 0x4607fdbb
    f94c:			; <UNDEFINED> instruction: 0xf0012800
    f950:	blls	12ff30 <__read_chk@plt+0x128a04>
    f954:	ldmdavs	sp, {r0, r1, r2, r9, sl, fp, lr, pc}
    f958:	movwls	r2, #784	; 0x310
    f95c:			; <UNDEFINED> instruction: 0x53b2f50d
    f960:	andsvc	r3, sp, r8, lsl #6
    f964:	ldrpl	pc, [r2, #1293]!	; 0x50d
    f968:	eorvs	r3, r8, r9, lsl #10
    f96c:	ldrpl	pc, [r2, #1293]!	; 0x50d
    f970:	cfmul32	mvfx3, mvfx8, mvfx13
    f974:	mlavs	r9, r0, sl, r0
    f978:	ldmvc	r5!, {r0, r3, r4, r5, r9, sl, lr}
    f97c:			; <UNDEFINED> instruction: 0xf50d8837
    f980:			; <UNDEFINED> instruction: 0x361156b2
    f984:			; <UNDEFINED> instruction: 0xf50d6032
    f988:			; <UNDEFINED> instruction: 0x361556b2
    f98c:	ldrdcs	pc, [r0], -r9
    f990:			; <UNDEFINED> instruction: 0xf50d8037
    f994:			; <UNDEFINED> instruction: 0x361756b2
    f998:			; <UNDEFINED> instruction: 0xf0057035
    f99c:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    f9a0:	ldrhi	pc, [sl, r0, asr #32]
    f9a4:			; <UNDEFINED> instruction: 0xf7f76820
    f9a8:			; <UNDEFINED> instruction: 0xf8d8e886
    f9ac:	blcs	19b9b4 <__read_chk@plt+0x194488>
    f9b0:	svcge	0x0020f47f
    f9b4:	stceq	8, cr15, [r4], {89}	; 0x59
    f9b8:	blt	44b224 <__read_chk@plt+0x443cf8>
    f9bc:	stmdacs	r0, {r0, r2, r3, r8, sl, fp, ip, pc}
    f9c0:	teqhi	r6, r1, asr #32	; <UNPREDICTABLE>
    f9c4:			; <UNDEFINED> instruction: 0xf7f69806
    f9c8:	cmn	fp, r8, lsl #26
    f9cc:			; <UNDEFINED> instruction: 0xf7f64658
    f9d0:			; <UNDEFINED> instruction: 0x4604eaf0
    f9d4:	ldcl	7, cr15, [sl], #988	; 0x3dc
    f9d8:	stmdacs	r0, {r2, r3, ip, pc}
    f9dc:	bichi	pc, r3, #0
    f9e0:	streq	pc, [r4], -r9, lsr #3
    f9e4:	andcs	r9, r0, #12, 18	; 0x30000
    f9e8:			; <UNDEFINED> instruction: 0xf7f64630
    f9ec:	stmdacs	r0, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    f9f0:	ldrhi	pc, [fp, #64]	; 0x40
    f9f4:			; <UNDEFINED> instruction: 0xf8599b0b
    f9f8:	ldmdavs	fp, {r2, sl, fp, sp}
    f9fc:			; <UNDEFINED> instruction: 0xf1000599
    fa00:			; <UNDEFINED> instruction: 0xf8df83dc
    fa04:			; <UNDEFINED> instruction: 0xf50d387c
    fa08:	stmdbls	r3, {r0, r4, r5, r7, sl, ip, lr}
    fa0c:	ldrpl	pc, [r0, #1293]!	; 0x50d
    fa10:	ldrcc	r3, [r8, #-1032]	; 0xfffffbf8
    fa14:	stmiapl	r9, {r3, r4, r6, r9, sl, lr}^
    fa18:	bl	fee4d9fc <__read_chk@plt+0xfee464d0>
    fa1c:	strtmi	r4, [r9], -r2, lsr #12
    fa20:			; <UNDEFINED> instruction: 0xf7f74658
    fa24:	stmdacs	r0, {r2, r5, r7, fp, sp, lr, pc}
    fa28:	ldrhi	pc, [fp, r0, asr #32]
    fa2c:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}^
    fa30:			; <UNDEFINED> instruction: 0xf50db92b
    fa34:	movwcc	r5, #33713	; 0x83b1
    fa38:	blcs	2daac <__read_chk@plt+0x26580>
    fa3c:			; <UNDEFINED> instruction: 0xf8dfd1b5
    fa40:	andcs	r1, r5, #68, 16	; 0x440000
    fa44:	ldrbtmi	r2, [r9], #-0
    fa48:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fa4c:	strtmi	r4, [r9], -r2, lsr #12
    fa50:	blx	feacbaf6 <__read_chk@plt+0xfeac45ca>
    fa54:			; <UNDEFINED> instruction: 0x53b1f50d
    fa58:	ldmdavc	r8, {r3, r8, r9, ip, sp}
    fa5c:			; <UNDEFINED> instruction: 0xd1a42800
    fa60:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    fa64:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fa68:	stmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fa6c:	blx	fe74bb12 <__read_chk@plt+0xfe7445e6>
    fa70:	strtmi	r4, [r0], -r9, lsr #12
    fa74:	cdp2	0, 13, cr15, cr2, cr10, {1}
    fa78:	vst1.8	{d20-d22}, [pc :128], r0
    fa7c:	vaddw.s8	q10, q8, d19
    fa80:			; <UNDEFINED> instruction: 0xf02a0101
    fa84:			; <UNDEFINED> instruction: 0xe790fef5
    fa88:	ldrbmi	r9, [r8], -r2, lsl #22
    fa8c:	movwls	r3, #39708	; 0x9b1c
    fa90:			; <UNDEFINED> instruction: 0xf7f64619
    fa94:			; <UNDEFINED> instruction: 0x900eedb8
    fa98:			; <UNDEFINED> instruction: 0xf0402800
    fa9c:	cdpls	7, 0, cr8, cr2, cr0, {2}
    faa0:			; <UNDEFINED> instruction: 0xf1a64658
    faa4:			; <UNDEFINED> instruction: 0xf1a60514
    faa8:			; <UNDEFINED> instruction: 0xf1a60418
    faac:			; <UNDEFINED> instruction: 0xf8560710
    fab0:			; <UNDEFINED> instruction: 0x462bac1c
    fab4:	ldrtmi	r4, [r9], -r2, lsr #12
    fab8:	stc	7, cr15, [r0], {247}	; 0xf7
    fabc:			; <UNDEFINED> instruction: 0xf0402800
    fac0:	blls	2f01d4 <__read_chk@plt+0x2e8ca8>
    fac4:	blcs	29c38 <__read_chk@plt+0x2270c>
    fac8:	msrhi	SPSR_x, #64	; 0x40
    facc:	tstcs	r0, r0, lsr #16
    fad0:	stmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fad4:			; <UNDEFINED> instruction: 0xb1204606
    fad8:	ldmdavc	r3, {r1, r3, r5, fp, sp, lr}
    fadc:			; <UNDEFINED> instruction: 0xf0402b00
    fae0:	blls	1b0ff8 <__read_chk@plt+0x1a9acc>
    fae4:			; <UNDEFINED> instruction: 0xf0002b00
    fae8:	stmdavs	r0!, {r0, r1, r2, r3, r5, r6, r8, r9, pc}
    faec:	ldc	7, cr15, [r8], #988	; 0x3dc
    faf0:			; <UNDEFINED> instruction: 0xf7f76828
    faf4:	ldmdavs	r8!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    faf8:	b	ff5cdadc <__read_chk@plt+0xff5c65b0>
    fafc:	movweq	pc, #16809	; 0x41a9	; <UNPREDICTABLE>
    fb00:	stceq	8, cr15, [r4], {89}	; 0x59
    fb04:	blls	1b474c <__read_chk@plt+0x1ad220>
    fb08:	blcs	33b34 <__read_chk@plt+0x2c608>
    fb0c:	strhi	pc, [r1, -r0]!
    fb10:	strcs	r9, [r0], -r2, lsl #24
    fb14:	ldrtmi	r2, [r2], -r5, lsl #2
    fb18:	streq	pc, [ip, #-420]	; 0xfffffe5c
    fb1c:	cfstr32ls	mvfx9, [r4, #-56]	; 0xffffffc8
    fb20:	stmdb	r4, {r0, r1, r4, r5, r9, sl, lr}^
    fb24:	eorvs	r6, lr, r3, lsl #12
    fb28:	b	34db08 <__read_chk@plt+0x3465dc>
    fb2c:			; <UNDEFINED> instruction: 0xf1a44658
    fb30:	movwls	r0, #62216	; 0xf308
    fb34:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fb38:			; <UNDEFINED> instruction: 0x46324633
    fb3c:			; <UNDEFINED> instruction: 0x46074631
    fb40:	mrrc	7, 15, pc, r0, cr7	; <UNPREDICTABLE>
    fb44:	stmdacs	r0, {r0, r2, r9, sl, lr}
    fb48:	msrhi	CPSR_fx, #0
    fb4c:	ldrtmi	r4, [sl], -r3, lsl #12
    fb50:	ldrtmi	r9, [r1], -lr, lsl #16
    fb54:	bl	8cdb34 <__read_chk@plt+0x8c6608>
    fb58:	stmdacs	r0, {r0, r2, r9, sl, lr}
    fb5c:	ldrbthi	pc, [sp], #64	; 0x40	; <UNPREDICTABLE>
    fb60:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}
    fb64:			; <UNDEFINED> instruction: 0xf10007da
    fb68:	stmdals	r6, {r0, r2, r3, r4, r5, r8, r9, pc}
    fb6c:	b	ff44db50 <__read_chk@plt+0xff446624>
    fb70:	ldrmi	r2, [sl], -r0, lsl #6
    fb74:	mcr	6, 0, r4, cr9, cr9, {0}
    fb78:			; <UNDEFINED> instruction: 0xf7f70a90
    fb7c:			; <UNDEFINED> instruction: 0x4603ec34
    fb80:			; <UNDEFINED> instruction: 0xf0002800
    fb84:	mrc	4, 0, r8, cr9, cr15, {7}
    fb88:			; <UNDEFINED> instruction: 0x21002a90
    fb8c:			; <UNDEFINED> instruction: 0xf7f69804
    fb90:	strmi	lr, [r5], -r6, lsl #22
    fb94:			; <UNDEFINED> instruction: 0xf0402800
    fb98:	stmdals	ip, {r2, r5, r6, r8, sl, pc}
    fb9c:	ldrtpl	pc, [r2], sp, lsl #10	; <UNPREDICTABLE>
    fba0:	bl	1cdb84 <__read_chk@plt+0x1c6658>
    fba4:	strmi	r3, [r4], -r8, lsl #12
    fba8:	ldmdblt	r0, {fp, ip, sp, lr}
    fbac:	ldccs	0, cr14, [r1, #-36]!	; 0xffffffdc
    fbb0:			; <UNDEFINED> instruction: 0xf023d007
    fbb4:	ldrbpl	pc, [r0, #-3523]!	; 0xfffff23d	; <UNPREDICTABLE>
    fbb8:			; <UNDEFINED> instruction: 0xf8143501
    fbbc:	stmdacs	r0, {r0, r8, r9, sl, fp}
    fbc0:			; <UNDEFINED> instruction: 0xf50dd1f5
    fbc4:	stmdals	ip, {r2, r4, r5, r7, r8, r9, ip, lr}
    fbc8:	strcs	r4, [r0], #-1067	; 0xfffffbd5
    fbcc:	ldcmi	8, cr15, [r8], #-12
    fbd0:	b	4dbb4 <__read_chk@plt+0x46688>
    fbd4:	strmi	r9, [r5], -ip, lsl #18
    fbd8:			; <UNDEFINED> instruction: 0xf7f69809
    fbdc:	strls	lr, [r0, #-2790]	; 0xfffff51a
    fbe0:			; <UNDEFINED> instruction: 0x46339a11
    fbe4:	andls	r4, r1, r1, lsr #12
    fbe8:			; <UNDEFINED> instruction: 0xf7f7980f
    fbec:	strmi	lr, [r5], -r8, lsl #24
    fbf0:			; <UNDEFINED> instruction: 0xf0402800
    fbf4:	blls	1306a4 <__read_chk@plt+0x129178>
    fbf8:	blls	3e9c68 <__read_chk@plt+0x3e273c>
    fbfc:	blls	3a9c68 <__read_chk@plt+0x3a273c>
    fc00:			; <UNDEFINED> instruction: 0xf7f76818
    fc04:	blls	30a794 <__read_chk@plt+0x303268>
    fc08:	bfieq	r6, sl, #16, #4
    fc0c:			; <UNDEFINED> instruction: 0xf1004605
    fc10:	ldrtmi	r8, [r8], -lr, lsr #10
    fc14:			; <UNDEFINED> instruction: 0xf7f72700
    fc18:	vnmla.f32	s28, s18, s16
    fc1c:			; <UNDEFINED> instruction: 0xf7f70a90
    fc20:	blls	3ca538 <__read_chk@plt+0x3c300c>
    fc24:			; <UNDEFINED> instruction: 0xf7f66818
    fc28:	blls	40a7a8 <__read_chk@plt+0x40327c>
    fc2c:			; <UNDEFINED> instruction: 0xf7f66818
    fc30:	blls	14a7a0 <__read_chk@plt+0x143274>
    fc34:			; <UNDEFINED> instruction: 0xf7f66818
    fc38:	stmdals	r9, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
    fc3c:	ldmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fc40:	andsvs	r9, pc, r0, lsl fp	; <UNPREDICTABLE>
    fc44:			; <UNDEFINED> instruction: 0xf0402d00
    fc48:			; <UNDEFINED> instruction: 0xf1a986a6
    fc4c:	strtmi	r0, [sl], -ip, lsl #2
    fc50:	biccs	r9, r2, #0, 2
    fc54:	ldrdeq	lr, [r5, -sp]
    fc58:			; <UNDEFINED> instruction: 0xff4af007
    fc5c:			; <UNDEFINED> instruction: 0xf43f2800
    fc60:	cdp	14, 1, cr10, cr9, cr4, {5}
    fc64:			; <UNDEFINED> instruction: 0x4604ba10
    fc68:			; <UNDEFINED> instruction: 0x1620f8df
    fc6c:	stcls	6, cr4, [sp, #-224]	; 0xffffff20
    fc70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fc74:	svc	0x0040f7f6
    fc78:	strtmi	r4, [r0], -r6, lsl #12
    fc7c:	stmia	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fc80:	ldrtmi	r4, [r0], -r1, lsl #12
    fc84:	blx	ff0cbd28 <__read_chk@plt+0xff0c47fc>
    fc88:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
    fc8c:	and	r9, sp, r9, lsl #6
    fc90:	blt	44b4fc <__read_chk@plt+0x443fd0>
    fc94:			; <UNDEFINED> instruction: 0xf8df243b
    fc98:			; <UNDEFINED> instruction: 0xf6c005f8
    fc9c:	cfstrsls	mvf2, [sp, #-0]
    fca0:			; <UNDEFINED> instruction: 0xf0274478
    fca4:			; <UNDEFINED> instruction: 0xf859fb4b
    fca8:	movwls	r3, #39940	; 0x9c04
    fcac:	blcs	368d8 <__read_chk@plt+0x2f3ac>
    fcb0:	adchi	pc, r2, r0
    fcb4:			; <UNDEFINED> instruction: 0xf7f79809
    fcb8:	stmdals	r6, {r2, r4, r7, r8, fp, sp, lr, pc}
    fcbc:	bl	fe34dc9c <__read_chk@plt+0xfe346770>
    fcc0:	cmnle	fp, r0, lsl #24
    fcc4:	beq	fe44b52c <__read_chk@plt+0xfe444000>
    fcc8:	blx	ff4cbce4 <__read_chk@plt+0xff4c47b8>
    fccc:			; <UNDEFINED> instruction: 0xf0402800
    fcd0:	cdp	0, 1, cr8, cr8, cr3, {6}
    fcd4:			; <UNDEFINED> instruction: 0xf7f60a10
    fcd8:			; <UNDEFINED> instruction: 0x4606ecb4
    fcdc:			; <UNDEFINED> instruction: 0xf0402800
    fce0:			; <UNDEFINED> instruction: 0xf50d8287
    fce4:			; <UNDEFINED> instruction: 0x465853b2
    fce8:	movwls	r3, #49928	; 0xc308
    fcec:			; <UNDEFINED> instruction: 0xf7fd4619
    fcf0:	andls	pc, r6, r3, lsl #31
    fcf4:			; <UNDEFINED> instruction: 0xf0002800
    fcf8:	strcs	r8, [sl], #-205	; 0xffffff33
    fcfc:			; <UNDEFINED> instruction: 0xf6c046b0
    fd00:	ldrtmi	r2, [r7], -r0, lsl #8
    fd04:	adds	r9, fp, r3, lsl #12
    fd08:	mrc	7, 2, APSR_nzcv, cr8, cr6, {7}
    fd0c:	stmdacs	r0, {r2, r9, sl, lr}
    fd10:	adcshi	pc, sp, r0, asr #32
    fd14:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    fd18:	andcs	r2, r0, r5, lsl #4
    fd1c:	ldrbtmi	r4, [r9], #-1754	; 0xfffff926
    fd20:			; <UNDEFINED> instruction: 0xf7f646d8
    fd24:	ldrbmi	lr, [pc], -sl, ror #29
    fd28:	strtmi	r4, [r0], -r6, lsl #12
    fd2c:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fd30:			; <UNDEFINED> instruction: 0x46024659
    fd34:			; <UNDEFINED> instruction: 0xf0274630
    fd38:	andcs	pc, r0, r9, ror #20
    fd3c:			; <UNDEFINED> instruction: 0xff1af7fd
    fd40:			; <UNDEFINED> instruction: 0xf1bb465e
    fd44:			; <UNDEFINED> instruction: 0xf43f0f00
    fd48:			; <UNDEFINED> instruction: 0xf04fad8a
    fd4c:	ldrbmi	r0, [r6], -r0, lsl #20
    fd50:			; <UNDEFINED> instruction: 0x465746d0
    fd54:			; <UNDEFINED> instruction: 0xf0284658
    fd58:			; <UNDEFINED> instruction: 0x4658fdbf
    fd5c:	stmib	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fd60:			; <UNDEFINED> instruction: 0xf8dfe57d
    fd64:	andcs	r1, r5, #52, 10	; 0xd000000
    fd68:			; <UNDEFINED> instruction: 0xf7f64479
    fd6c:	ldrbmi	lr, [r9], -r6, asr #29
    fd70:	blx	6cbe14 <__read_chk@plt+0x6c48e8>
    fd74:			; <UNDEFINED> instruction: 0xf8dfe508
    fd78:	andcs	r1, r5, #36, 10	; 0x9000000
    fd7c:	andcs	r4, r0, r6, lsl #12
    fd80:	cfstrsls	mvf4, [sp, #-484]	; 0xfffffe1c
    fd84:	mrc	7, 5, APSR_nzcv, cr8, cr6, {7}
    fd88:	blt	44b5f4 <__read_chk@plt+0x4440c8>
    fd8c:	ldrtmi	r4, [r0], -r7, lsl #12
    fd90:	ldmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fd94:	ldrtmi	r4, [r8], -r1, lsl #12
    fd98:	blx	e4be3c <__read_chk@plt+0xe44910>
    fd9c:			; <UNDEFINED> instruction: 0xf7f66820
    fda0:			; <UNDEFINED> instruction: 0xf859ee8a
    fda4:	stmdacs	r0, {r2, sl, fp}
    fda8:	strthi	pc, [lr], r0
    fdac:	ldmdb	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fdb0:			; <UNDEFINED> instruction: 0xf7f69806
    fdb4:	strcs	lr, [r5], #2834	; 0xb12
    fdb8:	strcs	pc, [r0], #-1728	; 0xfffff940
    fdbc:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    fdc0:	andcs	r2, r0, r5, lsl #4
    fdc4:			; <UNDEFINED> instruction: 0xf7f64479
    fdc8:			; <UNDEFINED> instruction: 0x4606ee98
    fdcc:			; <UNDEFINED> instruction: 0xf7f64620
    fdd0:			; <UNDEFINED> instruction: 0x4601effc
    fdd4:			; <UNDEFINED> instruction: 0xf0274630
    fdd8:	mrc	10, 0, APSR_nzcv, cr8, cr9, {0}
    fddc:			; <UNDEFINED> instruction: 0xf0050a90
    fde0:	andcs	pc, r0, r7, asr #20
    fde4:			; <UNDEFINED> instruction: 0xf7fd4606
    fde8:	cdp	14, 1, cr15, cr8, cr5, {6}
    fdec:	ssatmi	r0, #17, r0, lsl #20
    fdf0:	stc	7, cr15, [r6], #-984	; 0xfffffc28
    fdf4:			; <UNDEFINED> instruction: 0xe7ad4637
    fdf8:			; <UNDEFINED> instruction: 0xf7f69806
    fdfc:	ldrb	lr, [sp, lr, ror #21]
    fe00:	b	14dde4 <__read_chk@plt+0x1468b8>
    fe04:	stmdavs	r0, {r1, r2, r9, sl, lr}
    fe08:	bl	fee4dde8 <__read_chk@plt+0xfee468bc>
    fe0c:	stmdacs	r0, {r2, r9, sl, lr}
    fe10:	orrshi	pc, r5, r0, asr #32
    fe14:	strne	pc, [ip], #2271	; 0x8df
    fe18:	andcs	r2, r0, r5, lsl #4
    fe1c:	sxtab16mi	r4, r2, r9, ror #8
    fe20:	mcr	7, 3, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    fe24:			; <UNDEFINED> instruction: 0x460746d0
    fe28:			; <UNDEFINED> instruction: 0xf7f66830
    fe2c:	ldrbmi	lr, [r6], -r4, ror #20
    fe30:			; <UNDEFINED> instruction: 0x46024659
    fe34:			; <UNDEFINED> instruction: 0x46574638
    fe38:			; <UNDEFINED> instruction: 0xf9e8f027
    fe3c:	andge	pc, ip, sp, asr #17
    fe40:			; <UNDEFINED> instruction: 0xf7fd9803
    fe44:			; <UNDEFINED> instruction: 0xe785fe97
    fe48:	bls	3b6a74 <__read_chk@plt+0x3af548>
    fe4c:	ldmdavs	r9, {r0, r2, fp, ip, pc}
    fe50:			; <UNDEFINED> instruction: 0xff2af002
    fe54:	ldrb	r9, [r1], -r6
    fe58:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fe5c:	stmdavs	r0, {r1, r2, r9, sl, lr}
    fe60:	bl	fe34de40 <__read_chk@plt+0xfe346914>
    fe64:	stmdacs	r0, {r2, r9, sl, lr}
    fe68:	msrhi	SPSR_fs, r0, asr #32
    fe6c:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    fe70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fe74:			; <UNDEFINED> instruction: 0xf7f62000
    fe78:	strmi	lr, [r7], -r0, asr #28
    fe7c:			; <UNDEFINED> instruction: 0xf7f66830
    fe80:			; <UNDEFINED> instruction: 0x4659ea3a
    fe84:	ldrtmi	r4, [r8], -r2, lsl #12
    fe88:			; <UNDEFINED> instruction: 0xf9c0f027
    fe8c:			; <UNDEFINED> instruction: 0xf6c0e7a9
    fe90:	ldr	r2, [pc, -r0, lsl #8]!
    fe94:	tstcs	r0, ip, lsl #30
    fe98:			; <UNDEFINED> instruction: 0xf50d9d06
    fe9c:	strcc	r5, [r8], #-1201	; 0xfffffb4f
    fea0:			; <UNDEFINED> instruction: 0x462a4638
    fea4:	bmi	fe44b6cc <__read_chk@plt+0xfe4441a0>
    fea8:	blx	184bec4 <__read_chk@plt+0x1844998>
    feac:	ldrtmi	r4, [r8], -r6, lsl #12
    feb0:	cdp2	0, 15, cr15, cr10, cr9, {1}
    feb4:	ldrtmi	r4, [r9], -r0, lsr #12
    feb8:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    febc:	vmlal.s8	q9, d0, d0
    fec0:	blls	1b0e40 <__read_chk@plt+0x1a9914>
    fec4:	movwls	r9, #37637	; 0x9305
    fec8:	vmov.16	d25[1], r4
    fecc:	bmi	ffe3e714 <__read_chk@plt+0xffe371e8>
    fed0:	ldrbtmi	sl, [fp], #-3355	; 0xfffff2e5
    fed4:	ldrbtmi	r9, [sl], #-771	; 0xfffffcfd
    fed8:			; <UNDEFINED> instruction: 0xf8dd3354
    fedc:	svcge	0x001a8028
    fee0:	bvs	38a61c <__read_chk@plt+0x3830f0>
    fee4:	bcs	44b70c <__read_chk@plt+0x4441e0>
    fee8:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    feec:	ldrmi	r2, [lr], -r0, lsl #8
    fef0:	eorls	pc, r8, sp, asr #17
    fef4:	stmdavs	sl!, {r2, r5, sp, lr, pc}
    fef8:			; <UNDEFINED> instruction: 0xf8d7b30a
    fefc:	ldrtmi	r9, [r1], -r0
    ff00:			; <UNDEFINED> instruction: 0xf7f74648
    ff04:	bicslt	lr, r0, lr, lsr r9
    ff08:	strbmi	r9, [r8], -r3, lsl #22
    ff0c:	msreq	SPSR_, r3, lsl #2
    ff10:	ldmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ff14:	blls	17c57c <__read_chk@plt+0x175050>
    ff18:	cdp	2, 1, cr2, cr8, cr5, {0}
    ff1c:			; <UNDEFINED> instruction: 0x46501a10
    ff20:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    ff24:			; <UNDEFINED> instruction: 0xf7f69305
    ff28:	ldmdavs	r9!, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    ff2c:			; <UNDEFINED> instruction: 0xf96ef027
    ff30:			; <UNDEFINED> instruction: 0xf6c02385
    ff34:			; <UNDEFINED> instruction: 0xf1bb2300
    ff38:	svclt	0x00080f00
    ff3c:	strcc	r4, [r1], #-1691	; 0xfffff965
    ff40:	strtmi	r2, [fp], -r0, lsl #2
    ff44:	ldrtmi	r9, [sl], -r1, lsl #2
    ff48:	strtmi	r9, [r1], -r0, lsl #2
    ff4c:	ldrdeq	pc, [r0], -r8
    ff50:	bl	ff04df30 <__read_chk@plt+0xff046a04>
    ff54:	stmdacs	r0, {r1, r7, r9, sl, lr}
    ff58:	strmi	sp, [r3], -sp, asr #1
    ff5c:			; <UNDEFINED> instruction: 0xf643b280
    ff60:	addsmi	r7, r0, #-268435441	; 0xf000000f
    ff64:	ldmdacs	sl!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    ff68:	eorlt	pc, r4, sp, asr #17
    ff6c:	bvs	38a6e8 <__read_chk@plt+0x3831bc>
    ff70:	andcs	fp, r1, r8, lsl #30
    ff74:	blt	44b7e0 <__read_chk@plt+0x4442b4>
    ff78:	andcs	fp, r0, r8, lsl pc
    ff7c:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    ff80:			; <UNDEFINED> instruction: 0x83aff040
    ff84:			; <UNDEFINED> instruction: 0xf7f64650
    ff88:	strmi	lr, [r1], -r4, asr #31
    ff8c:			; <UNDEFINED> instruction: 0xf0054650
    ff90:	cmncs	ip, pc, lsl sl	; <UNPREDICTABLE>
    ff94:	andcs	r4, r1, r0, lsl #13
    ff98:	bl	1c4df78 <__read_chk@plt+0x1c46a4c>
    ff9c:	stmdacs	r0, {r0, r1, ip, pc}
    ffa0:	ldrthi	pc, [ip], -r0	; <UNPREDICTABLE>
    ffa4:			; <UNDEFINED> instruction: 0xf7f64640
    ffa8:			; <UNDEFINED> instruction: 0x4604efb4
    ffac:			; <UNDEFINED> instruction: 0xf7f64650
    ffb0:			; <UNDEFINED> instruction: 0x4607efb0
    ffb4:			; <UNDEFINED> instruction: 0xf7f69808
    ffb8:	strmi	lr, [r5], -ip, lsr #31
    ffbc:			; <UNDEFINED> instruction: 0xf7f64630
    ffc0:	stmibne	r3!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    ffc4:	strtmi	r1, [sl], #-3354	; 0xfffff2e6
    ffc8:			; <UNDEFINED> instruction: 0xf7f64410
    ffcc:	blls	10b4bc <__read_chk@plt+0x103f90>
    ffd0:	tstvs	r8, r7, lsl #12
    ffd4:			; <UNDEFINED> instruction: 0xf0002800
    ffd8:	stcls	6, cr8, [r3], {19}
    ffdc:	strcs	r4, [r0, #-1601]	; 0xfffff9bf
    ffe0:			; <UNDEFINED> instruction: 0xf7f661e0
    ffe4:			; <UNDEFINED> instruction: 0x4651e99a
    ffe8:	movvs	r3, r1
    ffec:	ldmib	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fff0:	andcc	r9, r1, r8, lsl #18
    fff4:			; <UNDEFINED> instruction: 0xf7f66160
    fff8:			; <UNDEFINED> instruction: 0x4631e990
    fffc:	eorvs	r3, r0, #1
   10000:	bl	ff8cdfe0 <__read_chk@plt+0xff8c6ab4>
   10004:	lslspl	pc, sp, #10	; <UNPREDICTABLE>
   10008:			; <UNDEFINED> instruction: 0xf1043118
   1000c:			; <UNDEFINED> instruction: 0xf02a0030
   10010:	cdp	12, 1, cr15, cr8, cr5, {0}
   10014:			; <UNDEFINED> instruction: 0xf1041a90
   10018:			; <UNDEFINED> instruction: 0xf02a0040
   1001c:	stmdbls	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   10020:	subseq	pc, r0, r4, lsl #2
   10024:	blx	ffecc0d6 <__read_chk@plt+0xffec4baa>
   10028:			; <UNDEFINED> instruction: 0xf8599904
   1002c:			; <UNDEFINED> instruction: 0xf7f60c10
   10030:	stmdblt	r8, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}^
   10034:			; <UNDEFINED> instruction: 0xf8549c02
   10038:			; <UNDEFINED> instruction: 0xf0050c04
   1003c:			; <UNDEFINED> instruction: 0x4605f9f7
   10040:	stceq	8, cr15, [r4], {84}	; 0x54
   10044:	ldc	7, cr15, [r6, #-984]!	; 0xfffffc28
   10048:	strcs	r9, [r0], #-2819	; 0xfffff4fd
   1004c:	strtmi	r9, [r1], -r2, lsl #30
   10050:	ldceq	8, cr15, [r0], {89}	; 0x59
   10054:			; <UNDEFINED> instruction: 0xf1a7661d
   10058:	ldrvs	r0, [ip], r8, lsl #4
   1005c:	andls	r9, r8, #4, 22	; 0x1000
   10060:	stmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10064:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10068:	sbcshi	pc, sl, r0, asr #32
   1006c:	stceq	8, cr15, [r4], {87}	; 0x57
   10070:			; <UNDEFINED> instruction: 0xf9dcf005
   10074:	ldrvs	r9, [r8], r3, lsl #22
   10078:	stceq	8, cr15, [r4], {87}	; 0x57
   1007c:	ldc	7, cr15, [sl, #-984]	; 0xfffffc28
   10080:	stceq	8, cr15, [r8], {87}	; 0x57
   10084:			; <UNDEFINED> instruction: 0xf0002800
   10088:	mcr	4, 0, r8, cr8, cr0, {4}
   1008c:			; <UNDEFINED> instruction: 0xf8cdba10
   10090:	strtmi	r9, [fp], r8, lsr #32
   10094:	mcrls	6, 0, r4, cr8, cr1, {5}
   10098:			; <UNDEFINED> instruction: 0x4659e012
   1009c:			; <UNDEFINED> instruction: 0xf7f66830
   100a0:			; <UNDEFINED> instruction: 0xf10bee24
   100a4:	vmlane.f64	d0, d7, d1
   100a8:	strtmi	fp, [r0], -ip, lsl #30
   100ac:			; <UNDEFINED> instruction: 0xf7f64638
   100b0:			; <UNDEFINED> instruction: 0x4603ef30
   100b4:	movwcc	r4, #5688	; 0x1638
   100b8:			; <UNDEFINED> instruction: 0xf7f6441d
   100bc:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   100c0:			; <UNDEFINED> instruction: 0xf7f64659
   100c4:	strmi	lr, [r4], -lr, lsl #29
   100c8:	mvnle	r2, r0, lsl #16
   100cc:	stclne	6, cr4, [r8], #-28	; 0xffffffe4
   100d0:			; <UNDEFINED> instruction: 0xf8dd464e
   100d4:			; <UNDEFINED> instruction: 0xf7f69028
   100d8:	mrc	12, 0, lr, cr8, cr4, {5}
   100dc:			; <UNDEFINED> instruction: 0x4604ba10
   100e0:			; <UNDEFINED> instruction: 0xf0002800
   100e4:	blmi	1cf034c <__read_chk@plt+0x1ce8e20>
   100e8:	ldrbtmi	r9, [fp], #-3334	; 0xfffff2fa
   100ec:			; <UNDEFINED> instruction: 0xf8cd7007
   100f0:	ssatmi	r9, #18, r8
   100f4:	movwls	r9, #44808	; 0xaf08
   100f8:			; <UNDEFINED> instruction: 0xf1bbe00b
   100fc:	svclt	0x00140f00
   10100:			; <UNDEFINED> instruction: 0x46314659
   10104:			; <UNDEFINED> instruction: 0xf7f64620
   10108:			; <UNDEFINED> instruction: 0x4658ec12
   1010c:	svc	0x00ccf7f6
   10110:	ldmdavs	r8!, {r0, r8, sl, ip, sp}
   10114:			; <UNDEFINED> instruction: 0xf7f64629
   10118:	strmi	lr, [r6], -r4, ror #28
   1011c:	rsbsle	r2, r5, r0, lsl #16
   10120:			; <UNDEFINED> instruction: 0x46296838
   10124:	stcl	7, cr15, [r0, #984]!	; 0x3d8
   10128:	strmi	r7, [r3], r2, lsr #16
   1012c:	rscle	r2, r4, r0, lsl #20
   10130:			; <UNDEFINED> instruction: 0xf7f64620
   10134:	blls	2cbcf4 <__read_chk@plt+0x2c47c8>
   10138:	eorpl	r8, r2, #1703936	; 0x1a0000
   1013c:			; <UNDEFINED> instruction: 0xf6c0e7dd
   10140:	strbt	r2, [r7], -r0, lsl #8
   10144:	strcs	pc, [r0], #-1728	; 0xfffff940
   10148:	ldmdbls	r2, {r4, r7, r9, sl, sp, lr, pc}
   1014c:	andcs	r4, r5, #32, 12	; 0x2000000
   10150:	ldcl	7, cr15, [r2], {246}	; 0xf6
   10154:	strtmi	r4, [r8], -r4, lsl #12
   10158:	svc	0x0030f7f5
   1015c:	strtmi	r4, [r0], -r1, lsl #12
   10160:			; <UNDEFINED> instruction: 0xf854f027
   10164:	ldmdbmi	r4, {r0, r2, r4, r6, r8, sl, sp, lr, pc}^
   10168:	cdp	2, 1, cr2, cr9, cr5, {0}
   1016c:	ldrbtmi	fp, [r9], #-2576	; 0xfffff5f0
   10170:			; <UNDEFINED> instruction: 0xf7f69d0d
   10174:	stccs	12, cr14, [r0], {194}	; 0xc2
   10178:	addshi	pc, r3, #0
   1017c:	strcs	r4, [r5], #-1569	; 0xfffff9df
   10180:			; <UNDEFINED> instruction: 0xf844f027
   10184:	stccc	8, cr15, [r4], {89}	; 0x59
   10188:	strcs	pc, [r0], #-1728	; 0xfffff940
   1018c:	str	r9, [sp, #777]	; 0x309
   10190:	andcs	r4, r5, #1212416	; 0x128000
   10194:			; <UNDEFINED> instruction: 0xf7f64479
   10198:			; <UNDEFINED> instruction: 0xf027ecb0
   1019c:	ldr	pc, [r5], #2053	; 0x805
   101a0:	andcs	r4, r5, #1163264	; 0x11c000
   101a4:	bpl	fe44b9d0 <__read_chk@plt+0xfe4444a4>
   101a8:	ldrbtmi	r2, [r9], #-1363	; 0xfffffaad
   101ac:	strcs	pc, [r0, #-1728]	; 0xfffff940
   101b0:	stc	7, cr15, [r2], #984	; 0x3d8
   101b4:			; <UNDEFINED> instruction: 0xf82af027
   101b8:	stmdbmi	r2, {r0, r1, r3, r5, r8, sl, sp, lr, pc}^
   101bc:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
   101c0:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   101c4:	ldr	r6, [ip], #-2098	; 0xfffff7ce
   101c8:	bcs	2a2b8 <__read_chk@plt+0x22d8c>
   101cc:	mvnshi	pc, r0
   101d0:	stmdals	r5, {r0, r3, r8, r9, fp, ip, pc}
   101d4:			; <UNDEFINED> instruction: 0xf0026819
   101d8:	stmdacs	r0, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   101dc:	mvnshi	pc, r0
   101e0:	str	r9, [r2], #6
   101e4:	stmdbls	r6, {r3, r4, r5, fp, lr}
   101e8:			; <UNDEFINED> instruction: 0xf0054478
   101ec:	ldrt	pc, [ip], #2983	; 0xba7	; <UNPREDICTABLE>
   101f0:	stmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   101f4:	stmdavs	r0, {r1, r2, r9, sl, lr}
   101f8:	stmib	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   101fc:	tstlt	r8, r4, lsl #12
   10200:	strcs	pc, [r0], #-1728	; 0xfffff940
   10204:	andcs	r4, r5, #802816	; 0xc4000
   10208:			; <UNDEFINED> instruction: 0xe6334479
   1020c:	blt	44ba74 <__read_chk@plt+0x444548>
   10210:			; <UNDEFINED> instruction: 0xf8dd464e
   10214:	blls	b427c <__read_chk@plt+0xacd50>
   10218:	stceq	8, cr15, [r8], {83}	; 0x53
   1021c:	stmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10220:	stccc	8, cr15, [ip], {89}	; 0x59
   10224:	stmdals	r3, {r9, sp}
   10228:	bne	fe677644 <__read_chk@plt+0xfe670118>
   1022c:	stccs	8, cr15, [ip], {73}	; 0x49
   10230:	svclt	0x00189a07
   10234:	subvs	r2, r5, #1073741824	; 0x40000000
   10238:	strbvs	r4, [r4], -r5, lsl #12
   1023c:	sbcvs	r2, r3, #16777216	; 0x1000000
   10240:	stmibvs	pc!, {r0, r7, r9, sp, lr}^	; <UNPREDICTABLE>
   10244:	sub	r6, r5, r0, lsl r8
   10248:	ldrdeq	r8, [r5], -sl
   1024c:	muleq	r5, lr, r1
   10250:	andeq	r0, r0, r0, asr r7
   10254:	andeq	r7, r5, ip, lsl #3
   10258:	andeq	fp, r3, r6, lsr #5
   1025c:	ldrdeq	fp, [r3], -r8
   10260:	andeq	r0, r0, r8, ror r7
   10264:	andeq	sl, r3, lr, lsr #10
   10268:	andeq	fp, r3, r4, ror #10
   1026c:	andeq	fp, r3, r8, lsl r5
   10270:	andeq	fp, r3, lr, lsr #10
   10274:	muleq	r3, r6, r1
   10278:	andeq	r6, r5, sl, lsr #31
   1027c:	strheq	fp, [r3], -r2
   10280:	andeq	r0, r0, r4, asr #14
   10284:	strdeq	fp, [r3], -r2
   10288:	strdeq	fp, [r3], -lr
   1028c:	andeq	fp, r3, r6, ror #1
   10290:	strdeq	fp, [r3], -r0
   10294:	andeq	sl, r3, r6, lsl sp
   10298:	andeq	sl, r3, r0, lsr #25
   1029c:	andeq	sl, r3, r4, lsr #28
   102a0:	strdeq	sl, [r3], -r4
   102a4:	andeq	sl, r3, r0, asr ip
   102a8:	andeq	sl, r3, r6, ror #30
   102ac:	andeq	fp, r3, r6, asr #6
   102b0:	ldrdeq	sl, [r3], -r2
   102b4:	andeq	sl, r3, r6, lsl #28
   102b8:	andeq	sl, r3, sl, asr #18
   102bc:	andeq	sl, r3, r0, lsl #21
   102c0:	andeq	sl, r3, lr, asr #21
   102c4:	andeq	sl, r3, r6, asr #18
   102c8:	andeq	sl, r3, r0, ror #21
   102cc:	andeq	sl, r3, r0, lsl #24
   102d0:	rsbvs	r6, ip, r8, lsr #16
   102d4:			; <UNDEFINED> instruction: 0xf7fd4639
   102d8:			; <UNDEFINED> instruction: 0x4605fadb
   102dc:	mvnsle	r2, r0, lsl #16
   102e0:	ldrtmi	r9, [r8], -r5
   102e4:	mrc2	7, 2, pc, cr14, cr13, {7}
   102e8:	ldmdavs	fp, {r0, r1, r3, r8, r9, fp, ip, pc}^
   102ec:	blcs	21b10 <__read_chk@plt+0x1a5e4>
   102f0:	andhi	pc, r8, #64	; 0x40
   102f4:	blt	44bb1c <__read_chk@plt+0x4445f0>
   102f8:			; <UNDEFINED> instruction: 0xf8dd9d03
   102fc:			; <UNDEFINED> instruction: 0xf8dfb014
   10300:			; <UNDEFINED> instruction: 0xf8cd3958
   10304:	ssatmi	r9, #18, r8
   10308:	movwls	r4, #42107	; 0xa47b
   1030c:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
   10310:	svcvs	0x0023b16c
   10314:	vfmsvs.f16	s23, s12, s6	; <UNPREDICTABLE>
   10318:	stmibvs	r9!, {r1, r2, r4, r5, r8, ip, sp, pc}^
   1031c:			; <UNDEFINED> instruction: 0xf7f669e0
   10320:	stmdacs	r0, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
   10324:	mvnshi	pc, r0
   10328:	stccs	8, cr6, [r0], {36}	; 0x24
   1032c:	mrc	1, 0, sp, cr8, cr1, {7}
   10330:			; <UNDEFINED> instruction: 0x46390a10
   10334:	andslt	pc, r4, sp, asr #17
   10338:			; <UNDEFINED> instruction: 0xf8dd464e
   1033c:			; <UNDEFINED> instruction: 0xf7f79018
   10340:	mrc	8, 0, lr, cr8, cr6, {4}
   10344:			; <UNDEFINED> instruction: 0x4604ba10
   10348:			; <UNDEFINED> instruction: 0xf0402800
   1034c:	mnf<illegal precision>p	f0, #0.5
   10350:			; <UNDEFINED> instruction: 0xf7f60a10
   10354:	stmdals	r7, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   10358:	stcls	6, cr4, [r3], {35}	; 0x23
   1035c:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10360:			; <UNDEFINED> instruction: 0xf8df6805
   10364:	ldrbtmi	r1, [sl], #-2300	; 0xfffff704
   10368:	ldrbtmi	r6, [r9], #-37	; 0xffffffdb
   1036c:	stmdals	fp, {r2, sp, lr}
   10370:	stmdbvs	r0, {r1, sl, fp, ip, pc}^
   10374:	ldccc	8, cr15, [r0], {68}	; 0x44
   10378:			; <UNDEFINED> instruction: 0xf8c2f023
   1037c:	stmdavs	fp, {r0, r1, r2, r8, fp, ip, pc}
   10380:	beq	fe44bba8 <__read_chk@plt+0xfe44467c>
   10384:	stflsd	f3, [r5, #-204]	; 0xffffff34
   10388:	addsvs	r2, sl, r1, lsl #4
   1038c:	blcs	2a400 <__read_chk@plt+0x22ed4>
   10390:	strls	sp, [r5, #-507]	; 0xfffffe05
   10394:	strcs	r9, [r0], #-3330	; 0xfffff2fe
   10398:	stmiane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1039c:	beq	fe44bc04 <__read_chk@plt+0xfe4446d8>
   103a0:			; <UNDEFINED> instruction: 0xf8454479
   103a4:			; <UNDEFINED> instruction: 0xf7f64c08
   103a8:			; <UNDEFINED> instruction: 0xf1a5ef38
   103ac:	andls	r0, r3, #12, 4	; 0xc0000000
   103b0:	stceq	8, cr15, [ip], {69}	; 0x45
   103b4:			; <UNDEFINED> instruction: 0xf0002800
   103b8:			; <UNDEFINED> instruction: 0xf8dd8270
   103bc:	strtmi	fp, [r3], -ip
   103c0:	bne	fe44bc28 <__read_chk@plt+0xfe4446fc>
   103c4:	ldrbmi	r9, [r8], -r8, lsl #20
   103c8:	blx	ffb4e3ca <__read_chk@plt+0xffb46e9e>
   103cc:	stmdacs	r0, {r2, r9, sl, lr}
   103d0:	andshi	pc, lr, #64	; 0x40
   103d4:	ldrdeq	pc, [r0], -fp
   103d8:	stcl	7, cr15, [r0, #-984]	; 0xfffffc28
   103dc:	blls	2377ec <__read_chk@plt+0x2302c0>
   103e0:	andsvs	r4, ip, r8, lsr #12
   103e4:	svc	0x009ef7f5
   103e8:	subeq	pc, r1, #1073741825	; 0x40000001
   103ec:			; <UNDEFINED> instruction: 0xf8dfb110
   103f0:	ldrbtmi	r2, [sl], #-2168	; 0xfffff788
   103f4:			; <UNDEFINED> instruction: 0xf7f59205
   103f8:			; <UNDEFINED> instruction: 0xf8dfedca
   103fc:	bls	1565c4 <__read_chk@plt+0x14f098>
   10400:			; <UNDEFINED> instruction: 0x46034479
   10404:	andls	r9, r0, r4, lsl #16
   10408:	ldcl	7, cr15, [r6], #984	; 0x3d8
   1040c:			; <UNDEFINED> instruction: 0xf8539b02
   10410:	movwls	r3, #23556	; 0x5c04
   10414:			; <UNDEFINED> instruction: 0xf0002b00
   10418:	ldmdavc	fp, {r2, r3, r4, r5, r7, r8, r9, pc}
   1041c:	stflsd	f3, [r5, #-268]	; 0xfffffef4
   10420:	blcs	bd8ce0 <__read_chk@plt+0xbd17b4>
   10424:	eorvc	fp, sl, r8, lsl #30
   10428:	svccc	0x0001f815
   1042c:	mvnsle	r2, r0, lsl #22
   10430:	vstrls	d9, [r2, #-44]	; 0xffffffd4
   10434:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10438:	movwcs	r6, #2392	; 0x958
   1043c:	stccs	8, cr15, [r4], {85}	; 0x55
   10440:			; <UNDEFINED> instruction: 0xf0234479
   10444:	andls	pc, r5, sp, asr r8	; <UNPREDICTABLE>
   10448:	stceq	8, cr15, [r4], {85}	; 0x55
   1044c:	mcr	7, 1, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
   10450:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10454:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
   10458:	mrc	7, 6, APSR_nzcv, cr14, cr6, {7}
   1045c:	beq	44bc84 <__read_chk@plt+0x444758>
   10460:			; <UNDEFINED> instruction: 0xf0002800
   10464:	cmpcs	r1, lr, asr r3
   10468:	smlabteq	r4, r0, r2, pc	; <UNPREDICTABLE>
   1046c:	bge	734884 <__read_chk@plt+0x72d358>
   10470:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10474:	andshi	pc, r8, sp, asr #17
   10478:	smlsdxls	sl, r9, r4, r4
   1047c:	bvs	30abb8 <__read_chk@plt+0x30368c>
   10480:	cfmadd32	mvax0, mvfx4, mvfx9, mvfx7
   10484:			; <UNDEFINED> instruction: 0xf8df1a10
   10488:			; <UNDEFINED> instruction: 0xf8dd17f4
   1048c:	ldrmi	fp, [r2], ip
   10490:			; <UNDEFINED> instruction: 0xf8dd4479
   10494:	andsls	r8, r0, #32
   10498:	stmib	sp, {r0, r4, r8, ip, pc}^
   1049c:	eor	r4, r8, sp, lsl #18
   104a0:	blx	8b6cb8 <__read_chk@plt+0x8af78c>
   104a4:	mvnmi	pc, #12582912	; 0xc00000
   104a8:	streq	pc, [r1, #-21]	; 0xffffffeb
   104ac:	teqcs	sl, r4, lsr r1
   104b0:	stmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   104b4:	subsle	r2, pc, r0, lsl #16
   104b8:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   104bc:			; <UNDEFINED> instruction: 0x4648213a
   104c0:	svc	0x00f8f7f6
   104c4:	stmdacs	r0, {r2, r9, sl, lr}
   104c8:	blls	204628 <__read_chk@plt+0x1fd0fc>
   104cc:	andvc	r4, r5, r9, asr #12
   104d0:			; <UNDEFINED> instruction: 0xf7fd6818
   104d4:	teqcs	sl, #3620864	; 0x374000	; <UNPREDICTABLE>
   104d8:	strmi	r7, [r1], -r3, lsr #32
   104dc:			; <UNDEFINED> instruction: 0xf0002800
   104e0:	stmdavs	r3, {r2, r4, r6, r7, r8, pc}^
   104e4:			; <UNDEFINED> instruction: 0xf0002b00
   104e8:			; <UNDEFINED> instruction: 0x608581b3
   104ec:			; <UNDEFINED> instruction: 0xf7f64630
   104f0:			; <UNDEFINED> instruction: 0xf8dbeddc
   104f4:	ldrbmi	r0, [r1], -r0
   104f8:	blx	ff14e4f4 <__read_chk@plt+0xff146fc8>
   104fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   10500:	msrhi	CPSR_fsx, r0
   10504:	ldrdcc	pc, [r0], -r8
   10508:			; <UNDEFINED> instruction: 0xf8c83301
   1050c:	ldmdavc	r3!, {ip, sp}
   10510:	sbcslt	r3, fp, #101376	; 0x18c00
   10514:	stmible	r3, {r1, r4, r8, r9, fp, sp}^
   10518:			; <UNDEFINED> instruction: 0x46304639
   1051c:	stmia	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10520:	andcs	r4, sl, r9, lsr r6
   10524:	b	ff3ce504 <__read_chk@plt+0xff3c6fd8>
   10528:			; <UNDEFINED> instruction: 0xf8dfe7e0
   1052c:	andcs	r1, r5, #84, 14	; 0x1500000
   10530:	andcs	r4, r0, r4, lsl #12
   10534:	cfstrsls	mvf4, [sp, #-484]	; 0xfffffe1c
   10538:	b	ff7ce518 <__read_chk@plt+0xff7c6fec>
   1053c:	blt	44bda8 <__read_chk@plt+0x44487c>
   10540:	strtmi	r4, [r0], -r7, lsl #12
   10544:	ldc	7, cr15, [sl, #-980]!	; 0xfffffc2c
   10548:	strmi	r9, [r2], -ip, lsl #18
   1054c:			; <UNDEFINED> instruction: 0xf0264638
   10550:	ldmdavs	r3!, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   10554:			; <UNDEFINED> instruction: 0xf7ff9309
   10558:			; <UNDEFINED> instruction: 0xf8dfbba9
   1055c:	cdp	7, 0, cr1, cr9, cr8, {1}
   10560:	andcs	r6, r5, #144, 20	; 0x90000
   10564:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   10568:			; <UNDEFINED> instruction: 0x4601e5f2
   1056c:			; <UNDEFINED> instruction: 0xf0029805
   10570:	andls	pc, r6, r5, ror sl	; <UNPREDICTABLE>
   10574:	blt	fed8e578 <__read_chk@plt+0xfed8704c>
   10578:	beq	44bde4 <__read_chk@plt+0x4448b8>
   1057c:			; <UNDEFINED> instruction: 0xf7f64639
   10580:			; <UNDEFINED> instruction: 0xe7c9e8b8
   10584:			; <UNDEFINED> instruction: 0x1700f8df
   10588:	ldrbcs	r2, [r3, #-517]	; 0xfffffdfb
   1058c:	strcs	pc, [r0, #-1728]	; 0xfffff940
   10590:			; <UNDEFINED> instruction: 0xf7f64479
   10594:			; <UNDEFINED> instruction: 0xf026eab2
   10598:			; <UNDEFINED> instruction: 0xf7fffe39
   1059c:			; <UNDEFINED> instruction: 0xf7fdbb3a
   105a0:	strtmi	pc, [r8], -r9, ror #21
   105a4:	stc	7, cr15, [r0, #984]	; 0x3d8
   105a8:	ldceq	8, cr15, [r0], {89}	; 0x59
   105ac:	ldcl	7, cr15, [sl, #984]	; 0x3d8
   105b0:			; <UNDEFINED> instruction: 0xf7f64628
   105b4:			; <UNDEFINED> instruction: 0x4628ed7a
   105b8:	ldcl	7, cr15, [r6, #-984]!	; 0xfffffc28
   105bc:			; <UNDEFINED> instruction: 0xf7f64628
   105c0:			; <UNDEFINED> instruction: 0xf859ed74
   105c4:			; <UNDEFINED> instruction: 0xf7f60c0c
   105c8:			; <UNDEFINED> instruction: 0xf7ffed70
   105cc:			; <UNDEFINED> instruction: 0xf8dfb95d
   105d0:	ldrbtmi	r0, [r8], #-1724	; 0xfffff944
   105d4:	stc2l	0, cr15, [r8, #152]!	; 0x98
   105d8:	cmnlt	r3, fp, lsr r8
   105dc:	ssateq	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   105e0:			; <UNDEFINED> instruction: 0xf0264478
   105e4:	ldmdavs	r8!, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   105e8:			; <UNDEFINED> instruction: 0xf95af005
   105ec:	ssateq	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   105f0:			; <UNDEFINED> instruction: 0xf0264478
   105f4:	stmdavs	fp!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   105f8:			; <UNDEFINED> instruction: 0xf8dfb1a3
   105fc:	ldrbtmi	r0, [r8], #-1692	; 0xfffff964
   10600:			; <UNDEFINED> instruction: 0xff00f026
   10604:			; <UNDEFINED> instruction: 0xf0056828
   10608:			; <UNDEFINED> instruction: 0xf8dff94b
   1060c:	ldrbtmi	r0, [r8], #-1680	; 0xfffff970
   10610:	cdp2	0, 15, cr15, cr8, cr6, {1}
   10614:			; <UNDEFINED> instruction: 0xf0054630
   10618:			; <UNDEFINED> instruction: 0xf8dff959
   1061c:	ldrbtmi	r0, [r8], #-1668	; 0xfffff97c
   10620:	cdp2	0, 15, cr15, cr0, cr6, {1}
   10624:			; <UNDEFINED> instruction: 0x067cf8df
   10628:			; <UNDEFINED> instruction: 0xf0264478
   1062c:			; <UNDEFINED> instruction: 0xf7fffeeb
   10630:			; <UNDEFINED> instruction: 0xf8dfba5c
   10634:	andcs	r1, r5, #116, 12	; 0x7400000
   10638:	andcs	r4, r0, r4, lsl #12
   1063c:	cfstrsls	mvf4, [sp, #-484]	; 0xfffffe1c
   10640:	b	16ce620 <__read_chk@plt+0x16c70f4>
   10644:	blt	44beb0 <__read_chk@plt+0x444984>
   10648:	strtmi	r4, [r0], -r6, lsl #12
   1064c:	bl	fef4e62c <__read_chk@plt+0xfef47100>
   10650:	ldrtmi	r4, [r0], -r1, lsl #12
   10654:	ldc2l	0, cr15, [sl, #152]	; 0x98
   10658:	stccc	8, cr15, [r4], {89}	; 0x59
   1065c:			; <UNDEFINED> instruction: 0xf7ff9309
   10660:			; <UNDEFINED> instruction: 0xf8dfbb25
   10664:	andcs	r1, r5, #72, 12	; 0x4800000
   10668:	ldrbtmi	r2, [r9], #-0
   1066c:			; <UNDEFINED> instruction: 0xf7f6e570
   10670:	strmi	lr, [r1], -ip, lsr #23
   10674:			; <UNDEFINED> instruction: 0xf0269813
   10678:			; <UNDEFINED> instruction: 0xf7fffe61
   1067c:	blls	2ff1ac <__read_chk@plt+0x2f7c80>
   10680:	bvs	ff6d8e9c <__read_chk@plt+0xff6d1970>
   10684:			; <UNDEFINED> instruction: 0xf0002b00
   10688:			; <UNDEFINED> instruction: 0xf8df80ec
   1068c:	strtmi	r1, [r8], -r4, lsr #12
   10690:	ldrbtmi	r9, [r9], #-1285	; 0xfffffafb
   10694:	b	c4e674 <__read_chk@plt+0xc47148>
   10698:			; <UNDEFINED> instruction: 0xf0264621
   1069c:	strls	pc, [r9, #-3461]	; 0xfffff27b
   106a0:			; <UNDEFINED> instruction: 0xf8dfe412
   106a4:	ldrbtmi	r4, [ip], #-1552	; 0xfffff9f0
   106a8:			; <UNDEFINED> instruction: 0xf7f6e568
   106ac:	strmi	lr, [r4], -r8, lsl #19
   106b0:			; <UNDEFINED> instruction: 0xf6c0b108
   106b4:			; <UNDEFINED> instruction: 0xf8df2400
   106b8:	andcs	r1, r5, #0, 12
   106bc:	stcls	0, cr2, [r9, #-0]
   106c0:			; <UNDEFINED> instruction: 0xf7f64479
   106c4:			; <UNDEFINED> instruction: 0xee08ea1a
   106c8:			; <UNDEFINED> instruction: 0x46200a10
   106cc:	bl	1f4e6ac <__read_chk@plt+0x1f47180>
   106d0:			; <UNDEFINED> instruction: 0x4659463a
   106d4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   106d8:			; <UNDEFINED> instruction: 0xf0260a10
   106dc:			; <UNDEFINED> instruction: 0xf7fffd97
   106e0:			; <UNDEFINED> instruction: 0xf8dfbbaf
   106e4:	andcs	r1, r5, #216, 10	; 0x36000000
   106e8:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
   106ec:	b	14e6cc <__read_chk@plt+0x1471a0>
   106f0:	strmi	r9, [r4], -r3, lsl #22
   106f4:			; <UNDEFINED> instruction: 0xf7f64618
   106f8:	strmi	lr, [r1], -r8, ror #22
   106fc:			; <UNDEFINED> instruction: 0xf0264620
   10700:	ldrt	pc, [pc], #-3461	; 10708 <__read_chk@plt+0x91dc>	; <UNPREDICTABLE>
   10704:	ldrne	pc, [r8, #2271]!	; 0x8df
   10708:	stmdals	r5, {r0, r2, r9, sp}
   1070c:			; <UNDEFINED> instruction: 0xf7f64479
   10710:			; <UNDEFINED> instruction: 0x4639e9f4
   10714:	stc2l	0, cr15, [r8, #-152]	; 0xffffff68
   10718:	ldmdavs	r2!, {r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}
   1071c:	ldrtmi	r9, [r0], -r5
   10720:			; <UNDEFINED> instruction: 0xf004920c
   10724:	mcrvs	8, 7, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
   10728:	ldc	7, cr15, [lr], #984	; 0x3d8
   1072c:	bls	337348 <__read_chk@plt+0x32fe1c>
   10730:	ldrmi	r6, [r0], -r3, ror #13
   10734:	svc	0x0084f7f5
   10738:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
   1073c:	cfstrdge	mvd15, [r6, #252]!	; 0xfc
   10740:	ldrmi	r9, [r8], -sl, lsl #18
   10744:			; <UNDEFINED> instruction: 0xf7f62205
   10748:			; <UNDEFINED> instruction: 0x4604e9d8
   1074c:	ldcl	7, cr15, [lr, #-984]	; 0xfffffc28
   10750:			; <UNDEFINED> instruction: 0xf7f56800
   10754:			; <UNDEFINED> instruction: 0x4601edd0
   10758:			; <UNDEFINED> instruction: 0xf0264620
   1075c:	ldrb	pc, [r5, #3415]	; 0xd57	; <UNPREDICTABLE>
   10760:			; <UNDEFINED> instruction: 0xf8dd9b03
   10764:	ldmib	sp, {r3, r4, pc}^
   10768:	ldmdavs	r8, {r1, r3, r9, sl, ip, sp, lr}
   1076c:	strge	lr, [ip], #-2525	; 0xfffff623
   10770:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   10774:	bl	14e754 <__read_chk@plt+0x147228>
   10778:			; <UNDEFINED> instruction: 0xf0002800
   1077c:	blls	b0cb4 <__read_chk@plt+0xa9788>
   10780:	ldccc	8, cr15, [r0], {83}	; 0x53
   10784:			; <UNDEFINED> instruction: 0xf0402b00
   10788:	blls	b0be8 <__read_chk@plt+0xa96bc>
   1078c:	stceq	8, cr15, [ip], {83}	; 0x53
   10790:	b	ffdce770 <__read_chk@plt+0xffdc7244>
   10794:			; <UNDEFINED> instruction: 0xf0402800
   10798:	mnfez	f0, f6
   1079c:			; <UNDEFINED> instruction: 0xf7f60a10
   107a0:	stmdacs	r0, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
   107a4:	orrshi	pc, r7, r0, asr #32
   107a8:			; <UNDEFINED> instruction: 0xf8559d02
   107ac:			; <UNDEFINED> instruction: 0xf7f60c0c
   107b0:	cdp	13, 1, cr14, cr8, cr0, {1}
   107b4:	movwcs	r0, #2576	; 0xa10
   107b8:	stccc	8, cr15, [ip], {69}	; 0x45
   107bc:	ldc	7, cr15, [r8, #-984]	; 0xfffffc28
   107c0:			; <UNDEFINED> instruction: 0xf0402800
   107c4:	mnf<illegal precision>m	f0, #2.0
   107c8:	stmdals	r5, {r4, r7, r9, fp, ip}
   107cc:	mcr	7, 2, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
   107d0:			; <UNDEFINED> instruction: 0xf7f6b1f0
   107d4:	pkhbtmi	lr, r3, ip, lsl #26
   107d8:			; <UNDEFINED> instruction: 0xf7f56800
   107dc:			; <UNDEFINED> instruction: 0x4604eed0
   107e0:			; <UNDEFINED> instruction: 0xf6c0b108
   107e4:			; <UNDEFINED> instruction: 0xf8df2400
   107e8:	andcs	r1, r5, #220, 8	; 0xdc000000
   107ec:	ldrbtmi	r2, [r9], #-0
   107f0:	stmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   107f4:	beq	44c01c <__read_chk@plt+0x444af0>
   107f8:	ldrdeq	pc, [r0], -fp
   107fc:	ldcl	7, cr15, [sl, #-980]!	; 0xfffffc2c
   10800:	bcs	fe44c068 <__read_chk@plt+0xfe444b3c>
   10804:	strmi	r9, [r3], -r5, lsl #18
   10808:	beq	44c070 <__read_chk@plt+0x444b44>
   1080c:	ldc2l	0, cr15, [lr], #152	; 0x98
   10810:			; <UNDEFINED> instruction: 0xf7f62000
   10814:	blls	cb944 <__read_chk@plt+0xc4418>
   10818:	stceq	8, cr15, [ip], {83}	; 0x53
   1081c:	stcl	7, cr15, [r8], #984	; 0x3d8
   10820:	beq	fe44c088 <__read_chk@plt+0xfe444b5c>
   10824:	mcrr	7, 15, pc, r0, cr6	; <UNPREDICTABLE>
   10828:			; <UNDEFINED> instruction: 0xf7f69805
   1082c:	stcls	12, cr14, [r9, #-248]	; 0xffffff08
   10830:			; <UNDEFINED> instruction: 0xf43f2c00
   10834:			; <UNDEFINED> instruction: 0xf8dfa811
   10838:	andcs	r1, r5, #144, 8	; 0x90000000
   1083c:	stcls	0, cr2, [r9, #-0]
   10840:	strcs	r4, [r0], #-1145	; 0xfffffb87
   10844:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10848:	stc2l	0, cr15, [r0], #152	; 0x98
   1084c:	stmdalt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10850:	ldrtmi	r9, [r8], -r8
   10854:			; <UNDEFINED> instruction: 0xf7fd930f
   10858:	stmdbls	r8, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   1085c:	addvs	r9, fp, pc, lsl #22
   10860:			; <UNDEFINED> instruction: 0xf8dfe644
   10864:	cmncs	r0, #104, 8	; 0x68000000
   10868:	ldrmi	r9, [ip], -r6, lsl #16
   1086c:			; <UNDEFINED> instruction: 0xf7f64479
   10870:	vnmla.f16	s28, s16, s8
   10874:			; <UNDEFINED> instruction: 0xf0261a90
   10878:	strtmi	pc, [r3], -r9, asr #25
   1087c:	movwcs	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   10880:	movwcs	r9, #4873	; 0x1309
   10884:			; <UNDEFINED> instruction: 0xf7ff9305
   10888:			; <UNDEFINED> instruction: 0xf7f5bb1f
   1088c:	ldmdbls	r1, {r7, r8, r9, fp, sp, lr, pc}
   10890:	ldrtmi	r4, [r8], -r2, lsl #12
   10894:	bl	ff9ce874 <__read_chk@plt+0xff9c7348>
   10898:			; <UNDEFINED> instruction: 0xf7f6e63e
   1089c:			; <UNDEFINED> instruction: 0x4683ecb8
   108a0:			; <UNDEFINED> instruction: 0xf7f56800
   108a4:	strmi	lr, [r4], -ip, ror #28
   108a8:			; <UNDEFINED> instruction: 0xf6c0b108
   108ac:			; <UNDEFINED> instruction: 0xf8df2400
   108b0:	andcs	r1, r5, #32, 8	; 0x20000000
   108b4:	andls	r2, r5, r0
   108b8:			; <UNDEFINED> instruction: 0xf7f64479
   108bc:	andls	lr, r3, lr, lsl r9
   108c0:	ldrdeq	pc, [r0], -fp
   108c4:	ldc	7, cr15, [r6, #-980]	; 0xfffffc2c
   108c8:	vnmls.f64	d9, d8, d3
   108cc:			; <UNDEFINED> instruction: 0x46021a90
   108d0:			; <UNDEFINED> instruction: 0xf0264618
   108d4:			; <UNDEFINED> instruction: 0xe79bfc9b
   108d8:	ldc	7, cr15, [r8], {246}	; 0xf6
   108dc:	cdp	13, 1, cr9, cr9, cr13, {0}
   108e0:			; <UNDEFINED> instruction: 0x4606ba10
   108e4:			; <UNDEFINED> instruction: 0xf7f56800
   108e8:	strmi	lr, [r4], -sl, asr #28
   108ec:			; <UNDEFINED> instruction: 0xf6c0b108
   108f0:	ldmibmi	r8!, {sl, sp}^
   108f4:	andcs	r2, r0, r5, lsl #4
   108f8:			; <UNDEFINED> instruction: 0xf7f64479
   108fc:			; <UNDEFINED> instruction: 0x4607e8fe
   10900:			; <UNDEFINED> instruction: 0xf7f56830
   10904:			; <UNDEFINED> instruction: 0x4601ecf8
   10908:			; <UNDEFINED> instruction: 0xf0264638
   1090c:			; <UNDEFINED> instruction: 0xf859fc7f
   10910:	movwls	r3, #39940	; 0x9c04
   10914:			; <UNDEFINED> instruction: 0xf47f2b00
   10918:			; <UNDEFINED> instruction: 0xf7ffa9cd
   1091c:	stmibmi	lr!, {r1, r2, r3, r6, r7, r8, fp, ip, sp, pc}^
   10920:	strmi	r2, [r6], -r5, lsl #4
   10924:	ldrbtmi	r2, [r9], #-0
   10928:			; <UNDEFINED> instruction: 0xf7f69d0d
   1092c:	strcs	lr, [r5], #2278	; 0x8e6
   10930:	blt	44c19c <__read_chk@plt+0x444c70>
   10934:	strcs	pc, [r0], #-1728	; 0xfffff940
   10938:	ldrtmi	r4, [r0], -r7, lsl #12
   1093c:	b	114e91c <__read_chk@plt+0x11473f0>
   10940:	ldrtmi	r4, [r8], -r1, lsl #12
   10944:	stc2l	0, cr15, [r2], #-152	; 0xffffff68
   10948:	stccc	8, cr15, [r4], {89}	; 0x59
   1094c:			; <UNDEFINED> instruction: 0xf7ff9309
   10950:	ldrtcs	fp, [r9], #-2477	; 0xfffff653
   10954:	blt	44c1c0 <__read_chk@plt+0x444c94>
   10958:			; <UNDEFINED> instruction: 0xf6c09d0d
   1095c:			; <UNDEFINED> instruction: 0xf7ff2400
   10960:	ldmibmi	lr, {r0, r2, r5, r7, r8, fp, ip, sp, pc}^
   10964:	strmi	r2, [r7], -r5, lsl #4
   10968:	ldrbtmi	r2, [r9], #-0
   1096c:			; <UNDEFINED> instruction: 0xf7f69d0d
   10970:	strcs	lr, [r5], #2244	; 0x8c4
   10974:	blt	44c1e0 <__read_chk@plt+0x444cb4>
   10978:	strcs	pc, [r0], #-1728	; 0xfffff940
   1097c:	ldrtmi	r4, [r8], -r6, lsl #12
   10980:	b	8ce960 <__read_chk@plt+0x8c7434>
   10984:	ldrtmi	r4, [r0], -r1, lsl #12
   10988:	mcrr2	0, 2, pc, r0, cr6	; <UNPREDICTABLE>
   1098c:	stccc	8, cr15, [r4], {89}	; 0x59
   10990:			; <UNDEFINED> instruction: 0xf7ff9309
   10994:	ldmibmi	r2, {r0, r1, r3, r7, r8, fp, ip, sp, pc}^
   10998:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx12
   1099c:			; <UNDEFINED> instruction: 0x4638ba10
   109a0:	ldrbtmi	r9, [r9], #-3341	; 0xfffff2f3
   109a4:			; <UNDEFINED> instruction: 0xf7ff2205
   109a8:	stmiami	lr, {r0, r2, r5, r6, r8, fp, ip, sp, pc}^
   109ac:			; <UNDEFINED> instruction: 0xf7f64478
   109b0:	strmi	lr, [r4], -r8, lsr #25
   109b4:	stmibmi	ip, {r2, r4, r5, sl, sp, lr, pc}^
   109b8:	andcs	r2, r0, r5, lsl #4
   109bc:	ldrbtmi	r4, [r9], #-1564	; 0xfffff9e4
   109c0:			; <UNDEFINED> instruction: 0xf7f69303
   109c4:	blls	10ac34 <__read_chk@plt+0x103708>
   109c8:	ldrmi	r4, [r8], -r3, lsl #13
   109cc:	ldmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   109d0:	bne	fe44c238 <__read_chk@plt+0xfe444d0c>
   109d4:	ldrbmi	r4, [r8], -r2, lsl #12
   109d8:	ldc2	0, cr15, [r8], {38}	; 0x26
   109dc:			; <UNDEFINED> instruction: 0xf7f62000
   109e0:	blls	cb778 <__read_chk@plt+0xc424c>
   109e4:	stceq	8, cr15, [ip], {83}	; 0x53
   109e8:	stc	7, cr15, [r2], {246}	; 0xf6
   109ec:	beq	fe44c254 <__read_chk@plt+0xfe444d28>
   109f0:	bl	16ce9d0 <__read_chk@plt+0x16c74a4>
   109f4:	beq	44c25c <__read_chk@plt+0x444d30>
   109f8:	bl	ffece9d8 <__read_chk@plt+0xffec74ac>
   109fc:			; <UNDEFINED> instruction: 0x2c009b05
   10a00:	blcs	40668 <__read_chk@plt+0x3913c>
   10a04:	svcge	0x0010f43f
   10a08:			; <UNDEFINED> instruction: 0xf0279805
   10a0c:	stmdals	r5, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   10a10:	bl	12ce9f0 <__read_chk@plt+0x12c74c4>
   10a14:	cdp	7, 1, cr14, cr8, cr15, {0}
   10a18:			; <UNDEFINED> instruction: 0xf7f60a10
   10a1c:	stmdacs	r0, {r1, r4, r5, r7, r8, fp, sp, lr, pc}
   10a20:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   10a24:	ldmdavs	fp, {r4, r8, r9, fp, ip, pc}
   10a28:	bicle	r2, r4, r0, lsl #22
   10a2c:	ldmdavs	r1, {r0, r1, r2, r9, fp, ip, pc}
   10a30:			; <UNDEFINED> instruction: 0xf43f2900
   10a34:			; <UNDEFINED> instruction: 0xf8cdaeaa
   10a38:	ldrmi	r9, [fp], ip
   10a3c:	stcls	6, cr4, [r5, #-644]	; 0xfffffd7c
   10a40:	and	r4, r4, ip, lsl #12
   10a44:	andlt	pc, r8, r4, asr #17
   10a48:	stccs	8, cr6, [r0], {36}	; 0x24
   10a4c:	stmiavs	r3!, {r2, r5, r6, ip, lr, pc}
   10a50:	rscsle	r2, r9, r0, lsl #22
   10a54:	blcs	2abe8 <__read_chk@plt+0x236bc>
   10a58:	mrc	1, 0, sp, cr8, cr4, {7}
   10a5c:			; <UNDEFINED> instruction: 0x46210a10
   10a60:			; <UNDEFINED> instruction: 0xf9daf7fd
   10a64:			; <UNDEFINED> instruction: 0xf7f6e7ee
   10a68:			; <UNDEFINED> instruction: 0x4605ebd2
   10a6c:			; <UNDEFINED> instruction: 0xf7f56800
   10a70:	andcs	lr, r5, #8576	; 0x2180
   10a74:	biclt	r4, r8, r3, lsl #13
   10a78:	mulcs	r0, ip, r9
   10a7c:			; <UNDEFINED> instruction: 0xf7f64479
   10a80:	andls	lr, r3, ip, lsr r8
   10a84:			; <UNDEFINED> instruction: 0xf7f56828
   10a88:	blls	10bb68 <__read_chk@plt+0x10463c>
   10a8c:	bne	fe44c2f4 <__read_chk@plt+0xfe444dc8>
   10a90:	ldrmi	r4, [r8], -r2, lsl #12
   10a94:	blx	feeccb36 <__read_chk@plt+0xfeec560a>
   10a98:	beq	44c300 <__read_chk@plt+0x444dd4>
   10a9c:	ldmdb	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10aa0:	blx	7ff1c8 <__read_chk@plt+0x7f7c9c>
   10aa4:			; <UNDEFINED> instruction: 0xf044f48b
   10aa8:	ldr	r6, [r7, r0, lsr #8]
   10aac:	ldrbtmi	r4, [r9], #-2448	; 0xfffff670
   10ab0:	stmda	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ab4:	stmdavs	r8!, {r0, r1, r7, r9, sl, lr}
   10ab8:	ldc	7, cr15, [ip], {245}	; 0xf5
   10abc:	bne	fe44c324 <__read_chk@plt+0xfe444df8>
   10ac0:	ldrbmi	r4, [r8], -r2, lsl #12
   10ac4:	blx	fe8ccb66 <__read_chk@plt+0xfe8c563a>
   10ac8:	beq	44c330 <__read_chk@plt+0x444e04>
   10acc:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ad0:			; <UNDEFINED> instruction: 0xf43f2800
   10ad4:			; <UNDEFINED> instruction: 0xf7f6ae69
   10ad8:	pkhbtmi	lr, r3, sl, lsl #23
   10adc:			; <UNDEFINED> instruction: 0xf7f56800
   10ae0:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
   10ae4:	stmibmi	r3, {r0, r4, r5, r6, r8, ip, lr, pc}
   10ae8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   10aec:	stmda	r4, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10af0:			; <UNDEFINED> instruction: 0xf8db9003
   10af4:			; <UNDEFINED> instruction: 0xf7f50000
   10af8:	blls	10baf8 <__read_chk@plt+0x1045cc>
   10afc:	strmi	r9, [r2], -r5, lsl #18
   10b00:			; <UNDEFINED> instruction: 0xf0264618
   10b04:	strb	pc, [pc], -r3, lsl #23	; <UNPREDICTABLE>
   10b08:	strcs	r9, [r5], #2054	; 0x806
   10b0c:	stcl	7, cr15, [r4], #-980	; 0xfffffc2c
   10b10:	strcs	pc, [r0], #-1728	; 0xfffff940
   10b14:	ldmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10b18:	strls	r4, [r5, #-1612]	; 0xfffff9b4
   10b1c:	ldrdls	pc, [ip], -sp
   10b20:			; <UNDEFINED> instruction: 0xf7f6e62d
   10b24:			; <UNDEFINED> instruction: 0x4683eb74
   10b28:			; <UNDEFINED> instruction: 0xf7f56800
   10b2c:	strmi	lr, [r4], -r8, lsr #26
   10b30:			; <UNDEFINED> instruction: 0xf6c0b108
   10b34:	ldmdbmi	r0!, {sl, sp}^
   10b38:	andcs	r2, r0, r5, lsl #4
   10b3c:			; <UNDEFINED> instruction: 0xf7f54479
   10b40:	ldrdls	lr, [r3], -ip
   10b44:	ldrdeq	pc, [r0], -fp
   10b48:	bl	ff54eb24 <__read_chk@plt+0xff5475f8>
   10b4c:	stmdbls	r5, {r0, r1, r8, r9, fp, ip, pc}
   10b50:	ldrmi	r4, [r8], -r2, lsl #12
   10b54:	blx	16ccbf6 <__read_chk@plt+0x16c56ca>
   10b58:			; <UNDEFINED> instruction: 0xf7f6e65a
   10b5c:	pkhtbmi	lr, r3, r8, asr #22
   10b60:			; <UNDEFINED> instruction: 0xf7f56800
   10b64:	strmi	lr, [r4], -ip, lsl #26
   10b68:			; <UNDEFINED> instruction: 0xf6c0b108
   10b6c:	stmdbmi	r3!, {sl, sp}^
   10b70:	andcs	r2, r0, r5, lsl #4
   10b74:			; <UNDEFINED> instruction: 0xf7f54479
   10b78:	andls	lr, r3, r0, asr #31
   10b7c:	ldrdeq	pc, [r0], -fp
   10b80:	bl	fee4eb5c <__read_chk@plt+0xfee47630>
   10b84:	stmdbls	r5, {r0, r1, r8, r9, fp, ip, pc}
   10b88:	ldrmi	r4, [r8], -r2, lsl #12
   10b8c:	blx	fccc2e <__read_chk@plt+0xfc5702>
   10b90:			; <UNDEFINED> instruction: 0xf7f6e724
   10b94:			; <UNDEFINED> instruction: 0x4683eb3c
   10b98:			; <UNDEFINED> instruction: 0xf7f56800
   10b9c:			; <UNDEFINED> instruction: 0x4604ecf0
   10ba0:			; <UNDEFINED> instruction: 0xf6c0b108
   10ba4:	ldmdbmi	r6, {sl, sp}^
   10ba8:	andcs	r2, r0, r5, lsl #4
   10bac:			; <UNDEFINED> instruction: 0xf7f54479
   10bb0:	andls	lr, r3, r4, lsr #31
   10bb4:	ldrdeq	pc, [r0], -fp
   10bb8:	bl	fe74eb94 <__read_chk@plt+0xfe747668>
   10bbc:	tstcs	r0, r3, lsl #22
   10bc0:	ldrmi	r4, [r8], -r2, lsl #12
   10bc4:	blx	8ccc66 <__read_chk@plt+0x8c573a>
   10bc8:	stmdbmi	lr, {r1, r5, r9, sl, sp, lr, pc}^
   10bcc:	andcs	fp, r5, #805306376	; 0x30000008
   10bd0:	ldrbtmi	r2, [r9], #-0
   10bd4:	strtvs	pc, [r0], #-67	; 0xffffffbd
   10bd8:	svc	0x008ef7f5
   10bdc:			; <UNDEFINED> instruction: 0xf8db4603
   10be0:	ldrmi	r0, [fp], r0
   10be4:	bl	fe1cebc0 <__read_chk@plt+0xfe1c7694>
   10be8:	strmi	r9, [r2], -r5, lsl #18
   10bec:			; <UNDEFINED> instruction: 0xf0264658
   10bf0:	ldrbt	pc, [r3], sp, lsl #22	; <UNPREDICTABLE>
   10bf4:	mcr	7, 7, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
   10bf8:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   10bfc:	blx	10ccc9e <__read_chk@plt+0x10c5772>
   10c00:	mrc	7, 6, APSR_nzcv, cr12, cr5, {7}
   10c04:	tstlt	r8, r4, lsl #12
   10c08:	strcs	pc, [r0], #-1728	; 0xfffff940
   10c0c:	stcls	8, cr9, [r9, #-12]
   10c10:	b	12cebf0 <__read_chk@plt+0x12c76c4>
   10c14:	movwls	r2, #13056	; 0x3300
   10c18:	ldmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10c1c:	mcr	7, 6, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
   10c20:			; <UNDEFINED> instruction: 0xb1a84604
   10c24:			; <UNDEFINED> instruction: 0xf6c09d09
   10c28:	svcls	0x00032400
   10c2c:	stmdblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10c30:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10c34:			; <UNDEFINED> instruction: 0xf7f59806
   10c38:			; <UNDEFINED> instruction: 0xf7ffebd0
   10c3c:	bmi	cfed50 <__read_chk@plt+0xcf7824>
   10c40:	bicsvs	pc, pc, r0, asr #4
   10c44:	ldrbtmi	r4, [sl], #-2098	; 0xfffff7ce
   10c48:	subcc	r4, r0, #120, 8	; 0x78000000
   10c4c:	mrrc2	0, 2, pc, ip, cr6	; <UNPREDICTABLE>
   10c50:	strmi	r9, [r7], -r9, lsl #26
   10c54:	ldmlt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10c58:	andeq	r9, r3, ip, lsl sl
   10c5c:	andeq	r9, r3, r2, lsr sl
   10c60:	andeq	r9, r3, lr, lsl r9
   10c64:	strdeq	r6, [r3], -r0
   10c68:			; <UNDEFINED> instruction: 0x0003a5ba
   10c6c:	andeq	sl, r3, r4, lsr fp
   10c70:	andeq	r9, r3, r8, asr #16
   10c74:			; <UNDEFINED> instruction: 0x00036cba
   10c78:	andeq	sl, r3, r4, asr #22
   10c7c:	strdeq	sl, [r3], -r4
   10c80:	andeq	sl, r3, r4, lsr #11
   10c84:	andeq	sl, r3, lr, lsr r7
   10c88:	andeq	sl, r3, r8, ror #13
   10c8c:	andeq	sl, r3, lr, ror r6
   10c90:	andeq	sl, r3, r8, lsl #13
   10c94:	andeq	sl, r3, ip, ror r6
   10c98:	andeq	sl, r3, r2, ror r6
   10c9c:	muleq	r3, r6, r3
   10ca0:	andeq	sl, r3, r6, asr r6
   10ca4:	andeq	r3, r4, r0, lsr r9
   10ca8:	andeq	sl, r3, r0, ror #8
   10cac:	andeq	sl, r3, sl, lsr r6
   10cb0:	andeq	sl, r3, r6, lsr #15
   10cb4:	andeq	r0, r4, lr, asr #9
   10cb8:	andeq	sl, r3, r0, asr r8
   10cbc:	andeq	sl, r3, r2, ror #15
   10cc0:	andeq	sl, r3, r8, ror #15
   10cc4:	andeq	sl, r3, sl, lsl r8
   10cc8:	andeq	sl, r3, ip, ror #15
   10ccc:	andeq	sl, r3, r0, lsl r6
   10cd0:	andeq	r9, r3, r8, lsr #11
   10cd4:	andeq	sl, r3, r8, asr #5
   10cd8:	andeq	sl, r3, lr, asr #5
   10cdc:	andeq	sl, r3, r6, lsr #3
   10ce0:	andeq	sl, r3, lr, lsl #7
   10ce4:	andeq	lr, r3, r0, ror #6
   10ce8:	ldrdeq	r4, [r3], -sl
   10cec:	andeq	r4, r3, ip, lsl fp
   10cf0:	andeq	r4, r3, sl, ror #21
   10cf4:	andeq	sl, r3, lr, ror #9
   10cf8:	andeq	sl, r3, r4, lsl r4
   10cfc:	andeq	sl, r3, ip, ror r4
   10d00:	andeq	sl, r3, r4, lsr #7
   10d04:	andeq	sl, r3, r6, lsl #8
   10d08:	andeq	r9, r3, r6, lsr r4
   10d0c:	ldrdeq	sl, [r3], -r2
   10d10:	ldrdeq	r9, [r3], -r8
   10d14:	ldrblt	r4, [r0, #-2829]!	; 0xfffff4f3
   10d18:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10d1c:	stmdavs	ip!, {r0, r2, r3, r7, r8, ip, sp, pc}
   10d20:	stmdavs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}^
   10d24:	ldmdblt	r3, {r1, r2, r9, sl, lr}^
   10d28:	ldrtmi	r4, [r2], -r1, lsr #12
   10d2c:			; <UNDEFINED> instruction: 0xf7fd4628
   10d30:	stmdavs	r4!, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   10d34:	stmdavs	r3!, {r2, r4, r8, ip, sp, pc}^
   10d38:	rscsle	r4, r5, r3, lsl #6
   10d3c:	andcs	fp, r0, r0, ror sp
   10d40:	stmdami	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   10d44:			; <UNDEFINED> instruction: 0xf0264478
   10d48:	svclt	0x0000fa9d
   10d4c:	andeq	r6, r5, r8, asr #24
   10d50:	andeq	r9, r3, ip, ror #5
   10d54:	blmi	9e35f4 <__read_chk@plt+0x9dc0c8>
   10d58:	ldrblt	r4, [r0, #1146]!	; 0x47a
   10d5c:	stmdbmi	r6!, {r1, r2, r3, r9, sl, lr}
   10d60:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   10d64:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   10d68:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   10d6c:			; <UNDEFINED> instruction: 0xf04f9301
   10d70:			; <UNDEFINED> instruction: 0xf7f60300
   10d74:	mvnslt	lr, r2, asr sl
   10d78:	strmi	r4, [r5], -r1, lsl #12
   10d7c:			; <UNDEFINED> instruction: 0xf0054668
   10d80:			; <UNDEFINED> instruction: 0x4604f855
   10d84:	strtmi	fp, [r8], -r8, ror #2
   10d88:	b	cced68 <__read_chk@plt+0xcc783c>
   10d8c:	blmi	663600 <__read_chk@plt+0x65c0d4>
   10d90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10d94:	blls	6ae04 <__read_chk@plt+0x638d8>
   10d98:	qsuble	r4, sl, r6
   10d9c:	andlt	r4, r3, r0, lsr #12
   10da0:	bls	40568 <__read_chk@plt+0x3903c>
   10da4:			; <UNDEFINED> instruction: 0x46384631
   10da8:	stc2l	7, cr15, [r6], #-1016	; 0xfffffc08
   10dac:	stmdals	r0, {r2, r9, sl, lr}
   10db0:	stc	7, cr15, [ip, #-980]!	; 0xfffffc2c
   10db4:			; <UNDEFINED> instruction: 0xf7f6e7e7
   10db8:	strmi	lr, [r5], -sl, lsr #20
   10dbc:			; <UNDEFINED> instruction: 0xf7f56800
   10dc0:			; <UNDEFINED> instruction: 0x4604ebde
   10dc4:			; <UNDEFINED> instruction: 0xf6c0b108
   10dc8:	stmdbmi	sp, {sl, sp}
   10dcc:	andcs	r2, r0, r5, lsl #4
   10dd0:			; <UNDEFINED> instruction: 0xf7f54479
   10dd4:			; <UNDEFINED> instruction: 0x4607ee92
   10dd8:			; <UNDEFINED> instruction: 0xf7f56828
   10ddc:	ldrtmi	lr, [r1], -ip, lsl #21
   10de0:	ldrtmi	r4, [r8], -r2, lsl #12
   10de4:	blx	4cce84 <__read_chk@plt+0x4c5958>
   10de8:			; <UNDEFINED> instruction: 0xf7f5e7d0
   10dec:	svclt	0x0000edf4
   10df0:	andeq	r5, r5, r8, ror #21
   10df4:	andeq	r0, r0, r0, asr r7
   10df8:	andeq	r6, r3, r6, lsl #8
   10dfc:			; <UNDEFINED> instruction: 0x00055ab0
   10e00:	andeq	r4, r3, r0, lsr #16
   10e04:	svcmi	0x00f0e92d
   10e08:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   10e0c:	strmi	r8, [fp], r6, lsl #22
   10e10:	bmi	ff064118 <__read_chk@plt+0xff05cbec>
   10e14:	blmi	ff06200c <__read_chk@plt+0xff05aae0>
   10e18:	stmiapl	r2!, {r0, r3, r7, ip, sp, pc}
   10e1c:	strcs	r4, [r0], #-1147	; 0xfffffb85
   10e20:	andls	r6, r7, #1179648	; 0x120000
   10e24:	andeq	pc, r0, #79	; 0x4f
   10e28:	stmib	sp, {r0, r2, r3, r4, r5, r7, r9, fp, lr}^
   10e2c:	strls	r4, [r6], #-1028	; 0xfffffbfc
   10e30:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   10e34:	ldrdcc	pc, [r4], -r8
   10e38:			; <UNDEFINED> instruction: 0xf0402b00
   10e3c:	blge	1b132c <__read_chk@plt+0x1a9e00>
   10e40:	rscge	pc, r0, #14614528	; 0xdf0000
   10e44:	strls	r2, [r2, -r0, lsl #14]
   10e48:	bcc	fe44c670 <__read_chk@plt+0xfe445144>
   10e4c:	ldrbtmi	sl, [sl], #2821	; 0xb05
   10e50:	mcr	6, 0, r4, cr8, cr14, {1}
   10e54:	blmi	fed1f69c <__read_chk@plt+0xfed18170>
   10e58:	ldrbtmi	r4, [fp], #-1596	; 0xfffff9c4
   10e5c:	bcc	44c68c <__read_chk@plt+0x445160>
   10e60:	ldrbtmi	r4, [fp], #-2994	; 0xfffff44e
   10e64:	bcc	44c690 <__read_chk@plt+0x445164>
   10e68:	ldrbtmi	r4, [fp], #-2993	; 0xfffff44f
   10e6c:	bcc	fe44c698 <__read_chk@plt+0xfe44516c>
   10e70:	ldmibmi	r0!, {r0, r2, r3, r6, sp, lr, pc}
   10e74:	strtmi	r2, [r0], -r6, lsl #4
   10e78:			; <UNDEFINED> instruction: 0xf7f54479
   10e7c:	stmdacs	r0, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
   10e80:	stmibmi	sp!, {r0, r1, r2, r3, r5, r6, ip, lr, pc}
   10e84:	strtmi	r2, [r0], -r5, lsl #4
   10e88:			; <UNDEFINED> instruction: 0xf7f54479
   10e8c:	teqlt	r8, r6, lsr #19
   10e90:	andcs	r4, r6, #2785280	; 0x2a8000
   10e94:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   10e98:	ldmib	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10e9c:	cmnle	r4, r0, lsl #16
   10ea0:	ldrsbcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   10ea4:	cmnle	r0, r0, lsl #22
   10ea8:	ldrdcc	pc, [r4], -r8
   10eac:			; <UNDEFINED> instruction: 0xf0402b00
   10eb0:	bge	131240 <__read_chk@plt+0x129d14>
   10eb4:	strbmi	r4, [r8], -r1, lsr #12
   10eb8:			; <UNDEFINED> instruction: 0xf9d2f000
   10ebc:	bne	fe44c728 <__read_chk@plt+0xfe4451fc>
   10ec0:	strmi	r2, [r5], -r5, lsl #4
   10ec4:			; <UNDEFINED> instruction: 0xf0402800
   10ec8:			; <UNDEFINED> instruction: 0xf8d880c6
   10ecc:	bls	11cee4 <__read_chk@plt+0x1159b8>
   10ed0:			; <UNDEFINED> instruction: 0xf0402b00
   10ed4:			; <UNDEFINED> instruction: 0x462180d6
   10ed8:			; <UNDEFINED> instruction: 0xf7fe4648
   10edc:	strmi	pc, [r5], -sp, asr #23
   10ee0:			; <UNDEFINED> instruction: 0xf0402800
   10ee4:	movwcs	r8, #4277	; 0x10b5
   10ee8:	strcs	r9, [r0, #-770]	; 0xfffffcfe
   10eec:			; <UNDEFINED> instruction: 0xf7f69805
   10ef0:			; <UNDEFINED> instruction: 0x4629eab8
   10ef4:	strls	r9, [r5, #-2054]	; 0xfffff7fa
   10ef8:	mrc	7, 7, APSR_nzcv, cr6, cr5, {7}
   10efc:	stmdals	r6, {r1, r2, r9, sl, lr}
   10f00:	b	febceee0 <__read_chk@plt+0xfebc79b4>
   10f04:	strls	r9, [r6, #-2052]	; 0xfffff7fc
   10f08:	stc2	0, cr15, [lr], {-0}
   10f0c:	andcs	r9, r0, #4, 10	; 0x1000000
   10f10:	andls	r4, r0, #59768832	; 0x3900000
   10f14:	mrc	6, 0, r4, cr8, cr8, {2}
   10f18:			; <UNDEFINED> instruction: 0x37013a90
   10f1c:	bcs	44c784 <__read_chk@plt+0x445258>
   10f20:	svc	0x0040f7f5
   10f24:	stmdacs	r0, {r0, r2, r9, sl, lr}
   10f28:	adcshi	pc, r2, r0, asr #32
   10f2c:	blcs	37b48 <__read_chk@plt+0x3061c>
   10f30:	ldrtmi	sp, [r0], -r9, asr #32
   10f34:			; <UNDEFINED> instruction: 0xf7f62600
   10f38:	stmdals	r5, {r3, r4, r5, r7, fp, sp, lr, pc}
   10f3c:			; <UNDEFINED> instruction: 0xf7f54631
   10f40:	biclt	lr, r8, r0, asr pc
   10f44:			; <UNDEFINED> instruction: 0xf7f64620
   10f48:	stmdals	r5, {r4, r5, r7, fp, sp, lr, pc}
   10f4c:			; <UNDEFINED> instruction: 0xf7f54631
   10f50:	strmi	lr, [r4], -ip, asr #29
   10f54:	andcs	fp, r5, #72, 2
   10f58:			; <UNDEFINED> instruction: 0xf7f54651
   10f5c:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   10f60:			; <UNDEFINED> instruction: 0xf8d8d187
   10f64:	blcs	1d0dc <__read_chk@plt+0x15bb0>
   10f68:			; <UNDEFINED> instruction: 0x3601d09e
   10f6c:	ldrtmi	r9, [r1], -r5, lsl #16
   10f70:	svc	0x0036f7f5
   10f74:	mvnle	r2, r0, lsl #16
   10f78:	adcsle	r2, r6, r0, lsl #26
   10f7c:	strmi	r4, [r6], -r3, lsl #12
   10f80:	movwls	r9, #10244	; 0x2804
   10f84:	blx	ff44cf8e <__read_chk@plt+0xff445a62>
   10f88:			; <UNDEFINED> instruction: 0xf7f64620
   10f8c:	ldrtmi	lr, [r0], -lr, lsl #17
   10f90:	stm	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f94:			; <UNDEFINED> instruction: 0xf7f69805
   10f98:	stmdals	r6, {r2, r5, r6, r9, fp, sp, lr, pc}
   10f9c:	b	184ef7c <__read_chk@plt+0x1847a50>
   10fa0:	ldrmi	r9, [r8], -r2, lsl #22
   10fa4:	stc	7, cr15, [r6, #980]	; 0x3d4
   10fa8:	blmi	16e3944 <__read_chk@plt+0x16dc418>
   10fac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10fb0:	blls	1eb020 <__read_chk@plt+0x1e3af4>
   10fb4:			; <UNDEFINED> instruction: 0xf040405a
   10fb8:	strtmi	r8, [r8], -fp, lsr #1
   10fbc:	ldc	0, cr11, [sp], #36	; 0x24
   10fc0:	pop	{r1, r2, r8, r9, fp, pc}
   10fc4:	stmdals	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10fc8:			; <UNDEFINED> instruction: 0xd1b22800
   10fcc:	ldrdcs	pc, [r4], -r8
   10fd0:	bcs	227e4 <__read_chk@plt+0x1b2b8>
   10fd4:	addhi	pc, r4, r0, asr #32
   10fd8:	bcs	377e8 <__read_chk@plt+0x302bc>
   10fdc:	stmdals	r4, {r4, r6, r7, r8, ip, lr, pc}
   10fe0:	blx	fe8ccfea <__read_chk@plt+0xfe8c5abe>
   10fe4:	ldrbmi	r2, [r8], -r0, lsl #2
   10fe8:			; <UNDEFINED> instruction: 0xf7f59104
   10fec:	strmi	lr, [r3], -r6, lsr #23
   10ff0:			; <UNDEFINED> instruction: 0xf0002800
   10ff4:			; <UNDEFINED> instruction: 0xf8d88083
   10ff8:	bcs	19010 <__read_chk@plt+0x11ae4>
   10ffc:	ldrmi	sp, [r9], -r0, ror #2
   11000:	strbmi	sl, [r8], -r4, lsl #20
   11004:			; <UNDEFINED> instruction: 0xf0009302
   11008:	blls	cf8e4 <__read_chk@plt+0xc83b8>
   1100c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11010:			; <UNDEFINED> instruction: 0xf8d8d16b
   11014:	bls	11502c <__read_chk@plt+0x10db00>
   11018:	cmple	r8, r0, lsl #18
   1101c:	strbmi	r4, [r8], -r9, asr #18
   11020:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
   11024:	blx	a4f026 <__read_chk@plt+0xa47afa>
   11028:	strmi	r9, [r5], -r2, lsl #22
   1102c:	adcle	r2, r7, r0, lsl #16
   11030:	andcs	r4, r5, #1130496	; 0x114000
   11034:	ldrbtmi	r2, [r9], #-0
   11038:	ldcl	7, cr15, [lr, #-980]	; 0xfffffc2c
   1103c:	strtmi	r4, [r8], -r7, lsl #12
   11040:	mcr	7, 6, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   11044:	ldrtmi	r4, [r8], -r1, lsl #12
   11048:			; <UNDEFINED> instruction: 0xf8e0f026
   1104c:	ldr	r9, [r7, r2, lsl #22]
   11050:	bne	44c8c0 <__read_chk@plt+0x445394>
   11054:	andcs	r2, r0, r5, lsl #4
   11058:	movwls	r2, #8961	; 0x2301
   1105c:	stcl	7, cr15, [ip, #-980]	; 0xfffffc2c
   11060:	andls	r3, r3, r1, lsl #12
   11064:			; <UNDEFINED> instruction: 0xf7f54628
   11068:	blls	10cb30 <__read_chk@plt+0x105604>
   1106c:	ldrmi	r4, [r8], -r1, lsl #12
   11070:			; <UNDEFINED> instruction: 0xf8ccf026
   11074:	ldmdami	r5!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   11078:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1107c:			; <UNDEFINED> instruction: 0xf894f026
   11080:			; <UNDEFINED> instruction: 0x4611e717
   11084:	beq	44c8f0 <__read_chk@plt+0x4453c4>
   11088:			; <UNDEFINED> instruction: 0xf88ef026
   1108c:	str	r9, [r2, -r4, lsl #20]!
   11090:			; <UNDEFINED> instruction: 0xf643b282
   11094:	addsmi	r7, sl, #-67108861	; 0xfc000003
   11098:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   1109c:	stmdblt	fp!, {r1, r8, r9, fp, ip, pc}^
   110a0:	ldrdcc	pc, [r4], -r8
   110a4:	addsle	r2, sl, r0, lsl #22
   110a8:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   110ac:			; <UNDEFINED> instruction: 0xf87cf026
   110b0:	stmdami	r8!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
   110b4:			; <UNDEFINED> instruction: 0xf0264478
   110b8:	uxtab16	pc, r0, r7, ror #16	; <UNPREDICTABLE>
   110bc:	ldrb	r2, [pc, -r0, lsl #6]
   110c0:	stmdami	r5!, {r1, ip, pc}
   110c4:			; <UNDEFINED> instruction: 0xf0264478
   110c8:	blls	cf28c <__read_chk@plt+0xc7d60>
   110cc:	stmdami	r3!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
   110d0:	movwls	r4, #9745	; 0x2611
   110d4:			; <UNDEFINED> instruction: 0xf0264478
   110d8:	bls	14f27c <__read_chk@plt+0x147d50>
   110dc:	ldr	r9, [sp, r2, lsl #22]
   110e0:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   110e4:			; <UNDEFINED> instruction: 0xf860f026
   110e8:			; <UNDEFINED> instruction: 0xf7f5e7d8
   110ec:	strmi	lr, [r1], -lr, ror #28
   110f0:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   110f4:			; <UNDEFINED> instruction: 0xf88af026
   110f8:	strb	r9, [r1, -r2, lsl #22]
   110fc:	strcs	r9, [r4, #2]!
   11100:			; <UNDEFINED> instruction: 0xf6c04819
   11104:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   11108:			; <UNDEFINED> instruction: 0xf880f026
   1110c:	ldr	r9, [r7, -r2, lsl #22]!
   11110:	stcl	7, cr15, [r0], #-980	; 0xfffffc2c
   11114:	andeq	r5, r5, ip, lsr #20
   11118:	andeq	r0, r0, r0, asr r7
   1111c:	andeq	r5, r5, r4, lsr #20
   11120:	andeq	r0, r0, r8, ror r7
   11124:	andeq	sl, r3, r2, lsl #5
   11128:	andeq	sl, r3, sl, ror #5
   1112c:	andeq	sl, r3, r6, asr #5
   11130:	muleq	r3, lr, r2
   11134:	andeq	sl, r3, r0, ror #4
   11138:	andeq	sl, r3, r8, asr r2
   1113c:	andeq	sl, r3, r2, asr r2
   11140:	muleq	r5, r4, r8
   11144:			; <UNDEFINED> instruction: 0x0003a1ba
   11148:			; <UNDEFINED> instruction: 0x0003a1ba
   1114c:	andeq	sl, r3, r6, ror r0
   11150:	strheq	sl, [r3], -lr
   11154:	ldrdeq	r9, [r3], -r0
   11158:	ldrdeq	sl, [r3], -r0
   1115c:	andeq	sl, r3, r4, asr r0
   11160:	andeq	r9, r3, r2, asr #31
   11164:	andeq	sl, r3, r6, asr #1
   11168:	andeq	r9, r3, r6, lsl r8
   1116c:	mvnsmi	lr, sp, lsr #18
   11170:	cfmsuba32mi	mvax0, mvax4, mvfx7, mvfx4
   11174:	ldcmi	0, cr11, [r7, #-520]!	; 0xfffffdf8
   11178:	ldrbtmi	r4, [lr], #-1672	; 0xfffff978
   1117c:	ldrmi	r6, [pc], -r0, lsl #16
   11180:			; <UNDEFINED> instruction: 0x46165975
   11184:	strls	r6, [r1, #-2093]	; 0xfffff7d3
   11188:	streq	pc, [r0, #-79]	; 0xffffffb1
   1118c:	svc	0x002ef7f4
   11190:	ldmiblt	r0!, {r0, r2, r9, sl, lr}
   11194:	ldmdavs	sl!, {r1, r2, r3, r8, r9, ip, sp, pc}
   11198:	suble	r2, ip, r0, lsl #20
   1119c:	ldrbeq	r7, [r9, r3, lsr #18]
   111a0:	ldreq	sp, [fp, r2, lsr #10]
   111a4:	strbtmi	sp, [fp], -sp, lsl #10
   111a8:	andeq	pc, r8, r4, lsl #2
   111ac:			; <UNDEFINED> instruction: 0xf02a4641
   111b0:	blls	4f214 <__read_chk@plt+0x47ce8>
   111b4:			; <UNDEFINED> instruction: 0xf643b120
   111b8:			; <UNDEFINED> instruction: 0xf6c075ff
   111bc:	movwcs	r2, #1280	; 0x500
   111c0:	bmi	9692b4 <__read_chk@plt+0x961d88>
   111c4:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
   111c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   111cc:	subsmi	r9, sl, r1, lsl #22
   111d0:			; <UNDEFINED> instruction: 0x4628d13b
   111d4:	pop	{r1, ip, sp, pc}
   111d8:	tstlt	r7, #240, 2	; 0x3c
   111dc:	ldrbeq	r7, [lr, r3, lsr #18]
   111e0:	ldmdavs	fp!, {r0, r3, r4, sl, ip, lr, pc}
   111e4:	rscle	r2, ip, r0, lsl #22
   111e8:			; <UNDEFINED> instruction: 0xf8987922
   111ec:			; <UNDEFINED> instruction: 0xf0423000
   111f0:			; <UNDEFINED> instruction: 0x71220201
   111f4:			; <UNDEFINED> instruction: 0xd103099a
   111f8:	teqeq	pc, #3	; <UNPREDICTABLE>
   111fc:	andle	r2, r9, r0, lsr fp
   11200:			; <UNDEFINED> instruction: 0xf1047923
   11204:	ldmdbmi	r5, {r3}
   11208:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1120c:	ldrbtmi	r7, [r9], #-291	; 0xfffffedd
   11210:			; <UNDEFINED> instruction: 0xffccf029
   11214:	ldreq	r7, [r8, r3, lsr #18]
   11218:	ldmdavs	sl!, {r0, r1, r4, r6, r7, r8, sl, ip, lr, pc}
   1121c:	sbcsle	r2, r0, r0, lsl #20
   11220:	stmdavs	r0!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
   11224:	stc	7, cr15, [ip, #980]!	; 0x3d4
   11228:	sbcsle	r2, r7, r0, lsl #16
   1122c:	ldreq	pc, [r1, #-584]!	; 0xfffffdb8
   11230:	strcs	pc, [r0, #-1728]	; 0xfffff940
   11234:	stmdavs	r0!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   11238:	b	ffd4f214 <__read_chk@plt+0xffd47ce8>
   1123c:	sbcle	r2, sp, r0, lsl #16
   11240:	ldrbvc	pc, [pc, #1603]!	; 1188b <__read_chk@plt+0xa35f>	; <UNPREDICTABLE>
   11244:	strcs	pc, [r0, #-1728]	; 0xfffff940
   11248:			; <UNDEFINED> instruction: 0xf7f5e7bb
   1124c:	svclt	0x0000ebc4
   11250:	andeq	r5, r5, r6, asr #13
   11254:	andeq	r0, r0, r0, asr r7
   11258:	andeq	r5, r5, sl, ror r6
   1125c:	strdeq	sp, [r3], -lr
   11260:	mvnsmi	lr, #737280	; 0xb4000
   11264:	bmi	1d22cac <__read_chk@plt+0x1d1b780>
   11268:	blmi	1d3d48c <__read_chk@plt+0x1d35f60>
   1126c:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
   11270:	ldmpl	r3, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}^
   11274:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   11278:			; <UNDEFINED> instruction: 0xf04f9305
   1127c:			; <UNDEFINED> instruction: 0xf8c80300
   11280:	strls	r5, [r4, #-0]
   11284:			; <UNDEFINED> instruction: 0xf0002900
   11288:			; <UNDEFINED> instruction: 0x462a8099
   1128c:	stmdage	r3, {r0, r7, r9, sl, lr}
   11290:			; <UNDEFINED> instruction: 0xf00b460c
   11294:	strmi	pc, [r6], -fp, ror #24
   11298:			; <UNDEFINED> instruction: 0xf00b9803
   1129c:	blmi	1a8fc20 <__read_chk@plt+0x1a886f4>
   112a0:	movwlt	r5, #26875	; 0x68fb
   112a4:			; <UNDEFINED> instruction: 0x2e006bde
   112a8:	stmdbmi	r7!, {r0, r2, r3, r4, r5, ip, lr, pc}^
   112ac:	andcs	r4, r5, #40, 12	; 0x2800000
   112b0:	ldrbtmi	r2, [r9], #-1340	; 0xfffffac4
   112b4:	strcs	pc, [r0, #-1728]	; 0xfffff940
   112b8:	ldc	7, cr15, [lr], {245}	; 0xf5
   112bc:	ldrbtmi	r4, [r9], #-2403	; 0xfffff69d
   112c0:			; <UNDEFINED> instruction: 0xffa4f025
   112c4:	ldrmi	r9, [r8], -r4, lsl #22
   112c8:	svc	0x0092f7f5
   112cc:	blmi	16e3c54 <__read_chk@plt+0x16dc728>
   112d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   112d4:	blls	16b344 <__read_chk@plt+0x163e18>
   112d8:			; <UNDEFINED> instruction: 0xf040405a
   112dc:	strtmi	r8, [r8], -r1, lsr #1
   112e0:	pop	{r0, r1, r2, ip, sp, pc}
   112e4:	blvs	fe6f22ac <__read_chk@plt+0xfe6ead80>
   112e8:	ldmdbmi	sl, {r0, r1, r3, r4, r5, r6, r8, r9, ip, sp, pc}^
   112ec:	ldrtmi	r2, [r0], -r5, lsl #4
   112f0:	ldrbtmi	r2, [r9], #-1340	; 0xfffffac4
   112f4:	strcs	pc, [r0, #-1728]	; 0xfffff940
   112f8:	bl	fffcf2d4 <__read_chk@plt+0xfffc7da8>
   112fc:	ldrbtmi	r4, [r9], #-2390	; 0xfffff6aa
   11300:			; <UNDEFINED> instruction: 0xff84f025
   11304:	andcs	r4, r5, #1392640	; 0x154000
   11308:	ldrbtmi	r2, [r9], #-0
   1130c:	bl	ffd4f2e8 <__read_chk@plt+0xffd47dbc>
   11310:	strtmi	r4, [r8], -r6, lsl #12
   11314:	ldcl	7, cr15, [r8, #-980]	; 0xfffffc2c
   11318:	strmi	r4, [r2], -r1, lsr #12
   1131c:			; <UNDEFINED> instruction: 0xf0254630
   11320:	blls	1510fc <__read_chk@plt+0x149bd0>
   11324:			; <UNDEFINED> instruction: 0xf7f8e7cf
   11328:	strmi	pc, [r3], -pc, lsl #20
   1132c:	eorsle	r2, fp, r0, lsl #16
   11330:	andcs	r4, r5, #1228800	; 0x12c000
   11334:	ldrcs	r4, [ip, #-1584]!	; 0xfffff9d0
   11338:			; <UNDEFINED> instruction: 0xf6c04479
   1133c:			; <UNDEFINED> instruction: 0xf7f52500
   11340:			; <UNDEFINED> instruction: 0xf025ebdc
   11344:	blls	1510d8 <__read_chk@plt+0x149bac>
   11348:	blge	14b244 <__read_chk@plt+0x143d18>
   1134c:	andcs	r4, lr, #72, 12	; 0x4800000
   11350:			; <UNDEFINED> instruction: 0xf00f4621
   11354:	strmi	pc, [r5], -fp, ror #22
   11358:	bicsle	r2, r3, r0, lsl #16
   1135c:	andcs	r2, r1, r0, lsr r1
   11360:	stmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11364:	stmdacs	r0, {r2, r9, sl, lr}
   11368:			; <UNDEFINED> instruction: 0x4640d05c
   1136c:	svc	0x00cef7f5
   11370:	teqlt	r8, #5242880	; 0x500000
   11374:	andcs	r4, r5, #966656	; 0xec000
   11378:	ldrbtmi	r2, [r9], #-0
   1137c:	bl	fef4f358 <__read_chk@plt+0xfef47e2c>
   11380:	strtmi	r4, [r8], -r6, lsl #12
   11384:	stc	7, cr15, [r0, #-980]!	; 0xfffffc2c
   11388:	ldrtmi	r4, [r0], -r1, lsl #12
   1138c:			; <UNDEFINED> instruction: 0xff3ef025
   11390:	ldrdeq	pc, [r0], -r8
   11394:	b	ecf370 <__read_chk@plt+0xec7e44>
   11398:	strtmi	r2, [r0], -r0, lsl #6
   1139c:	andcc	pc, r0, r8, asr #17
   113a0:	mcr	7, 4, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   113a4:	str	r9, [lr, r4, lsl #22]
   113a8:			; <UNDEFINED> instruction: 0x4621461a
   113ac:			; <UNDEFINED> instruction: 0xf8cd4648
   113b0:			; <UNDEFINED> instruction: 0xf01d8000
   113b4:	blls	14fbd0 <__read_chk@plt+0x1486a4>
   113b8:	str	r4, [r4, r5, lsl #12]
   113bc:			; <UNDEFINED> instruction: 0xf6c0252d
   113c0:	str	r2, [r3, r0, lsl #10]
   113c4:	strtmi	r9, [r2], -r4, lsl #22
   113c8:			; <UNDEFINED> instruction: 0xf8d84927
   113cc:	ldrbtmi	r0, [r9], #-0
   113d0:			; <UNDEFINED> instruction: 0xf7f46023
   113d4:			; <UNDEFINED> instruction: 0x4605ee18
   113d8:	bicle	r2, fp, r0, lsl #16
   113dc:	ldrdvc	pc, [r0], -r8
   113e0:			; <UNDEFINED> instruction: 0xf8df4e22
   113e4:	ldrbtmi	r8, [lr], #-140	; 0xffffff74
   113e8:	andcs	r4, r0, #248, 8	; 0xf8000000
   113ec:	andcc	lr, r1, #2
   113f0:	andle	r2, sl, r2, lsr sl
   113f4:	eorscc	pc, r2, r6, asr r8	; <UNPREDICTABLE>
   113f8:	mvnsle	r2, r0, lsl #22
   113fc:	biceq	lr, r2, r6, lsl #22
   11400:	eorsvc	pc, r2, r6, asr #16
   11404:	subvs	r9, ip, r4, lsl #6
   11408:	andcs	lr, r5, #24379392	; 0x1740000
   1140c:	andcs	r4, r0, r1, asr #12
   11410:	bl	1ccf3ec <__read_chk@plt+0x1cc7ec0>
   11414:	cdp2	0, 12, cr15, cr8, cr5, {1}
   11418:			; <UNDEFINED> instruction: 0xf7f52002
   1141c:			; <UNDEFINED> instruction: 0xe7e4ea74
   11420:	b	ff64f3fc <__read_chk@plt+0xff647ed0>
   11424:	b	ff2cf400 <__read_chk@plt+0xff2c7ed4>
   11428:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1142c:	svcge	0x004af43f
   11430:	strcs	pc, [r0, #-1728]	; 0xfffff940
   11434:	svclt	0x0000e79e
   11438:	ldrdeq	r5, [r5], -r2
   1143c:	andeq	r0, r0, r0, asr r7
   11440:	andeq	r5, r5, ip, asr #11
   11444:	andeq	r0, r0, r8, ror r7
   11448:	ldrdeq	r9, [r3], -r2
   1144c:	andeq	sl, r3, r6, asr #32
   11450:	andeq	r5, r5, r0, ror r5
   11454:	muleq	r3, r2, pc	; <UNPREDICTABLE>
   11458:			; <UNDEFINED> instruction: 0x00039fb2
   1145c:	andeq	r9, r3, lr, lsr #31
   11460:	ldrdeq	r9, [r3], -r4
   11464:			; <UNDEFINED> instruction: 0x00039fbe
   11468:			; <UNDEFINED> instruction: 0xfffffd9b
   1146c:	andeq	r6, r5, lr, ror r5
   11470:	andeq	r9, r3, ip, ror #29
   11474:			; <UNDEFINED> instruction: 0x4606b570
   11478:	ldrmi	r4, [r5], -ip, lsl #12
   1147c:			; <UNDEFINED> instruction: 0xf964f7f8
   11480:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   11484:	bmi	53fbac <__read_chk@plt+0x538680>
   11488:	blvs	ff6e76fc <__read_chk@plt+0xff6e01d0>
   1148c:	bmi	4ff9a0 <__read_chk@plt+0x4f8474>
   11490:	strtmi	r4, [r1], -fp, lsr #12
   11494:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   11498:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1149c:	blt	c4d518 <__read_chk@plt+0xc45fec>
   114a0:	andcs	r4, r5, #245760	; 0x3c000
   114a4:			; <UNDEFINED> instruction: 0xf7f54479
   114a8:	stmdbmi	lr, {r3, r5, r8, r9, fp, sp, lr, pc}
   114ac:			; <UNDEFINED> instruction: 0xf0254479
   114b0:	eorscs	pc, ip, sp, lsr #29
   114b4:	andcs	pc, r0, r0, asr #13
   114b8:	stmdbmi	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   114bc:	andcs	r2, r0, r5, lsl #4
   114c0:			; <UNDEFINED> instruction: 0xf7f54479
   114c4:			; <UNDEFINED> instruction: 0xf025eb1a
   114c8:	eorscs	pc, ip, r1, lsr #29
   114cc:	andcs	pc, r0, r0, asr #13
   114d0:	svclt	0x0000bd70
   114d4:			; <UNDEFINED> instruction: 0x000553be
   114d8:	andeq	r0, r0, r8, ror r7
   114dc:	andeq	r9, r3, sl, asr #29
   114e0:	andeq	r9, r3, r0, ror #27
   114e4:	andeq	r9, r3, r8, asr lr
   114e8:	andeq	r9, r3, ip, asr #28
   114ec:			; <UNDEFINED> instruction: 0x4606b570
   114f0:	ldrmi	r4, [r5], -ip, lsl #12
   114f4:			; <UNDEFINED> instruction: 0xf928f7f8
   114f8:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   114fc:	bmi	53fc24 <__read_chk@plt+0x5386f8>
   11500:	blvs	ff6e7774 <__read_chk@plt+0xff6e0248>
   11504:	blmi	4ffa18 <__read_chk@plt+0x4f84ec>
   11508:	strtmi	r4, [r1], -sl, lsr #12
   1150c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
   11510:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11514:	bllt	24d590 <__read_chk@plt+0x246064>
   11518:	andcs	r4, r5, #245760	; 0x3c000
   1151c:			; <UNDEFINED> instruction: 0xf7f54479
   11520:	stmdbmi	lr, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
   11524:			; <UNDEFINED> instruction: 0xf0254479
   11528:	eorscs	pc, ip, r1, ror lr	; <UNPREDICTABLE>
   1152c:	andcs	pc, r0, r0, asr #13
   11530:	stmdbmi	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   11534:	andcs	r2, r0, r5, lsl #4
   11538:			; <UNDEFINED> instruction: 0xf7f54479
   1153c:			; <UNDEFINED> instruction: 0xf025eade
   11540:	eorscs	pc, ip, r5, ror #28
   11544:	andcs	pc, r0, r0, asr #13
   11548:	svclt	0x0000bd70
   1154c:	andeq	r5, r5, r6, asr #6
   11550:	andeq	r0, r0, r8, ror r7
   11554:	andeq	r9, r3, lr, ror #28
   11558:	andeq	r9, r3, r8, ror #26
   1155c:	andeq	r9, r3, r0, ror #27
   11560:	ldrdeq	r9, [r3], -r4
   11564:	mvnsmi	lr, sp, lsr #18
   11568:			; <UNDEFINED> instruction: 0x4604461e
   1156c:	ldrmi	r4, [r5], -pc, lsl #12
   11570:			; <UNDEFINED> instruction: 0xf8eaf7f8
   11574:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   11578:	bmi	53fca0 <__read_chk@plt+0x538774>
   1157c:	blvs	ff6e77f0 <__read_chk@plt+0xff6e02c4>
   11580:			; <UNDEFINED> instruction: 0x4633b93b
   11584:	ldrtmi	r4, [r9], -sl, lsr #12
   11588:	pop	{r5, r9, sl, lr}
   1158c:			; <UNDEFINED> instruction: 0xf01d41f0
   11590:	stmdbmi	pc, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
   11594:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11598:	b	febcf574 <__read_chk@plt+0xfebc8048>
   1159c:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   115a0:	cdp2	0, 3, cr15, cr4, cr5, {1}
   115a4:			; <UNDEFINED> instruction: 0xf6c0203c
   115a8:	ldmfd	sp!, {sp}
   115ac:	stmdbmi	sl, {r4, r5, r6, r7, r8, pc}
   115b0:	andcs	r2, r0, r5, lsl #4
   115b4:			; <UNDEFINED> instruction: 0xf7f54479
   115b8:			; <UNDEFINED> instruction: 0xf025eaa0
   115bc:	eorscs	pc, ip, r7, lsr #28
   115c0:	andcs	pc, r0, r0, asr #13
   115c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   115c8:	andeq	r5, r5, sl, asr #5
   115cc:	andeq	r0, r0, r8, ror r7
   115d0:	strdeq	r9, [r3], -r6
   115d4:	andeq	r9, r3, r6, ror #26
   115d8:	andeq	r9, r3, r8, asr sp
   115dc:	stclt	0, cr15, [ip, #-116]	; 0xffffff8c
   115e0:	blmi	823e64 <__read_chk@plt+0x81c938>
   115e4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   115e8:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   115ec:	bge	62e28 <__read_chk@plt+0x5b8fc>
   115f0:	movwls	r6, #14363	; 0x381b
   115f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   115f8:	andvs	r2, fp, r0, lsl #6
   115fc:			; <UNDEFINED> instruction: 0xf01d4669
   11600:			; <UNDEFINED> instruction: 0x4604fcfb
   11604:	blls	3fc4c <__read_chk@plt+0x38720>
   11608:	stmdage	r2, {r0, r1, r3, r4, r6, r7, r8, ip, sp, pc}
   1160c:	svc	0x004cf7f5
   11610:	ldmiblt	r0, {r2, r9, sl, lr}^
   11614:	andne	lr, r0, #3620864	; 0x374000
   11618:			; <UNDEFINED> instruction: 0xf7f59802
   1161c:			; <UNDEFINED> instruction: 0x4604edbe
   11620:			; <UNDEFINED> instruction: 0xf7f59800
   11624:	stmiblt	r4!, {r1, r6, r8, sl, fp, sp, lr, pc}
   11628:	eorvs	r9, fp, r2, lsl #22
   1162c:	blmi	363e6c <__read_chk@plt+0x35c940>
   11630:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11634:	blls	eb6a4 <__read_chk@plt+0xe4178>
   11638:	qaddle	r4, sl, lr
   1163c:	andlt	r4, r5, r0, lsr #12
   11640:	ldrtcs	fp, [fp], #-3376	; 0xfffff2d0
   11644:	strcs	pc, [r0], #-1728	; 0xfffff940
   11648:	stmdals	r0, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1164c:	stc	7, cr15, [ip, #-980]!	; 0xfffffc2c
   11650:	stmdals	r2, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   11654:	mcr	7, 6, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   11658:			; <UNDEFINED> instruction: 0xf7f5e7e8
   1165c:	svclt	0x0000e9bc
   11660:	andeq	r5, r5, ip, asr r2
   11664:	andeq	r0, r0, r0, asr r7
   11668:	andeq	r5, r5, r0, lsl r2
   1166c:	stcllt	0, cr15, [lr, #116]	; 0x74
   11670:			; <UNDEFINED> instruction: 0x4616b5f0
   11674:	addlt	r4, r7, r9, lsr #24
   11678:	ldrmi	r4, [sp], -r9, lsr #20
   1167c:	movwcs	r4, #1148	; 0x47c
   11680:	stmiapl	r2!, {r0, r1, r8, r9, sl, fp, sp, pc}
   11684:	andls	r6, r5, #1179648	; 0x120000
   11688:	andeq	pc, r0, #79	; 0x4f
   1168c:			; <UNDEFINED> instruction: 0x461a6033
   11690:	strls	r6, [r0, -fp, lsr #32]
   11694:	movwcc	lr, #14797	; 0x39cd
   11698:			; <UNDEFINED> instruction: 0xf892f01d
   1169c:	orrlt	r4, r0, r4, lsl #12
   116a0:			; <UNDEFINED> instruction: 0xf7f49804
   116a4:	stmdals	r3, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   116a8:			; <UNDEFINED> instruction: 0xff64f020
   116ac:	blmi	723f28 <__read_chk@plt+0x71c9fc>
   116b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   116b4:	blls	16b724 <__read_chk@plt+0x1641f8>
   116b8:	qsuble	r4, sl, r6
   116bc:	andlt	r4, r7, r0, lsr #12
   116c0:	stmdage	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   116c4:	mrc	7, 7, APSR_nzcv, cr0, cr5, {7}
   116c8:	stmdacs	r0, {r2, r9, sl, lr}
   116cc:	ldmib	sp, {r3, r5, r6, r7, r8, ip, lr, pc}^
   116d0:			; <UNDEFINED> instruction: 0xf7f41003
   116d4:	strmi	lr, [r4], -r0, asr #27
   116d8:	mvnle	r2, r0, lsl #16
   116dc:	stmdbge	r2, {r2, fp, ip, pc}
   116e0:	mcrr	7, 15, pc, r2, cr4	; <UNPREDICTABLE>
   116e4:	cmnlt	r0, r7, lsl #12
   116e8:	cmplt	r0, r2, lsl #16
   116ec:	stmib	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   116f0:	cmnlt	r0, r0, lsr r0
   116f4:	ldrtmi	r9, [r9], -r2, lsl #28
   116f8:			; <UNDEFINED> instruction: 0xf7f54632
   116fc:	ldrdvs	lr, [lr], -sl	; <UNPREDICTABLE>
   11700:	strtcs	lr, [r4], #1998	; 0x7ce
   11704:	strcs	pc, [r0], #-1728	; 0xfffff940
   11708:			; <UNDEFINED> instruction: 0xf7f5e7ca
   1170c:			; <UNDEFINED> instruction: 0xf7f5e964
   11710:			; <UNDEFINED> instruction: 0x4604e956
   11714:	sbcle	r2, r3, r0, lsl #16
   11718:	svclt	0x0000e7f4
   1171c:	andeq	r5, r5, r4, asr #3
   11720:	andeq	r0, r0, r0, asr r7
   11724:	muleq	r5, r0, r1
   11728:	ldmdbmi	r9, {r7, r8, r9, ip, sp, pc}
   1172c:	ldrbtmi	fp, [r9], #-1336	; 0xfffffac8
   11730:	movwcs	r4, #1540	; 0x604
   11734:	movwcc	lr, #4098	; 0x1002
   11738:	andsle	r2, pc, r2, lsr fp	; <UNPREDICTABLE>
   1173c:	eorscs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   11740:			; <UNDEFINED> instruction: 0xd1f84294
   11744:	sbceq	lr, r3, #1024	; 0x400
   11748:			; <UNDEFINED> instruction: 0xf8412000
   1174c:	ldmdavs	r5, {r0, r1, r4, r5}^
   11750:	orrslt	r6, sp, r0, asr r0
   11754:	tstlt	r8, r8, lsr #16
   11758:	stcl	7, cr15, [sl, #-980]	; 0xfffffc2c
   1175c:	ldreq	r7, [fp, fp, lsr #18]
   11760:	strtmi	sp, [r8], -r7, lsl #8
   11764:	stc	7, cr15, [r0], #980	; 0x3d4
   11768:	pop	{r5, r9, sl, lr}
   1176c:			; <UNDEFINED> instruction: 0xf7f54038
   11770:			; <UNDEFINED> instruction: 0xf105b84b
   11774:			; <UNDEFINED> instruction: 0xf0290008
   11778:			; <UNDEFINED> instruction: 0xe7f2ff9b
   1177c:			; <UNDEFINED> instruction: 0xf0204620
   11780:			; <UNDEFINED> instruction: 0x4620fef9
   11784:	ldrhtmi	lr, [r8], -sp
   11788:	ldmdalt	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1178c:	svclt	0x00004770
   11790:	andeq	r6, r5, r6, lsr r2
   11794:	ldrlt	r4, [r8, #-2058]!	; 0xfffff7f6
   11798:			; <UNDEFINED> instruction: 0xf7f44478
   1179c:	stmdblt	r0, {r1, r4, r6, sl, fp, sp, lr, pc}
   117a0:	stmdbmi	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   117a4:	andcs	r4, r5, #4, 12	; 0x400000
   117a8:	ldrbtmi	r2, [r9], #-0
   117ac:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   117b0:	strtmi	r4, [r0], -r5, lsl #12
   117b4:	ldc	7, cr15, [lr, #976]	; 0x3d0
   117b8:	strtmi	r4, [r8], -r1, lsl #12
   117bc:	stc2l	0, cr15, [r2, #-148]!	; 0xffffff6c
   117c0:	andeq	r6, r5, ip, asr r3
   117c4:	andeq	r9, r3, r6, lsl ip
   117c8:	ldrlt	r4, [r8, #-2058]!	; 0xfffff7f6
   117cc:			; <UNDEFINED> instruction: 0xf7f54478
   117d0:	stmdblt	r0, {r4, r5, r6, r7, fp, sp, lr, pc}
   117d4:	stmdbmi	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   117d8:	andcs	r4, r5, #4, 12	; 0x400000
   117dc:	ldrbtmi	r2, [r9], #-0
   117e0:	stmib	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   117e4:	strtmi	r4, [r0], -r5, lsl #12
   117e8:	stc	7, cr15, [r4, #976]	; 0x3d0
   117ec:	strtmi	r4, [r8], -r1, lsl #12
   117f0:	stc2l	0, cr15, [r8, #-148]	; 0xffffff6c
   117f4:	andeq	r6, r5, r8, lsr #6
   117f8:	andeq	r9, r3, sl, lsl ip
   117fc:	ldrlt	r4, [r8, #-2058]!	; 0xfffff7f6
   11800:			; <UNDEFINED> instruction: 0xf7f44478
   11804:	stmdblt	r0, {r1, r5, r7, sl, fp, sp, lr, pc}
   11808:	stmdbmi	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1180c:	andcs	r4, r5, #4, 12	; 0x400000
   11810:	ldrbtmi	r2, [r9], #-0
   11814:	ldmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11818:	strtmi	r4, [r0], -r5, lsl #12
   1181c:	stcl	7, cr15, [sl, #-976]!	; 0xfffffc30
   11820:	strtmi	r4, [r8], -r1, lsl #12
   11824:	stc2	0, cr15, [lr, #-148]!	; 0xffffff6c
   11828:	strdeq	r6, [r5], -r4
   1182c:	andeq	r9, r3, sl, lsl ip
   11830:			; <UNDEFINED> instruction: 0x4604b538
   11834:	strcs	r6, [r0, #-2560]	; 0xfffff600
   11838:	ldmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1183c:	eorvs	r6, r5, #224, 18	; 0x380000
   11840:	ldmdb	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11844:	mvnvs	r6, r0, ror #20
   11848:	ldmdb	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1184c:	mlacc	r8, r4, r8, pc	; <UNPREDICTABLE>
   11850:			; <UNDEFINED> instruction: 0xf0236860
   11854:	rsbvs	r0, r5, #2080374784	; 0x7c000000
   11858:			; <UNDEFINED> instruction: 0xf8846065
   1185c:	pop	{r3, r5, ip, sp}
   11860:			; <UNDEFINED> instruction: 0xf7f44038
   11864:	svclt	0x0000bdb7
   11868:	mvnsmi	lr, #737280	; 0xb4000
   1186c:			; <UNDEFINED> instruction: 0xf8df4606
   11870:	strmi	r9, [pc], -ip, asr #32
   11874:			; <UNDEFINED> instruction: 0xf10944f9
   11878:	vtst.8	d0, d9, d12
   1187c:			; <UNDEFINED> instruction: 0xf858491c
   11880:	cmnlt	ip, r4, lsl #30
   11884:	ldrtmi	r6, [r1], -r5, ror #16
   11888:	bvs	183dd84 <__read_chk@plt+0x1836858>
   1188c:			; <UNDEFINED> instruction: 0xf7f5b128
   11890:	ldmdblt	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   11894:	hvclt	61931	; 0xf1eb
   11898:	stmdavs	r4!, {r0, r1, r2, r3, r4, r9, sl, lr}
   1189c:	mvnsle	r2, r0, lsl #24
   118a0:	mvnle	r4, r1, asr #11
   118a4:			; <UNDEFINED> instruction: 0xff90f7ff
   118a8:	and	r2, r5, r0
   118ac:			; <UNDEFINED> instruction: 0xf7f44628
   118b0:			; <UNDEFINED> instruction: 0xf7ffeb74
   118b4:	stmdavs	r0!, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   118b8:	mvnshi	lr, #12386304	; 0xbd0000
   118bc:	andeq	r6, r5, r0, lsl #5
   118c0:	blmi	764138 <__read_chk@plt+0x75cc0c>
   118c4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   118c8:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   118cc:	strtmi	fp, [r9], -ip, lsl #1
   118d0:	ldmdavs	fp, {sp}
   118d4:			; <UNDEFINED> instruction: 0xf04f930b
   118d8:			; <UNDEFINED> instruction: 0xf0030300
   118dc:	cdpge	13, 0, cr15, cr1, cr11, {0}
   118e0:			; <UNDEFINED> instruction: 0x21284a16
   118e4:			; <UNDEFINED> instruction: 0x4604447a
   118e8:			; <UNDEFINED> instruction: 0x46234630
   118ec:	svc	0x005af7f4
   118f0:			; <UNDEFINED> instruction: 0xf7f54630
   118f4:	strtmi	lr, [r0], #-2830	; 0xfffff4f2
   118f8:			; <UNDEFINED> instruction: 0xf7f53002
   118fc:	strmi	lr, [r4], -r2, lsr #17
   11900:			; <UNDEFINED> instruction: 0x4631b158
   11904:	stc	7, cr15, [r8, #-976]	; 0xfffffc30
   11908:	strmi	r4, [r5], -r9, lsr #12
   1190c:	ldc2l	0, cr15, [r2], #12
   11910:	stmdane	fp!, {r0, r3, r5, r9, sp}
   11914:	andcs	r5, r0, #704643072	; 0x2a000000
   11918:	bmi	26da88 <__read_chk@plt+0x26655c>
   1191c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   11920:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11924:	subsmi	r9, sl, fp, lsl #22
   11928:	strtmi	sp, [r0], -r2, lsl #2
   1192c:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   11930:	ldmda	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11934:	andeq	r4, r5, ip, ror pc
   11938:	andeq	r0, r0, r0, asr r7
   1193c:	andeq	r9, r3, r0, lsl #23
   11940:	andeq	r4, r5, r2, lsr #30
   11944:	addlt	fp, r2, r0, ror r5
   11948:	strmi	r4, [r5], -sl, lsr #28
   1194c:	strmi	r4, [ip], -sl, lsr #22
   11950:	andcs	r4, r0, #2113929216	; 0x7e000000
   11954:	strbtmi	r2, [r8], -r2, lsl #2
   11958:	mcrmi	8, 1, r5, cr8, cr3, {7}
   1195c:	movwls	r6, #6171	; 0x181b
   11960:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11964:	mrc	7, 4, APSR_nzcv, cr6, cr4, {7}
   11968:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   1196c:	bmi	945e5c <__read_chk@plt+0x93e930>
   11970:	blls	2317c <__read_chk@plt+0x1bc50>
   11974:	ldmpl	r2!, {r3, r5, r9, sl, lr}
   11978:	mcr	7, 0, pc, cr6, cr4, {7}	; <UNPREDICTABLE>
   1197c:	bllt	23190 <__read_chk@plt+0x1bc64>
   11980:	tstcs	r5, r2, lsl #12
   11984:			; <UNDEFINED> instruction: 0xf7f49800
   11988:	ldrdcs	lr, [r2, -lr]
   1198c:			; <UNDEFINED> instruction: 0xf7f49800
   11990:	stmdavs	r3, {r2, r3, sl, fp, sp, lr, pc}
   11994:	stmvs	r1, {r0, r2, r6, fp, sp, lr}
   11998:	eorvs	r6, r3, r2, asr #17
   1199c:	adcvs	r6, r1, r5, rrx
   119a0:	stmdbvs	r3, {r1, r5, r6, r7, sp, lr}
   119a4:	stmdals	r0, {r0, r1, r5, r8, sp, lr}
   119a8:	bl	6cf984 <__read_chk@plt+0x6c8458>
   119ac:	blmi	4a4208 <__read_chk@plt+0x49ccdc>
   119b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   119b4:	blls	6ba24 <__read_chk@plt+0x644f8>
   119b8:	tstle	r1, sl, asr r0
   119bc:	andlt	r4, r2, r0, lsr #12
   119c0:			; <UNDEFINED> instruction: 0xf7f5bd70
   119c4:	strmi	lr, [r1], -r2, lsl #20
   119c8:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   119cc:	ldc2	0, cr15, [lr], {37}	; 0x25
   119d0:	mvnscc	pc, #79	; 0x4f
   119d4:	rsbvs	r6, r3, r3, lsr #32
   119d8:	rscvs	r6, r3, r3, lsr #1
   119dc:	strb	r6, [r2, r3, lsr #2]!
   119e0:	svc	0x00f8f7f4
   119e4:	ldmib	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   119e8:	stmdami	r8, {r0, r9, sl, lr}
   119ec:			; <UNDEFINED> instruction: 0xf0254478
   119f0:	svclt	0x0000fc49
   119f4:	strdeq	r4, [r5], -r0
   119f8:	andeq	r0, r0, r0, asr r7
   119fc:	ldrdeq	r4, [r5], -r8
   11a00:	andeq	r0, r0, r4, asr #14
   11a04:	muleq	r5, r0, lr
   11a08:			; <UNDEFINED> instruction: 0x00039abe
   11a0c:	andeq	r9, r3, r0, lsl #21
   11a10:	svcmi	0x00f0e92d
   11a14:	strmi	fp, [pc], -r9, lsl #1
   11a18:	andls	r4, r1, #136, 18	; 0x220000
   11a1c:	beq	24de58 <__read_chk@plt+0x24692c>
   11a20:	ldrbtmi	r4, [r9], #-2695	; 0xfffff579
   11a24:	stmpl	sl, {r7, r9, sl, lr}
   11a28:	andls	r6, r7, #1179648	; 0x120000
   11a2c:	andeq	pc, r0, #79	; 0x4f
   11a30:	ldrmi	fp, [sl], r3, lsl #2
   11a34:			; <UNDEFINED> instruction: 0xf8dfb93f
   11a38:	ldrbtmi	r9, [r9], #524	; 0x20c
   11a3c:	strtcc	pc, [r0], #-2265	; 0xfffff727
   11a40:	svcvc	0x007af5b3
   11a44:	ldrbmi	sp, [r1], -lr, ror #4
   11a48:			; <UNDEFINED> instruction: 0xf7ff4640
   11a4c:			; <UNDEFINED> instruction: 0xf89aff7b
   11a50:	blmi	1f59a58 <__read_chk@plt+0x1f5252c>
   11a54:	bl	e2c48 <__read_chk@plt+0xdb71c>
   11a58:	bvs	752868 <__read_chk@plt+0x74b33c>
   11a5c:			; <UNDEFINED> instruction: 0xf0002d00
   11a60:	strtmi	r8, [ip], -r3, asr #1
   11a64:	cmplt	r3, r3, ror #16
   11a68:	andeq	pc, r8, r4, lsl #2
   11a6c:			; <UNDEFINED> instruction: 0x46512214
   11a70:	ldc	7, cr15, [r2], #-980	; 0xfffffc2c
   11a74:			; <UNDEFINED> instruction: 0xf0002800
   11a78:	stmdavs	r4!, {r1, r3, r4, r7, pc}
   11a7c:	mvnsle	r2, r0, lsl #24
   11a80:	teqlt	r3, fp, ror #16
   11a84:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   11a88:	adchi	pc, lr, r0
   11a8c:	blcs	2bc40 <__read_chk@plt+0x24714>
   11a90:			; <UNDEFINED> instruction: 0x4640d1f8
   11a94:	b	fe04fa6c <__read_chk@plt+0xfe048540>
   11a98:	andhi	pc, r4, r5, asr #17
   11a9c:	ldrdcc	pc, [r0], -sl
   11aa0:			; <UNDEFINED> instruction: 0xf8da4640
   11aa4:			; <UNDEFINED> instruction: 0xf8da1008
   11aa8:			; <UNDEFINED> instruction: 0xf8da200c
   11aac:			; <UNDEFINED> instruction: 0x61294004
   11ab0:	adcvs	r6, fp, sl, ror #2
   11ab4:			; <UNDEFINED> instruction: 0xf8da60ec
   11ab8:			; <UNDEFINED> instruction: 0x61ab3010
   11abc:	mrrc	7, 15, pc, r8, cr4	; <UNPREDICTABLE>
   11ac0:	eorvs	r2, r8, #0, 2
   11ac4:			; <UNDEFINED> instruction: 0xf7f44640
   11ac8:	mvnvs	lr, r8, lsr lr
   11acc:	rsbsle	r2, fp, r0, lsl #16
   11ad0:	blcs	2c384 <__read_chk@plt+0x24e58>
   11ad4:	tstcs	r0, r8, ror r0
   11ad8:			; <UNDEFINED> instruction: 0xf7f54640
   11adc:	stmdbls	r1, {r1, r2, r3, r6, fp, sp, lr, pc}
   11ae0:	mlacs	r8, r5, r8, pc	; <UNPREDICTABLE>
   11ae4:	movteq	lr, #6727	; 0x1a47
   11ae8:	andseq	pc, pc, #34	; 0x22
   11aec:	tsteq	pc, #3	; <UNPREDICTABLE>
   11af0:			; <UNDEFINED> instruction: 0xf8854313
   11af4:	rsbvs	r3, r8, #40	; 0x28
   11af8:	subsle	r2, ip, r0, lsl #30
   11afc:	andcs	r4, r0, r3, asr sl
   11b00:			; <UNDEFINED> instruction: 0xf8d2447a
   11b04:	movwmi	r3, #46120	; 0xb428
   11b08:	strtcc	pc, [r8], #-2242	; 0xfffff73e
   11b0c:	blmi	1324454 <__read_chk@plt+0x131cf28>
   11b10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11b14:	blls	1ebb84 <__read_chk@plt+0x1e4658>
   11b18:			; <UNDEFINED> instruction: 0xf040405a
   11b1c:	andlt	r8, r9, ip, lsl #1
   11b20:	svchi	0x00f0e8bd
   11b24:	andcs	r4, r5, #1228800	; 0x12c000
   11b28:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   11b2c:	svc	0x00e4f7f4
   11b30:			; <UNDEFINED> instruction: 0xf0252132
   11b34:			; <UNDEFINED> instruction: 0xf8d9fb39
   11b38:	cdpcs	4, 15, cr6, cr15, cr4, {1}
   11b3c:	stclmi	12, cr13, [r6, #-452]	; 0xfffffe3c
   11b40:	bleq	ccdc84 <__read_chk@plt+0xcc6758>
   11b44:	bl	262d40 <__read_chk@plt+0x25b814>
   11b48:	bvs	312168 <__read_chk@plt+0x30ac3c>
   11b4c:	andcs	fp, r0, r4, asr #6
   11b50:			; <UNDEFINED> instruction: 0xb12b6863
   11b54:	mlane	r8, r4, r8, pc	; <UNPREDICTABLE>
   11b58:	svceq	0x0001f011
   11b5c:	strtmi	fp, [r0], -r8, lsl #30
   11b60:	stccs	8, cr6, [r0], {36}	; 0x24
   11b64:	ldrshlt	sp, [r8, #20]
   11b68:	tstlt	r9, r1, asr #16
   11b6c:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   11b70:			; <UNDEFINED> instruction: 0xf8d53601
   11b74:	rsbsmi	r0, r1, #32, 8	; 0x20000000
   11b78:			; <UNDEFINED> instruction: 0xf100b2f6
   11b7c:	sbclt	r3, r9, #255	; 0xff
   11b80:	strteq	pc, [r0], #-2245	; 0xfffff73b
   11b84:	submi	fp, lr, #88, 30	; 0x160
   11b88:	bleq	8e27c <__read_chk@plt+0x86d50>
   11b8c:			; <UNDEFINED> instruction: 0xf8d5d1db
   11b90:	adcsmi	r3, r3, #36, 8	; 0x24000000
   11b94:	blmi	c85c20 <__read_chk@plt+0xc7e6f4>
   11b98:			; <UNDEFINED> instruction: 0xf8c3447b
   11b9c:	ldrb	r6, [r2, -r4, lsr #8]
   11ba0:	rsbsmi	r3, r1, #1048576	; 0x100000
   11ba4:	sbclt	fp, r9, #1610612751	; 0x6000000f
   11ba8:	submi	fp, lr, #88, 30	; 0x160
   11bac:	addscs	lr, sp, fp, asr #15
   11bb0:	andcs	pc, r0, r0, asr #13
   11bb4:	bmi	acba64 <__read_chk@plt+0xac4538>
   11bb8:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   11bbc:	strtcc	pc, [r0], #-2258	; 0xfffff72e
   11bc0:			; <UNDEFINED> instruction: 0xf8c23301
   11bc4:	str	r3, [r1, r0, lsr #8]!
   11bc8:	mvnlt	r6, fp, ror #16
   11bcc:			; <UNDEFINED> instruction: 0xf7ff4628
   11bd0:	adccs	pc, r4, pc, lsr #28
   11bd4:	andcs	pc, r0, r0, asr #13
   11bd8:			; <UNDEFINED> instruction: 0x3601e798
   11bdc:	rscslt	r4, r6, #805306375	; 0x30000007
   11be0:	svclt	0x0058b2db
   11be4:			; <UNDEFINED> instruction: 0xe7d6425e
   11be8:	andcs	r2, r1, ip, lsr #2
   11bec:	stcl	7, cr15, [r6, #-976]	; 0xfffffc30
   11bf0:	cmnlt	r8, r5, lsl #12
   11bf4:	mulcs	r0, sl, r8
   11bf8:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   11bfc:	orreq	lr, r2, #3072	; 0xc00
   11c00:	andsvs	r6, sp, #106496	; 0x1a000
   11c04:	strb	r6, [r4, -sl, lsr #32]
   11c08:			; <UNDEFINED> instruction: 0xf6c020a4
   11c0c:	ldrb	r2, [sp, -r0]!
   11c10:	b	fff4fbec <__read_chk@plt+0xfff486c0>
   11c14:			; <UNDEFINED> instruction: 0xf7f46800
   11c18:	stmdacs	r0, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
   11c1c:	svcge	0x0076f43f
   11c20:	blmi	48bb40 <__read_chk@plt+0x484614>
   11c24:	addsvc	pc, r5, #1325400064	; 0x4f000000
   11c28:	ldmdami	r1, {r4, r8, fp, lr}
   11c2c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   11c30:			; <UNDEFINED> instruction: 0xf7f44478
   11c34:			; <UNDEFINED> instruction: 0xf7f4edf2
   11c38:	svclt	0x0000eece
   11c3c:	andeq	r4, r5, lr, lsl lr
   11c40:	andeq	r0, r0, r0, asr r7
   11c44:	strheq	r6, [r5], -sl
   11c48:	andeq	r6, r5, r0, lsr #1
   11c4c:	strdeq	r5, [r5], -r4
   11c50:	andeq	r4, r5, r0, lsr sp
   11c54:	andeq	r9, r3, r2, lsl #19
   11c58:			; <UNDEFINED> instruction: 0x00055fb0
   11c5c:	andeq	r5, r5, ip, asr pc
   11c60:	andeq	r5, r5, sl, lsr pc
   11c64:	strdeq	r5, [r5], -sl
   11c68:	andeq	r9, r3, r8, ror #28
   11c6c:	andeq	r9, r3, sl, lsr #17
   11c70:	andeq	r9, r3, r4, asr #17
   11c74:	blmi	fe3646ac <__read_chk@plt+0xfe35d180>
   11c78:	push	{r1, r3, r4, r5, r6, sl, lr}
   11c7c:	strdlt	r4, [r7], r0
   11c80:	pkhtbmi	r5, r8, r3, asr #17
   11c84:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   11c88:			; <UNDEFINED> instruction: 0xf04f9305
   11c8c:			; <UNDEFINED> instruction: 0xf7f40300
   11c90:	blmi	fe20ce58 <__read_chk@plt+0xfe20592c>
   11c94:	movwls	r4, #1147	; 0x47b
   11c98:	rsble	r2, r6, r0, lsl #16
   11c9c:	andsls	pc, r4, #14614528	; 0xdf0000
   11ca0:			; <UNDEFINED> instruction: 0xf8df4606
   11ca4:	strcs	sl, [r0, #-532]	; 0xfffffdec
   11ca8:	ldrbtmi	r4, [r9], #2948	; 0xb84
   11cac:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   11cb0:	ldrtmi	r9, [r0], -r1, lsl #6
   11cb4:	bl	feecfc8c <__read_chk@plt+0xfeec8760>
   11cb8:	subsle	r2, r0, r0, lsl #16
   11cbc:	blcs	30fd0 <__read_chk@plt+0x29aa4>
   11cc0:	blcs	bc1928 <__read_chk@plt+0xbba3fc>
   11cc4:			; <UNDEFINED> instruction: 0xf100d0f5
   11cc8:			; <UNDEFINED> instruction: 0x46200413
   11ccc:	stmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11cd0:	stmible	lr!, {r2, fp, sp}^
   11cd4:	bleq	14e35c <__read_chk@plt+0x146e30>
   11cd8:	strtmi	r4, [r3], #1609	; 0x649
   11cdc:			; <UNDEFINED> instruction: 0xf7f54658
   11ce0:	teqlt	r0, r0, asr sl
   11ce4:			; <UNDEFINED> instruction: 0x46584976
   11ce8:			; <UNDEFINED> instruction: 0xf7f54479
   11cec:	stmdacs	r0, {r1, r3, r6, r9, fp, sp, lr, pc}
   11cf0:			; <UNDEFINED> instruction: 0x4628d1df
   11cf4:	ldmib	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11cf8:	andcs	r4, r0, #34603008	; 0x2100000
   11cfc:			; <UNDEFINED> instruction: 0xf0214638
   11d00:			; <UNDEFINED> instruction: 0x4651fbff
   11d04:			; <UNDEFINED> instruction: 0xf7f54605
   11d08:	strmi	lr, [r4], -r8, lsl #21
   11d0c:	rsbsle	r2, ip, r0, lsl #16
   11d10:	stmdage	r3, {r0, r9, sl, lr}
   11d14:			; <UNDEFINED> instruction: 0xf88af004
   11d18:	cmnle	r1, r0, lsl #16
   11d1c:			; <UNDEFINED> instruction: 0xf7f5a804
   11d20:	strmi	lr, [r3], r4, asr #23
   11d24:	stmdals	r3, {r4, r5, r6, r8, r9, ip, sp, pc}
   11d28:	ldcl	7, cr15, [r0, #-976]!	; 0xfffffc30
   11d2c:			; <UNDEFINED> instruction: 0xf7f54620
   11d30:	stmdbls	r1, {r5, r6, r9, fp, sp, lr, pc}
   11d34:	andcs	r2, r0, r5, lsl #4
   11d38:	mrc	7, 6, APSR_nzcv, cr14, cr4, {7}
   11d3c:	ldrbmi	r4, [r8], -r4, lsl #12
   11d40:	stmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d44:	strmi	r4, [r2], -r9, lsr #12
   11d48:			; <UNDEFINED> instruction: 0xf0254620
   11d4c:	stmdals	r4, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   11d50:	bl	10cfd28 <__read_chk@plt+0x10c87fc>
   11d54:			; <UNDEFINED> instruction: 0xf7f44630
   11d58:	stmdacs	r0, {r1, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   11d5c:	strtmi	sp, [r8], -lr, lsr #3
   11d60:	stmib	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11d64:			; <UNDEFINED> instruction: 0xf7f44630
   11d68:	bmi	15cc7d8 <__read_chk@plt+0x15c52ac>
   11d6c:	ldrbtmi	r4, [sl], #-2895	; 0xfffff4b1
   11d70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11d74:	subsmi	r9, sl, r5, lsl #22
   11d78:	addshi	pc, r3, r0, asr #32
   11d7c:	andlt	r2, r7, r0
   11d80:	svchi	0x00f0e8bd
   11d84:	ldrdne	lr, [r3], -sp
   11d88:	b	194fd60 <__read_chk@plt+0x1948834>
   11d8c:	stmdals	r3, {r0, r1, r7, r9, sl, lr}
   11d90:	ldc	7, cr15, [ip, #-976]!	; 0xfffffc30
   11d94:			; <UNDEFINED> instruction: 0xf7f54620
   11d98:			; <UNDEFINED> instruction: 0xf1bbea2c
   11d9c:	bicle	r0, r8, r0, lsl #30
   11da0:	stmdals	r4, {r0, r1, r3, r4, r6, r9, sl, lr}
   11da4:	tstcs	r1, r2, asr #12
   11da8:	mrc2	7, 1, pc, cr2, cr15, {7}
   11dac:	strmi	fp, [r4], -r3, lsl #5
   11db0:	umaalle	r2, r8, sp, fp
   11db4:			; <UNDEFINED> instruction: 0xf1b8b9c0
   11db8:	teqle	r7, r0, lsl #30
   11dbc:	andcs	r4, r5, #1081344	; 0x108000
   11dc0:			; <UNDEFINED> instruction: 0xf7f44479
   11dc4:			; <UNDEFINED> instruction: 0x4629ee9a
   11dc8:			; <UNDEFINED> instruction: 0xf9eef025
   11dcc:	bls	24ad0 <__read_chk@plt+0x1d5a4>
   11dd0:	ldmpl	r3, {r2, fp, ip, pc}^
   11dd4:	blcs	2bf48 <__read_chk@plt+0x24a1c>
   11dd8:			; <UNDEFINED> instruction: 0xf7f4d140
   11ddc:			; <UNDEFINED> instruction: 0xe768eafe
   11de0:			; <UNDEFINED> instruction: 0xf7f54620
   11de4:	strb	lr, [r4, -r6, lsl #20]!
   11de8:	andcs	r4, r5, #933888	; 0xe4000
   11dec:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   11df0:	mcr	7, 4, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   11df4:	strtmi	r4, [r0], -r3, lsl #13
   11df8:	svc	0x00e6f7f4
   11dfc:	strmi	r4, [r2], -r9, lsr #12
   11e00:			; <UNDEFINED> instruction: 0xf0254658
   11e04:	stmdals	r4, {r0, r1, r9, fp, ip, sp, lr, pc}
   11e08:	ldmdbmi	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   11e0c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11e10:	mrc	7, 3, APSR_nzcv, cr2, cr4, {7}
   11e14:			; <UNDEFINED> instruction: 0xf7f54604
   11e18:	stmdavs	r0, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   11e1c:	b	1acfdf4 <__read_chk@plt+0x1ac88c8>
   11e20:	strmi	r4, [r2], -r9, lsr #12
   11e24:			; <UNDEFINED> instruction: 0xf0254620
   11e28:			; <UNDEFINED> instruction: 0xe742f9f1
   11e2c:			; <UNDEFINED> instruction: 0xf0094628
   11e30:	stmdbmi	r9!, {r0, r1, r7, r9, sl, fp, ip, sp, lr, pc}
   11e34:	andcs	r4, r5, #32, 12	; 0x2000000
   11e38:			; <UNDEFINED> instruction: 0xf7f44479
   11e3c:			; <UNDEFINED> instruction: 0x4629ee5e
   11e40:			; <UNDEFINED> instruction: 0xf9b2f025
   11e44:	stmdbmi	r5!, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
   11e48:	ldrbmi	r2, [r8], -r5, lsl #4
   11e4c:			; <UNDEFINED> instruction: 0xf7f44479
   11e50:			; <UNDEFINED> instruction: 0x4629ee54
   11e54:			; <UNDEFINED> instruction: 0xf9a8f025
   11e58:	ldr	r9, [lr, r4, lsl #16]!
   11e5c:	stc2	0, cr15, [r2], {3}
   11e60:	andcs	r4, r5, #507904	; 0x7c000
   11e64:			; <UNDEFINED> instruction: 0x46044479
   11e68:			; <UNDEFINED> instruction: 0xf7f42000
   11e6c:	strtmi	lr, [r1], -r6, asr #28
   11e70:			; <UNDEFINED> instruction: 0xf99af025
   11e74:			; <UNDEFINED> instruction: 0xf7f54620
   11e78:	ldmdbmi	sl, {r3, r4, r8, fp, sp, lr, pc}
   11e7c:	andcs	r2, r0, r5, lsl #4
   11e80:			; <UNDEFINED> instruction: 0xf7f44479
   11e84:	stmdbls	r4, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   11e88:	cdp2	0, 3, cr15, cr2, cr3, {0}
   11e8c:	andcs	r4, r5, #360448	; 0x58000
   11e90:	ldrbtmi	r2, [r9], #-0
   11e94:	mrc	7, 1, APSR_nzcv, cr0, cr4, {7}
   11e98:			; <UNDEFINED> instruction: 0xf0039904
   11e9c:	stmdals	r4, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   11ea0:			; <UNDEFINED> instruction: 0xf7f4e79b
   11ea4:	svclt	0x0000ed98
   11ea8:	andeq	r4, r5, r8, asr #23
   11eac:	andeq	r0, r0, r0, asr r7
   11eb0:	andeq	r4, r5, ip, lsr #23
   11eb4:	andeq	r9, r3, r6, asr r8
   11eb8:	andeq	r5, r3, r0, asr #9
   11ebc:	andeq	r9, r3, r2, ror #16
   11ec0:	andeq	r9, r3, r0, lsr #16
   11ec4:	ldrdeq	r4, [r5], -r2
   11ec8:	andeq	r9, r3, r0, lsr #15
   11ecc:	andeq	r0, r0, r8, ror r7
   11ed0:	andeq	r9, r3, r2, asr #15
   11ed4:	andeq	r3, r3, r2, ror #15
   11ed8:	andeq	r9, r3, r0, lsr #14
   11edc:	andeq	r9, r3, r8, ror #13
   11ee0:	andeq	r9, r3, r8, lsl r7
   11ee4:	andeq	r9, r3, r8, lsl r7
   11ee8:	andeq	r9, r3, r2, lsl r7
   11eec:	svcmi	0x00f0e92d
   11ef0:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   11ef4:	strmi	r8, [sp], -r2, lsl #22
   11ef8:	strmi	r4, [r2], r3, lsl #21
   11efc:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
   11f00:	addlt	r4, r7, r3, lsl #19
   11f04:	andls	pc, ip, #14614528	; 0xdf0000
   11f08:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   11f0c:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   11f10:			; <UNDEFINED> instruction: 0xf04f9305
   11f14:	movwcs	r0, #768	; 0x300
   11f18:	movwls	r9, #17154	; 0x4302
   11f1c:	ldmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f20:	stmdacs	r0, {r7, r9, sl, lr}
   11f24:	adcshi	pc, ip, r0
   11f28:	blge	e3738 <__read_chk@plt+0xdc20c>
   11f2c:	tstcs	ip, r2, lsl #16
   11f30:			; <UNDEFINED> instruction: 0xff44f030
   11f34:	stmdacs	r0, {r1, r2, r9, sl, lr}
   11f38:	sbchi	pc, r5, r0, asr #32
   11f3c:	svcge	0x00044a76
   11f40:			; <UNDEFINED> instruction: 0xf8df4b76
   11f44:	ldrbtmi	fp, [sl], #-476	; 0xfffffe24
   11f48:			; <UNDEFINED> instruction: 0xf8cd447b
   11f4c:	ldrbtmi	r8, [fp], #4
   11f50:	bcs	44d778 <__read_chk@plt+0x44624c>
   11f54:			; <UNDEFINED> instruction: 0x469a46d0
   11f58:	strcs	r9, [r0], #-2052	; 0xfffff7fc
   11f5c:	b	f4ff34 <__read_chk@plt+0xf48a08>
   11f60:	strls	r4, [r4], #-1592	; 0xfffff9c8
   11f64:	b	fe84ff40 <__read_chk@plt+0xfe848a14>
   11f68:	movwlt	r4, #34310	; 0x8606
   11f6c:			; <UNDEFINED> instruction: 0xf643b2b1
   11f70:	addsmi	r7, r1, #-268435441	; 0xf000000f
   11f74:			; <UNDEFINED> instruction: 0xf8dd46c2
   11f78:	svclt	0x00088004
   11f7c:	cmnle	pc, r0, lsl #12
   11f80:			; <UNDEFINED> instruction: 0xf7f49804
   11f84:	stmdals	r2, {r1, r3, r5, r9, fp, sp, lr, pc}
   11f88:			; <UNDEFINED> instruction: 0xffaaf030
   11f8c:			; <UNDEFINED> instruction: 0xf7f54640
   11f90:	bmi	194c458 <__read_chk@plt+0x1944f2c>
   11f94:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   11f98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11f9c:	subsmi	r9, sl, r5, lsl #22
   11fa0:	adchi	pc, pc, r0, asr #32
   11fa4:	andlt	r4, r7, r0, lsr r6
   11fa8:	blhi	cd2a4 <__read_chk@plt+0xc5d78>
   11fac:	svchi	0x00f0e8bd
   11fb0:	ldrdne	lr, [r3], -sp
   11fb4:	stmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11fb8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   11fbc:			; <UNDEFINED> instruction: 0x4603d1d6
   11fc0:	stmdals	r4, {r1, r3, r5, r9, sl, lr}
   11fc4:			; <UNDEFINED> instruction: 0xf7ff2101
   11fc8:	addlt	pc, r3, #2240	; 0x8c0
   11fcc:	blcs	fe7637ec <__read_chk@plt+0xfe75c2c0>
   11fd0:	stmdacs	r0, {r2, r3, r6, ip, lr, pc}
   11fd4:	blmi	15464c4 <__read_chk@plt+0x153ef98>
   11fd8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   11fdc:	blcs	6c150 <__read_chk@plt+0x64c24>
   11fe0:	andcs	sp, r5, #2496	; 0x9c0
   11fe4:			; <UNDEFINED> instruction: 0xf7f44659
   11fe8:	strbmi	lr, [r1], -r8, lsl #27
   11fec:			; <UNDEFINED> instruction: 0xf8dcf025
   11ff0:			; <UNDEFINED> instruction: 0xf0039804
   11ff4:	andcs	pc, r5, #187392	; 0x2dc00
   11ff8:			; <UNDEFINED> instruction: 0x46044651
   11ffc:			; <UNDEFINED> instruction: 0xf7f44630
   12000:			; <UNDEFINED> instruction: 0x4621ed7c
   12004:			; <UNDEFINED> instruction: 0xf8d0f025
   12008:			; <UNDEFINED> instruction: 0xf7f54620
   1200c:	andcs	lr, r5, #5111808	; 0x4e0000
   12010:	bne	44d878 <__read_chk@plt+0x44634c>
   12014:			; <UNDEFINED> instruction: 0xf7f44630
   12018:	stmdbls	r4, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
   1201c:	stc2l	0, cr15, [r8, #-12]!
   12020:	andcs	r4, r5, #1081344	; 0x108000
   12024:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   12028:	stcl	7, cr15, [r6, #-976]!	; 0xfffffc30
   1202c:			; <UNDEFINED> instruction: 0xf0039904
   12030:	andcs	pc, r0, #10560	; 0x2940
   12034:	ldrmi	r9, [r1], -r3, lsl #16
   12038:	b	f50010 <__read_chk@plt+0xf48ae4>
   1203c:			; <UNDEFINED> instruction: 0xf0309802
   12040:	stmdacs	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   12044:			; <UNDEFINED> instruction: 0xf8ddd088
   12048:	ldr	r8, [r9, r4]
   1204c:	andcs	r4, r5, #56, 18	; 0xe0000
   12050:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   12054:	ldcl	7, cr15, [r0, #-976]	; 0xfffffc30
   12058:	ldrtmi	r4, [r0], -r4, lsl #12
   1205c:	mrc	7, 5, APSR_nzcv, cr4, cr4, {7}
   12060:	strmi	r4, [r2], -r1, asr #12
   12064:			; <UNDEFINED> instruction: 0xf0254620
   12068:	ubfx	pc, r1, #17, #3
   1206c:			; <UNDEFINED> instruction: 0x46204931
   12070:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12074:	stcl	7, cr15, [r0, #-976]	; 0xfffffc30
   12078:			; <UNDEFINED> instruction: 0xf0254641
   1207c:	bfi	pc, r5, #17, #8	; <UNPREDICTABLE>
   12080:	andcs	r4, r5, #737280	; 0xb4000
   12084:	andcs	r4, r0, r9, ror r4
   12088:	ldc	7, cr15, [r6, #-976]!	; 0xfffffc30
   1208c:	ldrtmi	r4, [r0], -r4, lsl #12
   12090:	mrc	7, 4, APSR_nzcv, cr10, cr4, {7}
   12094:			; <UNDEFINED> instruction: 0x46024651
   12098:			; <UNDEFINED> instruction: 0xf0254620
   1209c:			; <UNDEFINED> instruction: 0xe76ff8b7
   120a0:	stc	7, cr15, [ip], {244}	; 0xf4
   120a4:	cmplt	r0, r6, lsl #12
   120a8:	vhsub.s8	d27, d24, d3
   120ac:	addsmi	r0, r3, #88, 4	; 0x80000005
   120b0:	strcs	fp, [r0], #-3860	; 0xfffff0ec
   120b4:	streq	pc, [r1], #-4
   120b8:	strtvs	pc, [r0], -r3, asr #32
   120bc:	ldmdbmi	pc, {r2, r3, r4, r6, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   120c0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   120c4:			; <UNDEFINED> instruction: 0xf7f4e7df
   120c8:	strmi	lr, [r1], -r0, lsl #29
   120cc:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   120d0:			; <UNDEFINED> instruction: 0xf89cf025
   120d4:	ldmdbmi	fp, {r2, r4, r6, r8, r9, sl, sp, lr, pc}
   120d8:	strbmi	r2, [r0], -r5, lsl #4
   120dc:	ldrbeq	pc, [r8], -r8, asr #4	; <UNPREDICTABLE>
   120e0:			; <UNDEFINED> instruction: 0xf7f44479
   120e4:	strmi	lr, [r4], -sl, lsl #26
   120e8:			; <UNDEFINED> instruction: 0xf6c04630
   120ec:			; <UNDEFINED> instruction: 0xf6c02000
   120f0:			; <UNDEFINED> instruction: 0xf7f42600
   120f4:	ldrbmi	lr, [r1], -sl, ror #28
   120f8:	strtmi	r4, [r0], -r2, lsl #12
   120fc:			; <UNDEFINED> instruction: 0xf854f025
   12100:			; <UNDEFINED> instruction: 0xf7f4e73e
   12104:	svclt	0x0000ec68
   12108:	andeq	r4, r5, r2, asr #18
   1210c:	andeq	r0, r0, r0, asr r7
   12110:	andeq	r5, r3, r2, ror #4
   12114:	andeq	r4, r5, r4, lsr r9
   12118:	andeq	r9, r3, r2, asr r6
   1211c:	andeq	r9, r3, r4, lsr r6
   12120:	andeq	r9, r3, sl, lsl #12
   12124:	andeq	r4, r5, sl, lsr #17
   12128:	andeq	r0, r0, r8, ror r7
   1212c:	andeq	r9, r3, lr, ror r5
   12130:	andeq	r9, r3, lr, asr r5
   12134:	andeq	r9, r3, r2, asr #9
   12138:	andeq	r9, r3, ip, lsl #9
   1213c:	andeq	r3, r3, lr, lsr #10
   12140:	andeq	r9, r3, r6, lsl #10
   12144:	andeq	r3, r3, r0, lsl r5
   12148:	mvnsmi	lr, sp, lsr #18
   1214c:	ldrbtmi	r4, [pc], #-3869	; 12154 <__read_chk@plt+0xac28>
   12150:	strtcc	pc, [ip], #-2263	; 0xfffff729
   12154:	pop	{r0, r1, r3, r8, fp, ip, sp, pc}
   12158:			; <UNDEFINED> instruction: 0x468081f0
   1215c:	blx	6d0162 <__read_chk@plt+0x6c8c36>
   12160:	ldreq	pc, [ip], -r7, lsl #2
   12164:	ldrmi	pc, [ip, -r7, lsl #4]
   12168:			; <UNDEFINED> instruction: 0xf8554635
   1216c:	teqlt	ip, r4, lsl #30
   12170:	strtmi	r6, [r0], -r3, ror #16
   12174:			; <UNDEFINED> instruction: 0xf7ffb10b
   12178:	stmdavs	r4!, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   1217c:	mvnsle	r2, r0, lsl #24
   12180:	ldrhle	r4, [r2, #45]!	; 0x2d
   12184:	svceq	0x0000f1b8
   12188:	strcs	sp, [r0, #-12]
   1218c:	svcmi	0x0004f856
   12190:	strtmi	fp, [r0], -ip, lsr #2
   12194:			; <UNDEFINED> instruction: 0xf7f46824
   12198:	stccs	15, cr14, [r0], {136}	; 0x88
   1219c:	adcsmi	sp, lr, #1073741886	; 0x4000003e
   121a0:	mvnsle	r6, r5, lsr r0
   121a4:			; <UNDEFINED> instruction: 0xf0092000
   121a8:	blmi	2114cc <__read_chk@plt+0x209fa0>
   121ac:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   121b0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   121b4:	strtcs	pc, [r0], #-2243	; 0xfffff73d
   121b8:	strtcs	pc, [r8], #-2243	; 0xfffff73d
   121bc:	strtcs	pc, [ip], #-2243	; 0xfffff73d
   121c0:	bllt	d01c4 <__read_chk@plt+0xc8c98>
   121c4:	andeq	r5, r5, r6, lsr #19
   121c8:	andeq	r5, r5, r6, asr #18
   121cc:	ldrbmi	lr, [r0, sp, lsr #18]!
   121d0:			; <UNDEFINED> instruction: 0xf7ffb082
   121d4:			; <UNDEFINED> instruction: 0xf8dffb13
   121d8:			; <UNDEFINED> instruction: 0x2700c0b0
   121dc:			; <UNDEFINED> instruction: 0x46ba44fc
   121e0:	andseq	pc, ip, ip, lsl #2
   121e4:	lfmmi	f7, 1, [ip], {12}
   121e8:			; <UNDEFINED> instruction: 0x46b846b9
   121ec:			; <UNDEFINED> instruction: 0x463e463c
   121f0:			; <UNDEFINED> instruction: 0xf850463d
   121f4:	movwlt	r2, #12036	; 0x2f04
   121f8:	bicslt	r6, fp, r3, asr r8
   121fc:	mlane	r8, r2, r8, pc	; <UNPREDICTABLE>
   12200:	svclt	0x004c07cb
   12204:	strcc	r3, [r1, #-1537]	; 0xfffff9ff
   12208:	svceq	0x001ef011
   1220c:	vmov.i32	d29, #146	; 0x00000092
   12210:	streq	r0, [r9, r3, asr #6]
   12214:			; <UNDEFINED> instruction: 0xf108bf48
   12218:	ldreq	r0, [r9, r1, lsl #16]
   1221c:			; <UNDEFINED> instruction: 0xf109bf48
   12220:	ldrbeq	r0, [r9, -r1, lsl #18]
   12224:			; <UNDEFINED> instruction: 0xf10abf48
   12228:	ldreq	r0, [fp, -r1, lsl #20]
   1222c:	streq	pc, [r1], #-260	; 0xfffffefc
   12230:	strcc	fp, [r1, -r8, asr #30]
   12234:	bcs	2c284 <__read_chk@plt+0x24d58>
   12238:	strmi	sp, [r4, #478]	; 0x1de
   1223c:			; <UNDEFINED> instruction: 0xf7ffd1d9
   12240:	ldmdbmi	r2, {r0, r1, r6, r7, r9, fp, ip, sp, lr, pc}
   12244:	andcs	r2, r0, r5, lsl #4
   12248:			; <UNDEFINED> instruction: 0xf7f44479
   1224c:			; <UNDEFINED> instruction: 0x4631ec56
   12250:			; <UNDEFINED> instruction: 0xffaaf024
   12254:	andcs	r4, r5, #229376	; 0x38000
   12258:	ldrbtmi	r2, [r9], #-0
   1225c:	mcrr	7, 15, pc, ip, cr4	; <UNPREDICTABLE>
   12260:			; <UNDEFINED> instruction: 0xf0244629
   12264:	stmdbmi	fp, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12268:	andcs	r2, r0, r5, lsl #4
   1226c:			; <UNDEFINED> instruction: 0xf7f44479
   12270:	strbmi	lr, [fp], -r4, asr #24
   12274:	strtmi	r4, [r1], -r2, asr #12
   12278:	strge	lr, [r0, -sp, asr #19]
   1227c:			; <UNDEFINED> instruction: 0xff94f024
   12280:	pop	{r1, ip, sp, pc}
   12284:	svclt	0x000087f0
   12288:	andeq	r5, r5, r8, lsl r9
   1228c:	andeq	r9, r3, r8, lsr #7
   12290:			; <UNDEFINED> instruction: 0x000393be
   12294:	ldrdeq	r9, [r3], -r4
   12298:	blmi	f7fa80 <__read_chk@plt+0xf78554>
   1229c:			; <UNDEFINED> instruction: 0xf8d3447b
   122a0:	tstlt	r5, ip, lsr #8
   122a4:			; <UNDEFINED> instruction: 0x4604bdf8
   122a8:	ldrmi	r4, [r8], -r9, lsr #12
   122ac:	svc	0x0018f7f4
   122b0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   122b4:	svcmi	0x0037d15e
   122b8:	blx	1b502bc <__read_chk@plt+0x1b48d90>
   122bc:	tstcs	r0, r6, lsr lr
   122c0:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   122c4:	ldcne	6, cr4, [r5, #-224]!	; 0xffffff20
   122c8:			; <UNDEFINED> instruction: 0xf7f43614
   122cc:	ldrdlt	lr, [r8, #-178]	; 0xffffff4e
   122d0:			; <UNDEFINED> instruction: 0xd00c42b5
   122d4:	blvc	150430 <__read_chk@plt+0x148f04>
   122d8:	ldrtmi	r2, [r8], -r0, lsl #2
   122dc:	bl	ff2502b4 <__read_chk@plt+0xff248d88>
   122e0:	mvnsle	r2, r0, lsl #16
   122e4:	tstcs	r1, r2, lsl #12
   122e8:			; <UNDEFINED> instruction: 0xf7ff4638
   122ec:			; <UNDEFINED> instruction: 0xf027fdff
   122f0:	stmdbmi	sl!, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   122f4:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   122f8:			; <UNDEFINED> instruction: 0xf92cf021
   122fc:	tstlt	r0, r5, lsl #12
   12300:			; <UNDEFINED> instruction: 0xf7ff2102
   12304:			; <UNDEFINED> instruction: 0x4628fcb7
   12308:	mcr	7, 6, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
   1230c:			; <UNDEFINED> instruction: 0xf870f027
   12310:	andcs	r4, r0, #573440	; 0x8c000
   12314:			; <UNDEFINED> instruction: 0xf0214479
   12318:			; <UNDEFINED> instruction: 0x4605f91d
   1231c:	tstcs	r0, r0, lsl r1
   12320:	stc2	7, cr15, [r8], #1020	; 0x3fc
   12324:			; <UNDEFINED> instruction: 0xf7f44628
   12328:			; <UNDEFINED> instruction: 0xf027eec0
   1232c:	ldmdbmi	sp, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}
   12330:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   12334:			; <UNDEFINED> instruction: 0xf90ef021
   12338:	tstlt	r8, r5, lsl #12
   1233c:	tstcs	r8, r1, lsl #4
   12340:	ldc2l	7, cr15, [r4, #1020]	; 0x3fc
   12344:			; <UNDEFINED> instruction: 0xf7f44628
   12348:	strhlt	lr, [r4, #-224]	; 0xffffff20
   1234c:	andeq	pc, r8, r4, lsl #2
   12350:	mrscs	r2, R12_usr
   12354:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   12358:	stccs	8, cr6, [r0], {36}	; 0x24
   1235c:	blmi	4c6b3c <__read_chk@plt+0x4bf610>
   12360:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   12364:	strtcs	pc, [ip], #-2243	; 0xfffff73d
   12368:	blx	bd036c <__read_chk@plt+0xbc8e40>
   1236c:	ldrhtmi	lr, [r8], #141	; 0x8d
   12370:	svclt	0x002cf7ff
   12374:	andcs	r4, r5, #212992	; 0x34000
   12378:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1237c:	bl	fef50354 <__read_chk@plt+0xfef48e28>
   12380:	ldrtmi	r4, [r0], -r4, lsl #12
   12384:	svc	0x00b6f7f3
   12388:	strtmi	r4, [r0], -r1, lsl #12
   1238c:			; <UNDEFINED> instruction: 0xff7af024
   12390:	andeq	r5, r5, r8, asr r8
   12394:			; <UNDEFINED> instruction: 0x000393b4
   12398:	andeq	r4, r5, r2
   1239c:	andeq	r9, r3, r6, asr #7
   123a0:			; <UNDEFINED> instruction: 0x000393b8
   123a4:	andeq	r9, r3, r6, lsr #7
   123a8:	muleq	r5, r2, r7
   123ac:	andeq	r9, r3, r2, lsl r3
   123b0:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   123b4:	strtcc	pc, [r8], #-2259	; 0xfffff72d
   123b8:	svclt	0x00144218
   123bc:	andcs	r2, r0, r1
   123c0:	svclt	0x00004770
   123c4:	andeq	r5, r5, r2, asr #14
   123c8:	addlt	fp, r3, r0, lsr r5
   123cc:			; <UNDEFINED> instruction: 0xf7ff9001
   123d0:	movwcs	pc, #2529	; 0x9e1	; <UNPREDICTABLE>
   123d4:	ldrmi	r9, [sl], -r1, lsl #16
   123d8:			; <UNDEFINED> instruction: 0xf7ff4619
   123dc:			; <UNDEFINED> instruction: 0x4604fb19
   123e0:			; <UNDEFINED> instruction: 0xf9f2f7ff
   123e4:	andcs	fp, r5, #805306378	; 0x3000000a
   123e8:	mulsle	sl, sp, fp
   123ec:	ldmdbmi	r2, {r2, r3, r4, r5, r6, r8, ip, sp, pc}
   123f0:	ldrbtmi	r2, [r9], #-0
   123f4:	bl	fe0503cc <__read_chk@plt+0xfe048ea0>
   123f8:	strtmi	r4, [r0], -r5, lsl #12
   123fc:	stcl	7, cr15, [r4], #976	; 0x3d0
   12400:	strtmi	r4, [r8], -r1, lsl #12
   12404:			; <UNDEFINED> instruction: 0xff02f024
   12408:	andlt	r4, r3, r0, lsr #12
   1240c:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
   12410:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   12414:	bl	1c503ec <__read_chk@plt+0x1c48ec0>
   12418:	cdp2	0, 12, cr15, cr6, cr4, {1}
   1241c:	andlt	r4, r3, r0, lsr #12
   12420:	stmdbmi	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   12424:	ldrbtmi	r2, [r9], #-0
   12428:	bl	19d0400 <__read_chk@plt+0x19c8ed4>
   1242c:	cdp2	0, 11, cr15, cr12, cr4, {1}
   12430:	andlt	r4, r3, r0, lsr #12
   12434:	svclt	0x0000bd30
   12438:	andeq	r9, r3, r2, lsr r3
   1243c:	strdeq	r9, [r3], -lr
   12440:	andeq	r9, r3, lr, asr #5
   12444:	addlt	fp, r3, r0, lsr r5
   12448:	smlabteq	r0, sp, r9, lr
   1244c:			; <UNDEFINED> instruction: 0xf9a2f7ff
   12450:	blls	5ac58 <__read_chk@plt+0x5372c>
   12454:	stmdals	r0, {r0, r4, r9, sl, lr}
   12458:	blx	ff6d045c <__read_chk@plt+0xff6c8f30>
   1245c:			; <UNDEFINED> instruction: 0xf7ff4604
   12460:	adclt	pc, r3, #2932736	; 0x2cc000
   12464:	svclt	0x00182b9d
   12468:	svclt	0x000a2c00
   1246c:	movwcs	r2, #4864	; 0x1300
   12470:	tstle	r2, ip, lsl r6
   12474:	andlt	r4, r3, r0, lsr #12
   12478:	stmdbmi	r8, {r4, r5, r8, sl, fp, ip, sp, pc}
   1247c:	andcs	r2, r0, r5, lsl #4
   12480:			; <UNDEFINED> instruction: 0xf7f44479
   12484:			; <UNDEFINED> instruction: 0x4605eb3a
   12488:			; <UNDEFINED> instruction: 0xf7f44620
   1248c:			; <UNDEFINED> instruction: 0x4601ec9e
   12490:			; <UNDEFINED> instruction: 0xf0244628
   12494:			; <UNDEFINED> instruction: 0x4620febb
   12498:	ldclt	0, cr11, [r0, #-12]!
   1249c:	andeq	r9, r3, r4, lsr #5
   124a0:			; <UNDEFINED> instruction: 0x4606b570
   124a4:			; <UNDEFINED> instruction: 0xf9aaf7ff
   124a8:	blmi	3b0578 <__read_chk@plt+0x3a904c>
   124ac:	bl	e36a0 <__read_chk@plt+0xdc174>
   124b0:	bvs	7132c0 <__read_chk@plt+0x70bd94>
   124b4:	stmdavs	r5!, {r2, r3, r4, r6, r8, ip, sp, pc}^
   124b8:	andeq	pc, r8, r4, lsl #2
   124bc:			; <UNDEFINED> instruction: 0x46312214
   124c0:			; <UNDEFINED> instruction: 0xf7f4b115
   124c4:	teqlt	r0, sl, lsl #30
   124c8:	stccs	8, cr6, [r0], {36}	; 0x24
   124cc:			; <UNDEFINED> instruction: 0xf7ffd1f3
   124d0:	andcs	pc, r0, fp, ror r9	; <UNPREDICTABLE>
   124d4:			; <UNDEFINED> instruction: 0x4628bd70
   124d8:	ldcl	7, cr15, [lr, #-972]	; 0xfffffc34
   124dc:			; <UNDEFINED> instruction: 0xf974f7ff
   124e0:	ldcllt	8, cr6, [r0, #-384]!	; 0xfffffe80
   124e4:	andeq	r5, r5, r8, asr #12
   124e8:	teqcs	sl, r7, asr sl
   124ec:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
   124f0:	strdlt	fp, [r7], r0
   124f4:			; <UNDEFINED> instruction: 0x460458d3
   124f8:	movwls	r6, #22555	; 0x581b
   124fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12500:	svc	0x00d8f7f4
   12504:	mulgt	r0, r4, r8
   12508:	suble	r2, r0, r0, lsl #16
   1250c:	mvnscc	pc, sp, lsl #2
   12510:	andseq	pc, r3, sp, lsl #2
   12514:			; <UNDEFINED> instruction: 0xf02c4622
   12518:			; <UNDEFINED> instruction: 0xf1ac0520
   1251c:	stclcc	3, cr0, [r1, #-192]	; 0xffffff40
   12520:	rsclt	fp, sp, #-1342177267	; 0xb000000d
   12524:	svclt	0x00882b09
   12528:	stmdale	r6!, {r0, r2, r8, sl, fp, sp}^
   1252c:			; <UNDEFINED> instruction: 0xf1a77857
   12530:			; <UNDEFINED> instruction: 0xf0270630
   12534:	cfstr64cc	mvdx0, [r1, #-128]	; 0xffffff80
   12538:	mcrcs	2, 0, fp, cr9, cr6, {7}
   1253c:	stccs	15, cr11, [r5, #-544]	; 0xfffffde0
   12540:	ldmvc	r5, {r0, r1, r3, r4, r6, fp, ip, lr, pc}
   12544:	svclt	0x00182d00
   12548:	cmple	r6, sl, lsr sp
   1254c:	svceq	0x0039f1bc
   12550:			; <UNDEFINED> instruction: 0xf1bcd969
   12554:	stmdale	r4!, {r1, r2, r6, r8, r9, sl, fp}^
   12558:	teqeq	r7, #172, 2	; 0x2b	; <UNPREDICTABLE>
   1255c:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   12560:	stmdble	r6, {r0, r3, r4, r5, r8, r9, sl, fp, sp}
   12564:	svclt	0x00942f46
   12568:	ldrteq	pc, [r7], -r7, lsr #3	; <UNPREDICTABLE>
   1256c:	ldrbeq	pc, [r7], -r7, lsr #3	; <UNPREDICTABLE>
   12570:	ldrtmi	fp, [r3], #-758	; 0xfffffd0a
   12574:	svccc	0x0001f801
   12578:			; <UNDEFINED> instruction: 0xf1024288
   1257c:	subsle	r0, r5, r2, lsl #12
   12580:	svclt	0x00042d3a
   12584:	ldmvc	r5, {r1, r2, r4, r6, r7, sl, fp, ip}^
   12588:			; <UNDEFINED> instruction: 0x46ac4632
   1258c:			; <UNDEFINED> instruction: 0xf10de7c3
   12590:			; <UNDEFINED> instruction: 0xf10431ff
   12594:	strbtmi	r0, [r5], -r8, lsr #32
   12598:	eor	r4, r4, r2, lsr #12
   1259c:			; <UNDEFINED> instruction: 0xf1a77857
   125a0:			; <UNDEFINED> instruction: 0xf0270630
   125a4:			; <UNDEFINED> instruction: 0xf1ac0c20
   125a8:	rscslt	r0, r6, #16640	; 0x4100
   125ac:	svclt	0x00882e09
   125b0:	svceq	0x0005f1bc
   125b4:	ldccs	8, cr13, [r9, #-132]!	; 0xffffff7c
   125b8:	vstrcs.16	s27, [r6, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   125bc:			; <UNDEFINED> instruction: 0xf1a5d83c
   125c0:	tsteq	fp, r7, lsr r3
   125c4:	svccs	0x0039b2db
   125c8:	svccs	0x0046d906
   125cc:			; <UNDEFINED> instruction: 0xf1a7bf94
   125d0:			; <UNDEFINED> instruction: 0xf1a70637
   125d4:	rscslt	r0, r6, #91226112	; 0x5700000
   125d8:	svcpl	0x0002f812
   125dc:			; <UNDEFINED> instruction: 0xf8014433
   125e0:	addsmi	r3, r0, #1, 30
   125e4:			; <UNDEFINED> instruction: 0xf1a5d022
   125e8:			; <UNDEFINED> instruction: 0xf0250330
   125ec:	cdpcc	6, 4, cr0, cr1, cr0, {1}
   125f0:	blcs	27f164 <__read_chk@plt+0x277c38>
   125f4:	cdpcs	15, 0, cr11, cr5, cr8, {4}
   125f8:	ldmdbmi	r5, {r4, r6, r7, r8, fp, ip, lr, pc}
   125fc:	andcs	r2, r0, r5, lsl #4
   12600:			; <UNDEFINED> instruction: 0xf7f44479
   12604:			; <UNDEFINED> instruction: 0x4621ea7a
   12608:	cdp2	0, 0, cr15, cr0, cr4, {1}
   1260c:	bmi	45a614 <__read_chk@plt+0x4530e8>
   12610:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   12614:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12618:	subsmi	r9, sl, r5, lsl #22
   1261c:	andlt	sp, r7, r1, lsl r1
   12620:			; <UNDEFINED> instruction: 0xf1acbdf0
   12624:	tsteq	fp, r7, asr r3
   12628:			; <UNDEFINED> instruction: 0xe799b2db
   1262c:	mvnle	r2, r0, lsl #26
   12630:			; <UNDEFINED> instruction: 0xf7ff4668
   12634:			; <UNDEFINED> instruction: 0xe7eaff35
   12638:	cmpeq	r7, #1073741865	; 0x40000029	; <UNPREDICTABLE>
   1263c:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   12640:			; <UNDEFINED> instruction: 0xf7f4e7c1
   12644:	svclt	0x0000e9c8
   12648:	andeq	r4, r5, r2, asr r3
   1264c:	andeq	r0, r0, r0, asr r7
   12650:	andeq	r9, r3, r4, asr #2
   12654:	andeq	r4, r5, lr, lsr #4
   12658:	mvnsmi	lr, sp, lsr #18
   1265c:	strmi	r4, [lr], -r5, lsl #12
   12660:			; <UNDEFINED> instruction: 0xf8ccf7ff
   12664:	ldrsbhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   12668:			; <UNDEFINED> instruction: 0xf10844f8
   1266c:	vaba.s8	d0, d8, d12
   12670:			; <UNDEFINED> instruction: 0xf857481c
   12674:	ldmdblt	r4, {r2, r8, r9, sl, fp, lr}
   12678:	stmdavs	r4!, {r3, r4, sp, lr, pc}
   1267c:	stmdavs	r3!, {r2, r4, r5, r7, r8, ip, sp, pc}^
   12680:	blcs	23f2c <__read_chk@plt+0x1ca00>
   12684:	stmibvs	r0!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   12688:	ldcl	7, cr15, [sl, #-976]!	; 0xfffffc30
   1268c:	mvnsle	r2, r0, lsl #16
   12690:	ldrtmi	r6, [r1], -r0, lsr #20
   12694:			; <UNDEFINED> instruction: 0xf9eaf025
   12698:	mvnle	r2, r0, lsl #16
   1269c:			; <UNDEFINED> instruction: 0xf7f36860
   126a0:			; <UNDEFINED> instruction: 0xf7ffec7c
   126a4:	stmdavs	r0!, {r0, r4, r7, fp, ip, sp, lr, pc}^
   126a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   126ac:	mvnle	r4, r7, asr #10
   126b0:			; <UNDEFINED> instruction: 0xf88af7ff
   126b4:	ldrb	r2, [r7, r0]!
   126b8:	andeq	r5, r5, ip, lsl #9
   126bc:	mvnsmi	lr, #737280	; 0xb4000
   126c0:	strmi	r4, [lr], -r7, lsl #12
   126c4:			; <UNDEFINED> instruction: 0xf89af7ff
   126c8:	ldrdls	pc, [r8], #-143	; 0xffffff71
   126cc:			; <UNDEFINED> instruction: 0xf10944f9
   126d0:	vtst.8	d0, d9, d12
   126d4:			; <UNDEFINED> instruction: 0xf858491c
   126d8:	cmnlt	r4, r4, lsl #30
   126dc:	ldrtmi	r6, [r9], -r5, ror #16
   126e0:	stmibvs	r0!, {r0, r2, r4, r5, r8, ip, sp, pc}^
   126e4:	stcl	7, cr15, [ip, #-976]	; 0xfffffc30
   126e8:			; <UNDEFINED> instruction: 0x1e73b910
   126ec:	ldrmi	fp, [lr], -lr, asr #2
   126f0:	stccs	8, cr6, [r0], {36}	; 0x24
   126f4:	strbmi	sp, [r8, #498]	; 0x1f2
   126f8:			; <UNDEFINED> instruction: 0xf7ffd1ed
   126fc:	andcs	pc, r0, r5, ror #16
   12700:	strtmi	lr, [r8], -r5
   12704:	mcrr	7, 15, pc, r8, cr3	; <UNPREDICTABLE>
   12708:			; <UNDEFINED> instruction: 0xf85ef7ff
   1270c:	pop	{r5, r6, fp, sp, lr}
   12710:	svclt	0x000083f8
   12714:	andeq	r5, r5, r8, lsr #8
   12718:	ldrlt	fp, [r8, #-336]!	; 0xfffffeb0
   1271c:	strmi	r4, [r4], -sp, lsl #12
   12720:			; <UNDEFINED> instruction: 0xf86cf7ff
   12724:	strtmi	r4, [r0], -r9, lsr #12
   12728:	ldrhtmi	lr, [r8], -sp
   1272c:	ldmlt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12730:	svclt	0x00004770
   12734:	svclt	0x00182900
   12738:	push	{fp, sp}
   1273c:	strdlt	r4, [r3], r0
   12740:	stmdavc	r3, {r0, r3, r5, r6, ip, lr, pc}
   12744:	ldrmi	r4, [r7], -r4, lsl #12
   12748:	stmdblt	r3!, {r1, r2, r3, r9, sl, lr}
   1274c:			; <UNDEFINED> instruction: 0xf814e053
   12750:	blcs	2235c <__read_chk@plt+0x1ae30>
   12754:	blcs	286898 <__read_chk@plt+0x27f36c>
   12758:	blcs	8423c0 <__read_chk@plt+0x83ae94>
   1275c:	blcs	1046b40 <__read_chk@plt+0x103f614>
   12760:	ldm	pc, {r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   12764:	svcpl	0x0048f003
   12768:	svcpl	0x005f5f5f
   1276c:	svcpl	0x005f5f5f
   12770:	svcpl	0x005f5f5f
   12774:	svcpl	0x005f5f5f
   12778:	svcpl	0x005f5f5f
   1277c:	svcpl	0x005f5f5f
   12780:	svcpl	0x005f5f5f
   12784:	svcpl	0x005f5f5f
   12788:	svcpl	0x005f815f
   1278c:	svcpl	0x005f5f48
   12790:	svcpl	0x005f4848
   12794:	svcpl	0x005f9b48
   12798:	svcpl	0x005f5f5f
   1279c:	svcpl	0x005f5f5f
   127a0:	stmdami	r8, {r0, r5, r8, r9, sl, fp, ip, lr}^
   127a4:	subeq	r5, r8, pc, asr pc
   127a8:	beq	8ebc0 <__read_chk@plt+0x87694>
   127ac:			; <UNDEFINED> instruction: 0x4650213a
   127b0:	mcr	7, 4, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
   127b4:	mvnslt	r9, r1
   127b8:	andsle	r4, ip, #545259520	; 0x20800000
   127bc:	addhi	pc, ip, #14614528	; 0xdf0000
   127c0:	ldrbmi	r4, [r5], -r4, ror #7
   127c4:	ldrbtmi	r4, [r8], #1028	; 0x404
   127c8:	bleq	4e90c <__read_chk@plt+0x473e0>
   127cc:			; <UNDEFINED> instruction: 0xf10be003
   127d0:	ldrbmi	r0, [ip, #-2817]	; 0xfffff4ff
   127d4:	stmdavc	r9!, {r0, r1, r3, ip, lr, pc}
   127d8:	strtmi	r4, [r9], r0, asr #12
   127dc:			; <UNDEFINED> instruction: 0xf7f43501
   127e0:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   127e4:	blls	86fb8 <__read_chk@plt+0x7fa8c>
   127e8:	stmdale	r4, {r0, r1, r3, r6, r8, sl, lr}
   127ec:	stccs	6, cr4, [r0], #-368	; 0xfffffe90
   127f0:	stccs	0, cr13, [r8], #-4
   127f4:			; <UNDEFINED> instruction: 0xf04fd02c
   127f8:	ldrbcs	r0, [r8, #-2048]	; 0xfffff800
   127fc:	strcs	pc, [r0, #-1728]	; 0xfffff940
   12800:	strbmi	r4, [r0], -r4, asr #12
   12804:	stcl	7, cr15, [r8, #972]!	; 0x3cc
   12808:			; <UNDEFINED> instruction: 0xf7f44620
   1280c:	strtmi	lr, [r8], -lr, asr #24
   12810:	pop	{r0, r1, ip, sp, pc}
   12814:	strcs	r8, [sp, #-4080]!	; 0xfffff010
   12818:	strcs	pc, [r0, #-1728]	; 0xfffff940
   1281c:	andlt	r4, r3, r8, lsr #12
   12820:	svchi	0x00f0e8bd
   12824:			; <UNDEFINED> instruction: 0xf0002b30
   12828:	strcs	r8, [r0, #-198]	; 0xffffff3a
   1282c:	strtmi	r4, [r0], -r8, lsl #19
   12830:			; <UNDEFINED> instruction: 0xf7f34479
   12834:	stmdacs	r0, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
   12838:			; <UNDEFINED> instruction: 0xf085d152
   1283c:	stmdacs	r9!, {r0, r8, r9}
   12840:	blcs	46d98 <__read_chk@plt+0x3f86c>
   12844:	stmdavc	r3!, {r1, r4, r6, ip, lr, pc}
   12848:	cmple	pc, r0, lsr fp	; <UNPREDICTABLE>
   1284c:	beq	8ec64 <__read_chk@plt+0x87738>
   12850:	strcs	r4, [r0], #-1616	; 0xfffff9b0
   12854:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   12858:	stmdacs	r0, {r7, r9, sl, lr}
   1285c:			; <UNDEFINED> instruction: 0x4638d07f
   12860:	ldrmi	r4, [r0, r1, asr #12]!
   12864:	strb	r4, [ip, r5, lsl #12]
   12868:	stmdbcs	pc!, {r0, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
   1286c:	addhi	pc, r4, r0
   12870:	stmdbcs	r0, {r0, sl, ip, sp}
   12874:			; <UNDEFINED> instruction: 0xf8dfd0bf
   12878:			; <UNDEFINED> instruction: 0x462581dc
   1287c:	strd	r4, [r6], -r8
   12880:	stmdbcs	r0, {r0, r3, r5, r6, fp, ip, sp, lr}
   12884:	stmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   12888:	addshi	pc, sp, r0
   1288c:			; <UNDEFINED> instruction: 0x4640461d
   12890:	mrc	7, 0, APSR_nzcv, cr0, cr4, {7}
   12894:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip}
   12898:			; <UNDEFINED> instruction: 0xe7acd1f2
   1289c:			; <UNDEFINED> instruction: 0xf0137863
   128a0:	ldrdle	r0, [r8], pc	; <UNPREDICTABLE>
   128a4:	adcle	r2, r6, r9, lsl #22
   128a8:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
   128ac:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   128b0:			; <UNDEFINED> instruction: 0xffa4f7fe
   128b4:	strbmi	r4, [r8], -r1, asr #12
   128b8:			; <UNDEFINED> instruction: 0xffd6f7fe
   128bc:	ldrtmi	r4, [r8], -r4, lsl #12
   128c0:	stccs	6, cr4, [r0], {33}	; 0x21
   128c4:	sbfxmi	sp, r2, #0, #17
   128c8:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   128cc:	strtmi	r4, [r0], -r5, lsl #12
   128d0:	stc	7, cr15, [r2, #972]	; 0x3cc
   128d4:	rscle	r2, fp, r0, lsl #26
   128d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   128dc:	ldr	r4, [r0, r4, asr #12]
   128e0:			; <UNDEFINED> instruction: 0xf0135c23
   128e4:	ldrdle	r0, [sl], -pc	; <UNPREDICTABLE>
   128e8:	eorle	r2, r8, r9, lsl #22
   128ec:	orrle	r2, r2, r0, lsl #26
   128f0:			; <UNDEFINED> instruction: 0x46204959
   128f4:			; <UNDEFINED> instruction: 0xf7f34479
   128f8:	ldmdacs	fp!, {r4, r5, r9, sl, fp, sp, lr, pc}
   128fc:	svcge	0x007bf47f
   12900:	mlascc	fp, r4, r8, pc	; <UNPREDICTABLE>
   12904:	svceq	0x00dff013
   12908:	blcs	286918 <__read_chk@plt+0x27f3ec>
   1290c:	svcge	0x0073f47f
   12910:	beq	f4ed28 <__read_chk@plt+0xf477fc>
   12914:	ldreq	pc, [r9, #-260]!	; 0xfffffefc
   12918:	stmiavc	r3!, {r1, r2, sp, lr, pc}
   1291c:	blcs	e9f930 <__read_chk@plt+0xe98404>
   12920:	svcge	0x0069f47f
   12924:	addsle	r4, r3, r4, asr r5
   12928:			; <UNDEFINED> instruction: 0xf0204620
   1292c:	andcc	pc, r1, r1, asr #29
   12930:	svcge	0x0061f43f
   12934:	mvnsle	r4, r5, lsr #5
   12938:	beq	10ed54 <__read_chk@plt+0x107828>
   1293c:	stmdacs	r8, {r3, r7, r8, r9, sl, sp, lr, pc}
   12940:	svcge	0x0059f43f
   12944:	movweq	pc, #4229	; 0x1085	; <UNPREDICTABLE>
   12948:	svclt	0x00142809
   1294c:			; <UNDEFINED> instruction: 0xf0032200
   12950:	bcs	1315c <__read_chk@plt+0xbc30>
   12954:	stmdavc	r3!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}
   12958:	bicle	r2, r7, r0, lsr fp
   1295c:			; <UNDEFINED> instruction: 0xf04fe74b
   12960:	ldrcs	r0, [fp, #-2048]	; 0xfffff800
   12964:			; <UNDEFINED> instruction: 0xf6c04644
   12968:	strb	r2, [sl, -r0, lsl #10]
   1296c:	svceq	0x0000f1b8
   12970:			; <UNDEFINED> instruction: 0x46a0d0f5
   12974:	strb	r4, [r4, -r5, lsr #12]
   12978:			; <UNDEFINED> instruction: 0xf01378a3
   1297c:			; <UNDEFINED> instruction: 0xf43f0fdf
   12980:	blcs	27e670 <__read_chk@plt+0x277144>
   12984:	svcge	0x0037f43f
   12988:	stmdbeq	r2, {r2, r8, ip, sp, lr, pc}
   1298c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12990:	strbmi	r4, [r8], -r1, asr #12
   12994:	mrc2	7, 4, pc, cr2, cr15, {7}
   12998:	ldrtmi	r4, [r8], -r4, lsl #12
   1299c:	stccs	6, cr4, [r0], {33}	; 0x21
   129a0:	ldrmi	sp, [r0, r4, ror #1]!
   129a4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   129a8:	strtmi	r4, [r0], -r5, lsl #12
   129ac:	ldc	7, cr15, [r4, #-972]	; 0xfffffc34
   129b0:	rscle	r2, sp, r0, lsl #26
   129b4:	stmdavc	r3!, {r4, r7, r8, r9, sl, sp, lr, pc}^
   129b8:	svclt	0x00042b78
   129bc:	strcs	r3, [r1, #-1026]	; 0xfffffbfe
   129c0:	svcge	0x0033f47f
   129c4:	stmdbcs	r0, {r1, r4, r5, r8, r9, sl, sp, lr, pc}
   129c8:	svcge	0x0015f43f
   129cc:	strcc	r7, [r2, #-2139]	; 0xfffff7a5
   129d0:	svceq	0x00dff013
   129d4:	svcge	0x000ff43f
   129d8:			; <UNDEFINED> instruction: 0xf43f2b09
   129dc:	strtmi	sl, [r0], -ip, lsl #30
   129e0:			; <UNDEFINED> instruction: 0xff6ef7fe
   129e4:	cmplt	r8, r4, lsl #12
   129e8:	strtmi	r4, [r1], -r8, lsr #12
   129ec:	mrc2	7, 1, pc, cr4, cr15, {7}
   129f0:	stmdacs	r0, {r7, r9, sl, lr}
   129f4:	svcge	0x0033f47f
   129f8:			; <UNDEFINED> instruction: 0xf6c0251b
   129fc:	str	r2, [r0, -r0, lsl #10]
   12a00:	svc	0x00dcf7f3
   12a04:	strmi	r4, [r0], r5, lsl #12
   12a08:			; <UNDEFINED> instruction: 0xf43f2800
   12a0c:			; <UNDEFINED> instruction: 0xf6c0aefa
   12a10:	strtmi	r2, [r0], r0, lsl #10
   12a14:	ldmdacs	r0, {r0, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   12a18:	mcrge	4, 7, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
   12a1c:	svclt	0x00142811
   12a20:			; <UNDEFINED> instruction: 0xf0032200
   12a24:	bcs	13230 <__read_chk@plt+0xbd04>
   12a28:	stmdacs	r0!, {r0, r2, r4, r7, r8, ip, lr, pc}
   12a2c:	mcrge	4, 7, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   12a30:	svclt	0x00142821
   12a34:			; <UNDEFINED> instruction: 0xf0032200
   12a38:	bcs	13244 <__read_chk@plt+0xbd18>
   12a3c:	stmdacs	r8!, {r0, r1, r3, r7, r8, ip, lr, pc}
   12a40:	strtmi	fp, [r2], r8, lsl #30
   12a44:	svcge	0x0004f43f
   12a48:	svclt	0x0000e6f9
   12a4c:	andeq	r8, r3, r6, lsr #31
   12a50:	andeq	r8, r3, r4, asr pc
   12a54:	strdeq	r8, [r3], -r0
   12a58:	andeq	r8, r3, r8, lsr #29
   12a5c:	svcmi	0x00f0e92d
   12a60:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   12a64:	ldrmi	r8, [r1], -r2, lsl #22
   12a68:	bmi	1fa42c8 <__read_chk@plt+0x1f9cd9c>
   12a6c:			; <UNDEFINED> instruction: 0x46074b7e
   12a70:			; <UNDEFINED> instruction: 0x4628447a
   12a74:			; <UNDEFINED> instruction: 0xf04fb087
   12a78:	ldmpl	r3, {fp}^
   12a7c:	ldrdls	pc, [ip, #143]!	; 0x8f
   12a80:	movwls	r6, #22555	; 0x581b
   12a84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12a88:	andshi	pc, r0, sp, asr #17
   12a8c:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
   12a90:			; <UNDEFINED> instruction: 0x460444f9
   12a94:	cmnlt	r0, r3
   12a98:	blmi	1ce5474 <__read_chk@plt+0x1cddf48>
   12a9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12aa0:	blls	16cb10 <__read_chk@plt+0x1655e4>
   12aa4:			; <UNDEFINED> instruction: 0xf040405a
   12aa8:			; <UNDEFINED> instruction: 0x462080db
   12aac:	ldc	0, cr11, [sp], #28
   12ab0:	pop	{r1, r8, r9, fp, pc}
   12ab4:	shsub8mi	r8, r0, r0
   12ab8:	ldc2	0, cr15, [r8], #8
   12abc:	stmdacs	r0, {r2, r9, sl, lr}
   12ac0:	adcshi	pc, r5, r0
   12ac4:	bmi	1ae42d0 <__read_chk@plt+0x1adcda4>
   12ac8:	strtmi	r4, [fp], -fp, ror #16
   12acc:	andhi	pc, r0, sp, asr #17
   12ad0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   12ad4:			; <UNDEFINED> instruction: 0xff66f020
   12ad8:	stmdacs	r0, {r7, r9, sl, lr}
   12adc:	adchi	pc, ip, r0
   12ae0:			; <UNDEFINED> instruction: 0xf7f44620
   12ae4:	strbmi	lr, [r1], -r2, ror #21
   12ae8:			; <UNDEFINED> instruction: 0xf7f94638
   12aec:	strmi	pc, [r3], -pc, lsr #27
   12af0:	movwls	r4, #13888	; 0x3640
   12af4:	b	ff650acc <__read_chk@plt+0xff6495a0>
   12af8:	stmdacs	r0, {r0, r1, fp, ip, pc}
   12afc:	blmi	1807040 <__read_chk@plt+0x17ffb14>
   12b00:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12b04:	ldrdcc	pc, [r0], -r8
   12b08:	ldrble	r0, [r6], #-1177	; 0xfffffb67
   12b0c:			; <UNDEFINED> instruction: 0xf8df4b5c
   12b10:			; <UNDEFINED> instruction: 0xf8dfb174
   12b14:	ldrbtmi	sl, [fp], #-372	; 0xfffffe8c
   12b18:	ldrbtmi	r4, [sl], #1275	; 0x4fb
   12b1c:	bcc	44e344 <__read_chk@plt+0x446e18>
   12b20:			; <UNDEFINED> instruction: 0x4649e010
   12b24:			; <UNDEFINED> instruction: 0xf0244630
   12b28:	stmdacs	r0, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12b2c:	strbmi	sp, [r8], -sp, rrx
   12b30:	svc	0x00c0f7f3
   12b34:			; <UNDEFINED> instruction: 0xf7f34620
   12b38:	stmdals	r3, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   12b3c:	mcrr	7, 15, pc, ip, cr3	; <UNPREDICTABLE>
   12b40:	movwls	r2, #13056	; 0x3300
   12b44:	cmnlt	r4, #4, 24	; 0x400
   12b48:	strtmi	sl, [r0], -r3, lsl #18
   12b4c:	stc2l	7, cr15, [r8, #-1016]	; 0xfffffc08
   12b50:	stmdacs	r0, {r0, r7, r9, sl, lr}
   12b54:			; <UNDEFINED> instruction: 0x4601d13d
   12b58:			; <UNDEFINED> instruction: 0xf7f39803
   12b5c:	strmi	lr, [r4], -lr, ror #27
   12b60:	strtmi	r4, [r1], -r8, lsr #12
   12b64:	bl	350b3c <__read_chk@plt+0x349610>
   12b68:	cmple	r1, r0, lsl #16
   12b6c:			; <UNDEFINED> instruction: 0xf7f39803
   12b70:			; <UNDEFINED> instruction: 0xf8d8ec00
   12b74:	ldreq	r3, [sl], #0
   12b78:	ldrble	r4, [r2, #1665]	; 0x681
   12b7c:			; <UNDEFINED> instruction: 0xf0244658
   12b80:			; <UNDEFINED> instruction: 0x4648fbdd
   12b84:	cdp2	0, 8, cr15, cr12, cr2, {0}
   12b88:			; <UNDEFINED> instruction: 0xf0244650
   12b8c:			; <UNDEFINED> instruction: 0x4620fc3b
   12b90:	cdp2	0, 9, cr15, cr12, cr2, {0}
   12b94:	beq	44e3fc <__read_chk@plt+0x446ed0>
   12b98:	ldc2	0, cr15, [r4], #-144	; 0xffffff70
   12b9c:			; <UNDEFINED> instruction: 0xf7ffe7c1
   12ba0:	stcls	12, cr15, [r3], {19}
   12ba4:	stmdbge	r4, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   12ba8:	ldrtmi	r4, [r8], -sl, lsr #12
   12bac:	ldc2	7, cr15, [lr], {254}	; 0xfe
   12bb0:	stmdacs	r0, {r0, r7, r9, sl, lr}
   12bb4:	stflsd	f5, [r4], {79}	; 0x4f
   12bb8:	ldmdami	r4!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   12bbc:			; <UNDEFINED> instruction: 0xf0244478
   12bc0:	blls	111abc <__read_chk@plt+0x10a590>
   12bc4:	adcle	r2, r1, r0, lsl #22
   12bc8:			; <UNDEFINED> instruction: 0xf7fe9804
   12bcc:	stcls	13, cr15, [r3], {79}	; 0x4f
   12bd0:	stmdbmi	pc!, {r1, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   12bd4:	andcs	r2, r0, r5, lsl #4
   12bd8:			; <UNDEFINED> instruction: 0xf7f34479
   12bdc:	strmi	lr, [r4], -lr, lsl #31
   12be0:			; <UNDEFINED> instruction: 0xf7f44648
   12be4:			; <UNDEFINED> instruction: 0x4601e8f2
   12be8:			; <UNDEFINED> instruction: 0xf0244620
   12bec:	strb	pc, [fp, pc, lsl #22]!	; <UNPREDICTABLE>
   12bf0:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   12bf4:	blx	fe8cec8e <__read_chk@plt+0xfe8c7762>
   12bf8:			; <UNDEFINED> instruction: 0xf7f39803
   12bfc:	strtmi	lr, [r0], -lr, ror #23
   12c00:	andls	pc, ip, sp, asr #17
   12c04:	svc	0x0056f7f3
   12c08:			; <UNDEFINED> instruction: 0x4648e7de
   12c0c:	svc	0x0052f7f3
   12c10:			; <UNDEFINED> instruction: 0xf7f34620
   12c14:	stmdals	r3, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
   12c18:	blx	ff5d0c1e <__read_chk@plt+0xff5c96f2>
   12c1c:	ldrdcc	pc, [r0], -r8
   12c20:	ldrble	r0, [r1, #1179]	; 0x49b
   12c24:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
   12c28:	blx	fe24ecc2 <__read_chk@plt+0xfe247796>
   12c2c:	ldmdami	fp, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   12c30:			; <UNDEFINED> instruction: 0xf0244478
   12c34:	str	pc, [pc, -fp, ror #21]!
   12c38:	b	ffa50c10 <__read_chk@plt+0xffa496e4>
   12c3c:			; <UNDEFINED> instruction: 0xf7f36800
   12c40:			; <UNDEFINED> instruction: 0x4601eb5a
   12c44:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   12c48:	blx	ff84ece0 <__read_chk@plt+0xff8477b4>
   12c4c:			; <UNDEFINED> instruction: 0xf7f44620
   12c50:	strbmi	lr, [r4], -ip, lsr #20
   12c54:	ldmdbmi	r3, {r5, r8, r9, sl, sp, lr, pc}
   12c58:	andcs	r4, r5, #32, 12	; 0x2000000
   12c5c:			; <UNDEFINED> instruction: 0xe7bc4479
   12c60:	mrc	7, 5, APSR_nzcv, cr8, cr3, {7}
   12c64:	ldrdeq	r3, [r5], -r0
   12c68:	andeq	r0, r0, r0, asr r7
   12c6c:			; <UNDEFINED> instruction: 0x00053db0
   12c70:	andeq	r3, r5, r4, lsr #27
   12c74:	ldrdeq	r8, [r3], -r4
   12c78:	muleq	r3, lr, sp
   12c7c:	andeq	r0, r0, r8, ror r7
   12c80:	andeq	fp, r3, sl, ror r0
   12c84:	andeq	r8, r3, ip, lsr sp
   12c88:	andeq	r8, r3, sl, lsl #29
   12c8c:	strdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   12c90:	andeq	r8, r3, r0, lsr #24
   12c94:	andeq	r8, r3, lr, lsr #24
   12c98:	andeq	r8, r3, lr, asr #24
   12c9c:	andeq	r4, r3, r4, lsr #17
   12ca0:			; <UNDEFINED> instruction: 0x000348ba
   12ca4:	muleq	r3, ip, fp
   12ca8:	svcmi	0x00f0e92d
   12cac:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   12cb0:	strmi	r8, [r1], r2, lsl #22
   12cb4:	strmi	r4, [sp], -r0, asr #21
   12cb8:	ldrbtmi	r4, [sl], #-3008	; 0xfffff440
   12cbc:	addlt	r6, r7, r0, asr #19
   12cc0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   12cc4:			; <UNDEFINED> instruction: 0xf04f9305
   12cc8:	blmi	fef538d0 <__read_chk@plt+0xfef4c3a4>
   12ccc:	movwls	r4, #1147	; 0x47b
   12cd0:	movwcs	r4, #1562	; 0x61a
   12cd4:	movwcc	lr, #10701	; 0x29cd
   12cd8:			; <UNDEFINED> instruction: 0xf0002800
   12cdc:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r7, pc}
   12ce0:			; <UNDEFINED> instruction: 0xf7fed048
   12ce4:	blmi	fee12318 <__read_chk@plt+0xfee0adec>
   12ce8:	ldrbtmi	r4, [fp], #-1704	; 0xfffff958
   12cec:	bleq	74f100 <__read_chk@plt+0x747bd4>
   12cf0:	tstmi	ip, #805306368	; 0x30000000	; <UNPREDICTABLE>
   12cf4:			; <UNDEFINED> instruction: 0xf85b9301
   12cf8:	stmdblt	r4!, {r2, r8, r9, sl, fp, lr}
   12cfc:	stmdavs	r4!, {r2, r3, r4, r7, sp, lr, pc}
   12d00:			; <UNDEFINED> instruction: 0xf0002c00
   12d04:	stmdavs	r5!, {r0, r3, r4, r7, pc}^
   12d08:	rscsle	r2, r8, r0, lsl #26
   12d0c:	stmdacs	r0, {r5, r6, r9, fp, sp, lr}
   12d10:			; <UNDEFINED> instruction: 0x4641d0f5
   12d14:	b	d50cec <__read_chk@plt+0xd497c0>
   12d18:	mvnsle	r2, r0, lsl #16
   12d1c:			; <UNDEFINED> instruction: 0x601cf8d9
   12d20:	rscle	r2, ip, r0, lsl #28
   12d24:	beq	24f13c <__read_chk@plt+0x247c10>
   12d28:	ldmdavs	r6!, {r1, sp, lr, pc}
   12d2c:	rscle	r2, r6, r0, lsl #28
   12d30:	andscs	r1, r4, #3136	; 0xc40
   12d34:			; <UNDEFINED> instruction: 0xf7f44650
   12d38:	stmdacs	r0, {r4, r6, r7, r9, fp, sp, lr, pc}
   12d3c:			; <UNDEFINED> instruction: 0x4628d1f5
   12d40:	stmdb	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12d44:	stc2l	7, cr15, [r0, #-1016]	; 0xfffffc08
   12d48:	bmi	fe7ecee0 <__read_chk@plt+0xfe7e59b4>
   12d4c:	ldrbtmi	r4, [sl], #-2971	; 0xfffff465
   12d50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12d54:	subsmi	r9, sl, r5, lsl #22
   12d58:	msrhi	CPSR_fs, r0, asr #32
   12d5c:	andlt	r4, r7, r0, lsr #12
   12d60:	blhi	ce05c <__read_chk@plt+0xc6b30>
   12d64:	svchi	0x00f0e8bd
   12d68:			; <UNDEFINED> instruction: 0xf7f49804
   12d6c:			; <UNDEFINED> instruction: 0x9c02e99e
   12d70:	mvnle	r2, r0, lsl #24
   12d74:	bls	25bd0 <__read_chk@plt+0x1e6a4>
   12d78:	ldmdavs	r3!, {r1, r2, r4, r6, r7, fp, ip, lr}
   12d7c:			; <UNDEFINED> instruction: 0xf100049c
   12d80:			; <UNDEFINED> instruction: 0x463a80bd
   12d84:	svccs	0x00004629
   12d88:	adcshi	pc, sp, r0
   12d8c:			; <UNDEFINED> instruction: 0xf7f94648
   12d90:	andls	pc, r2, r1, lsr #25
   12d94:			; <UNDEFINED> instruction: 0xf0402800
   12d98:	ldmdavs	r3!, {r0, r1, r2, r3, r7, pc}
   12d9c:			; <UNDEFINED> instruction: 0xf1000499
   12da0:	blmi	fe2f30fc <__read_chk@plt+0xfe2ebbd0>
   12da4:	eorge	pc, ip, #14614528	; 0xdf0000
   12da8:	eorhi	pc, ip, #14614528	; 0xdf0000
   12dac:	ldrbtmi	r4, [sl], #1147	; 0x47b
   12db0:	mcr	4, 0, r4, cr8, cr8, {7}
   12db4:			; <UNDEFINED> instruction: 0x9c033a10
   12db8:	eorsle	r2, r3, r0, lsl #24
   12dbc:	stmdbge	r2, {r5, r9, sl, lr}
   12dc0:	stc2	7, cr15, [lr], {254}	; 0xfe
   12dc4:	stmdacs	r0, {r2, r9, sl, lr}
   12dc8:	sbchi	pc, r9, r0, asr #32
   12dcc:	stmdals	r2, {r0, r9, sl, lr}
   12dd0:	mrc	7, 6, APSR_nzcv, cr2, cr3, {7}
   12dd4:	strtmi	r4, [r8], -r3, lsl #13
   12dd8:			; <UNDEFINED> instruction: 0xf7f44659
   12ddc:	stmdacs	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
   12de0:	ldmdavs	r3!, {r3, r4, r5, r6, r8, ip, lr, pc}
   12de4:	strbtle	r0, [fp], #-1178	; 0xfffffb66
   12de8:			; <UNDEFINED> instruction: 0xf7f34658
   12dec:	svccs	0x0000ee64
   12df0:	adchi	pc, r1, r0
   12df4:	bge	138e04 <__read_chk@plt+0x1318d8>
   12df8:			; <UNDEFINED> instruction: 0xf7f42100
   12dfc:	ldmdblt	r0!, {r1, r2, r4, r5, fp, sp, lr, pc}
   12e00:	ldrtmi	r9, [r8], -r4, lsl #18
   12e04:	cdp2	0, 3, cr15, cr2, cr4, {1}
   12e08:			; <UNDEFINED> instruction: 0xf0002800
   12e0c:	stmdals	r4, {r0, r4, r7, pc}
   12e10:	mrc	7, 2, APSR_nzcv, cr0, cr3, {7}
   12e14:			; <UNDEFINED> instruction: 0xf7f39802
   12e18:			; <UNDEFINED> instruction: 0x9c03eae0
   12e1c:	movwls	r2, #8960	; 0x2300
   12e20:	bicle	r2, fp, r0, lsl #24
   12e24:	strtmi	sl, [sl], -r3, lsl #18
   12e28:			; <UNDEFINED> instruction: 0xf7fe4648
   12e2c:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   12e30:	adchi	pc, r4, r0, asr #32
   12e34:	strb	r9, [r1, r3, lsl #24]
   12e38:	ldrbmi	r9, [fp, #-2817]	; 0xfffff4ff
   12e3c:	svcge	0x005bf47f
   12e40:	stc2l	7, cr15, [r2], {254}	; 0xfe
   12e44:	bls	25bd0 <__read_chk@plt+0x1e6a4>
   12e48:	ldmpl	r3, {r0, r2, r6, r9, sl, lr}^
   12e4c:	ldreq	r6, [r8], #2075	; 0x81b
   12e50:	stmdami	r2!, {r1, r2, r8, sl, ip, lr, pc}^
   12e54:			; <UNDEFINED> instruction: 0xf0244478
   12e58:	and	pc, r1, r1, ror sl	; <UNPREDICTABLE>
   12e5c:	addle	r2, r9, r0, lsl #18
   12e60:	blx	fe211946 <__read_chk@plt+0xfe20a41a>
   12e64:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   12e68:	b	13dc670 <__read_chk@plt+0x13d5144>
   12e6c:	ands	r1, r1, fp, asr fp
   12e70:			; <UNDEFINED> instruction: 0xf7f34642
   12e74:	ldmdblt	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12e78:	ldrtmi	r9, [r8], -r4, lsl #18
   12e7c:	ldc2l	0, cr15, [r6, #144]!	; 0x90
   12e80:			; <UNDEFINED> instruction: 0xf43f2800
   12e84:	stmdals	r4, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   12e88:			; <UNDEFINED> instruction: 0xf7f43601
   12e8c:	stmdals	r2, {r1, r2, r3, r8, fp, sp, lr, pc}
   12e90:	b	fe8d0e64 <__read_chk@plt+0xfe8c9938>
   12e94:	ldc2	7, cr15, [r2], #1016	; 0x3f8
   12e98:			; <UNDEFINED> instruction: 0x46284631
   12e9c:	stc2l	7, cr15, [r4], #1016	; 0x3f8
   12ea0:	svclt	0x00142800
   12ea4:	tstcs	r1, r9, asr r6
   12ea8:	andls	r4, r2, r4, lsl #12
   12eac:	sbcsle	r2, pc, r0, lsl #18
   12eb0:			; <UNDEFINED> instruction: 0xf47f2c00
   12eb4:	ldrb	sl, [sp, -sl, asr #30]
   12eb8:	blx	fe1d0ebc <__read_chk@plt+0xfe1c9990>
   12ebc:	strb	r9, [r4, -r2, lsl #24]
   12ec0:			; <UNDEFINED> instruction: 0xf0244650
   12ec4:			; <UNDEFINED> instruction: 0x4658fa3b
   12ec8:	stc2	0, cr15, [r0, #-8]
   12ecc:			; <UNDEFINED> instruction: 0xf0244640
   12ed0:			; <UNDEFINED> instruction: 0xe789fa99
   12ed4:	beq	44e73c <__read_chk@plt+0x447210>
   12ed8:			; <UNDEFINED> instruction: 0xf966f024
   12edc:			; <UNDEFINED> instruction: 0xf7f39802
   12ee0:			; <UNDEFINED> instruction: 0x4658ea7c
   12ee4:			; <UNDEFINED> instruction: 0xf7f39402
   12ee8:	blls	ce688 <__read_chk@plt+0xc715c>
   12eec:			; <UNDEFINED> instruction: 0xf43f2b00
   12ef0:	stmdals	r3, {r1, r5, r6, r8, r9, sl, fp, sp, pc}
   12ef4:	blx	feed0ef6 <__read_chk@plt+0xfeec99ca>
   12ef8:	str	r9, [r6, -r2, lsl #24]!
   12efc:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   12f00:	blx	74ef98 <__read_chk@plt+0x747a6c>
   12f04:	ldmdami	r7!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   12f08:			; <UNDEFINED> instruction: 0xf0204478
   12f0c:	strmi	pc, [r4], -fp, asr #26
   12f10:	suble	r2, r4, r0, lsl #16
   12f14:	strbmi	r4, [r8], -r1, lsl #12
   12f18:	blx	fe650f06 <__read_chk@plt+0xfe6499da>
   12f1c:	strtmi	r4, [r0], -r3, lsl #12
   12f20:			; <UNDEFINED> instruction: 0xf7f49302
   12f24:	stmdals	r2, {r1, r6, r7, fp, sp, lr, pc}
   12f28:			; <UNDEFINED> instruction: 0xf43f2800
   12f2c:			; <UNDEFINED> instruction: 0xe7c3af36
   12f30:			; <UNDEFINED> instruction: 0xf7f39804
   12f34:	stmdals	r2, {r6, r7, r8, sl, fp, sp, lr, pc}
   12f38:	blx	11d0f3c <__read_chk@plt+0x11c9a10>
   12f3c:	ldreq	r6, [fp], #2099	; 0x833
   12f40:	stmdami	r9!, {r0, r1, r2, r4, r6, r7, r8, sl, ip, lr, pc}
   12f44:			; <UNDEFINED> instruction: 0xf0244478
   12f48:			; <UNDEFINED> instruction: 0xe7d2f9f9
   12f4c:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   12f50:			; <UNDEFINED> instruction: 0xf9f4f024
   12f54:	blcs	39b64 <__read_chk@plt+0x32638>
   12f58:	svcge	0x0023f43f
   12f5c:	stmdbmi	r4!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   12f60:	andcs	r2, r0, r5, lsl #4
   12f64:			; <UNDEFINED> instruction: 0xf7f34479
   12f68:	strmi	lr, [r5], -r8, asr #27
   12f6c:			; <UNDEFINED> instruction: 0xf7f34620
   12f70:	strmi	lr, [r1], -ip, lsr #30
   12f74:			; <UNDEFINED> instruction: 0xf0244628
   12f78:	ldr	pc, [sl, r9, asr #18]!
   12f7c:	andcs	r4, r5, #475136	; 0x74000
   12f80:	strtmi	r9, [r0], -r0
   12f84:			; <UNDEFINED> instruction: 0xf7f34479
   12f88:	blls	4e670 <__read_chk@plt+0x47144>
   12f8c:	ldrmi	r4, [r8], -r4, lsl #12
   12f90:	svc	0x001af7f3
   12f94:	strtmi	r4, [r0], -r1, lsl #12
   12f98:			; <UNDEFINED> instruction: 0xf938f024
   12f9c:			; <UNDEFINED> instruction: 0xf7f4e7a9
   12fa0:	stmdavs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   12fa4:	stmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12fa8:	ldmdami	r3, {r0, r9, sl, lr}
   12fac:			; <UNDEFINED> instruction: 0xf0244478
   12fb0:	strb	pc, [sl], sp, lsr #18	; <UNPREDICTABLE>
   12fb4:	stc	7, cr15, [lr, #-972]	; 0xfffffc34
   12fb8:	andeq	r3, r5, r6, lsl #23
   12fbc:	andeq	r0, r0, r0, asr r7
   12fc0:	andeq	r3, r5, r4, ror fp
   12fc4:	andeq	r4, r5, sl, lsl #28
   12fc8:	strdeq	r3, [r5], -r2
   12fcc:	andeq	r0, r0, r8, ror r7
   12fd0:	andeq	r8, r3, ip, lsr #23
   12fd4:	ldrdeq	r8, [r3], -sl
   12fd8:	andeq	sl, r3, r0, ror #27
   12fdc:	andeq	r8, r3, ip, lsr #20
   12fe0:			; <UNDEFINED> instruction: 0x000389b6
   12fe4:	muleq	r3, ip, sl
   12fe8:	andeq	r8, r3, r0, lsr r9
   12fec:	muleq	r3, r6, r9
   12ff0:	andeq	r8, r3, r8, asr #19
   12ff4:	andeq	r8, r3, r8, lsr #19
   12ff8:	andeq	r4, r3, r4, asr r5
   12ffc:	blmi	865884 <__read_chk@plt+0x85e358>
   13000:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   13004:	strmi	fp, [lr], -r8, lsl #1
   13008:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
   1300c:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
   13010:			; <UNDEFINED> instruction: 0xf04f9307
   13014:			; <UNDEFINED> instruction: 0xf7fe0300
   13018:			; <UNDEFINED> instruction: 0xf7fefc95
   1301c:			; <UNDEFINED> instruction: 0xf89dfbef
   13020:	blmi	65b048 <__read_chk@plt+0x653b1c>
   13024:	bl	e4218 <__read_chk@plt+0xdccec>
   13028:	bvs	713e38 <__read_chk@plt+0x70c90c>
   1302c:	stmdavs	r3!, {r2, r3, r4, r6, r8, ip, sp, pc}^
   13030:			; <UNDEFINED> instruction: 0xf104b133
   13034:	andscs	r0, r4, #8
   13038:			; <UNDEFINED> instruction: 0xf7f44629
   1303c:	orrlt	lr, r8, lr, asr #18
   13040:	stccs	8, cr6, [r0], {36}	; 0x24
   13044:			; <UNDEFINED> instruction: 0xf7fed1f3
   13048:	strhtcs	pc, [r2], #-191	; 0xffffff41	; <UNPREDICTABLE>
   1304c:	andcs	pc, r0, r0, asr #13
   13050:	blmi	325890 <__read_chk@plt+0x31e364>
   13054:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13058:	blls	1ed0c8 <__read_chk@plt+0x1e5b9c>
   1305c:	qaddle	r4, sl, ip
   13060:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   13064:	mlacc	r8, r4, r8, pc	; <UNPREDICTABLE>
   13068:	movteq	pc, #13251	; 0x33c3	; <UNPREDICTABLE>
   1306c:	rscle	r4, sl, r3, lsr r2
   13070:			; <UNDEFINED> instruction: 0xf7fe9001
   13074:	stmdals	r1, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   13078:			; <UNDEFINED> instruction: 0xf7f3e7ea
   1307c:	svclt	0x0000ecac
   13080:	andeq	r3, r5, lr, lsr r8
   13084:	andeq	r0, r0, r0, asr r7
   13088:	ldrdeq	r4, [r5], -r0
   1308c:	andeq	r3, r5, ip, ror #15
   13090:	mvnsmi	lr, sp, lsr #18
   13094:	bmi	18648f4 <__read_chk@plt+0x185d3c8>
   13098:	blmi	187f2b0 <__read_chk@plt+0x1877d84>
   1309c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
   130a0:	strmi	r4, [r0], ip, lsl #12
   130a4:	ldmpl	r3, {r3, r9, sl, lr}^
   130a8:	ldmdavs	fp, {r0, r3, r4, r5, r9, sl, lr}
   130ac:			; <UNDEFINED> instruction: 0xf04f9303
   130b0:	eorsvs	r0, r7, r0, lsl #6
   130b4:	bl	1051088 <__read_chk@plt+0x1049b5c>
   130b8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   130bc:	addshi	pc, sl, r0
   130c0:	blge	64948 <__read_chk@plt+0x5d41c>
   130c4:	strbtmi	sl, [sl], -r2, lsl #18
   130c8:	ldm	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   130cc:	movtlt	r4, #1540	; 0x604
   130d0:	andcs	r4, r5, #84, 18	; 0x150000
   130d4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   130d8:	stc	7, cr15, [lr, #-972]	; 0xfffffc34
   130dc:	strtmi	r4, [r0], -r0, lsl #13
   130e0:	mrc	7, 3, APSR_nzcv, cr2, cr3, {7}
   130e4:	strbmi	r4, [r0], -r1, lsl #12
   130e8:			; <UNDEFINED> instruction: 0xf85ef024
   130ec:	blx	fe1d10ee <__read_chk@plt+0xfe1c9bc2>
   130f0:			; <UNDEFINED> instruction: 0x46284639
   130f4:	blx	fee510f6 <__read_chk@plt+0xfee49bca>
   130f8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   130fc:	addhi	pc, sl, r0
   13100:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   13104:	svc	0x00d0f7f3
   13108:	bmi	11eb1ec <__read_chk@plt+0x11e3cc0>
   1310c:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
   13110:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13114:	subsmi	r9, sl, r3, lsl #22
   13118:			; <UNDEFINED> instruction: 0x4620d17a
   1311c:	pop	{r2, ip, sp, pc}
   13120:			; <UNDEFINED> instruction: 0x460181f0
   13124:			; <UNDEFINED> instruction: 0xf7f39800
   13128:			; <UNDEFINED> instruction: 0x4604ee5c
   1312c:	bls	7f594 <__read_chk@plt+0x78068>
   13130:	blcs	31184 <__read_chk@plt+0x29c58>
   13134:	bls	c7694 <__read_chk@plt+0xc0168>
   13138:			; <UNDEFINED> instruction: 0x4640b17a
   1313c:			; <UNDEFINED> instruction: 0xf7ff4629
   13140:			; <UNDEFINED> instruction: 0x4607fdb3
   13144:	stmdals	r0, {r3, r6, r8, ip, sp, pc}
   13148:	stmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1314c:			; <UNDEFINED> instruction: 0xf7f39801
   13150:	stmdals	r2, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   13154:	svc	0x00a8f7f3
   13158:	ldmdami	r4!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1315c:			; <UNDEFINED> instruction: 0xf0244478
   13160:	blls	d11f4 <__read_chk@plt+0xc9cc8>
   13164:	ldmdami	r2!, {r0, r1, r4, r6, r8, ip, sp, pc}
   13168:			; <UNDEFINED> instruction: 0xf0244478
   1316c:	stmdals	r2, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}
   13170:	blx	fe5cf182 <__read_chk@plt+0xfe5c7c56>
   13174:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   13178:			; <UNDEFINED> instruction: 0xf944f024
   1317c:	orrlt	r9, fp, r1, lsl #22
   13180:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
   13184:			; <UNDEFINED> instruction: 0xf93ef024
   13188:			; <UNDEFINED> instruction: 0xf0029801
   1318c:	stmdami	fp!, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   13190:			; <UNDEFINED> instruction: 0xf0244478
   13194:			; <UNDEFINED> instruction: 0x4620f937
   13198:	blx	fe64f1aa <__read_chk@plt+0xfe647c7e>
   1319c:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   131a0:			; <UNDEFINED> instruction: 0xf930f024
   131a4:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   131a8:			; <UNDEFINED> instruction: 0xf92cf024
   131ac:			; <UNDEFINED> instruction: 0xf7f49800
   131b0:	stmdals	r1, {r3, r4, r6, r8, fp, sp, lr, pc}
   131b4:	svc	0x0078f7f3
   131b8:			; <UNDEFINED> instruction: 0xf7f39802
   131bc:			; <UNDEFINED> instruction: 0xf7feef76
   131c0:	tstcs	r0, sp, lsl fp	; <UNPREDICTABLE>
   131c4:			; <UNDEFINED> instruction: 0xf7fe4628
   131c8:	strmi	pc, [r7], -pc, asr #22
   131cc:	orrsle	r2, r7, r0, lsl #16
   131d0:	ldrcs	r4, [fp], #-1576	; 0xfffff9d8
   131d4:	svc	0x0068f7f3
   131d8:	strcs	pc, [r0], #-1728	; 0xfffff940
   131dc:			; <UNDEFINED> instruction: 0xf7f32000
   131e0:			; <UNDEFINED> instruction: 0xe792e8fc
   131e4:	strbmi	r4, [r0], -r1, lsl #12
   131e8:	ldc2	7, cr15, [r8], #-1020	; 0xfffffc04
   131ec:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   131f0:	str	sp, [r0, r9, lsr #3]!
   131f4:	andcs	r4, r5, #20, 18	; 0x50000
   131f8:			; <UNDEFINED> instruction: 0xf6c02424
   131fc:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
   13200:	ldcl	7, cr15, [sl], #-972	; 0xfffffc34
   13204:			; <UNDEFINED> instruction: 0xf802f024
   13208:			; <UNDEFINED> instruction: 0xf7f34628
   1320c:	strb	lr, [r5, lr, asr #30]!
   13210:	bl	ff8511e4 <__read_chk@plt+0xff849cb8>
   13214:			; <UNDEFINED> instruction: 0xf7f34628
   13218:	ldrb	lr, [pc, r8, asr #30]
   1321c:	andeq	r3, r5, r2, lsr #15
   13220:	andeq	r0, r0, r0, asr r7
   13224:	strdeq	r8, [r3], -r2
   13228:	andeq	r3, r5, r2, lsr r7
   1322c:	strdeq	r7, [r3], -r8
   13230:	andeq	r7, r3, r0, lsl #22
   13234:	strdeq	r7, [r3], -r6
   13238:	andeq	r7, r3, lr, ror #21
   1323c:	andeq	r8, r3, r4, lsl r8
   13240:	ldrdeq	r7, [r3], -r6
   13244:	andeq	r8, r3, lr, asr #16
   13248:	andeq	r8, r3, sl, lsr #15
   1324c:	stmdbmi	sp, {r1, r3, r9, sl, lr}^
   13250:	ldrbtmi	r4, [r9], #-2893	; 0xfffff4b3
   13254:	ldrbmi	lr, [r0, sp, lsr #18]!
   13258:	stmiapl	fp, {r1, r2, r7, ip, sp, pc}^
   1325c:	strmi	r2, [r1], r0, lsl #8
   13260:	ldmdavs	fp, {r0, r3, r8, sp}
   13264:			; <UNDEFINED> instruction: 0xf04f9305
   13268:	andvs	r0, r4, r0, lsl #6
   1326c:	stmdage	r1, {r1, r8, r9, fp, sp, pc}
   13270:	stmib	sp, {r0, sl, ip, pc}^
   13274:			; <UNDEFINED> instruction: 0xf02f4403
   13278:	strmi	pc, [r0], r1, lsr #27
   1327c:	cmnle	r6, r0, lsl #16
   13280:	svcge	0x0003ad04
   13284:	stmdals	r3, {r1, r2, r9, sl, lr}
   13288:	stmia	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1328c:			; <UNDEFINED> instruction: 0x96034638
   13290:	stmdb	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13294:	addlt	fp, r2, #240, 2	; 0x3c
   13298:	mvnsvc	pc, #70254592	; 0x4300000
   1329c:	stmdbls	r3, {r1, r3, r4, r7, r9, lr}
   132a0:	stcls	0, cr13, [r4], {92}	; 0x5c
   132a4:	strmi	r4, [r8], -r0, lsl #13
   132a8:	ldm	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   132ac:			; <UNDEFINED> instruction: 0xf02f9801
   132b0:	stccs	14, cr15, [r0], {23}
   132b4:			; <UNDEFINED> instruction: 0x4623d03b
   132b8:	ldmdavs	r8, {r2, r5, fp, sp, lr}^
   132bc:	stm	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   132c0:	eorsle	r2, r4, r0, lsl #24
   132c4:	stmdavs	r4!, {r0, r1, r5, r9, sl, lr}
   132c8:			; <UNDEFINED> instruction: 0xf7f36858
   132cc:	stccs	8, cr14, [r0], {134}	; 0x86
   132d0:	strd	sp, [ip], -r1	; <UNPREDICTABLE>
   132d4:	ldrdne	lr, [r2], -sp
   132d8:	svc	0x00bcf7f2
   132dc:	bicsle	r2, sl, r0, lsl #16
   132e0:	andcs	r2, r1, ip, lsl r1
   132e4:	stmib	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   132e8:	stmdacs	r0, {r2, r9, sl, lr}
   132ec:			; <UNDEFINED> instruction: 0xf100d03d
   132f0:	stmdals	r3, {r3, r9, fp}
   132f4:			; <UNDEFINED> instruction: 0xf7fe4651
   132f8:	ldrbmi	pc, [r0], -r5, lsr #22	; <UNPREDICTABLE>
   132fc:			; <UNDEFINED> instruction: 0xf8d0f7ff
   13300:	movwlt	r6, #96	; 0x60
   13304:	eorvs	r2, ip, r0, lsl #4
   13308:	stmdals	r2, {r0, r4, r9, sl, lr}
   1330c:	ldm	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13310:			; <UNDEFINED> instruction: 0xf02f9801
   13314:			; <UNDEFINED> instruction: 0x4625fddd
   13318:	adcsle	r2, r4, r0, lsl #16
   1331c:			; <UNDEFINED> instruction: 0xf7f39803
   13320:	stmdals	r1, {r2, r3, r4, r6, fp, sp, lr, pc}
   13324:	ldc2l	0, cr15, [ip, #188]	; 0xbc
   13328:			; <UNDEFINED> instruction: 0xf8c99b04
   1332c:	bmi	5df334 <__read_chk@plt+0x5d7e08>
   13330:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   13334:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13338:	subsmi	r9, sl, r5, lsl #22
   1333c:			; <UNDEFINED> instruction: 0x4640d11f
   13340:	pop	{r1, r2, ip, sp, pc}
   13344:	blls	f530c <__read_chk@plt+0xedde0>
   13348:	rsbvs	r9, r3, r3
   1334c:	stmdals	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13350:	stmda	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13354:			; <UNDEFINED> instruction: 0xf02f9801
   13358:	strb	pc, [r8, r3, asr #27]!	; <UNPREDICTABLE>
   1335c:			; <UNDEFINED> instruction: 0xf7f34608
   13360:	stmdals	r1, {r2, r3, r4, r5, fp, sp, lr, pc}
   13364:	ldc2	0, cr15, [ip, #188]!	; 0xbc
   13368:			; <UNDEFINED> instruction: 0xf7f3e7de
   1336c:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
   13370:	addlt	sp, r0, #212	; 0xd4
   13374:	stmdbls	r3, {r2, sl, fp, ip, pc}
   13378:	stmdavs	r0!, {r6, ip, sp, lr, pc}
   1337c:			; <UNDEFINED> instruction: 0xf7f3e793
   13380:	svclt	0x0000eb2a
   13384:	andeq	r3, r5, lr, ror #11
   13388:	andeq	r0, r0, r0, asr r7
   1338c:	andeq	r3, r5, lr, lsl #10
   13390:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
   13394:	strtmi	r4, [r3], -r4, lsl #12
   13398:	ldmdavs	r8, {r2, r5, fp, sp, lr}^
   1339c:	ldmda	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   133a0:	mvnsle	r2, r0, lsl #24
   133a4:			; <UNDEFINED> instruction: 0x4770bd10
   133a8:			; <UNDEFINED> instruction: 0xf0237903
   133ac:			; <UNDEFINED> instruction: 0xf043030d
   133b0:	tstvc	r3, r9, lsl #6
   133b4:	svclt	0x00004770
   133b8:			; <UNDEFINED> instruction: 0xf0237903
   133bc:			; <UNDEFINED> instruction: 0xf043030c
   133c0:	tstvc	r3, r4, lsl #6
   133c4:	svclt	0x00004770
   133c8:			; <UNDEFINED> instruction: 0xf0237903
   133cc:			; <UNDEFINED> instruction: 0xf043030c
   133d0:	tstvc	r3, r8, lsl #6
   133d4:	svclt	0x00004770
   133d8:	stmdbvc	r3, {r0, r3, r4, r8, fp, ip, sp, pc}
   133dc:	svceq	0x000cf013
   133e0:	stmdbvc	r3, {r0, r1, r8, ip, lr, pc}
   133e4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   133e8:	stmdbvc	r3, {r0, r1, r8, ip, sp, lr}
   133ec:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
   133f0:	ldrbmi	r7, [r0, -r3, lsl #2]!
   133f4:	svcmi	0x00f0e92d
   133f8:	stmdavc	r7, {r7, r9, sl, lr}
   133fc:			; <UNDEFINED> instruction: 0xf8dfb083
   13400:			; <UNDEFINED> instruction: 0x460d921c
   13404:	strdlt	r4, [pc, #73]	; 13455 <__read_chk@plt+0xbf29>
   13408:	movwcs	r4, #1537	; 0x601
   1340c:	andle	r2, r8, lr, lsr #30
   13410:	movwne	lr, #15111	; 0x3b07
   13414:	rsbsmi	pc, r0, #19
   13418:			; <UNDEFINED> instruction: 0xf023bf1c
   1341c:	b	fe0e41e4 <__read_chk@plt+0xfe0dccb8>
   13420:			; <UNDEFINED> instruction: 0xf8116312
   13424:	svccs	0x00007f01
   13428:			; <UNDEFINED> instruction: 0xf64cd1f0
   1342c:			; <UNDEFINED> instruction: 0xf6c332cf
   13430:	cmncs	r7, r2, lsr #4
   13434:	andeq	pc, r3, #165888	; 0x28800
   13438:	bl	99ebc <__read_chk@plt+0x92990>
   1343c:	ldmibeq	r7, {r0, r1, r2, r4, r6, r9}
   13440:	ldrcc	pc, [r7, -r1, lsl #22]
   13444:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
   13448:	eormi	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   1344c:	and	fp, lr, r4, lsl r9
   13450:	cmnlt	r4, r4, lsr #16
   13454:	strbmi	r1, [r1], -r0, ror #26
   13458:	mrc	7, 4, APSR_nzcv, cr2, cr3, {7}
   1345c:	mvnsle	r2, r0, lsl #16
   13460:	strtmi	r4, [fp], -r1, lsl #12
   13464:	andlt	r4, r3, r0, lsr #12
   13468:	svcmi	0x00f0e8bd
   1346c:			; <UNDEFINED> instruction: 0x46404718
   13470:	stcl	7, cr15, [lr, #-972]	; 0xfffffc34
   13474:	andcs	r4, r1, r1, lsl #12
   13478:			; <UNDEFINED> instruction: 0xf7f33108
   1347c:	strmi	lr, [r3], r0, lsl #18
   13480:	andcc	fp, r5, r8, ror #6
   13484:			; <UNDEFINED> instruction: 0xf7f34641
   13488:	blmi	19cdb10 <__read_chk@plt+0x19c65e4>
   1348c:			; <UNDEFINED> instruction: 0xf853447b
   13490:	biclt	r6, lr, r7, lsr #32
   13494:			; <UNDEFINED> instruction: 0xf04f4634
   13498:	and	r0, r4, r0, lsl #20
   1349c:			; <UNDEFINED> instruction: 0xf10a6824
   134a0:	cmnlt	ip, r1
   134a4:	stclne	6, cr4, [r0, #-520]!	; 0xfffffdf8
   134a8:			; <UNDEFINED> instruction: 0xf7f34641
   134ac:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   134b0:			; <UNDEFINED> instruction: 0x4601d1f4
   134b4:	strmi	r4, [r8, r0, lsr #12]!
   134b8:	andlt	r4, r3, r8, asr r6
   134bc:	svcmi	0x00f0e8bd
   134c0:	ldcllt	7, cr15, [r0, #972]!	; 0x3cc
   134c4:	stcle	8, cr2, [sp], {19}
   134c8:	ldrbmi	r2, [r8], -r1, lsl #2
   134cc:	blmi	15a5374 <__read_chk@plt+0x159de48>
   134d0:			; <UNDEFINED> instruction: 0xf853447b
   134d4:			; <UNDEFINED> instruction: 0xf8432027
   134d8:			; <UNDEFINED> instruction: 0xf8cbb027
   134dc:	andlt	r2, r3, r0
   134e0:	svchi	0x00f0e8bd
   134e4:	tstcs	r4, r1, asr fp
   134e8:			; <UNDEFINED> instruction: 0xf843447b
   134ec:			; <UNDEFINED> instruction: 0xf7f34027
   134f0:	svcne	0x0002e8c6
   134f4:	stmdacs	r0, {r0, r1, r4, r9, sl, lr}
   134f8:	addhi	pc, r4, r0
   134fc:	svcvs	0x0004f843
   13500:	ldmdavs	r6!, {r0, r5, r9, sl, lr}
   13504:	cdpcs	4, 0, cr3, cr0, cr1, {0}
   13508:	ldrbmi	sp, [r1, #-504]	; 0xfffffe08
   1350c:	bl	4311c <__read_chk@plt+0x3bbf0>
   13510:	ldrtmi	r0, [r4], -sl, lsl #21
   13514:	cmnle	ip, r0, lsl r6
   13518:	svcne	0x0004f850
   1351c:	svclt	0x00cc2c09
   13520:	stceq	0, cr15, [r0], {79}	; 0x4f
   13524:	stceq	0, cr15, [r1], {79}	; 0x4f
   13528:	vmls.i32	d23, d15, d11
   1352c:	tstvc	fp, r4, lsl #6
   13530:	mcr2	10, 4, pc, cr3, cr15, {2}	; <UNPREDICTABLE>
   13534:	orrseq	lr, r3, #28, 20	; 0x1c000
   13538:			; <UNDEFINED> instruction: 0xf04ebf1e
   1353c:	strcc	r0, [r1], #-3600	; 0xfffff1f0
   13540:	and	pc, r4, r1, lsl #17
   13544:	mvnle	r4, r2, lsl #11
   13548:			; <UNDEFINED> instruction: 0xf8534613
   1354c:	stmdbvc	r1, {r2, r8, r9, sl, fp}
   13550:	ldceq	0, cr15, [r8], {1}
   13554:	svclt	0x00d82c09
   13558:	svceq	0x0008f1bc
   1355c:			; <UNDEFINED> instruction: 0xf041bf02
   13560:	strcc	r0, [r1], #-272	; 0xfffffef0
   13564:	ldrmi	r7, [sl, #257]	; 0x101
   13568:	movwcs	sp, #495	; 0x1ef
   1356c:	ldrmi	r9, [r8], r1, lsl #6
   13570:	svcne	0x0004f852
   13574:	strbeq	r7, [r0], r8, lsl #18
   13578:			; <UNDEFINED> instruction: 0xf108bf49
   1357c:	stmdals	r1, {r0, fp}
   13580:			; <UNDEFINED> instruction: 0x460b4618
   13584:	andcc	fp, r1, pc, asr pc
   13588:	ldrtmi	r9, [r0], -r1
   1358c:	ldrmi	r4, [r2, #1550]	; 0x60e
   13590:	mvnle	r6, r8
   13594:			; <UNDEFINED> instruction: 0xa098f8df
   13598:	ldrbmi	r2, [r8], -r1, lsl #2
   1359c:			; <UNDEFINED> instruction: 0xf85a44fa
   135a0:			; <UNDEFINED> instruction: 0xf84a4027
   135a4:	strmi	r3, [r8, r7, lsr #32]!
   135a8:	eorne	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   135ac:			; <UNDEFINED> instruction: 0xf84a4a21
   135b0:			; <UNDEFINED> instruction: 0xf8cbb027
   135b4:			; <UNDEFINED> instruction: 0xf8591000
   135b8:	ldmdavs	r2, {r1, sp}^
   135bc:	blls	7fb0c <__read_chk@plt+0x785e0>
   135c0:	b	1624e30 <__read_chk@plt+0x161d904>
   135c4:	andle	r0, r5, r2, lsl #4
   135c8:			; <UNDEFINED> instruction: 0x4642481b
   135cc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   135d0:	stc2l	0, cr15, [sl, #140]!	; 0x8c
   135d4:	ldrtmi	fp, [r0], -lr, lsr #2
   135d8:			; <UNDEFINED> instruction: 0xf7f36836
   135dc:	cdpcs	13, 0, cr14, cr0, cr6, {3}
   135e0:	stfcsd	f5, [r0], {249}	; 0xf9
   135e4:	svcge	0x007bf43f
   135e8:	stmdavs	r4!, {r5, r9, sl, lr}
   135ec:	ldcl	7, cr15, [ip, #-972]	; 0xfffffc34
   135f0:	blmi	4cd5d4 <__read_chk@plt+0x4c60a8>
   135f4:	ldmdbmi	r2, {r0, r1, r3, r6, r7, r9, sp}
   135f8:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
   135fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13600:			; <UNDEFINED> instruction: 0xff92f023
   13604:	ldmib	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13608:			; <UNDEFINED> instruction: 0xf7f34634
   1360c:			; <UNDEFINED> instruction: 0x4601ebde
   13610:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   13614:	ldc2l	0, cr15, [sl, #140]!	; 0x8c
   13618:	svclt	0x0000e7e6
   1361c:	andeq	r3, r5, ip, lsr r4
   13620:	ldrdeq	r4, [r5], -lr
   13624:	muleq	r5, r8, sl
   13628:	andeq	r4, r5, r4, asr sl
   1362c:	andeq	r4, r5, ip, lsr sl
   13630:	andeq	r4, r5, r8, lsl #19
   13634:	andeq	r0, r0, r8, ror r7
   13638:	andeq	r8, r3, lr, lsr #10
   1363c:	andeq	r8, r3, lr, ror #10
   13640:	ldrdeq	r8, [r3], -r4
   13644:	andeq	r8, r3, lr, ror #9
   13648:	andeq	r8, r3, lr, lsl #9
   1364c:	ldrbmi	lr, [r0, sp, lsr #18]!
   13650:			; <UNDEFINED> instruction: 0xf8df2300
   13654:	umulllt	sl, r4, r8, r0
   13658:			; <UNDEFINED> instruction: 0x4698469e
   1365c:			; <UNDEFINED> instruction: 0x469c44fa
   13660:	stmdbeq	r4, {r1, r3, r5, r7, r8, ip, sp, lr, pc}
   13664:	bvc	ff350a94 <__read_chk@plt+0xff349568>
   13668:			; <UNDEFINED> instruction: 0x4619461f
   1366c:	rscscc	pc, pc, #79	; 0x4f
   13670:	svcmi	0x0004f859
   13674:	eorsle	r2, r6, r0, lsl #24
   13678:	strcs	r1, [r0, #-3150]	; 0xfffff3b2
   1367c:	ldmdbne	r1!, {r5, r8, fp, ip, sp, lr}^
   13680:	strcc	r6, [r1, #-2084]	; 0xfffff7dc
   13684:	svceq	0x0001f010
   13688:	smladcc	r1, r8, pc, fp	; <UNPREDICTABLE>
   1368c:	svceq	0x0002f010
   13690:			; <UNDEFINED> instruction: 0xf10cbf18
   13694:			; <UNDEFINED> instruction: 0xf0100c01
   13698:	svclt	0x00180f04
   1369c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   136a0:	svceq	0x0008f010
   136a4:			; <UNDEFINED> instruction: 0xf10ebf18
   136a8:	stccs	14, cr0, [r0], {1}
   136ac:	addsmi	sp, r5, #-2147483591	; 0x80000039
   136b0:	andcs	fp, r0, ip, lsr #31
   136b4:	adcmi	r2, fp, #1
   136b8:			; <UNDEFINED> instruction: 0x462bbfb8
   136bc:	svccc	0x00fff1b2
   136c0:			; <UNDEFINED> instruction: 0xf040bf08
   136c4:	stmdacs	r0, {r0}
   136c8:	qadd16mi	fp, sl, r8
   136cc:	bicle	r4, pc, sl, asr #11
   136d0:	stmib	sp, {r0, r1, r2, fp, lr}^
   136d4:	ldrbtmi	lr, [r8], #-2050	; 0xfffff7fe
   136d8:			; <UNDEFINED> instruction: 0x7c00e9cd
   136dc:	stc2l	0, cr15, [r4, #-140]!	; 0xffffff74
   136e0:	pop	{r2, ip, sp, pc}
   136e4:			; <UNDEFINED> instruction: 0x462587f0
   136e8:	svclt	0x0000e7e1
   136ec:	andeq	r4, r5, r8, asr #17
   136f0:	andeq	r8, r3, r2, asr r4
   136f4:			; <UNDEFINED> instruction: 0x4605b538
   136f8:	mvnlt	r7, r3, lsl #16
   136fc:	andcs	r4, r0, #4, 12	; 0x400000
   13700:	andle	r2, r8, lr, lsr #22
   13704:	andne	lr, r2, #3072	; 0xc00
   13708:	cmnmi	r0, r2, lsl r0	; <UNPREDICTABLE>
   1370c:	cmnmi	r0, #34	; 0x22	; <UNPREDICTABLE>
   13710:	b	fe103378 <__read_chk@plt+0xfe0fbe4c>
   13714:			; <UNDEFINED> instruction: 0xf8146211
   13718:	blcs	23324 <__read_chk@plt+0x1bdf8>
   1371c:			; <UNDEFINED> instruction: 0xf64cd1f0
   13720:			; <UNDEFINED> instruction: 0xf6c333cf
   13724:	cmncs	r7, r2, lsr #6
   13728:	movweq	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
   1372c:	bl	da274 <__read_chk@plt+0xd2d48>
   13730:	ldmibeq	fp, {r4, r6, r8, r9}
   13734:	tstcs	r3, #1024	; 0x400	; <UNPREDICTABLE>
   13738:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   1373c:	eormi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   13740:	and	fp, fp, r4, lsl r9
   13744:	cmplt	ip, r4, lsr #16
   13748:	strtmi	r1, [r9], -r0, ror #26
   1374c:	ldc	7, cr15, [r8, #-972]	; 0xfffffc34
   13750:	mvnsle	r2, r0, lsl #16
   13754:			; <UNDEFINED> instruction: 0xf3c47924
   13758:	ldclt	0, cr0, [r8, #-768]!	; 0xfffffd00
   1375c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   13760:	andeq	r4, r5, sl, ror #15
   13764:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   13768:	svclt	0x0000e644
   1376c:			; <UNDEFINED> instruction: 0xfffffc3f
   13770:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   13774:	svclt	0x0000e63e
   13778:			; <UNDEFINED> instruction: 0xfffffc43
   1377c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   13780:	svclt	0x0000e638
   13784:			; <UNDEFINED> instruction: 0xfffffc47
   13788:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   1378c:	svclt	0x0000e632
   13790:			; <UNDEFINED> instruction: 0xfffffc4b
   13794:			; <UNDEFINED> instruction: 0x460cb570
   13798:	addlt	r6, r4, r9, lsl #16
   1379c:	ldrbtmi	r4, [sp], #-3357	; 0xfffff2e3
   137a0:	bmi	78258c <__read_chk@plt+0x77b060>
   137a4:	stmiavs	r3!, {r1, r2, r9, sl, lr}^
   137a8:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}^
   137ac:	stmiavs	r5!, {r1, r6, r7, r8, ip, sp, pc}
   137b0:	strmi	fp, [r8], -r3, lsr #6
   137b4:			; <UNDEFINED> instruction: 0x46024798
   137b8:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
   137bc:	movwls	r9, #8707	; 0x2203
   137c0:			; <UNDEFINED> instruction: 0xf7f34618
   137c4:	ldmib	sp, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}^
   137c8:	stmdacs	r4!, {r1, r9, ip, sp}^
   137cc:	ldmdbmi	r3, {r0, r1, r4, fp, ip, lr, pc}
   137d0:	ldmdami	r3, {r0, r3, r4, r5, r6, sl, lr}
   137d4:	strtmi	r9, [r9], -r0, lsl #2
   137d8:			; <UNDEFINED> instruction: 0xf0234478
   137dc:	stmiavs	r3!, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   137e0:			; <UNDEFINED> instruction: 0xf104b11b
   137e4:			; <UNDEFINED> instruction: 0x46300110
   137e8:			; <UNDEFINED> instruction: 0x46204798
   137ec:	pop	{r2, ip, sp, pc}
   137f0:			; <UNDEFINED> instruction: 0xf7f34070
   137f4:	stmdbmi	fp, {r0, r1, r2, r4, r6, sl, fp, ip, sp, pc}
   137f8:			; <UNDEFINED> instruction: 0xe7ea4479
   137fc:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
   13800:	blmi	2cd770 <__read_chk@plt+0x2c6244>
   13804:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, r9, sp}
   13808:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   1380c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   13810:	cdp2	0, 8, cr15, cr10, cr3, {1}
   13814:	andeq	r3, r5, r2, lsr #1
   13818:	andeq	r0, r0, r8, ror r7
   1381c:	andeq	fp, r3, ip, lsr r5
   13820:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   13824:	andeq	r8, r3, r8, lsl #7
   13828:	andeq	r8, r3, lr, ror r3
   1382c:	andeq	r8, r3, r2, lsr r4
   13830:	andeq	r8, r3, ip, ror r3
   13834:	muleq	r3, r6, r3
   13838:	andcs	r4, r0, #44, 22	; 0xb000
   1383c:	svcmi	0x00f0e92d
   13840:	addlt	r4, r7, fp, ror r4
   13844:	ldrdge	pc, [r0], -r3
   13848:			; <UNDEFINED> instruction: 0xf1ba601a
   1384c:	eorsle	r0, sl, r0, lsl #30
   13850:	ldrbmi	r4, [r3], -r7, lsl #12
   13854:	andcc	r6, r1, #1769472	; 0x1b0000
   13858:	mvnsle	r2, r0, lsl #22
   1385c:	ldrtmi	r4, [r8], -r4, lsr #18
   13860:			; <UNDEFINED> instruction: 0x9090f8df
   13864:	ldrbtmi	r4, [r9], #-1620	; 0xfffff9ac
   13868:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   1386c:	blx	ffd5185a <__read_chk@plt+0xffd4a32e>
   13870:	ldrbtmi	r4, [r9], #2850	; 0xb22
   13874:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
   13878:	ands	r9, r9, r5, lsl #6
   1387c:	ldrmi	r9, [r0, r4, lsl #4]!
   13880:	strmi	r9, [r6], -r4, lsl #20
   13884:	bleq	44fc9c <__read_chk@plt+0x448770>
   13888:	ldrbmi	r9, [r8], -r4, lsl #4
   1388c:	bl	1051860 <__read_chk@plt+0x104a334>
   13890:			; <UNDEFINED> instruction: 0x462b491b
   13894:	ldrbtmi	r9, [r9], #-2564	; 0xfffff5fc
   13898:	blvs	4dfd4 <__read_chk@plt+0x46aa8>
   1389c:	ldrtmi	r2, [r8], -r4, ror #16
   138a0:	strbmi	fp, [sp], -ip, lsl #31
   138a4:	strls	r4, [r2, #-1605]	; 0xfffff9bb
   138a8:	blx	ff5d1896 <__read_chk@plt+0xff5ca36a>
   138ac:	cmnlt	ip, r4, lsr #16
   138b0:	smlattcs	r0, r6, r8, r6
   138b4:	strmi	r7, [r8], -r5, lsr #18
   138b8:			; <UNDEFINED> instruction: 0xf00568a2
   138bc:	cfsh32cs	mvfx0, mvfx0, #1
   138c0:	mcrls	1, 0, sp, cr5, cr12, {6}
   138c4:	stmdbmi	pc, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   138c8:	ldrbtmi	r4, [r9], #-1618	; 0xfffff9ae
   138cc:	blx	ff1518ba <__read_chk@plt+0xff14a38e>
   138d0:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   138d4:	tstlt	fp, r3, lsl r8
   138d8:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
   138dc:	mvnsle	r2, r0, lsl #22
   138e0:	andge	pc, r0, r2, asr #17
   138e4:	pop	{r0, r1, r2, ip, sp, pc}
   138e8:	svclt	0x00008ff0
   138ec:	andeq	r4, r5, r0, lsl #17
   138f0:	andeq	r8, r3, lr, lsl #7
   138f4:	andeq	r8, r3, lr, lsl #6
   138f8:	muleq	r3, r8, r4
   138fc:	andeq	r8, r3, r6, lsl #6
   13900:	andeq	r8, r3, sl, lsr r3
   13904:	andeq	r8, r3, sl, lsr #6
   13908:	andeq	r4, r5, lr, ror #15
   1390c:	mvnsmi	lr, sp, lsr #18
   13910:	strmi	r4, [r8], -r0, lsl #13
   13914:	ldrmi	r4, [r7], -lr, lsl #12
   13918:			; <UNDEFINED> instruction: 0xf7f3461d
   1391c:			; <UNDEFINED> instruction: 0x4601eafa
   13920:	tstcc	r4, r1
   13924:	mcr	7, 5, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   13928:	strmi	fp, [r4], -r0, ror #3
   1392c:	andscc	r4, r0, r1, lsr r6
   13930:	svc	0x004af7f2
   13934:	stmdbvc	r2!, {r0, r1, r2, r3, r8, fp, lr}
   13938:	ldrbtmi	r3, [r9], #-3328	; 0xfffff300
   1393c:	andhi	pc, ip, r4, asr #17
   13940:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   13944:	stmdavs	r8, {r0, r1, r2, r5, r7, sp, lr}
   13948:	andeq	pc, r0, #-1811939327	; 0x94000001
   1394c:	teqlt	r0, r2, lsr #2
   13950:	stmdavs	r0, {r1, r9, sl, lr}
   13954:	mvnsle	r2, r0, lsl #16
   13958:	pop	{r2, r4, sp, lr}
   1395c:	strdvs	r8, [ip], -r0
   13960:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13964:	stmda	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13968:	rscsle	r2, r6, r0, lsl #16
   1396c:	andcs	pc, r0, r0, asr #13
   13970:	svclt	0x0000e7f3
   13974:	andeq	r4, r5, r6, lsl #15
   13978:	bmi	7e65f8 <__read_chk@plt+0x7df0cc>
   1397c:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   13980:			; <UNDEFINED> instruction: 0x460441f0
   13984:	pkhbtmi	r5, r8, fp, lsl #17
   13988:	teqlt	fp, fp, asr r8
   1398c:			; <UNDEFINED> instruction: 0xd12d2900
   13990:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
   13994:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   13998:	stc2	0, cr15, [r6], {35}	; 0x23
   1399c:			; <UNDEFINED> instruction: 0x26004d19
   139a0:	ldrbtmi	r4, [sp], #-3865	; 0xfffff0e7
   139a4:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   139a8:	andcs	fp, r0, #1073741880	; 0x40000038
   139ac:	stmdavs	fp, {r0, r1, sp, lr, pc}
   139b0:	ldrmi	r4, [r9], -sl, lsl #12
   139b4:	stmvs	fp, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   139b8:	mvnsle	r2, r0, lsl #22
   139bc:	bicsmi	r7, fp, #180224	; 0x2c000
   139c0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   139c4:	svceq	0x0000f1b8
   139c8:	movwcs	fp, #7960	; 0x1f18
   139cc:	rscle	r2, lr, r0, lsl #22
   139d0:	cmplt	sl, fp, lsl #16
   139d4:	andvs	r6, lr, r3, lsl r0
   139d8:			; <UNDEFINED> instruction: 0xf7ff4620
   139dc:	stmdavs	r9!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   139e0:	mvnle	r2, r0, lsl #18
   139e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   139e8:			; <UNDEFINED> instruction: 0xe7f4603b
   139ec:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
   139f0:	svclt	0x0000e7d0
   139f4:	andeq	r2, r5, r4, asr #29
   139f8:	andeq	r0, r0, r8, ror r7
   139fc:	andeq	fp, r3, sl, ror r3
   13a00:	andeq	r8, r3, sl, lsl #5
   13a04:	andeq	r4, r5, lr, lsl r7
   13a08:	andeq	r4, r5, ip, lsl r7
   13a0c:	andeq	r8, r3, r2, lsr #4
   13a10:	blmi	a262b4 <__read_chk@plt+0xa1ed88>
   13a14:	push	{r1, r3, r4, r5, r6, sl, lr}
   13a18:	strdlt	r4, [lr], r0
   13a1c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   13a20:			; <UNDEFINED> instruction: 0xf04f930d
   13a24:	tstlt	r8, #0, 6
   13a28:			; <UNDEFINED> instruction: 0xf04f4e23
   13a2c:			; <UNDEFINED> instruction: 0xf8df0900
   13a30:	strmi	r8, [r5], -ip, lsl #1
   13a34:			; <UNDEFINED> instruction: 0x464f447e
   13a38:	ldmdavs	r4!, {r3, r4, r5, r6, r7, sl, lr}
   13a3c:	smlatbcs	r0, ip, r1, fp
   13a40:	strtmi	lr, [r1], -r2
   13a44:	ldrmi	fp, [ip], -fp, lsl #3
   13a48:	stmdavs	r3!, {r1, r5, r7, fp, sp, lr}
   13a4c:	mvnsle	r4, sl, lsr #5
   13a50:	andvs	fp, fp, r9, asr #3
   13a54:			; <UNDEFINED> instruction: 0xf1b96027
   13a58:	andsle	r0, sl, r0, lsl #30
   13a5c:	strbmi	r4, [r8], -r1, lsr #12
   13a60:	mrc2	7, 4, pc, cr8, cr15, {7}
   13a64:	stccs	8, cr6, [r0], {52}	; 0x34
   13a68:	strbmi	sp, [r8], -r9, ror #3
   13a6c:			; <UNDEFINED> instruction: 0xf808f7f6
   13a70:	blmi	4262c4 <__read_chk@plt+0x41ed98>
   13a74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13a78:	blls	36dae8 <__read_chk@plt+0x3665bc>
   13a7c:	tstle	r4, sl, asr r0
   13a80:	pop	{r1, r2, r3, ip, sp, pc}
   13a84:			; <UNDEFINED> instruction: 0xf8c887f0
   13a88:	eorvs	r3, r7, r0
   13a8c:	svceq	0x0000f1b9
   13a90:			; <UNDEFINED> instruction: 0xf10dd1e4
   13a94:	strbmi	r0, [r9], -r4, lsl #20
   13a98:			; <UNDEFINED> instruction: 0x46502230
   13a9c:			; <UNDEFINED> instruction: 0xf7f246d1
   13aa0:			; <UNDEFINED> instruction: 0x4650ed50
   13aa4:			; <UNDEFINED> instruction: 0xffcef7f5
   13aa8:			; <UNDEFINED> instruction: 0xf7f2e7d8
   13aac:	svclt	0x0000ef94
   13ab0:	andeq	r2, r5, ip, lsr #28
   13ab4:	andeq	r0, r0, r0, asr r7
   13ab8:	andeq	r4, r5, ip, lsl #13
   13abc:	andeq	r4, r5, r8, lsl #13
   13ac0:	andeq	r2, r5, ip, asr #27
   13ac4:	ldrbmi	lr, [r0, sp, lsr #18]!
   13ac8:	cfstr32vs	mvfx15, [r3, #692]	; 0x2b4
   13acc:			; <UNDEFINED> instruction: 0xf10d4d4f
   13ad0:	mcrrmi	8, 0, r0, pc, cr8
   13ad4:	ldrbtmi	r4, [sp], #-1682	; 0xfffff96e
   13ad8:	strbmi	r2, [r3], -r1, lsl #4
   13adc:	stmdbpl	ip!, {r9, sl, sp}
   13ae0:			; <UNDEFINED> instruction: 0xf8cd6824
   13ae4:			; <UNDEFINED> instruction: 0xf04f4414
   13ae8:			; <UNDEFINED> instruction: 0xf8c80400
   13aec:			; <UNDEFINED> instruction: 0xf00c6000
   13af0:			; <UNDEFINED> instruction: 0x4604ff9d
   13af4:			; <UNDEFINED> instruction: 0xf8d8b1a0
   13af8:			; <UNDEFINED> instruction: 0xf7f30000
   13afc:			; <UNDEFINED> instruction: 0x4630eb7a
   13b00:	bl	1dd1ad4 <__read_chk@plt+0x1dca5a8>
   13b04:	blmi	10a6418 <__read_chk@plt+0x109eeec>
   13b08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13b0c:			; <UNDEFINED> instruction: 0xf8dd681a
   13b10:	subsmi	r3, sl, r4, lsl r4
   13b14:			; <UNDEFINED> instruction: 0x4620d178
   13b18:	cfstr32vs	mvfx15, [r3, #52]	; 0x34
   13b1c:			; <UNDEFINED> instruction: 0x87f0e8bd
   13b20:	vst2.8	{d20,d22}, [pc :256]!
   13b24:	ldrbtmi	r3, [r9], #-128	; 0xffffff80
   13b28:	bl	1451af8 <__read_chk@plt+0x144a5cc>
   13b2c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   13b30:	stcge	0, cr13, [r3, #-364]	; 0xfffffe94
   13b34:			; <UNDEFINED> instruction: 0xf10daf05
   13b38:	and	r0, sp, r0, lsl r9
   13b3c:	cmplt	r4, #44, 16	; 0x2c0000
   13b40:	strbmi	r4, [fp], -r2, lsr #12
   13b44:			; <UNDEFINED> instruction: 0x46304639
   13b48:	bl	fe2d1b18 <__read_chk@plt+0xfe2ca5ec>
   13b4c:	stmdavs	sl!, {r4, r6, r8, r9, fp, ip, sp, pc}
   13b50:	ldrdcc	pc, [r0], -r9
   13b54:	teqle	r9, sl	; <illegal shifter operand>
   13b58:	ldrdeq	pc, [r0], -r8
   13b5c:	vst1.8	{d20-d22}, [pc :128], fp
   13b60:	ldrtmi	r6, [r9], -r0, lsl #5
   13b64:	b	10d1b34 <__read_chk@plt+0x10ca608>
   13b68:	rscle	r2, r7, r0, lsl #16
   13b6c:	svc	0x0026f7f2
   13b70:	tstlt	r8, r4, lsl #12
   13b74:	strcs	pc, [r0], #-1728	; 0xfffff940
   13b78:	ldrdeq	pc, [r0], -r8
   13b7c:	b	1e51b50 <__read_chk@plt+0x1e4a624>
   13b80:	strtmi	r9, [r0], -r1
   13b84:	stmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13b88:	strmi	r9, [r2], -r1, lsl #18
   13b8c:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   13b90:	blx	f4fc26 <__read_chk@plt+0xf486fa>
   13b94:	ldrtmi	lr, [r0], -pc, lsr #15
   13b98:	stmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13b9c:	andvs	pc, r0, sl, asr #17
   13ba0:	str	r4, [r8, r6, lsr #12]!
   13ba4:	svc	0x000af7f2
   13ba8:	tstlt	r8, r4, lsl #12
   13bac:	strcs	pc, [r0], #-1728	; 0xfffff940
   13bb0:			; <UNDEFINED> instruction: 0xf7f34630
   13bb4:	andls	lr, r1, lr, asr sl
   13bb8:			; <UNDEFINED> instruction: 0xf7f34620
   13bbc:	stmdbls	r1, {r1, r2, r8, fp, sp, lr, pc}
   13bc0:	ldmdami	r7, {r1, r9, sl, lr}
   13bc4:			; <UNDEFINED> instruction: 0xf0234478
   13bc8:	ldr	pc, [r4, r1, lsr #22]
   13bcc:	vmin.s8	d20, d8, d16
   13bd0:			; <UNDEFINED> instruction: 0xf7f30431
   13bd4:	bmi	50e514 <__read_chk@plt+0x506fe8>
   13bd8:	strcs	pc, [r0], #-1728	; 0xfffff940
   13bdc:			; <UNDEFINED> instruction: 0x4601447a
   13be0:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   13be4:	blx	4cfc7a <__read_chk@plt+0x4c874e>
   13be8:			; <UNDEFINED> instruction: 0xf7f2e785
   13bec:	strmi	lr, [r4], -r8, ror #29
   13bf0:			; <UNDEFINED> instruction: 0xf6c0b108
   13bf4:	strtmi	r2, [r0], -r0, lsl #8
   13bf8:	stmia	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13bfc:	stmdami	fp, {r0, r9, sl, lr}
   13c00:			; <UNDEFINED> instruction: 0xf0234478
   13c04:	ldrb	pc, [r6, -r3, lsl #22]!	; <UNPREDICTABLE>
   13c08:	mcr	7, 7, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   13c0c:	andeq	r2, r5, sl, ror #26
   13c10:	andeq	r0, r0, r0, asr r7
   13c14:	andeq	r2, r5, r8, lsr sp
   13c18:	andeq	r8, r3, r2, lsr #2
   13c1c:	andeq	r1, r3, sl, lsl #20
   13c20:	andeq	r7, r3, r4, lsl r4
   13c24:	muleq	r3, r4, r0
   13c28:	strdeq	r7, [r3], -r6
   13c2c:	andeq	r8, r3, ip, asr #32
   13c30:	addlt	fp, r4, r0, ror r5
   13c34:			; <UNDEFINED> instruction: 0x46064d1c
   13c38:	ldrbtmi	r4, [sp], #-3100	; 0xfffff3e4
   13c3c:	stmdbpl	ip!, {r2, r3, r4, r8, r9, fp, lr}
   13c40:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
   13c44:	strls	r6, [r3], #-2084	; 0xfffff7dc
   13c48:	streq	pc, [r0], #-79	; 0xffffffb1
   13c4c:	ldmdbpl	fp, {r2, r3, r9, sl, lr}^
   13c50:	ldmdavs	fp, {r0, r2, r4, r9, sl, lr}
   13c54:	ldrle	r0, [r1], #-1115	; 0xfffffba5
   13c58:			; <UNDEFINED> instruction: 0x46204917
   13c5c:			; <UNDEFINED> instruction: 0xf7f34479
   13c60:	stmdblt	r8, {r4, r7, r9, fp, sp, lr, pc}
   13c64:	cmnlt	r4, r4, ror r8
   13c68:	blmi	4264c0 <__read_chk@plt+0x41ef94>
   13c6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13c70:	blls	edce0 <__read_chk@plt+0xe67b4>
   13c74:	tstle	r5, sl, asr r0
   13c78:	ldcllt	0, cr11, [r0, #-16]!
   13c7c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   13c80:	blx	174fd16 <__read_chk@plt+0x17487ea>
   13c84:	movwcs	lr, #6120	; 0x17e8
   13c88:	andcs	r4, r3, #40, 12	; 0x2800000
   13c8c:	rsbsvs	r4, r3, r9, ror #12
   13c90:			; <UNDEFINED> instruction: 0xffe2f01f
   13c94:	stclle	8, cr2, [r7, #8]!
   13c98:	strtmi	r9, [r1], -r2, lsl #16
   13c9c:	blx	fea4fd3c <__read_chk@plt+0xfea48810>
   13ca0:			; <UNDEFINED> instruction: 0xe7e16030
   13ca4:	mrc	7, 4, APSR_nzcv, cr6, cr2, {7}
   13ca8:	andeq	r2, r5, r6, lsl #24
   13cac:	andeq	r0, r0, r0, asr r7
   13cb0:	andeq	r2, r5, r0, lsl #24
   13cb4:	andeq	r0, r0, r8, ror r7
   13cb8:	andeq	r8, r3, r4, lsr r0
   13cbc:	ldrdeq	r2, [r5], -r4
   13cc0:	strdeq	r7, [r3], -lr
   13cc4:	svcmi	0x00f0e92d
   13cc8:	cfstrs	mvf2, [sp, #-0]
   13ccc:			; <UNDEFINED> instruction: 0xf8df8b02
   13cd0:			; <UNDEFINED> instruction: 0xf8df264c
   13cd4:	ldrbtmi	r3, [sl], #-1612	; 0xfffff9b4
   13cd8:			; <UNDEFINED> instruction: 0x7648f8df
   13cdc:	ldrbtmi	fp, [pc], #-155	; 13ce4 <__read_chk@plt+0xc7b8>
   13ce0:	andne	lr, r4, sp, asr #19
   13ce4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   13ce8:			; <UNDEFINED> instruction: 0xf04f9319
   13cec:			; <UNDEFINED> instruction: 0xf04f0300
   13cf0:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   13cf4:	stmib	sp, {r0, r3, sl, lr}^
   13cf8:			; <UNDEFINED> instruction: 0xf025340d
   13cfc:			; <UNDEFINED> instruction: 0x9706ffb7
   13d00:			; <UNDEFINED> instruction: 0xf0254606
   13d04:			; <UNDEFINED> instruction: 0xf8dff9cf
   13d08:	strtmi	r1, [r2], -r0, lsr #12
   13d0c:			; <UNDEFINED> instruction: 0xf01f4479
   13d10:	strmi	pc, [r5], -r1, lsr #24
   13d14:			; <UNDEFINED> instruction: 0xf0002800
   13d18:	blls	1344d0 <__read_chk@plt+0x12cfa4>
   13d1c:			; <UNDEFINED> instruction: 0xf0402b00
   13d20:			; <UNDEFINED> instruction: 0xf8df80e7
   13d24:	ldrbtmi	r4, [ip], #-1544	; 0xfffff9f8
   13d28:	blcs	2ddbc <__read_chk@plt+0x26890>
   13d2c:	rscshi	pc, sp, r0
   13d30:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   13d34:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13d38:			; <UNDEFINED> instruction: 0xf5b31af3
   13d3c:	ble	a6fac8 <__read_chk@plt+0xa6859c>
   13d40:	strmi	r2, [r1], r0
   13d44:	b	1551d18 <__read_chk@plt+0x154a7ec>
   13d48:	strbmi	r4, [ip], -pc, asr #12
   13d4c:	strbmi	r4, [r8], -r8, asr #13
   13d50:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13d54:			; <UNDEFINED> instruction: 0xf7f3980a
   13d58:	stmdals	r9, {r2, r3, r6, r9, fp, sp, lr, pc}
   13d5c:	b	1251d30 <__read_chk@plt+0x124a804>
   13d60:			; <UNDEFINED> instruction: 0xf7f34638
   13d64:	strtmi	lr, [r0], -r2, lsr #19
   13d68:	ldmib	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13d6c:			; <UNDEFINED> instruction: 0xf7f34628
   13d70:			; <UNDEFINED> instruction: 0xf8dfe99c
   13d74:			; <UNDEFINED> instruction: 0xf8df25c0
   13d78:	ldrbtmi	r3, [sl], #-1448	; 0xfffffa58
   13d7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13d80:	subsmi	r9, sl, r9, lsl fp
   13d84:	sbchi	pc, r1, #64	; 0x40
   13d88:	andslt	r4, fp, r0, asr #12
   13d8c:	blhi	cf088 <__read_chk@plt+0xc7b5c>
   13d90:	svchi	0x00f0e8bd
   13d94:	strne	pc, [r0, #2271]!	; 0x8df
   13d98:	movwcs	r4, #1576	; 0x628
   13d9c:	ldrbtmi	r6, [r9], #-86	; 0xffffffaa
   13da0:	movwcc	lr, #47565	; 0xb9cd
   13da4:	b	e51d78 <__read_chk@plt+0xe4a84c>
   13da8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   13dac:	mvnhi	pc, r0
   13db0:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   13db4:			; <UNDEFINED> instruction: 0xf8df930f
   13db8:			; <UNDEFINED> instruction: 0xf04f3584
   13dbc:			; <UNDEFINED> instruction: 0xf10d38ff
   13dc0:			; <UNDEFINED> instruction: 0xf10d0b3c
   13dc4:	ldrbtmi	r0, [fp], #-2608	; 0xfffff5d0
   13dc8:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13dcc:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx4
   13dd0:			; <UNDEFINED> instruction: 0x465b3a10
   13dd4:			; <UNDEFINED> instruction: 0x46494652
   13dd8:			; <UNDEFINED> instruction: 0xf7f34638
   13ddc:	cdpne	8, 0, cr14, cr3, cr10, {6}
   13de0:	stmdals	pc, {r2, r3, r6, r8, sl, fp, ip, lr, pc}	; <UNPREDICTABLE>
   13de4:			; <UNDEFINED> instruction: 0xf0002800
   13de8:	blcc	74440 <__read_chk@plt+0x6cf14>
   13dec:	stclpl	8, cr9, [r2], {11}
   13df0:	svclt	0x00182a0d
   13df4:	tstle	r5, sl, lsl #20
   13df8:	andeq	pc, r0, #79	; 0x4f
   13dfc:	blcc	6910c <__read_chk@plt+0x61be0>
   13e00:	stmdals	fp, {r2, r4, r5, r6, r7, r9, ip, lr, pc}
   13e04:	andcs	sl, r2, #311296	; 0x4c000
   13e08:			; <UNDEFINED> instruction: 0xff26f01f
   13e0c:	stmible	r0!, {r0, fp, sp}^
   13e10:	ldmdavc	sl, {r0, r1, r4, r8, r9, fp, ip, pc}
   13e14:	sbcsle	r2, ip, r3, lsr #20
   13e18:	andsle	r1, r7, r1, ror #24
   13e1c:	svccc	0x00fff1b8
   13e20:	mrc	1, 0, sp, cr8, cr7, {6}
   13e24:			; <UNDEFINED> instruction: 0x46181a10
   13e28:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13e2c:	bicsle	r2, r0, r0, lsl #16
   13e30:	ldmdbls	r4, {r0, r2, r4, r8, r9, fp, sp, pc}
   13e34:	ldrmi	r9, [r8], -r7, lsl #6
   13e38:			; <UNDEFINED> instruction: 0xf832f026
   13e3c:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
   13e40:	ldrmi	sp, [r8], -r7, asr #1
   13e44:			; <UNDEFINED> instruction: 0xf8bef026
   13e48:	strb	r4, [r2, r0, lsl #13]
   13e4c:	ldrbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   13e50:	movwls	r4, #30232	; 0x7618
   13e54:			; <UNDEFINED> instruction: 0xf7f34479
   13e58:	blls	20e4b0 <__read_chk@plt+0x206f84>
   13e5c:	bicsle	r2, sp, r0, lsl #16
   13e60:	ldmdbls	r4, {r0, r2, r4, r8, r9, fp, sp, pc}
   13e64:	ldrmi	r9, [r8], -r7, lsl #6
   13e68:			; <UNDEFINED> instruction: 0xf81af026
   13e6c:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
   13e70:	ldrmi	sp, [r8], -pc, lsr #1
   13e74:			; <UNDEFINED> instruction: 0xf8a6f026
   13e78:	str	r4, [sl, r4, lsl #12]!
   13e7c:	ldrtmi	sp, [r8], -r6, lsl #2
   13e80:	svc	0x007ef7f2
   13e84:	stmdacs	r0, {r0, r7, r9, sl, lr}
   13e88:	orrhi	pc, fp, r0
   13e8c:	ldc	7, cr15, [r6, #968]	; 0x3c8
   13e90:			; <UNDEFINED> instruction: 0xf0002800
   13e94:	addlt	r8, r4, #124, 2
   13e98:	stmdavs	r0!, {r2, r6, ip, sp, lr, pc}
   13e9c:	strtne	pc, [r4], #2271	; 0x8df
   13ea0:	andcs	r2, r0, r5, lsl #4
   13ea4:			; <UNDEFINED> instruction: 0xf7f24479
   13ea8:	strmi	lr, [r1], r8, lsr #28
   13eac:			; <UNDEFINED> instruction: 0xf7f24640
   13eb0:	strtmi	lr, [r9], -ip, lsl #31
   13eb4:	strbmi	r4, [r8], -r2, lsl #12
   13eb8:			; <UNDEFINED> instruction: 0xf9a8f023
   13ebc:			; <UNDEFINED> instruction: 0xf7f3980b
   13ec0:			; <UNDEFINED> instruction: 0x4638e8f4
   13ec4:	ldmib	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13ec8:			; <UNDEFINED> instruction: 0xf0402ca1
   13ecc:			; <UNDEFINED> instruction: 0xf04f813c
   13ed0:	strbmi	r0, [r4], -r0, lsl #16
   13ed4:			; <UNDEFINED> instruction: 0xf77f42a6
   13ed8:			; <UNDEFINED> instruction: 0xf8dfaf33
   13edc:	blne	cdd094 <__read_chk@plt+0xcd5b68>
   13ee0:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
   13ee4:			; <UNDEFINED> instruction: 0xf6ff4293
   13ee8:	strbmi	sl, [r6, #-3883]	; 0xfffff0d5
   13eec:	svcge	0x0028f6ff
   13ef0:	blx	fe44ff8c <__read_chk@plt+0xfe448a60>
   13ef4:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13ef8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   13efc:	blx	acff82 <__read_chk@plt+0xac8a56>
   13f00:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   13f04:	msrhi	CPSR_sx, r0
   13f08:			; <UNDEFINED> instruction: 0x9014f8dd
   13f0c:			; <UNDEFINED> instruction: 0xf8dfaa09
   13f10:	strbmi	r1, [r8], -r0, asr #8
   13f14:			; <UNDEFINED> instruction: 0xf7ff4479
   13f18:	pkhtbmi	pc, r0, r5, asr #27	; <UNPREDICTABLE>
   13f1c:	andcs	fp, r0, r8, ror #3
   13f20:			; <UNDEFINED> instruction: 0xf7f34681
   13f24:	strbmi	lr, [ip], -r6, ror #18
   13f28:	vaba.s8	d30, d9, d1
   13f2c:	vsubw.s8	<illegal reg q11.5>, q8, d0
   13f30:	eorvs	r0, r3, r6, lsl #6
   13f34:	blx	fe94ffce <__read_chk@plt+0xfe948aa2>
   13f38:	movwpl	pc, #29252	; 0x7244	; <UNPREDICTABLE>
   13f3c:	msrcs	CPSR_fsx, #204, 4	; 0xc000000c
   13f40:	strmi	pc, [r3, -pc, asr #8]!
   13f44:	streq	pc, [r2, -r0, asr #5]
   13f48:	blx	fe8edfd6 <__read_chk@plt+0xfe8e6aaa>
   13f4c:	lfmeq	f3, 2, [r2], {-0}
   13f50:	tsteq	r2, #7168	; 0x1c00	; <UNPREDICTABLE>
   13f54:	eorvs	r4, r3, fp, lsl #8
   13f58:	ldmibmi	lr!, {r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
   13f5c:	strbmi	sl, [r8], -sl, lsl #20
   13f60:			; <UNDEFINED> instruction: 0xf7ff4479
   13f64:	strmi	pc, [r0], pc, lsr #27
   13f68:	bicsle	r2, r8, r0, lsl #16
   13f6c:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   13f70:	strbmi	r4, [r8], -r1, lsl #12
   13f74:	cdp2	0, 6, cr15, cr2, cr8, {1}
   13f78:			; <UNDEFINED> instruction: 0x464849f7
   13f7c:			; <UNDEFINED> instruction: 0xf0284479
   13f80:	ldmibmi	r6!, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   13f84:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   13f88:	cdp2	0, 7, cr15, cr4, cr8, {1}
   13f8c:			; <UNDEFINED> instruction: 0x464849f4
   13f90:			; <UNDEFINED> instruction: 0xf0284479
   13f94:	strbmi	pc, [r8], -pc, ror #28	; <UNPREDICTABLE>
   13f98:			; <UNDEFINED> instruction: 0xf0284639
   13f9c:	ldmibmi	r1!, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   13fa0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   13fa4:	cdp2	0, 6, cr15, cr6, cr8, {1}
   13fa8:	strbmi	r4, [r8], -pc, ror #19
   13fac:			; <UNDEFINED> instruction: 0xf0284479
   13fb0:	stmibmi	lr!, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   13fb4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   13fb8:	cdp2	0, 5, cr15, cr12, cr8, {1}
   13fbc:	strbmi	r4, [r1], -r8, asr #12
   13fc0:	cdp2	0, 5, cr15, cr8, cr8, {1}
   13fc4:	strbmi	r4, [r1], -r8, asr #12
   13fc8:	cdp2	0, 9, cr15, cr14, cr8, {1}
   13fcc:	stmdacs	r0, {r0, r7, r9, sl, lr}
   13fd0:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
   13fd4:	bls	1a6f74 <__read_chk@plt+0x19fa48>
   13fd8:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   13fdc:	ldrdcc	pc, [r0], -sl
   13fe0:			; <UNDEFINED> instruction: 0xf100045a
   13fe4:	andcs	r8, ip, r3, lsl #2
   13fe8:	blx	fe2d0084 <__read_chk@plt+0xfe2c8b58>
   13fec:	bge	366f78 <__read_chk@plt+0x35fa4c>
   13ff0:	stceq	0, cr15, [r0], {79}	; 0x4f
   13ff4:	andls	r4, r2, #2063597568	; 0x7b000000
   13ff8:	movwgt	lr, #2509	; 0x9cd
   13ffc:	ldmib	sp, {r0, r3, r6, r9, sl, lr}^
   14000:			; <UNDEFINED> instruction: 0xf02d2309
   14004:			; <UNDEFINED> instruction: 0xf8dafe05
   14008:	strmi	r3, [r0], r0
   1400c:			; <UNDEFINED> instruction: 0xf0402800
   14010:	bls	37439c <__read_chk@plt+0x36ce70>
   14014:	orrmi	pc, r0, #50331648	; 0x3000000
   14018:			; <UNDEFINED> instruction: 0xf0003201
   1401c:	blcs	34444 <__read_chk@plt+0x2cf18>
   14020:	cmnhi	r5, r0, asr #32	; <UNPREDICTABLE>
   14024:	ldmdblt	fp, {r2, r8, r9, fp, ip, pc}
   14028:	adcmi	r9, r3, #13312	; 0x3400
   1402c:	sbcshi	pc, r9, r0, asr #6
   14030:	svc	0x00acf7f1
   14034:	ldmmi	r0, {r0, r9, sl, lr}^
   14038:			; <UNDEFINED> instruction: 0xf7f24478
   1403c:	strmi	lr, [r2], ip, lsl #24
   14040:			; <UNDEFINED> instruction: 0xf0002800
   14044:			; <UNDEFINED> instruction: 0xf025811f
   14048:	andcs	pc, r0, #2949120	; 0x2d0000
   1404c:			; <UNDEFINED> instruction: 0xf01f4651
   14050:	strmi	pc, [r4], -r1, lsl #21
   14054:			; <UNDEFINED> instruction: 0xf7f34650
   14058:	stccs	8, cr14, [r0], {40}	; 0x28
   1405c:	teqhi	r0, r0	; <UNPREDICTABLE>
   14060:	strtmi	r4, [r0], -r6, asr #19
   14064:			; <UNDEFINED> instruction: 0xf7f34479
   14068:	pkhtbmi	lr, r2, r8, asr #17
   1406c:			; <UNDEFINED> instruction: 0xf0002800
   14070:			; <UNDEFINED> instruction: 0xf10d80c2
   14074:	stmdbls	sp, {r2, r4, r6, fp}
   14078:			; <UNDEFINED> instruction: 0xf0264640
   1407c:	stmibmi	r0, {r0, r4, r5, fp, ip, sp, lr, pc}^
   14080:	ldrbmi	r4, [r0], -r2, asr #12
   14084:			; <UNDEFINED> instruction: 0xf7f24479
   14088:	ldrtmi	lr, [r1], -lr, ror #31
   1408c:			; <UNDEFINED> instruction: 0xf0264640
   14090:	ldmibmi	ip!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
   14094:	ldrbmi	r4, [r0], -r2, asr #12
   14098:			; <UNDEFINED> instruction: 0xf7f24479
   1409c:	andcs	lr, r0, #228, 30	; 0x390
   140a0:	ldrmi	r9, [r1], -r9, lsl #16
   140a4:	svc	0x00eaf7f2
   140a8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   140ac:	rschi	pc, r2, r0, asr #32
   140b0:	ldrbmi	r9, [r1], -r9, lsl #16
   140b4:			; <UNDEFINED> instruction: 0xff76f001
   140b8:	stmdacs	r0, {r7, r9, sl, lr}
   140bc:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
   140c0:			; <UNDEFINED> instruction: 0xf7f34650
   140c4:			; <UNDEFINED> instruction: 0x4606e896
   140c8:			; <UNDEFINED> instruction: 0xf0402800
   140cc:	strbmi	r8, [r2], -r8, lsl #2
   140d0:	strtmi	r4, [r0], -r9, lsr #12
   140d4:			; <UNDEFINED> instruction: 0xf02446b2
   140d8:	strmi	pc, [r0], r1, lsl #24
   140dc:			; <UNDEFINED> instruction: 0xf0402800
   140e0:			; <UNDEFINED> instruction: 0x4620809f
   140e4:			; <UNDEFINED> instruction: 0xf7f24644
   140e8:	strbmi	lr, [r0], -r0, ror #31
   140ec:	stm	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   140f0:			; <UNDEFINED> instruction: 0xf7f2e62d
   140f4:	stmdacs	r0, {r2, r5, r6, sl, fp, sp, lr, pc}
   140f8:	mcrge	4, 1, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   140fc:			; <UNDEFINED> instruction: 0xf880fa1f
   14100:			; <UNDEFINED> instruction: 0xf7f34628
   14104:			; <UNDEFINED> instruction: 0xf048e876
   14108:	strtmi	r6, [r9], r0, lsr #16
   1410c:	strtmi	r4, [ip], -pc, lsr #12
   14110:	ldmibmi	sp, {r0, r2, r3, r4, r9, sl, sp, lr, pc}
   14114:			; <UNDEFINED> instruction: 0xf04f2205
   14118:	ldrbtmi	r0, [r9], #-2145	; 0xfffff79f
   1411c:	stcl	7, cr15, [ip], #968	; 0x3c8
   14120:	strbmi	r4, [r0], -r4, lsl #12
   14124:	andcs	pc, r0, r0, asr #13
   14128:	stmdacs	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   1412c:	mcr	7, 2, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
   14130:	strmi	r4, [r2], -r9, lsr #12
   14134:			; <UNDEFINED> instruction: 0xf0234620
   14138:	stmdals	fp, {r0, r3, r5, r6, fp, ip, sp, lr, pc}
   1413c:	svc	0x00b4f7f2
   14140:			; <UNDEFINED> instruction: 0xf7f34638
   14144:	andcs	lr, r0, r6, asr r8
   14148:			; <UNDEFINED> instruction: 0xf7f34681
   1414c:			; <UNDEFINED> instruction: 0x464fe852
   14150:	ldrb	r4, [ip, #1612]!	; 0x64c
   14154:	ldc	7, cr15, [r2], #-968	; 0xfffffc38
   14158:			; <UNDEFINED> instruction: 0xf43f2800
   1415c:	blx	7ff928 <__read_chk@plt+0x7f83fc>
   14160:	ldrtmi	pc, [r8], -r0, lsl #17	; <UNPREDICTABLE>
   14164:	stmda	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14168:	stmdavs	r0!, {r3, r6, ip, sp, lr, pc}
   1416c:			; <UNDEFINED> instruction: 0x463c46b9
   14170:			; <UNDEFINED> instruction: 0xf7f2e5ed
   14174:	stmdacs	r0, {r2, r5, sl, fp, sp, lr, pc}
   14178:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
   1417c:	vhsub.s8	d27, d24, d4
   14180:	addsmi	r0, ip, #1140850689	; 0x44000001
   14184:			; <UNDEFINED> instruction: 0xf044bf18
   14188:			; <UNDEFINED> instruction: 0xf47f6820
   1418c:			; <UNDEFINED> instruction: 0xf04fae87
   14190:	strbmi	r0, [r4], -r0, lsl #16
   14194:			; <UNDEFINED> instruction: 0xf7f2980b
   14198:	ldrtmi	lr, [r8], -r8, lsl #31
   1419c:	stmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   141a0:			; <UNDEFINED> instruction: 0xf1b8e698
   141a4:	svclt	0x00183fff
   141a8:	svccc	0x00fff1b4
   141ac:	ldmdbmi	r7!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   141b0:	strbmi	r2, [r8], r5, lsl #4
   141b4:			; <UNDEFINED> instruction: 0xf7f24479
   141b8:	strmi	lr, [r4], -r0, lsr #25
   141bc:			; <UNDEFINED> instruction: 0xf6c020a1
   141c0:			; <UNDEFINED> instruction: 0xf7f22000
   141c4:	strtmi	lr, [r9], -r2, lsl #28
   141c8:	strtmi	r4, [r0], -r2, lsl #12
   141cc:			; <UNDEFINED> instruction: 0xf023464c
   141d0:	bfi	pc, sp, #16, #16	; <UNPREDICTABLE>
   141d4:	strle	r0, [r4, #-1115]	; 0xfffffba5
   141d8:	strbmi	r4, [r1], -sp, ror #16
   141dc:			; <UNDEFINED> instruction: 0xf0234478
   141e0:	andcs	pc, r0, sp, lsr #17
   141e4:			; <UNDEFINED> instruction: 0xf7f34604
   141e8:	ldr	lr, [r0, #2052]!	; 0x804
   141ec:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
   141f0:			; <UNDEFINED> instruction: 0xf8a4f023
   141f4:			; <UNDEFINED> instruction: 0xf7f2e6f7
   141f8:	strmi	lr, [r0], r2, ror #23
   141fc:			; <UNDEFINED> instruction: 0xf6c0b108
   14200:	stmdbmi	r5!, {fp, sp}^
   14204:	andcs	r2, r0, r5, lsl #4
   14208:			; <UNDEFINED> instruction: 0xf7f24479
   1420c:			; <UNDEFINED> instruction: 0x4606ec76
   14210:			; <UNDEFINED> instruction: 0xf7f24640
   14214:			; <UNDEFINED> instruction: 0x4621edda
   14218:	ldrtmi	r4, [r0], -r2, lsl #12
   1421c:			; <UNDEFINED> instruction: 0xfff6f022
   14220:			; <UNDEFINED> instruction: 0xf7f24650
   14224:	strtmi	lr, [r0], -r6, ror #31
   14228:	blx	15d02c2 <__read_chk@plt+0x15c8d96>
   1422c:	bls	3cd870 <__read_chk@plt+0x3c6344>
   14230:			; <UNDEFINED> instruction: 0xf04fb3a2
   14234:			; <UNDEFINED> instruction: 0xf6c00808
   14238:	blcs	1e240 <__read_chk@plt+0x16d14>
   1423c:	ldmdami	r7, {r0, r4, r6, r7, ip, lr, pc}^
   14240:			; <UNDEFINED> instruction: 0xf6c02108
   14244:			; <UNDEFINED> instruction: 0xf04f2100
   14248:	ldrbtmi	r0, [r8], #-2056	; 0xfffff7f8
   1424c:	stmdacs	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   14250:			; <UNDEFINED> instruction: 0xf874f023
   14254:			; <UNDEFINED> instruction: 0xf7f2e7c5
   14258:			; <UNDEFINED> instruction: 0x4680ebb2
   1425c:			; <UNDEFINED> instruction: 0x4648b130
   14260:	stmdacs	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   14264:	svc	0x00c4f7f2
   14268:	ldrb	r4, [r0, #-1612]!	; 0xfffff9b4
   1426c:	svc	0x00c0f7f2
   14270:	strb	r4, [ip, #-1604]!	; 0xfffff9bc
   14274:	bl	fe8d2244 <__read_chk@plt+0xfe8cad18>
   14278:	stmdacs	r0, {r7, r9, sl, lr}
   1427c:			; <UNDEFINED> instruction: 0xf6c0d0d0
   14280:	strb	r2, [sp, r0, lsl #16]
   14284:	bl	fe6d2254 <__read_chk@plt+0xfe6cad28>
   14288:	stmdacs	r0, {r7, r9, sl, lr}
   1428c:	ldrbmi	sp, [r0], -lr, ror #1
   14290:	stmdacs	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   14294:	svc	0x00acf7f2
   14298:	ldrb	r4, [r8, #-1620]	; 0xfffff9ac
   1429c:	stmiaeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   142a0:	stmdacs	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   142a4:	addsle	r2, ip, r0, lsl #22
   142a8:			; <UNDEFINED> instruction: 0x21a1483d
   142ac:	smlabtcs	r0, r0, r6, pc	; <UNPREDICTABLE>
   142b0:	stmiaeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   142b4:			; <UNDEFINED> instruction: 0xf6c04478
   142b8:			; <UNDEFINED> instruction: 0xf0232800
   142bc:			; <UNDEFINED> instruction: 0xe790f83f
   142c0:	bl	1f52290 <__read_chk@plt+0x1f4ad64>
   142c4:	tstlt	r0, r0, lsl #13
   142c8:	stmdacs	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   142cc:			; <UNDEFINED> instruction: 0xf7f24620
   142d0:	ldr	lr, [ip, #-3984]!	; 0xfffff070
   142d4:			; <UNDEFINED> instruction: 0x46304933
   142d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   142dc:			; <UNDEFINED> instruction: 0xf7f2e795
   142e0:	strmi	lr, [r0], lr, ror #22
   142e4:			; <UNDEFINED> instruction: 0xf6c0b108
   142e8:	stmdbmi	pc!, {fp, sp}	; <UNPREDICTABLE>
   142ec:	andcs	r2, r0, r5, lsl #4
   142f0:			; <UNDEFINED> instruction: 0xf7f24479
   142f4:	andls	lr, r4, r2, lsl #24
   142f8:			; <UNDEFINED> instruction: 0xf7f24640
   142fc:	strtmi	lr, [r1], -r6, ror #26
   14300:	stmdals	r4, {r1, r9, sl, lr}
   14304:			; <UNDEFINED> instruction: 0xff82f022
   14308:			; <UNDEFINED> instruction: 0xf7f2e78a
   1430c:	stmdami	r7!, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
   14310:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   14314:			; <UNDEFINED> instruction: 0xf812f023
   14318:	svclt	0x0000e684
   1431c:	andeq	r2, r5, sl, ror #22
   14320:	andeq	r0, r0, r0, asr r7
   14324:	andeq	r2, r5, r2, ror #22
   14328:	muleq	r3, r0, pc	; <UNPREDICTABLE>
   1432c:	muleq	r5, lr, r3
   14330:	muleq	r5, r0, r3
   14334:	andeq	r2, r5, r6, asr #21
   14338:	strdeq	r3, [r3], -r2
   1433c:	andeq	r7, r3, lr, ror #29
   14340:	andeq	r7, r3, r4, asr lr
   14344:	strdeq	r1, [r3], -r4
   14348:	andeq	r4, r5, r4, ror #3
   1434c:	andeq	r7, r3, r6, asr #27
   14350:			; <UNDEFINED> instruction: 0x00037dbc
   14354:	muleq	r3, r4, sp
   14358:	andeq	r7, r3, r0, lsr #27
   1435c:			; <UNDEFINED> instruction: 0x00037db2
   14360:			; <UNDEFINED> instruction: 0x00037db8
   14364:			; <UNDEFINED> instruction: 0x00037db2
   14368:	andeq	r7, r3, ip, lsr #27
   1436c:	andeq	ip, r3, r6, ror sl
   14370:	andeq	r0, r0, r8, ror r7
   14374:			; <UNDEFINED> instruction: 0xfffffc39
   14378:	andeq	r7, r3, r4, asr sp
   1437c:	andeq	r3, r3, ip, lsr #1
   14380:	andeq	r7, r3, r0, lsr sp
   14384:	andeq	r7, r3, ip, lsr #26
   14388:	andeq	r1, r3, lr, ror r4
   1438c:	andeq	r1, r3, r4, ror #7
   14390:	muleq	r3, r8, fp
   14394:	andeq	r7, r3, r6, ror fp
   14398:	muleq	r3, r0, fp
   1439c:	andeq	r7, r3, sl, lsr #22
   143a0:	andeq	r7, r3, r0, asr #21
   143a4:	strdeq	r6, [r3], -lr
   143a8:	andeq	r6, r3, r8, ror #25
   143ac:	andeq	r7, r3, r2, ror #20
   143b0:			; <UNDEFINED> instruction: 0x4606b570
   143b4:	ldrmi	r4, [r4], -sp, lsl #12
   143b8:	strtmi	r4, [r9], -r2, lsr #12
   143bc:			; <UNDEFINED> instruction: 0xf7f24630
   143c0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   143c4:	rscsle	sp, r7, r5, lsl #22
   143c8:	strmi	r1, [r5], #-2596	; 0xfffff5dc
   143cc:			; <UNDEFINED> instruction: 0x4620d1f4
   143d0:			; <UNDEFINED> instruction: 0xf7f2bd70
   143d4:	stmdavs	r3, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
   143d8:	rscle	r2, sp, r4, lsl #22
   143dc:	ldrbtcc	pc, [pc], #79	; 143e4 <__read_chk@plt+0xceb8>	; <UNPREDICTABLE>
   143e0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   143e4:	mvnsmi	lr, #737280	; 0xb4000
   143e8:	movweq	pc, #49729	; 0xc241	; <UNPREDICTABLE>
   143ec:			; <UNDEFINED> instruction: 0xf1004605
   143f0:	stmiapl	r0, {r2, r3, fp}^
   143f4:	stmdavs	fp!, {r2, r4, r9, sl, lr}^
   143f8:	bl	fe825c38 <__read_chk@plt+0xfe81e70c>
   143fc:			; <UNDEFINED> instruction: 0xf5c90908
   14400:	ldrmi	r5, [r3], #-1920	; 0xfffff880
   14404:	mlsvs	fp, r7, r2, r4
   14408:	strtmi	sp, [r0], -r3, lsl #6
   1440c:	pop	{r2, r4, r6, r7, r8, fp, ip, sp, pc}
   14410:			; <UNDEFINED> instruction: 0x463a83f8
   14414:	stcl	7, cr15, [ip, #-968]	; 0xfffffc38
   14418:	vst2.8	{d22-d23}, [pc :128], r8
   1441c:	strbmi	r5, [r1], -r0, lsl #5
   14420:			; <UNDEFINED> instruction: 0xffc6f7ff
   14424:	blle	a1e42c <__read_chk@plt+0xa16f00>
   14428:	strpl	pc, [r0], #1444	; 0x5a4
   1442c:	strbmi	r4, [ip], #-1086	; 0xfffffbc2
   14430:	svcpl	0x0080f5b4
   14434:	vqsub.s8	d29, d1, d3
   14438:	strtmi	r0, [r0], -ip, lsl #6
   1443c:	andhi	pc, r3, r5, asr #16
   14440:	rscle	r2, r4, r0, lsl #24
   14444:	streq	pc, [ip, -r1, asr #4]
   14448:	stmibpl	r8!, {r1, r5, r9, sl, lr}^
   1444c:			; <UNDEFINED> instruction: 0xf7f24631
   14450:	stmibpl	sl!, {r4, r5, r8, sl, fp, sp, lr, pc}^
   14454:	strtmi	r2, [r2], #-0
   14458:	pop	{r1, r3, r5, r6, r7, r8, ip, lr}
   1445c:	vld2.<illegal width 64>	{d8-d11}, [r4 :256], r8
   14460:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr}
   14464:	streq	pc, [pc, -r7, lsr #32]
   14468:			; <UNDEFINED> instruction: 0x463a4631
   1446c:			; <UNDEFINED> instruction: 0xffa0f7ff
   14470:	blle	9e478 <__read_chk@plt+0x96f4c>
   14474:	blne	ff925574 <__read_chk@plt+0xff91e048>
   14478:			; <UNDEFINED> instruction: 0xf04fe7dd
   1447c:			; <UNDEFINED> instruction: 0xe7c630ff
   14480:	svcmi	0x00f0e92d
   14484:	movwls	fp, #8347	; 0x209b
   14488:	vqsub.s8	<illegal reg q5.5>, <illegal reg q9.5>, <illegal reg q5.5>
   1448c:	stmib	sp, {r2, r8, r9, lr}^
   14490:	ldmdbmi	ip, {r1, r2, r8, sp}^
   14494:	eorcc	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   14498:	ldrbtmi	r4, [r9], #-2651	; 0xfffff5a5
   1449c:	stmpl	sl, {r2, r8, r9, ip, pc}
   144a0:	andsls	r6, r9, #1179648	; 0x120000
   144a4:	andeq	pc, r0, #79	; 0x4f
   144a8:	andls	r9, r5, #36, 20	; 0x24000
   144ac:	rsbsle	r2, pc, r0, lsl #22
   144b0:	orrpl	pc, r0, #0, 10
   144b4:	strmi	r2, [r3], r0, lsl #4
   144b8:	movwls	r3, #13068	; 0x330c
   144bc:	ldmdavs	ip, {r2, r8, r9, fp, ip, pc}^
   144c0:	strble	r1, [ip], #-3685	; 0xfffff19b
   144c4:	strbeq	lr, [r4], #2819	; 0xb03
   144c8:	streq	pc, [ip], -fp, lsl #2
   144cc:			; <UNDEFINED> instruction: 0xf8543404
   144d0:	stmdbls	r2, {r2, sl, fp, ip, sp}
   144d4:	teqle	lr, fp, lsl #5
   144d8:			; <UNDEFINED> instruction: 0xf8db9b03
   144dc:	ldmdavs	sl, {ip, sp, lr}
   144e0:			; <UNDEFINED> instruction: 0xd00a42b2
   144e4:			; <UNDEFINED> instruction: 0x46381b92
   144e8:			; <UNDEFINED> instruction: 0xf7f24631
   144ec:	stmdacs	r0, {r5, r6, r8, sl, fp, sp, lr, pc}
   144f0:	blls	10b150 <__read_chk@plt+0x103c24>
   144f4:	ldrdvc	pc, [r0], -fp
   144f8:	movwcs	r6, #30
   144fc:	ldrtmi	r6, [r8], -r2, lsr #16
   14500:			; <UNDEFINED> instruction: 0xf7f29300
   14504:	stmdacs	r0, {r7, r8, sl, fp, sp, lr, pc}
   14508:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   1450c:			; <UNDEFINED> instruction: 0xf10ddb08
   14510:	andcs	r0, r8, #36, 20	; 0x24000
   14514:			; <UNDEFINED> instruction: 0x46514638
   14518:	stmia	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1451c:	andle	r2, ip, r8, lsl #16
   14520:	rscscc	pc, pc, pc, asr #32
   14524:	blmi	e26e10 <__read_chk@plt+0xe1f8e4>
   14528:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1452c:	blls	66e59c <__read_chk@plt+0x667070>
   14530:	qdsuble	r4, sl, r5
   14534:	pop	{r0, r1, r3, r4, ip, sp, pc}
   14538:			; <UNDEFINED> instruction: 0xf8bd8ff0
   1453c:			; <UNDEFINED> instruction: 0xf89d1026
   14540:			; <UNDEFINED> instruction: 0xf89d2025
   14544:	b	10a05dc <__read_chk@plt+0x10990b0>
   14548:	b	10dcd54 <__read_chk@plt+0x10d5828>
   1454c:	bls	19d15c <__read_chk@plt+0x195c30>
   14550:	mulsle	r1, sl, r2
   14554:	sfmcc	f2, 4, [r1, #-4]
   14558:	stclne	12, cr3, [fp], #-32	; 0xffffffe0
   1455c:	blls	148c40 <__read_chk@plt+0x141714>
   14560:	movwls	r6, #18459	; 0x481b
   14564:			; <UNDEFINED> instruction: 0xd1a92b00
   14568:	movwls	fp, #786	; 0x312
   1456c:	andeq	lr, r0, #3588096	; 0x36c000
   14570:	stcl	7, cr15, [r8, #-968]	; 0xfffffc38
   14574:	ldrb	r1, [r5, r8, asr #15]
   14578:	ldmdble	fp, {r6, r9, fp, sp}
   1457c:			; <UNDEFINED> instruction: 0x901cf8dd
   14580:	mul	ip, r0, r6
   14584:	ldrbmi	r4, [r0], -r9, asr #12
   14588:	mcr	7, 5, pc, cr6, cr2, {7}	; <UNPREDICTABLE>
   1458c:	mvnle	r2, r0, lsl #16
   14590:	stmdaeq	r0, {r3, r5, r7, r8, ip, sp, lr, pc}^
   14594:	stmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}^
   14598:	svceq	0x0040f1b8
   1459c:	subcs	sp, r0, #245760	; 0x3c000
   145a0:			; <UNDEFINED> instruction: 0x46384651
   145a4:	ldmda	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   145a8:	strmi	r2, [r2], -r0, asr #16
   145ac:	ldr	sp, [r7, sl, ror #1]!
   145b0:	ldr	r2, [r7, r0]!
   145b4:	orrlt	r9, fp, r6, lsl #22
   145b8:			; <UNDEFINED> instruction: 0x901cf8dd
   145bc:			; <UNDEFINED> instruction: 0x46384698
   145c0:	strbmi	r2, [r2], -r0, asr #6
   145c4:			; <UNDEFINED> instruction: 0xf7f24651
   145c8:	strmi	lr, [r0, #4018]	; 0xfb2
   145cc:	strbmi	sp, [r2], -r8, lsr #3
   145d0:	ldrbmi	r4, [r0], -r9, asr #12
   145d4:	mcr	7, 4, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   145d8:			; <UNDEFINED> instruction: 0xd1bb2800
   145dc:			; <UNDEFINED> instruction: 0xf8db2300
   145e0:	movwls	r2, #4
   145e4:	ldrdeq	pc, [r0], -fp
   145e8:	stc	7, cr15, [ip, #-968]	; 0xfffffc38
   145ec:			; <UNDEFINED> instruction: 0xf1712800
   145f0:	blle	fe5551f8 <__read_chk@plt+0xfe54dccc>
   145f4:	tstlt	fp, r5, lsl #22
   145f8:	andsvs	r9, sl, r4, lsl #20
   145fc:	ldr	r1, [r1, r8, ror #24]
   14600:	stmib	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14604:	andeq	r2, r5, r6, lsr #7
   14608:	andeq	r0, r0, r0, asr r7
   1460c:	andeq	r2, r5, r8, lsl r3
   14610:	blmi	fe667078 <__read_chk@plt+0xfe65fb4c>
   14614:	push	{r1, r3, r4, r5, r6, sl, lr}
   14618:			; <UNDEFINED> instruction: 0xf6ad4ff0
   1461c:	ldmpl	r3, {r2, r4, r5, r8, sl, fp}^
   14620:			; <UNDEFINED> instruction: 0xf8cd681b
   14624:			; <UNDEFINED> instruction: 0xf04f382c
   14628:	ldmib	r0, {r8, r9}^
   1462c:	mvnmi	r5, #67108864	; 0x4000000
   14630:	svceq	0x00d2ebb3
   14634:	mrshi	pc, SP_fiq	; <UNPREDICTABLE>
   14638:	strpl	pc, [r0], #1280	; 0x500
   1463c:	stfeqd	f7, [ip], #-52	; 0xffffffcc
   14640:	stmdbmi	ip!, {r0, r2, r3, r9, ip, sp, lr, pc}
   14644:	strtmi	r4, [r7], -r0, lsl #13
   14648:	smladcc	ip, r0, r4, r3
   1464c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   14650:	svccc	0x0004f857
   14654:			; <UNDEFINED> instruction: 0xf0002b00
   14658:	andcs	r8, r0, lr, lsr #1
   1465c:	and	r4, r0, r1, lsl #12
   14660:	ldmib	r3, {r0, r1, r4, r9, sl, lr}^
   14664:	andsvs	r2, r8, r0, lsl #12
   14668:	ldrtmi	r4, [r1], #-1560	; 0xfffff9e8
   1466c:	mvnsle	r2, r0, lsl #20
   14670:	strmi	r0, [lr, #73]	; 0x49
   14674:			; <UNDEFINED> instruction: 0x468ebf38
   14678:	blne	1527b0 <__read_chk@plt+0x14b284>
   1467c:	eorsvs	r4, fp, r1, ror #11
   14680:			; <UNDEFINED> instruction: 0xf10ed1e6
   14684:	sbceq	r0, r0, r2
   14688:	ldc	7, cr15, [ip], #-968	; 0xfffffc38
   1468c:			; <UNDEFINED> instruction: 0xf0002800
   14690:			; <UNDEFINED> instruction: 0xf50880e8
   14694:			; <UNDEFINED> instruction: 0xf50d51a0
   14698:	bge	2ad4b4 <__read_chk@plt+0x2a5f88>
   1469c:	pkhbtmi	r3, r3, r0, lsl #2
   146a0:	movwls	r4, #34497	; 0x86c1
   146a4:	strls	r9, [r4], #-518	; 0xfffffdfa
   146a8:	stmib	sp, {r0, r2, r8, ip, pc}^
   146ac:			; <UNDEFINED> instruction: 0xf8cd2302
   146b0:	and	r8, r7, ip, lsl r0
   146b4:	bls	17b2cc <__read_chk@plt+0x173da0>
   146b8:	movwls	r3, #17156	; 0x4304
   146bc:			; <UNDEFINED> instruction: 0xd07c429a
   146c0:	ldrdpl	pc, [r4], -r9
   146c4:			; <UNDEFINED> instruction: 0xf8539b02
   146c8:	movwls	r4, #12036	; 0x2f04
   146cc:			; <UNDEFINED> instruction: 0xf8439b03
   146d0:	movwls	r5, #16132	; 0x3f04
   146d4:	rscle	r2, sp, r0, lsl #24
   146d8:	ldrbmi	r0, [lr], -r3, ror #1
   146dc:	beq	10f310 <__read_chk@plt+0x107de4>
   146e0:	movwls	r4, #38490	; 0x965a
   146e4:	stmib	r2, {r8, r9, sp}^
   146e8:	andcc	r3, r8, #4, 6	; 0x10000000
   146ec:			; <UNDEFINED> instruction: 0xd1f94592
   146f0:			; <UNDEFINED> instruction: 0xf8d39b04
   146f4:			; <UNDEFINED> instruction: 0xf1b88000
   146f8:	eorle	r0, r6, r0, lsl #30
   146fc:			; <UNDEFINED> instruction: 0x46464633
   14700:	ldmdavs	r5!, {r3, r4, r7, r9, sl, lr}^
   14704:	mvnlt	r2, r1, lsl #14
   14708:	eorseq	pc, r7, r6, asr r8	; <UNPREDICTABLE>
   1470c:	beq	25f98 <__read_chk@plt+0x1ea6c>
   14710:	ldc2l	0, cr15, [r4], #-192	; 0xffffff40
   14714:	bl	2db948 <__read_chk@plt+0x2d441c>
   14718:	and	r0, r3, r3, asr #7
   1471c:	movwcc	r3, #33025	; 0x8101
   14720:	suble	r4, r6, ip, lsl #5
   14724:	bcs	2e894 <__read_chk@plt+0x27368>
   14728:	bl	1c8f10 <__read_chk@plt+0x1c19e4>
   1472c:	adcmi	r0, pc, #1879048204	; 0x7000000c
   14730:	stfeqd	f7, [r1], {7}
   14734:	muleq	r3, r2, r8
   14738:	andeq	lr, r3, r3, lsl #17
   1473c:	strbtmi	sp, [r7], -r1
   14740:	ldmdavs	r6!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   14744:	bicsle	r2, ip, r0, lsl #28
   14748:	ldmib	r6, {r1, r2, r6, r9, sl, lr}^
   1474c:	strcc	r2, [r8], -r4, lsl #6
   14750:			; <UNDEFINED> instruction: 0xf8060a11
   14754:			; <UNDEFINED> instruction: 0xf8061c07
   14758:	ldceq	12, cr2, [r1], {8}
   1475c:	stccc	8, cr15, [r4], {6}
   14760:			; <UNDEFINED> instruction: 0xf8060e12
   14764:	beq	69f780 <__read_chk@plt+0x698254>
   14768:	stccs	8, cr15, [r3], {6}
   1476c:	mrceq	12, 0, r0, cr11, cr10, {0}
   14770:	stcne	8, cr15, [r6], {6}
   14774:	stccs	8, cr15, [r2], {6}
   14778:	stccc	8, cr15, [r1], {6}
   1477c:	strhle	r4, [r4, #82]!	; 0x52
   14780:	ldrbmi	r9, [r9], -r9, lsl #20
   14784:			; <UNDEFINED> instruction: 0xf7ff4648
   14788:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   1478c:			; <UNDEFINED> instruction: 0x4658da92
   14790:	ldc	7, cr15, [r2], {241}	; 0xf1
   14794:	rscscc	pc, pc, pc, asr #32
   14798:	blmi	de7080 <__read_chk@plt+0xddfb54>
   1479c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   147a0:			; <UNDEFINED> instruction: 0xf8dd681a
   147a4:	subsmi	r3, sl, ip, lsr #16
   147a8:			; <UNDEFINED> instruction: 0xf60dd159
   147ac:	pop	{r2, r4, r5, r8, sl, fp}
   147b0:	strdcs	r8, [r0, -r0]
   147b4:	ldrmi	lr, [r9], -lr, lsr #15
   147b8:			; <UNDEFINED> instruction: 0x4658e75e
   147bc:	streq	pc, [ip], #-265	; 0xfffffef7
   147c0:	ldcl	7, cr15, [sl], #-964	; 0xfffffc3c
   147c4:	movweq	pc, #49729	; 0xc241	; <UNPREDICTABLE>
   147c8:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   147cc:	adcmi	r4, r2, #200, 12	; 0xc800000
   147d0:			; <UNDEFINED> instruction: 0xf8d8d007
   147d4:	blne	4947dc <__read_chk@plt+0x48d2b0>
   147d8:			; <UNDEFINED> instruction: 0xf7ff4621
   147dc:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   147e0:	ldmib	sp, {r0, r2, r6, r8, ip, lr, pc}^
   147e4:			; <UNDEFINED> instruction: 0xf60d6306
   147e8:	stflss	f0, [r8, #-160]	; 0xffffff60
   147ec:	svceq	0x0004f855
   147f0:			; <UNDEFINED> instruction: 0xf8563308
   147f4:	adcmi	r2, r9, #4, 30
   147f8:	ldrmi	lr, [r0, -pc, asr #20]
   147fc:			; <UNDEFINED> instruction: 0x2c10ea4f
   14800:	b	13f0c68 <__read_chk@plt+0x13e973c>
   14804:	orrsvc	r6, pc, r0, lsl r0	; <UNPREDICTABLE>
   14808:	ldrcs	lr, [r2, -pc, asr #20]
   1480c:	bicsvc	r7, r8, sl, lsl r2
   14810:	andsmi	lr, r2, pc, asr #20
   14814:	andgt	pc, r5, r3, lsl #17
   14818:	andsvs	lr, r2, #323584	; 0x4f000
   1481c:	addsvc	r7, r8, #-268435451	; 0xf0000005
   14820:	ldrdle	r7, [r3, #42]!	; 0x2a
   14824:	movwcs	r2, #256	; 0x100
   14828:	andcs	r9, r0, #0, 2
   1482c:	ldrdeq	pc, [r0], -r8
   14830:	bl	ffa52800 <__read_chk@plt+0xffa4b2d4>
   14834:	movweq	lr, #6736	; 0x1a50
   14838:			; <UNDEFINED> instruction: 0xf8d8d119
   1483c:	strtmi	r0, [r1], -r0
   14840:	andvs	pc, r0, #1325400064	; 0x4f000000
   14844:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
   14848:	svclt	0x00183800
   1484c:	submi	r2, r0, #1
   14850:	andcs	lr, ip, r2, lsr #15
   14854:	stmdb	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14858:	rscscc	pc, pc, pc, asr #32
   1485c:			; <UNDEFINED> instruction: 0xf7f2e79c
   14860:			; <UNDEFINED> instruction: 0x2002e8ba
   14864:	stmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14868:	rscscc	pc, pc, pc, asr #32
   1486c:			; <UNDEFINED> instruction: 0xf04fe794
   14870:			; <UNDEFINED> instruction: 0xe79130ff
   14874:	andeq	r2, r5, ip, lsr #4
   14878:	andeq	r0, r0, r0, asr r7
   1487c:	andeq	r2, r5, r4, lsr #1
   14880:	strdlt	fp, [r1], r0	; <UNPREDICTABLE>
   14884:	bge	127d04 <__read_chk@plt+0x1207d8>
   14888:			; <UNDEFINED> instruction: 0x46044b1e
   1488c:	andcs	r4, r3, sp, ror r4
   14890:	strmi	r5, [sp], -fp, ror #17
   14894:	tstls	pc, #1769472	; 0x1b0000
   14898:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1489c:	mrc	7, 2, APSR_nzcv, cr6, cr1, {7}
   148a0:	blle	a1e8a8 <__read_chk@plt+0xa1737c>
   148a4:	andsne	lr, r0, #3620864	; 0x374000
   148a8:	svcvs	0x0000f5b1
   148ac:	movweq	pc, #370	; 0x172	; <UNPREDICTABLE>
   148b0:	movwcs	sp, #6942	; 0x1b1e
   148b4:	ldrmi	r2, [sl], -r0, lsl #12
   148b8:	andcs	r2, r0, r0, lsl #14
   148bc:	stmib	sp, {r8, sl, ip, pc}^
   148c0:			; <UNDEFINED> instruction: 0xf7f16702
   148c4:	mcrrne	14, 10, lr, r2, cr12
   148c8:	andsle	r4, r4, r3, lsl #12
   148cc:	andcs	r9, r0, #16, 18	; 0x40000
   148d0:	eorvs	r4, r5, r0, lsl r6
   148d4:	andcs	lr, r3, #196, 18	; 0x310000
   148d8:	movwne	lr, #6596	; 0x19c4
   148dc:	blmi	26710c <__read_chk@plt+0x25fbe0>
   148e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   148e4:	blls	7ee954 <__read_chk@plt+0x7e7428>
   148e8:	qaddle	r4, sl, r7
   148ec:	ldcllt	0, cr11, [r0, #132]!	; 0x84
   148f0:			; <UNDEFINED> instruction: 0xf7f22047
   148f4:			; <UNDEFINED> instruction: 0xf04fe8da
   148f8:			; <UNDEFINED> instruction: 0xe7ef30ff
   148fc:	stmda	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14900:			; <UNDEFINED> instruction: 0x00051fb4
   14904:	andeq	r0, r0, r0, asr r7
   14908:	andeq	r1, r5, r0, ror #30
   1490c:			; <UNDEFINED> instruction: 0x4604b510
   14910:	smlawblt	r0, r0, r8, r6
   14914:			; <UNDEFINED> instruction: 0xf7f26861
   14918:	movwcs	lr, #2836	; 0xb14
   1491c:	movwcs	r6, #163	; 0xa3
   14920:	ldclt	0, cr6, [r0, #-396]	; 0xfffffe74
   14924:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}^
   14928:	movwle	r4, #41628	; 0xa29c
   1492c:	addsmi	r1, r4, #228, 20	; 0xe4000
   14930:	strmi	sp, [r5], -r7, lsl #6
   14934:	stmiavs	r9!, {r3, r9, sl, lr}
   14938:			; <UNDEFINED> instruction: 0xf7f24419
   1493c:			; <UNDEFINED> instruction: 0x2000eaba
   14940:	subcs	fp, r7, r0, ror sp
   14944:	ldm	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14948:	rscscc	pc, pc, pc, asr #32
   1494c:	svclt	0x0000bd70
   14950:	push	{r0, r1, r6, fp, sp, lr}
   14954:	addsmi	r4, r3, #240, 30	; 0x3c0
   14958:	andls	fp, r1, r7, lsl #1
   1495c:	adchi	pc, r1, r0, asr #1
   14960:	strmi	r1, [r9], r8, lsl #17
   14964:	ldrmi	r4, [r0], r1, lsl #5
   14968:	adchi	pc, r7, r0, lsl #1
   1496c:	vmax.s8	d20, d1, d10
   14970:			; <UNDEFINED> instruction: 0xf8125405
   14974:	bl	11b580 <__read_chk@plt+0x114054>
   14978:	addsmi	r1, r0, #68, 8	; 0x44000000
   1497c:	streq	lr, [r1], #-2692	; 0xfffff57c
   14980:	strdeq	sp, [r5], #23	; <UNPREDICTABLE>
   14984:	streq	pc, [sl, #-965]	; 0xfffffc3b
   14988:			; <UNDEFINED> instruction: 0xf8d29a01
   1498c:	bl	3009b4 <__read_chk@plt+0x2f9488>
   14990:	ldmhi	r7, {r0, r2, r9}^
   14994:	ldmdbvc	r0, {r0, r4, r6, r8, fp, ip, sp, lr}
   14998:	tstcs	r7, r1, asr #20
   1499c:			; <UNDEFINED> instruction: 0x2601ea50
   149a0:	ldmdahi	r0, {r0, r1, r2, r3, r4, r5, r6, ip, lr, pc}^
   149a4:	ldmdavc	r2, {r0, r3, r4, r6, r7, fp}^
   149a8:	andge	pc, r5, fp, lsl r8	; <UNPREDICTABLE>
   149ac:	andcs	lr, r0, #270336	; 0x42000
   149b0:	bcs	cf2e0 <__read_chk@plt+0xc7db4>
   149b4:	svclt	0x002842b1
   149b8:	cmnle	r6, #348127232	; 0x14c00000
   149bc:	andeq	lr, sl, #166912	; 0x28c00
   149c0:	bl	fec94da4 <__read_chk@plt+0xfec8d878>
   149c4:	cmnle	r0, #792	; 0x318
   149c8:	beq	826294 <__read_chk@plt+0x81ed68>
   149cc:			; <UNDEFINED> instruction: 0xf0309302
   149d0:	ldrbmi	pc, [sl], #2837	; 0xb15	; <UNPREDICTABLE>
   149d4:	andeq	lr, r7, sl, lsl #22
   149d8:	strbeq	lr, [r1, #2826]	; 0xb0a
   149dc:	stmdbvc	sl!, {r0, r3, r5, r6, r7, fp, pc}^
   149e0:	b	10b2ea0 <__read_chk@plt+0x10ab974>
   149e4:	b	159d1f0 <__read_chk@plt+0x1595cc4>
   149e8:	subsle	r2, sl, r2, lsl #12
   149ec:			; <UNDEFINED> instruction: 0xf1a39b02
   149f0:	bl	fe8d5218 <__read_chk@plt+0xfe8cdcec>
   149f4:	stmib	sp, {r3, r8}^
   149f8:	strbmi	r9, [r1], r4, lsl #6
   149fc:	pkhbtmi	r4, r0, r3, lsl #12
   14a00:	and	r9, ip, r3, lsl #2
   14a04:	subsle	r3, ip, r8, lsl #30
   14a08:	svclt	0x009845a8
   14a0c:	stmiahi	r9!, {r0, r2, r4, r6, r9, sl, lr}^
   14a10:	stmdbvc	lr!, {r1, r3, r5, r6, r8, fp, ip, sp, lr}
   14a14:	andcs	lr, r1, #270336	; 0x42000
   14a18:			; <UNDEFINED> instruction: 0x2602ea56
   14a1c:	stmdahi	r8!, {r0, r6, ip, lr, pc}^
   14a20:			; <UNDEFINED> instruction: 0xf8153508
   14a24:			; <UNDEFINED> instruction: 0xf8151c07
   14a28:	b	105fa50 <__read_chk@plt+0x1058524>
   14a2c:	b	109ce34 <__read_chk@plt+0x1095908>
   14a30:	adcmi	r2, r2, #268435456	; 0x10000000
   14a34:	adcsmi	sp, r3, #-2147483591	; 0x80000039
   14a38:	andeq	lr, r6, fp, lsl #22
   14a3c:			; <UNDEFINED> instruction: 0xf8b0d335
   14a40:	stmdavc	r1, {r1, lr, pc}^
   14a44:	andcs	pc, r6, fp, lsl r8	; <UNPREDICTABLE>
   14a48:	tstcs	ip, r1, asr #20
   14a4c:	andcs	lr, r1, #270336	; 0x42000
   14a50:			; <UNDEFINED> instruction: 0xd1d74591
   14a54:			; <UNDEFINED> instruction: 0xf1069302
   14a58:	blls	d4e80 <__read_chk@plt+0xcd954>
   14a5c:	stmdals	r4, {r1, r3, r6, r9, sl, lr}
   14a60:	ldrbmi	r4, [r9], #-651	; 0xfffffd75
   14a64:			; <UNDEFINED> instruction: 0xf7f2d321
   14a68:	blls	cfb50 <__read_chk@plt+0xc8624>
   14a6c:	bicle	r2, r9, r0, lsl #16
   14a70:	blls	15bf40 <__read_chk@plt+0x154a14>
   14a74:	tsteq	r2, fp, lsl #22
   14a78:	stmdaeq	r8, {r0, r3, r8, ip, sp, lr, pc}
   14a7c:	andcs	pc, r2, fp, lsl r8	; <UNPREDICTABLE>
   14a80:	stmdahi	r8, {r1, r2, r6, sl, lr}^
   14a84:	b	1072bb0 <__read_chk@plt+0x106b684>
   14a88:	b	109ce90 <__read_chk@plt+0x1095964>
   14a8c:	addsmi	r2, r3, #268435456	; 0x10000000
   14a90:	bne	fe7096c4 <__read_chk@plt+0xfe702198>
   14a94:	movwle	r4, #33459	; 0x82b3
   14a98:	andcs	r9, r1, r1, lsl #22
   14a9c:	ldrsbvs	r6, [sl, -lr]
   14aa0:	andcs	lr, r0, r0
   14aa4:	pop	{r0, r1, r2, ip, sp, pc}
   14aa8:	strdcs	r8, [r7], #-240	; 0xffffff10
   14aac:	svc	0x00fcf7f1
   14ab0:	rscscc	pc, pc, pc, asr #32
   14ab4:	pop	{r0, r1, r2, ip, sp, pc}
   14ab8:	strcs	r8, [r8, #-4080]!	; 0xfffff010
   14abc:	strpl	pc, [r5], #-577	; 0xfffffdbf
   14ac0:	ldrtmi	lr, [r8], -r2, ror #14
   14ac4:	svclt	0x0000e7ee
   14ac8:	mvnsmi	lr, sp, lsr #18
   14acc:			; <UNDEFINED> instruction: 0xf8d14606
   14ad0:	andvs	ip, r1, r8
   14ad4:	bicvs	r6, r3, r2, lsl #3
   14ad8:	suble	r2, r5, r0, lsl #20
   14adc:	adcmi	r1, r2, #212, 16	; 0xd40000
   14ae0:	vhsub.s8	<illegal reg q14.5>, <illegal reg q0.5>, q5
   14ae4:			; <UNDEFINED> instruction: 0xf8125305
   14ae8:	bl	eb6f4 <__read_chk@plt+0xe41c8>
   14aec:	addsmi	r1, r4, #201326593	; 0xc000001
   14af0:	movweq	lr, #23171	; 0x5a83
   14af4:	b	14092d8 <__read_chk@plt+0x1401dac>
   14af8:	vqrdmlah.s<illegal width 8>	q8, q15, d3[0]
   14afc:	bl	31832c <__read_chk@plt+0x310e00>
   14b00:	stmib	r6, {r1, r2, r3, r8, r9, sl}^
   14b04:	ldmhi	sl!, {r0, r8, r9, sl, ip, sp}^
   14b08:	ldmdbvc	sp!, {r3, r4, r5, r6, r8, fp, ip, sp, lr}
   14b0c:	andcs	lr, r2, r0, asr #20
   14b10:	strcs	lr, [r0, #-2629]	; 0xfffff5bb
   14b14:	cmnvs	r0, r8, ror #1
   14b18:			; <UNDEFINED> instruction: 0xf8b7b31d
   14b1c:	ldmdavc	pc!, {r1, pc}^	; <UNPREDICTABLE>
   14b20:			; <UNDEFINED> instruction: 0xf81c684c
   14b24:	b	11dcb64 <__read_chk@plt+0x11d5638>
   14b28:	stmiaeq	r7!, {r3, r9, sl, fp, sp}^
   14b2c:	andcs	lr, lr, #270336	; 0x42000
   14b30:	svclt	0x002842af
   14b34:	svclt	0x00344294
   14b38:	strcs	r2, [r0, -r1, lsl #14]
   14b3c:	bne	fe9497c8 <__read_chk@plt+0xfe94229c>
   14b40:	ldmdale	lr, {r5, r7, r9, lr}
   14b44:	streq	lr, [r2], #-2828	; 0xfffff4f4
   14b48:	strtmi	r4, [r0], #-1577	; 0xfffff9d7
   14b4c:	andmi	lr, r3, r6, asr #19
   14b50:			; <UNDEFINED> instruction: 0xf0300a18
   14b54:			; <UNDEFINED> instruction: 0x4638fa53
   14b58:	biceq	lr, r1, r4, lsl #22
   14b5c:	pop	{r0, r4, r5, r7, sp, lr}
   14b60:			; <UNDEFINED> instruction: 0x462881f0
   14b64:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14b68:	rsbsvs	r4, r2, r0, lsl r6
   14b6c:	andsgt	pc, r0, r6, asr #17
   14b70:	andgt	pc, r8, r6, asr #17
   14b74:	ldrhhi	lr, [r0, #141]!	; 0x8d
   14b78:	cdpeq	0, 2, cr15, cr8, cr15, {2}
   14b7c:	movwpl	pc, #21057	; 0x5241	; <UNPREDICTABLE>
   14b80:	strhcs	lr, [r7], #-125	; 0xffffff83
   14b84:	svc	0x0090f7f1
   14b88:	rscscc	pc, pc, pc, asr #32
   14b8c:	svclt	0x0000e7e7
   14b90:	svcmi	0x00f8e92d
   14b94:			; <UNDEFINED> instruction: 0xf8d04604
   14b98:	stmdavs	r7, {r3, r4, pc}
   14b9c:	svceq	0x0000f1b8
   14ba0:	stmdbvs	r6, {r0, r2, r3, r4, r6, ip, lr, pc}^
   14ba4:	subsle	r2, r7, r0, lsl #28
   14ba8:	cdpcc	8, 0, cr6, cr8, cr3, {5}
   14bac:			; <UNDEFINED> instruction: 0x461988d8
   14bb0:	ldmdbvc	sp, {r1, r3, r4, r6, r8, fp, ip, sp, lr}
   14bb4:	andcs	lr, r0, #270336	; 0x42000
   14bb8:	strcs	lr, [r2, #-2645]	; 0xfffff5ab
   14bbc:	ldmdahi	sl, {r2, r3, r6, ip, lr, pc}^
   14bc0:			; <UNDEFINED> instruction: 0xf8117858
   14bc4:	b	10237ec <__read_chk@plt+0x101c2c0>
   14bc8:	stmdavs	r2!, {r1, sp}^
   14bcc:	b	10ed16c <__read_chk@plt+0x10e5c40>
   14bd0:	stmdbvs	r0!, {r8, r9, sp}
   14bd4:	addmi	r6, r1, #161	; 0xa1
   14bd8:	stmiavs	r1!, {r2, r5, r8, r9, sl, fp, ip, sp, pc}^
   14bdc:	addsmi	r6, sl, #161	; 0xa1
   14be0:			; <UNDEFINED> instruction: 0xf8d7d1e0
   14be4:			; <UNDEFINED> instruction: 0xf1abb004
   14be8:	adcmi	r0, fp, #8, 6	; 0x20000000
   14bec:			; <UNDEFINED> instruction: 0xf8d7d34c
   14bf0:			; <UNDEFINED> instruction: 0xf8d49008
   14bf4:	bl	27cc6c <__read_chk@plt+0x275740>
   14bf8:			; <UNDEFINED> instruction: 0xf8190105
   14bfc:	stmdahi	r8, {r0, r2, ip, sp}^
   14c00:	b	10b2d30 <__read_chk@plt+0x10ab804>
   14c04:	b	10dd40c <__read_chk@plt+0x10d5ee0>
   14c08:	ldrmi	r2, [sl, #770]	; 0x302
   14c0c:			; <UNDEFINED> instruction: 0xf105d1ca
   14c10:	bl	fead5038 <__read_chk@plt+0xfeacdb0c>
   14c14:	addmi	r0, fp, #671088640	; 0x28000000
   14c18:	strbmi	r4, [r9], #-1618	; 0xfffff9ae
   14c1c:	teqle	r3, #64, 12	; 0x4000000
   14c20:	bl	16d2bf0 <__read_chk@plt+0x16cb6c4>
   14c24:			; <UNDEFINED> instruction: 0xd1bd2800
   14c28:	bl	29c0d8 <__read_chk@plt+0x294bac>
   14c2c:	bl	255848 <__read_chk@plt+0x24e31c>
   14c30:	movwcc	r0, #33026	; 0x8102
   14c34:	andcs	pc, r2, r9, lsl r8	; <UNPREDICTABLE>
   14c38:	stmdavc	r9, {r3, r6, fp, pc}^
   14c3c:	tstcs	r0, r1, asr #20
   14c40:	andcs	lr, r1, #270336	; 0x42000
   14c44:	tstle	pc, #616562688	; 0x24c00000
   14c48:	bleq	cfafc <__read_chk@plt+0xc85d0>
   14c4c:	tstle	fp, #650117120	; 0x26c00000
   14c50:	rscsvs	r2, fp, r1
   14c54:	and	r6, r0, sl, lsr r1
   14c58:	ldmfd	sp!, {sp}
   14c5c:	stmvs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c60:	addsmi	r6, r3, #32768	; 0x8000
   14c64:	ldmhi	sp, {r0, r1, r2, r4, r9, ip, lr, pc}^
   14c68:			; <UNDEFINED> instruction: 0xf8133308
   14c6c:			; <UNDEFINED> instruction: 0xf8131c03
   14c70:	b	1057c88 <__read_chk@plt+0x105075c>
   14c74:	adcvs	r2, r3, r5, lsl #2
   14c78:	tstcs	r1, r0, asr sl
   14c7c:	ldmdavs	lr!, {r0, r4, r5, r6, r7, ip, lr, pc}^
   14c80:	movweq	pc, #33190	; 0x81a6	; <UNPREDICTABLE>
   14c84:	eorsle	r4, r5, #-1342177272	; 0xb0000008
   14c88:			; <UNDEFINED> instruction: 0xf7f12047
   14c8c:			; <UNDEFINED> instruction: 0xf04fef0e
   14c90:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   14c94:	stmdavs	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   14c98:			; <UNDEFINED> instruction: 0xf10028ff
   14c9c:	ldmle	fp, {r0, r9}^
   14ca0:	strhtvs	r6, [r2], #-139	; 0xffffff75
   14ca4:	sbceq	lr, r0, #3072	; 0xc00
   14ca8:	ldmdavs	sp!, {r1, r5, r7, sp, lr}^
   14cac:			; <UNDEFINED> instruction: 0xf8b288d1
   14cb0:			; <UNDEFINED> instruction: 0xf8928002
   14cb4:	b	140ccd0 <__read_chk@plt+0x14057a4>
   14cb8:	ldmdavc	r6, {r0, r2, r4, r6, r7, sl, fp}^
   14cbc:	vmlscs.f32	s28, s2, s28
   14cc0:			; <UNDEFINED> instruction: 0xf8137912
   14cc4:	b	1198d8c <__read_chk@plt+0x1191860>
   14cc8:	b	109e4f0 <__read_chk@plt+0x1096fc4>
   14ccc:	b	105cd0c <__read_chk@plt+0x10557e0>
   14cd0:	strmi	r2, [r4, #262]	; 0x106
   14cd4:	addmi	fp, sp, #40, 30	; 0xa0
   14cd8:	sbceq	lr, r0, #323584	; 0x4f000
   14cdc:	streq	lr, [r1], -r5, lsr #23
   14ce0:	cmnvs	r2, fp, lsl #8
   14ce4:	adcsmi	sp, r2, #208, 6	; 0x40000003
   14ce8:	stmiale	sp, {r1, r3, r4, sl, lr}^
   14cec:	andcc	lr, r3, #196, 18	; 0x310000
   14cf0:	ldr	r6, [r6, r3, lsr #1]!
   14cf4:			; <UNDEFINED> instruction: 0xf10168bc
   14cf8:	cmnvs	sp, r8, lsl #10
   14cfc:	stmdane	r2!, {r3, r8, sl, fp, ip}^
   14d00:	vmlaeq.f64	d14, d0, d4
   14d04:			; <UNDEFINED> instruction: 0xf8b2428e
   14d08:	ldmdavc	r2, {r1, lr, pc}^
   14d0c:			; <UNDEFINED> instruction: 0x2c0cea42
   14d10:	b	10abea0 <__read_chk@plt+0x10a4974>
   14d14:			; <UNDEFINED> instruction: 0x61ba220c
   14d18:	rscsvs	r4, sp, r5, lsl r4
   14d1c:			; <UNDEFINED> instruction: 0xc002f8be
   14d20:	movweq	lr, #11171	; 0x2ba3
   14d24:	mulpl	r1, lr, r8
   14d28:	b	116bdb8 <__read_chk@plt+0x116488c>
   14d2c:	b	109cd64 <__read_chk@plt+0x1095838>
   14d30:	teqvs	sl, r0, lsl #4
   14d34:	bne	fe709bdc <__read_chk@plt+0xfe7026b0>
   14d38:			; <UNDEFINED> instruction: 0xd3a5428b
   14d3c:	str	r2, [ip, r1]
   14d40:	mrcne	5, 0, fp, cr4, cr0, {3}
   14d44:	strmi	r4, [sp], -r6, lsl #12
   14d48:	ands	sp, r1, r5, lsl #24
   14d4c:	b	17d2d1c <__read_chk@plt+0x17cb7f0>
   14d50:	blcs	12ed64 <__read_chk@plt+0x127838>
   14d54:			; <UNDEFINED> instruction: 0x4622d111
   14d58:	ldrtmi	r4, [r0], -r9, lsr #12
   14d5c:	stc	7, cr15, [r2], {241}	; 0xf1
   14d60:	blle	ffcded68 <__read_chk@plt+0xffcd783c>
   14d64:	streq	lr, [r0], #-2980	; 0xfffff45c
   14d68:	andle	r4, r3, r5, lsl #8
   14d6c:	ldclle	12, cr2, [r2]
   14d70:	ldcllt	0, cr2, [r0, #-0]
   14d74:			; <UNDEFINED> instruction: 0xf7f12005
   14d78:			; <UNDEFINED> instruction: 0xf04fee98
   14d7c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   14d80:	svcmi	0x00f0e92d
   14d84:	pkhbtmi	fp, r9, fp, lsl #1
   14d88:	andls	r4, r4, #285212672	; 0x11000000
   14d8c:	bmi	1ce63b8 <__read_chk@plt+0x1cdee8c>
   14d90:	movwls	r4, #22022	; 0x5606
   14d94:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
   14d98:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14d9c:			; <UNDEFINED> instruction: 0xf04f9319
   14da0:			; <UNDEFINED> instruction: 0xf0800300
   14da4:	strbmi	r8, [fp], -r4, lsr #1
   14da8:	strpl	pc, [r5], #-577	; 0xfffffdbf
   14dac:	blcs	92e00 <__read_chk@plt+0x8b8d4>
   14db0:	strbne	lr, [r4], #-2820	; 0xfffff4fc
   14db4:	b	fe1257e8 <__read_chk@plt+0xfe11e2bc>
   14db8:	mvnsle	r0, r2, lsl #8
   14dbc:	vst4.<illegal width 64>	{d0-d3}, [r2 :128], r2
   14dc0:			; <UNDEFINED> instruction: 0x270062ff
   14dc4:			; <UNDEFINED> instruction: 0x463b4630
   14dc8:			; <UNDEFINED> instruction: 0xf7f29700
   14dcc:	stmdacs	r0, {r2, r3, r4, r8, fp, sp, lr, pc}
   14dd0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   14dd4:			; <UNDEFINED> instruction: 0xf10ddb5c
   14dd8:	andcs	r0, r8, #36, 16	; 0x240000
   14ddc:			; <UNDEFINED> instruction: 0x46414630
   14de0:			; <UNDEFINED> instruction: 0xffaef7ff
   14de4:	blle	14e58cc <__read_chk@plt+0x14de3a0>
   14de8:	strhtne	pc, [sl], -sp	; <UNPREDICTABLE>
   14dec:	mlacc	r9, sp, r8, pc	; <UNPREDICTABLE>
   14df0:	mlacs	r8, sp, r8, pc	; <UNPREDICTABLE>
   14df4:	movwcs	lr, #6723	; 0x1a43
   14df8:	bcs	10f748 <__read_chk@plt+0x10821c>
   14dfc:	beq	848fd8 <__read_chk@plt+0x841aac>
   14e00:			; <UNDEFINED> instruction: 0xf0304651
   14e04:			; <UNDEFINED> instruction: 0xf8bdf8fb
   14e08:			; <UNDEFINED> instruction: 0xf89d2026
   14e0c:	strls	r3, [r3, -r5, lsr #32]
   14e10:	b	10e6774 <__read_chk@plt+0x10df248>
   14e14:	movwcs	r2, #4610	; 0x1202
   14e18:	andsls	pc, r8, sp, asr #17
   14e1c:			; <UNDEFINED> instruction: 0xf89d460d
   14e20:	b	1058eb8 <__read_chk@plt+0x105198c>
   14e24:	andls	r2, r2, #536870912	; 0x20000000
   14e28:	andcs	fp, r8, #44032	; 0xac00
   14e2c:	ldrtmi	r4, [r0], -r1, asr #12
   14e30:			; <UNDEFINED> instruction: 0xff86f7ff
   14e34:	blle	adee3c <__read_chk@plt+0xad7910>
   14e38:	strhtne	pc, [sl], -sp	; <UNPREDICTABLE>
   14e3c:	mlacs	r9, sp, r8, pc	; <UNPREDICTABLE>
   14e40:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
   14e44:	andcs	lr, r1, #270336	; 0x42000
   14e48:	andcs	lr, r2, #339968	; 0x53000
   14e4c:			; <UNDEFINED> instruction: 0xf8bdd04d
   14e50:			; <UNDEFINED> instruction: 0xf89d0026
   14e54:			; <UNDEFINED> instruction: 0xf89d1025
   14e58:	b	1060ef0 <__read_chk@plt+0x10599c4>
   14e5c:	b	10dd264 <__read_chk@plt+0x10d5d38>
   14e60:	adcmi	r2, r3, #67108864	; 0x4000000
   14e64:	movwcs	fp, #3864	; 0xf18
   14e68:	svccc	0x0001d01f
   14e6c:	strcc	sp, [r1, #-61]	; 0xffffffc3
   14e70:	bicsle	r4, r9, r5, asr r5
   14e74:	blls	fc284 <__read_chk@plt+0xf4d58>
   14e78:	movwls	r4, #1584	; 0x630
   14e7c:	bl	fba8c <__read_chk@plt+0xf4560>
   14e80:	movwcs	r0, #709	; 0x2c5
   14e84:	ldm	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14e88:			; <UNDEFINED> instruction: 0xf1712800
   14e8c:	ble	ff315a94 <__read_chk@plt+0xff30e568>
   14e90:	rscscc	pc, pc, pc, asr #32
   14e94:	blmi	ca7768 <__read_chk@plt+0xca023c>
   14e98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14e9c:	blls	66ef0c <__read_chk@plt+0x6679e0>
   14ea0:	cmple	r9, sl, asr r0
   14ea4:	pop	{r0, r1, r3, r4, ip, sp, pc}
   14ea8:	blls	f8e70 <__read_chk@plt+0xf1944>
   14eac:	movwls	r4, #1584	; 0x630
   14eb0:			; <UNDEFINED> instruction: 0xf7f22300
   14eb4:	stmdacs	r0, {r3, r5, r7, fp, sp, lr, pc}
   14eb8:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   14ebc:	andcs	sp, r8, #232, 22	; 0x3a000
   14ec0:	ldrtmi	r4, [r0], -r1, asr #12
   14ec4:			; <UNDEFINED> instruction: 0xff3cf7ff
   14ec8:	blle	ff85eed0 <__read_chk@plt+0xff8579a4>
   14ecc:	strhtne	pc, [r6], -sp	; <UNPREDICTABLE>
   14ed0:	mlacs	r5, sp, r8, pc	; <UNPREDICTABLE>
   14ed4:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
   14ed8:	andcs	lr, r1, #270336	; 0x42000
   14edc:	movwcs	lr, #10819	; 0x2a43
   14ee0:	addsmi	r9, sl, #4, 20	; 0x4000
   14ee4:	movwcs	sp, #4103	; 0x1007
   14ee8:			; <UNDEFINED> instruction: 0x2000e7bf
   14eec:	eorcs	lr, r8, #55050240	; 0x3480000
   14ef0:	strpl	pc, [r5], #-577	; 0xfffffdbf
   14ef4:	stmdals	r5, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
   14ef8:	stmiblt	fp!, {r0, r1, fp, sp, lr}^
   14efc:	teqlt	fp, #4, 22	; 0x1000
   14f00:			; <UNDEFINED> instruction: 0xf8dd9b04
   14f04:	strls	fp, [r7], #-24	; 0xffffffe8
   14f08:	mul	r9, r9, r6
   14f0c:	ldrbmi	r4, [r9], -r2, lsr #12
   14f10:			; <UNDEFINED> instruction: 0xf7f24640
   14f14:	stmiblt	r8!, {r1, r5, r6, r7, r8, fp, sp, lr, pc}^
   14f18:	stmdbeq	r4, {r0, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   14f1c:	andsle	r4, r7, r3, lsr #9
   14f20:	mcrrcs	6, 4, r4, r0, cr12
   14f24:	ldrtmi	r4, [r0], -r1, asr #12
   14f28:	strbcs	fp, [r0], #-3880	; 0xfffff0d8
   14f2c:			; <UNDEFINED> instruction: 0xf7ff4622
   14f30:	stmdacs	r0, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   14f34:	str	sp, [fp, sl, ror #21]!
   14f38:	strhtne	pc, [sl], -sp	; <UNPREDICTABLE>
   14f3c:	mlacs	r9, sp, r8, pc	; <UNPREDICTABLE>
   14f40:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
   14f44:	andcs	lr, r1, #270336	; 0x42000
   14f48:	movwcs	lr, #10819	; 0x2a43
   14f4c:	ldrb	r6, [r5, r3]
   14f50:	ldr	r2, [pc, r1]
   14f54:	strb	r9, [r6, r7, lsl #24]
   14f58:	ldc	7, cr15, [ip, #-964]!	; 0xfffffc3c
   14f5c:	andeq	r1, r5, sl, lsr #21
   14f60:	andeq	r0, r0, r0, asr r7
   14f64:	andeq	r1, r5, r8, lsr #19
   14f68:	stmdavc	r3, {r1, r6, fp, pc}^
   14f6c:	b	10f2f74 <__read_chk@plt+0x10eba48>
   14f70:	b	101db80 <__read_chk@plt+0x1016654>
   14f74:	ldrbmi	r2, [r0, -r3]!
   14f78:	svcmi	0x00f0e92d
   14f7c:			; <UNDEFINED> instruction: 0xf8d0468b
   14f80:	ldrmi	sl, [r9], r4
   14f84:			; <UNDEFINED> instruction: 0x4690493e
   14f88:			; <UNDEFINED> instruction: 0xf10a4b3e
   14f8c:	ldrbtmi	r0, [r9], #-520	; 0xfffffdf8
   14f90:	bicsmi	fp, r2, #133	; 0x85
   14f94:	stmiapl	fp, {r1, r6, r8, sl, lr}^
   14f98:	movwls	r6, #14363	; 0x381b
   14f9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14fa0:			; <UNDEFINED> instruction: 0xf108d366
   14fa4:	bls	395bcc <__read_chk@plt+0x38e6a0>
   14fa8:	bicsmi	r4, fp, #1392508928	; 0x53000000
   14fac:	cmple	pc, #805306377	; 0x30000009
   14fb0:	movweq	lr, #35595	; 0x8b0b
   14fb4:	ldrmi	r4, [fp, #1543]	; 0x607
   14fb8:			; <UNDEFINED> instruction: 0x465dd253
   14fbc:	strpl	pc, [r5], #-577	; 0xfffffdbf
   14fc0:	blvs	9301c <__read_chk@plt+0x8baf0>
   14fc4:	strbne	lr, [r4], #-2820	; 0xfffff4fc
   14fc8:	b	fe125a7c <__read_chk@plt+0xfe11e550>
   14fcc:	mvnsle	r0, r6, lsl #8
   14fd0:	bl	201b6c <__read_chk@plt+0x1fa640>
   14fd4:	vrshl.s8	d16, d5, d17
   14fd8:	stmiapl	lr!, {r4, r8, r9}^
   14fdc:	eorsle	r2, r1, r0, lsl #28
   14fe0:	blcs	fff6f1b4 <__read_chk@plt+0xfff67c88>
   14fe4:	mrrcne	15, 9, fp, r9, cr12
   14fe8:	stmdale	fp!, {r4, r5, r9, sl, lr}
   14fec:	biceq	lr, r3, #0, 22
   14ff0:			; <UNDEFINED> instruction: 0xf8cd68ba
   14ff4:	addsvs	r8, ip, r4
   14ff8:			; <UNDEFINED> instruction: 0xf8c31c54
   14ffc:	andcs	sl, r8, #12
   15000:	subvs	r9, r1, lr, lsl #22
   15004:	ldrtmi	sl, [r8], -r1, lsl #18
   15008:	movwls	r6, #8380	; 0x20bc
   1500c:			; <UNDEFINED> instruction: 0xf9eaf7ff
   15010:	blle	a9f018 <__read_chk@plt+0xa97aec>
   15014:	ldrbmi	r4, [r9], -r2, asr #12
   15018:			; <UNDEFINED> instruction: 0xf7ff4638
   1501c:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   15020:	bls	3cbcb4 <__read_chk@plt+0x3c4788>
   15024:	ldrtmi	r4, [r8], -r9, asr #12
   15028:			; <UNDEFINED> instruction: 0xf9dcf7ff
   1502c:	bmi	59af34 <__read_chk@plt+0x593a08>
   15030:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   15034:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15038:	subsmi	r9, sl, r3, lsl #22
   1503c:	andlt	sp, r5, lr, lsl r1
   15040:	svchi	0x00f0e8bd
   15044:	rscsvs	pc, pc, pc, asr #8
   15048:	svc	0x005cf7f1
   1504c:	andcs	fp, r0, #128, 2
   15050:	lfmeq	f7, 1, [r0], {65}	; 0x41
   15054:	tstcs	r1, r3, lsl r6
   15058:	subvs	r6, r2, r6
   1505c:	andeq	pc, ip, r5, asr #16
   15060:	strcs	lr, [r5, #-1988]	; 0xfffff83c
   15064:	strpl	pc, [r5], #-577	; 0xfffffdbf
   15068:			; <UNDEFINED> instruction: 0xf04fe7b3
   1506c:			; <UNDEFINED> instruction: 0xe7de30ff
   15070:			; <UNDEFINED> instruction: 0xf7f1200c
   15074:			; <UNDEFINED> instruction: 0xf04fed1a
   15078:			; <UNDEFINED> instruction: 0xe7d830ff
   1507c:	stc	7, cr15, [sl], #964	; 0x3c4
   15080:			; <UNDEFINED> instruction: 0x000518b2
   15084:	andeq	r0, r0, r0, asr r7
   15088:	andeq	r1, r5, lr, lsl #16
   1508c:	ldrbmi	lr, [r0, sp, lsr #18]!
   15090:	ldrmi	r4, [r7], -lr, lsl #12
   15094:	ldmdbmi	r8, {r1, r3, r7, fp, ip}^
   15098:	blmi	1626b08 <__read_chk@plt+0x161f5dc>
   1509c:	ldrbtmi	fp, [r9], #-134	; 0xffffff7a
   150a0:			; <UNDEFINED> instruction: 0xf8dd4296
   150a4:			; <UNDEFINED> instruction: 0x4680903c
   150a8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   150ac:			; <UNDEFINED> instruction: 0xf04f9305
   150b0:			; <UNDEFINED> instruction: 0xf0800300
   150b4:			; <UNDEFINED> instruction: 0x46358095
   150b8:	strpl	pc, [r5], #-577	; 0xfffffdbf
   150bc:	blcc	93118 <__read_chk@plt+0x8bbec>
   150c0:	strbne	lr, [r4], #-2820	; 0xfffff4fc
   150c4:	b	fe125b74 <__read_chk@plt+0xfe11e648>
   150c8:	mvnsle	r0, r3, lsl #8
   150cc:	svceq	0x0000f1b9
   150d0:			; <UNDEFINED> instruction: 0xf109d017
   150d4:	blcs	a20d8 <__read_chk@plt+0x9abac>
   150d8:	bge	cb298 <__read_chk@plt+0xc3d6c>
   150dc:	andls	r4, r0, #36700160	; 0x2300000
   150e0:			; <UNDEFINED> instruction: 0x463a4631
   150e4:			; <UNDEFINED> instruction: 0xf7ff4640
   150e8:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   150ec:	andle	sp, r8, r6, asr fp
   150f0:	svceq	0x0002f1b9
   150f4:			; <UNDEFINED> instruction: 0xf1b9d077
   150f8:	svclt	0x00080f01
   150fc:	mvnscc	pc, #0, 2
   15100:	rsclt	sp, r5, #32
   15104:	tsteq	r0, #268435460	; 0x10000004	; <UNPREDICTABLE>
   15108:	streq	lr, [r5, #2824]	; 0xb08
   1510c:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   15110:	andls	pc, r8, sp, asr #17
   15114:	svceq	0x0000f1b9
   15118:			; <UNDEFINED> instruction: 0xf8d9d003
   1511c:	blcs	fff61134 <__read_chk@plt+0xfff59c08>
   15120:	vst2.8	{d29,d31}, [pc], lr
   15124:			; <UNDEFINED> instruction: 0xf7f160ff
   15128:	andls	lr, r2, lr, ror #29
   1512c:	suble	r2, r9, r0, lsl #16
   15130:	vhsub.s8	d18, d1, d0
   15134:			; <UNDEFINED> instruction: 0x46130110
   15138:	andls	pc, r0, r0, asr #17
   1513c:	rsbpl	r6, r8, r2, asr #32
   15140:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15144:	ldrdne	pc, [r4], -r8
   15148:	andeq	pc, r8, #1073741824	; 0x40000000
   1514c:	adcsmi	r4, r8, #208, 6	; 0x40000003
   15150:	stmdals	lr, {r3, r4, r5, r8, r9, ip, lr, pc}
   15154:	bicsmi	r4, r2, #973078528	; 0x3a000000
   15158:	teqle	r3, #536870920	; 0x20000008
   1515c:	bl	bb96c <__read_chk@plt+0xb4440>
   15160:	stmib	r0, {r0, r1, r6, r7}^
   15164:	ldmdavs	r1, {r1, r8, lr}^
   15168:	mlasle	r1, r9, r2, r4
   1516c:	stmdbge	r3, {r1, r2, r3, r8, r9, fp, ip, pc}
   15170:	strbmi	r2, [r0], -r8, lsl #4
   15174:	movwls	r9, #18179	; 0x4703
   15178:			; <UNDEFINED> instruction: 0xf934f7ff
   1517c:	blle	35f184 <__read_chk@plt+0x357c58>
   15180:			; <UNDEFINED> instruction: 0x4631463a
   15184:			; <UNDEFINED> instruction: 0xf7ff4640
   15188:	stmdacs	r0, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
   1518c:	bls	3cbdac <__read_chk@plt+0x3c4880>
   15190:			; <UNDEFINED> instruction: 0x46404651
   15194:			; <UNDEFINED> instruction: 0xf926f7ff
   15198:	ble	5f1a0 <__read_chk@plt+0x57c74>
   1519c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   151a0:	blmi	5a7a04 <__read_chk@plt+0x5a04d8>
   151a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   151a8:	blls	16f218 <__read_chk@plt+0x167cec>
   151ac:	qsuble	r4, sl, r0
   151b0:	andlt	r4, r6, r8, asr #12
   151b4:			; <UNDEFINED> instruction: 0x87f0e8bd
   151b8:			; <UNDEFINED> instruction: 0xf04f2016
   151bc:			; <UNDEFINED> instruction: 0xf7f139ff
   151c0:			; <UNDEFINED> instruction: 0xe7edec74
   151c4:			; <UNDEFINED> instruction: 0xf04f200c
   151c8:			; <UNDEFINED> instruction: 0xf7f139ff
   151cc:	strb	lr, [r7, lr, ror #24]!
   151d0:	ldrdne	pc, [r8], -r8
   151d4:	subsvs	r3, r3, r1, lsl #6
   151d8:			; <UNDEFINED> instruction: 0xf8c83101
   151dc:	strb	r1, [r5, r8]
   151e0:	strpl	pc, [r5], #-577	; 0xfffffdbf
   151e4:	andscs	lr, r1, r2, ror r7
   151e8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   151ec:	mrrc	7, 15, pc, ip, cr1	; <UNPREDICTABLE>
   151f0:			; <UNDEFINED> instruction: 0xf7f1e7d6
   151f4:	svclt	0x0000ebf0
   151f8:	andeq	r1, r5, r2, lsr #15
   151fc:	andeq	r0, r0, r0, asr r7
   15200:	muleq	r5, ip, r6
   15204:	stmne	lr, {r4, r5, r6, r8, sl, ip, sp, pc}
   15208:			; <UNDEFINED> instruction: 0xb08242b1
   1520c:			; <UNDEFINED> instruction: 0x460cd210
   15210:	movwpl	pc, #21057	; 0x5241	; <UNPREDICTABLE>
   15214:	blpl	9326c <__read_chk@plt+0x8bd40>
   15218:	movtne	lr, #15107	; 0x3b03
   1521c:	b	fe0e5cbc <__read_chk@plt+0xfe0de790>
   15220:	mvnsle	r0, r5, lsl #6
   15224:	strls	r2, [r0], #-1024	; 0xfffffc00
   15228:			; <UNDEFINED> instruction: 0xf92af7ff
   1522c:	ldcllt	0, cr11, [r0, #-8]!
   15230:	movwpl	pc, #21057	; 0x5241	; <UNPREDICTABLE>
   15234:	svclt	0x0000e7f6
   15238:			; <UNDEFINED> instruction: 0x0c030a02
   1523c:	cdpeq	0, 0, cr7, cr0, cr8, {0}
   15240:	addvc	r7, fp, sl, asr #32
   15244:	ldrbmi	r7, [r0, -r8, asr #1]!
   15248:	vqrshl.s8	d27, d24, d1
   1524c:			; <UNDEFINED> instruction: 0x460d4210
   15250:	strmi	r2, [r4], -r0, lsl #2
   15254:	ldmdb	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15258:	movweq	pc, #49729	; 0xc241	; <UNPREDICTABLE>
   1525c:	andeq	pc, ip, #4, 12	; 0x400000
   15260:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   15264:	rsbvs	r6, r1, r5, lsr #32
   15268:	rscpl	r2, r2, r0
   1526c:	svclt	0x0000bd38
   15270:			; <UNDEFINED> instruction: 0xf500b5f8
   15274:			; <UNDEFINED> instruction: 0xf5005580
   15278:			; <UNDEFINED> instruction: 0xf7ff56a0
   1527c:	strcc	pc, [ip, #-2505]	; 0xfffff637
   15280:	strmi	r3, [r7], -ip, lsl #12
   15284:	svcmi	0x0004f855
   15288:	strtmi	fp, [r0], -ip, lsr #2
   1528c:			; <UNDEFINED> instruction: 0xf7f06824
   15290:	stccs	15, cr14, [r0], {20}
   15294:	adcsmi	sp, r5, #1073741886	; 0x4000003e
   15298:			; <UNDEFINED> instruction: 0x4638d1f4
   1529c:	svclt	0x0000bdf8
   152a0:	strmi	r4, [r3], -r1, lsl #8
   152a4:	vhsub.s8	d20, d17, d11
   152a8:	andle	r5, r8, #5
   152ac:	blcs	93300 <__read_chk@plt+0x8bdd4>
   152b0:	subne	lr, r0, r0, lsl #22
   152b4:	b	fe025d20 <__read_chk@plt+0xfe01e7f4>
   152b8:	mvnsle	r0, r2
   152bc:			; <UNDEFINED> instruction: 0x47704770
   152c0:	ldrlt	fp, [r8, #-384]!	; 0xfffffe80
   152c4:	movwmi	r4, #50708	; 0xc614
   152c8:	tstmi	ip, #30408704	; 0x1d00000
   152cc:	strmi	sp, [r3], -lr
   152d0:	tstcs	r1, r8, lsl #12
   152d4:	mrrc	7, 15, pc, r6, cr1	; <UNPREDICTABLE>
   152d8:			; <UNDEFINED> instruction: 0xf280fab0
   152dc:	ldmdbeq	r2, {r3, r5, sp, lr}^
   152e0:	lfmlt	f4, 4, [r8, #-320]!	; 0xfffffec0
   152e4:			; <UNDEFINED> instruction: 0xf6c02037
   152e8:	ldrbmi	r2, [r0, -r0]!
   152ec:	ldc	7, cr15, [r6, #964]!	; 0x3c4
   152f0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   152f4:	cfstrdne	mvd11, [sp], {240}	; 0xf0
   152f8:	andcs	r4, r0, r4, lsl #12
   152fc:	andscs	pc, r0, r1, lsl r8	; <UNPREDICTABLE>
   15300:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   15304:	strteq	pc, [r0], -r2, lsr #32
   15308:	sbcslt	r3, fp, #1040	; 0x410
   1530c:	svclt	0x00882b09
   15310:	stmdble	r1, {r0, r2, r9, sl, fp, sp}
   15314:			; <UNDEFINED> instruction: 0x4770bcf0
   15318:	andsvc	pc, r0, r5, lsl r8	; <UNPREDICTABLE>
   1531c:	ldrteq	pc, [r0], -r7, lsr #3	; <UNPREDICTABLE>
   15320:	stceq	0, cr15, [r0], #-156	; 0xffffff64
   15324:	stfeqp	f7, [r1], {172}	; 0xac
   15328:	mcrcs	2, 0, fp, cr9, cr6, {7}
   1532c:			; <UNDEFINED> instruction: 0xf1bcbf88
   15330:	stmiale	pc!, {r0, r2, r8, r9, sl, fp}^	; <UNPREDICTABLE>
   15334:	bcs	e8198c <__read_chk@plt+0xe7a460>
   15338:	bcs	11cb790 <__read_chk@plt+0x11c4264>
   1533c:			; <UNDEFINED> instruction: 0xf1a2d810
   15340:	tsteq	fp, r7, lsr r3
   15344:	svccs	0x0039b2db
   15348:	svccs	0x0046d906
   1534c:			; <UNDEFINED> instruction: 0xf1a7bf94
   15350:			; <UNDEFINED> instruction: 0xf1a70637
   15354:	rscslt	r0, r6, #91226112	; 0x5700000
   15358:	strtpl	r4, [r3], #-1075	; 0xfffffbcd
   1535c:	strb	r3, [sp, r1]
   15360:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   15364:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   15368:	svclt	0x0000e7ed
   1536c:	mvnsmi	lr, sp, lsr #18
   15370:	strmi	r0, [r5], -lr, asr #32
   15374:	ldclne	3, cr11, [r0], #40	; 0x28
   15378:	mcr	7, 7, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   1537c:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   15380:	ldmvc	fp, {r1, r3, r4, fp, pc}
   15384:	strmi	r4, [r7], -r4, lsl #12
   15388:			; <UNDEFINED> instruction: 0xf8048002
   1538c:	orrlt	r3, lr, r2, lsl #30
   15390:			; <UNDEFINED> instruction: 0xf8df3e01
   15394:	bl	17547c <__read_chk@plt+0x16df50>
   15398:	ldrbtmi	r0, [r8], #1622	; 0x656
   1539c:			; <UNDEFINED> instruction: 0xf8153601
   153a0:	strtmi	r3, [r0], -r1, lsl #22
   153a4:	tstcs	r3, r2, asr #12
   153a8:	ldmib	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   153ac:			; <UNDEFINED> instruction: 0xf10442ae
   153b0:	mvnsle	r0, r2, lsl #8
   153b4:	pop	{r3, r4, r5, r9, sl, lr}
   153b8:	ldfnep	f0, [r0], #-960	; 0xfffffc40
   153bc:	mrc	7, 5, APSR_nzcv, cr14, cr0, {7}
   153c0:	strmi	r4, [r7], -r4, lsl #12
   153c4:	svclt	0x0000e7e3
   153c8:	andeq	r4, r3, r2, ror #28
   153cc:	strdeq	r5, [r3], -r2
   153d0:	addlt	fp, r6, r0, lsl r5
   153d4:	ldrd	pc, [r8], #-143	; 0xffffff71
   153d8:			; <UNDEFINED> instruction: 0xf8df460b
   153dc:	strbtmi	ip, [ip], -r8, asr #32
   153e0:			; <UNDEFINED> instruction: 0x460244fe
   153e4:	andcs	r4, r2, r1, lsr #12
   153e8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   153ec:	ldrdgt	pc, [r0], -ip
   153f0:	andsgt	pc, r4, sp, asr #17
   153f4:	stceq	0, cr15, [r0], {79}	; 0x4f
   153f8:	svc	0x0014f7f0
   153fc:	strtmi	r2, [r0], -r0, lsl #4
   15400:			; <UNDEFINED> instruction: 0xf7ff2114
   15404:	bmi	2552d8 <__read_chk@plt+0x24ddac>
   15408:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1540c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15410:	subsmi	r9, sl, r5, lsl #22
   15414:	andlt	sp, r6, r1, lsl #2
   15418:			; <UNDEFINED> instruction: 0xf7f1bd10
   1541c:	svclt	0x0000eadc
   15420:	andeq	r1, r5, r0, ror #8
   15424:	andeq	r0, r0, r0, asr r7
   15428:	andeq	r1, r5, r6, lsr r4
   1542c:	blmi	867cb4 <__read_chk@plt+0x860788>
   15430:	push	{r1, r3, r4, r5, r6, sl, lr}
   15434:	strdlt	r4, [r5], r0
   15438:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1543c:			; <UNDEFINED> instruction: 0xf04f9303
   15440:	noplt	{0}	; <UNPREDICTABLE>
   15444:	stmdbge	r2, {r0, ip, sp}
   15448:			; <UNDEFINED> instruction: 0xf7f1220a
   1544c:	stcls	8, cr14, [r2, #-336]	; 0xfffffeb0
   15450:	blcs	eb3504 <__read_chk@plt+0xeabfd8>
   15454:	tstle	sl, r7, lsl #12
   15458:	stclne	0, cr0, [ip], #-256	; 0xffffff00
   1545c:			; <UNDEFINED> instruction: 0xf7f03001
   15460:	strmi	lr, [r0], lr, ror #28
   15464:			; <UNDEFINED> instruction: 0xf8dfb1af
   15468:	smlsdcc	r1, r0, r0, r9
   1546c:	strmi	r4, [r5], -pc, lsr #8
   15470:			; <UNDEFINED> instruction: 0xf81444f9
   15474:	strtmi	r6, [r8], -r1, lsl #22
   15478:			; <UNDEFINED> instruction: 0xf04f464b
   1547c:	strdcs	r3, [r1, -pc]
   15480:	strls	r3, [r0], -r2, lsl #10
   15484:	svc	0x007ef7f1
   15488:	ldrhle	r4, [r2, #44]!	; 0x2c
   1548c:			; <UNDEFINED> instruction: 0xf04fe001
   15490:	bmi	297498 <__read_chk@plt+0x28ff6c>
   15494:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   15498:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1549c:	subsmi	r9, sl, r3, lsl #22
   154a0:	strbmi	sp, [r0], -r3, lsl #2
   154a4:	pop	{r0, r2, ip, sp, pc}
   154a8:			; <UNDEFINED> instruction: 0xf7f183f0
   154ac:	svclt	0x0000ea94
   154b0:	andeq	r1, r5, r0, lsl r4
   154b4:	andeq	r0, r0, r0, asr r7
   154b8:	andeq	r5, r3, ip, lsl r1
   154bc:	andeq	r1, r5, sl, lsr #7
   154c0:	blmi	567d18 <__read_chk@plt+0x5607ec>
   154c4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   154c8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   154cc:	movwls	r6, #6171	; 0x181b
   154d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   154d4:	stmdavc	r3, {r7, r8, ip, sp, pc}
   154d8:	tstle	sp, r8, lsr #22
   154dc:	andcc	r2, r1, sl, lsl #4
   154e0:	strbtmi	r4, [r9], -ip, lsl #12
   154e4:	stmda	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   154e8:	ldmdavc	r9, {r8, r9, fp, ip, pc}
   154ec:			; <UNDEFINED> instruction: 0x4602293a
   154f0:	ldfnep	f5, [r8], {2}
   154f4:	and	r6, r0, r2, lsr #32
   154f8:	bmi	21d500 <__read_chk@plt+0x215fd4>
   154fc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   15500:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15504:	subsmi	r9, sl, r1, lsl #22
   15508:	andlt	sp, r2, r1, lsl #2
   1550c:			; <UNDEFINED> instruction: 0xf7f1bd10
   15510:	svclt	0x0000ea62
   15514:	andeq	r1, r5, ip, ror r3
   15518:	andeq	r0, r0, r0, asr r7
   1551c:	andeq	r1, r5, r2, asr #6
   15520:	ldrtlt	r7, [r0], #-2051	; 0xfffff7fd
   15524:	eorsle	r2, r4, r0, lsl #22
   15528:	strmi	r1, [r1], -r2, asr #24
   1552c:	tstcc	r1, r6
   15530:	stccc	8, cr15, [r1], {2}
   15534:	andcc	r4, r1, #20, 12	; 0x1400000
   15538:	teqlt	r3, #720896	; 0xb0000
   1553c:	mvnsle	r2, r5, lsr #22
   15540:	stccs	8, cr7, [r0], {76}	; 0x4c
   15544:	stmvc	sp, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   15548:	rscsle	r2, r0, r0, lsl #26
   1554c:	svclt	0x009c2c39
   15550:			; <UNDEFINED> instruction: 0xf0040124
   15554:	stmdble	r5, {r4, r5, r6, r7, sl}
   15558:	svclt	0x00942c46
   1555c:	mrrccc	12, 3, r3, r7, cr7
   15560:	rsclt	r0, r4, #36, 2
   15564:	svclt	0x009c2d39
   15568:	rsclt	r3, sp, #48, 26	; 0xc00
   1556c:	vstrcs.16	s27, [r6, #-8]	; <UNPREDICTABLE>
   15570:	ldccc	15, cr11, [r7, #-592]!	; 0xfffffdb0
   15574:	rsclt	r3, sp, #5568	; 0x15c0
   15578:	strtmi	r3, [ip], #-259	; 0xfffffefd
   1557c:	stcmi	8, cr15, [r1], {2}
   15580:	stmdavc	fp, {r2, r4, r9, sl, lr}
   15584:	blcs	21d90 <__read_chk@plt+0x1a864>
   15588:	movwcs	sp, #472	; 0x1d8
   1558c:	ldclt	0, cr7, [r0], #-140	; 0xffffff74
   15590:			; <UNDEFINED> instruction: 0x46044770
   15594:	eorvc	r2, r3, r0, lsl #6
   15598:			; <UNDEFINED> instruction: 0x4770bc30
   1559c:	blmi	8e7e2c <__read_chk@plt+0x8e0900>
   155a0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   155a4:	ldmpl	r3, {sl, sp}^
   155a8:	strmi	fp, [lr], -r2, lsl #1
   155ac:	ldmdavs	fp, {r1, r5, r9, sl, lr}
   155b0:			; <UNDEFINED> instruction: 0xf04f9301
   155b4:	andvs	r0, ip, r0, lsl #6
   155b8:	strtmi	r4, [r1], -r3, lsr #12
   155bc:			; <UNDEFINED> instruction: 0xf7f14605
   155c0:	tstlt	r8, #18, 30	; 0x48
   155c4:	strtmi	r4, [sl], -r3, lsl #12
   155c8:	strbtmi	r4, [r8], -r1, lsr #12
   155cc:	stcl	7, cr15, [r6, #960]!	; 0x3c0
   155d0:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
   155d4:	eorsvs	r9, r3, r0, lsl #22
   155d8:	blmi	527e34 <__read_chk@plt+0x520908>
   155dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   155e0:	blls	6f650 <__read_chk@plt+0x68124>
   155e4:	tstle	ip, sl, asr r0
   155e8:	andlt	r4, r2, r8, lsr #12
   155ec:	ldmdbmi	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   155f0:	strtmi	r2, [r0], -r5, lsl #4
   155f4:			; <UNDEFINED> instruction: 0xf7f14479
   155f8:	strmi	lr, [r4], -r0, lsl #21
   155fc:			; <UNDEFINED> instruction: 0xf7f04628
   15600:			; <UNDEFINED> instruction: 0x4601ecde
   15604:			; <UNDEFINED> instruction: 0xf0214620
   15608:	strb	pc, [r5, r1, lsl #28]!	; <UNPREDICTABLE>
   1560c:	andcs	r4, r5, #163840	; 0x28000
   15610:			; <UNDEFINED> instruction: 0xf6c02553
   15614:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
   15618:	b	1bd35e4 <__read_chk@plt+0x1bcc0b8>
   1561c:	ldc2l	0, cr15, [r6, #132]!	; 0x84
   15620:			; <UNDEFINED> instruction: 0xf7f1e7da
   15624:	svclt	0x0000e9d8
   15628:	andeq	r1, r5, r0, lsr #5
   1562c:	andeq	r0, r0, r0, asr r7
   15630:	andeq	r1, r5, r4, ror #4
   15634:			; <UNDEFINED> instruction: 0x000356b0
   15638:			; <UNDEFINED> instruction: 0x000367be
   1563c:	mvnsmi	lr, sp, lsr #18
   15640:	mcrrmi	0, 8, fp, r0, cr10
   15644:	blmi	1026e60 <__read_chk@plt+0x101f934>
   15648:	ldrbtmi	sl, [ip], #-2051	; 0xfffff7fd
   1564c:	mrscs	r2, R10_usr
   15650:	stmiapl	r3!, {r1, r2, r3, r4, r5, r9, sl, fp, lr}^
   15654:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   15658:			; <UNDEFINED> instruction: 0xf04f9309
   1565c:			; <UNDEFINED> instruction: 0xf7f10300
   15660:			; <UNDEFINED> instruction: 0x4604e81a
   15664:	cmple	pc, r0, lsl #16
   15668:			; <UNDEFINED> instruction: 0x46284a39
   1566c:	strtmi	r9, [r1], -r3, lsl #22
   15670:			; <UNDEFINED> instruction: 0xf7f058b2
   15674:	strmi	lr, [r5], -sl, lsl #31
   15678:	teqle	sp, r0, lsl #16
   1567c:	strmi	r4, [r2], -r3, lsl #12
   15680:	stmdals	r3, {r0, r2, r8, sp}
   15684:	mrrc	7, 15, pc, lr, cr0	; <UNPREDICTABLE>
   15688:	stmdals	r3, {r1, r8, sp}
   1568c:			; <UNDEFINED> instruction: 0xf7f0ac04
   15690:	strmi	lr, [r5], -ip, lsl #27
   15694:	stmdavs	r9!, {fp, sp, lr}^
   15698:	stmiavs	fp!, {r1, r3, r5, r7, fp, sp, lr}^
   1569c:	stmdbvs	r8!, {r0, r1, r2, r3, sl, lr, pc}
   156a0:	stmdals	r3, {r5, sp, lr}
   156a4:	streq	pc, [pc], #-269	; 156ac <__read_chk@plt+0xe180>
   156a8:	ldc	7, cr15, [sl], {241}	; 0xf1
   156ac:			; <UNDEFINED> instruction: 0xf7f02029
   156b0:			; <UNDEFINED> instruction: 0xf8dfed46
   156b4:			; <UNDEFINED> instruction: 0xf10d80a0
   156b8:	movwcs	r0, #1827	; 0x723
   156bc:			; <UNDEFINED> instruction: 0x460544f8
   156c0:	strtmi	r7, [r8], -r3
   156c4:	stc	7, cr15, [r4], #-964	; 0xfffffc3c
   156c8:	svcvs	0x0001f814
   156cc:			; <UNDEFINED> instruction: 0xf04f4643
   156d0:	strdcs	r3, [r1, -pc]
   156d4:	strtmi	r9, [r8], #-1536	; 0xfffffa00
   156d8:	mrc	7, 2, APSR_nzcv, cr4, cr1, {7}
   156dc:	mvnsle	r4, r7, lsr #5
   156e0:	blmi	667f5c <__read_chk@plt+0x660a30>
   156e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   156e8:	blls	26f758 <__read_chk@plt+0x26822c>
   156ec:	tstle	r9, sl, asr r0
   156f0:	andlt	r4, sl, r8, lsr #12
   156f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   156f8:	andcs	r4, r5, #24, 18	; 0x60000
   156fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15700:	ldmib	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15704:	strtmi	r4, [r8], -r4, lsl #12
   15708:	bl	17d36d4 <__read_chk@plt+0x17cc1a8>
   1570c:	strtmi	r4, [r0], -r1, lsl #12
   15710:	ldc2l	0, cr15, [ip, #-132]!	; 0xffffff7c
   15714:	rscscc	pc, pc, #79	; 0x4f
   15718:	andcs	lr, r4, #3358720	; 0x334000
   1571c:	andcs	lr, r6, #3358720	; 0x334000
   15720:	ldr	r9, [lr, r8, lsl #4]!
   15724:	ldmdb	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15728:	andcs	r4, r5, #212992	; 0x34000
   1572c:	ldrbtmi	r2, [r9], #-0
   15730:	stmib	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15734:	strtmi	r4, [r0], -r5, lsl #12
   15738:	bl	11d3704 <__read_chk@plt+0x11cc1d8>
   1573c:	strtmi	r4, [r8], -r1, lsl #12
   15740:	stc2	0, cr15, [r0, #132]!	; 0x84
   15744:	strdeq	r1, [r5], -r6
   15748:	andeq	r0, r0, r0, asr r7
   1574c:	andeq	r1, r5, ip, ror #3
   15750:	andeq	r0, r0, r4, asr #14
   15754:	ldrdeq	r4, [r3], -r0
   15758:	andeq	r1, r5, ip, asr r1
   1575c:	andeq	r5, r3, sl, lsl #27
   15760:	andeq	r5, r3, lr, lsr sp
   15764:	mvnsmi	lr, sp, lsr #18
   15768:	mcrrmi	0, 8, fp, r5, cr12
   1576c:	blmi	1166f88 <__read_chk@plt+0x115fa5c>
   15770:	ldrbtmi	sl, [ip], #-2053	; 0xfffff7fb
   15774:	mrscs	r2, R10_usr
   15778:	stmiapl	r3!, {r0, r1, r6, r9, sl, fp, lr}^
   1577c:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   15780:			; <UNDEFINED> instruction: 0xf04f930b
   15784:			; <UNDEFINED> instruction: 0xf7f00300
   15788:	strmi	lr, [r4], -r6, lsl #31
   1578c:	cmnle	r8, r0, lsl #16
   15790:			; <UNDEFINED> instruction: 0x46284a3e
   15794:	strtmi	r9, [r1], -r5, lsl #22
   15798:			; <UNDEFINED> instruction: 0xf7f058b2
   1579c:			; <UNDEFINED> instruction: 0x4605eef6
   157a0:	stmdacs	r0, {r0, r1, ip, pc}
   157a4:	strmi	sp, [r3], -r4, asr #2
   157a8:	tstcs	r5, r2, lsl #12
   157ac:			; <UNDEFINED> instruction: 0xf7f09805
   157b0:	smlabtcs	r2, sl, fp, lr
   157b4:	stcge	8, cr9, [r6], {5}
   157b8:	ldcl	7, cr15, [r6], #960	; 0x3c0
   157bc:	stmdavs	r0, {r0, r2, r9, sl, lr}
   157c0:	stmiavs	sl!, {r0, r3, r5, r6, fp, sp, lr}
   157c4:	strgt	r6, [pc], #-2283	; 157cc <__read_chk@plt+0xe2a0>
   157c8:	eorvs	r6, r0, r8, lsr #18
   157cc:			; <UNDEFINED> instruction: 0xf10d9805
   157d0:			; <UNDEFINED> instruction: 0xf7f10417
   157d4:	eorscs	lr, sp, r6, lsl #24
   157d8:	ldc	7, cr15, [r0], #960	; 0x3c0
   157dc:	ldrsbthi	pc, [r0], pc	; <UNPREDICTABLE>
   157e0:	streq	pc, [fp, -sp, lsl #2]!
   157e4:	ldrbtmi	r2, [r8], #768	; 0x300
   157e8:	andvc	r4, r3, r5, lsl #12
   157ec:			; <UNDEFINED> instruction: 0xf7f14628
   157f0:			; <UNDEFINED> instruction: 0xf814eb90
   157f4:	strbmi	r6, [r3], -r1, lsl #30
   157f8:	rscscc	pc, pc, #79	; 0x4f
   157fc:	strls	r2, [r0], -r1, lsl #2
   15800:			; <UNDEFINED> instruction: 0xf7f14428
   15804:	adcmi	lr, r7, #192, 26	; 0x3000
   15808:			; <UNDEFINED> instruction: 0x4628d1f0
   1580c:	bl	fe0537d8 <__read_chk@plt+0xfe04c2ac>
   15810:	movwcs	r4, #2592	; 0xa20
   15814:	strtmi	r4, [r8], #-1146	; 0xfffffb86
   15818:	stccc	8, cr15, [r1], {-0}
   1581c:	ldmpl	r3, {r0, r3, r4, r8, r9, fp, lr}^
   15820:	blls	2ef890 <__read_chk@plt+0x2e8364>
   15824:	tstle	sl, sl, asr r0
   15828:	andlt	r4, ip, r8, lsr #12
   1582c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   15830:	andcs	r4, r5, #409600	; 0x64000
   15834:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15838:	ldmdb	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1583c:	andls	r4, r3, r4, lsl #12
   15840:			; <UNDEFINED> instruction: 0xf7f14628
   15844:	strmi	lr, [r1], -r2, asr #21
   15848:			; <UNDEFINED> instruction: 0xf0214620
   1584c:			; <UNDEFINED> instruction: 0xf04ffcdf
   15850:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   15854:	stmib	sp, {r1, r2, r9, sp}^
   15858:	andls	r2, sl, #8, 4	; 0x80000000
   1585c:			; <UNDEFINED> instruction: 0xf7f1e7b6
   15860:	stmdbmi	lr, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
   15864:	andcs	r2, r0, r5, lsl #4
   15868:			; <UNDEFINED> instruction: 0xf7f14479
   1586c:	strmi	lr, [r5], -r6, asr #18
   15870:			; <UNDEFINED> instruction: 0xf7f14620
   15874:	strmi	lr, [r1], -sl, lsr #21
   15878:			; <UNDEFINED> instruction: 0xf0214628
   1587c:	svclt	0x0000fd03
   15880:	andeq	r1, r5, lr, asr #1
   15884:	andeq	r0, r0, r0, asr r7
   15888:	andeq	r1, r5, r4, asr #1
   1588c:	andeq	r0, r0, r4, asr #14
   15890:	andeq	r6, r3, r6, lsl r6
   15894:	andeq	r1, r5, ip, lsr #32
   15898:	andeq	r5, r3, r2, asr ip
   1589c:	andeq	r5, r3, r4, lsl #24
   158a0:			; <UNDEFINED> instruction: 0xf7ffb510
   158a4:	strmi	pc, [r4], -r3, asr #27
   158a8:	cmplt	r0, r1, lsl #12
   158ac:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   158b0:	stc2	0, cr15, [r8, #132]!	; 0x84
   158b4:	pop	{r5, r9, sl, lr}
   158b8:			; <UNDEFINED> instruction: 0xf7f14010
   158bc:	stmdbmi	r2, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   158c0:			; <UNDEFINED> instruction: 0xe7f34479
   158c4:	andeq	r1, r3, r6, lsr sp
   158c8:			; <UNDEFINED> instruction: 0x0003b2b4
   158cc:	ldrlt	fp, [r8, #-848]!	; 0xfffffcb0
   158d0:	stmdavc	r1, {r0, r2, r9, sl, lr}
   158d4:	strmi	r4, [fp], -r4, lsl #12
   158d8:	ands	fp, ip, r9, lsl r9
   158dc:	svccc	0x0001f814
   158e0:			; <UNDEFINED> instruction: 0xf1a3b1bb
   158e4:	blcs	7d62e8 <__read_chk@plt+0x7cedbc>
   158e8:	bcs	885710 <__read_chk@plt+0x87e1e4>
   158ec:	stmdami	pc, {r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}	; <UNPREDICTABLE>
   158f0:			; <UNDEFINED> instruction: 0xf0214478
   158f4:	strtmi	pc, [r8], -r7, lsl #27
   158f8:	bl	2d38c4 <__read_chk@plt+0x2cc398>
   158fc:	strmi	r4, [r2], -r9, lsr #12
   15900:			; <UNDEFINED> instruction: 0xf0212000
   15904:	stmdami	sl, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   15908:	ldrhtmi	lr, [r8], -sp
   1590c:			; <UNDEFINED> instruction: 0xf0214478
   15910:	ldmdbcs	fp, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   15914:	stmdami	r7, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
   15918:	pop	{r0, r3, r5, r9, sl, lr}
   1591c:	ldrbtmi	r4, [r8], #-56	; 0xffffffc8
   15920:	ldcllt	0, cr15, [r0, #-132]!	; 0xffffff7c
   15924:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   15928:	stcllt	0, cr15, [ip, #-132]!	; 0xffffff7c
   1592c:	andeq	r6, r3, ip, lsl r5
   15930:	andeq	r6, r3, r4, lsl #10
   15934:	andeq	r1, r3, r6, asr #25
   15938:	ldrdeq	r6, [r3], -lr
   1593c:	blmi	17282b0 <__read_chk@plt+0x1720d84>
   15940:	push	{r1, r3, r4, r5, r6, sl, lr}
   15944:	strdlt	r4, [r6], r0
   15948:			; <UNDEFINED> instruction: 0x460e58d3
   1594c:	ldmdavs	fp, {r0, r9, sl, lr}
   15950:			; <UNDEFINED> instruction: 0xf04f9305
   15954:	stmdacs	r0, {r8, r9}
   15958:	addshi	pc, pc, r0
   1595c:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
   15960:	stc2l	0, cr15, [ip], #132	; 0x84
   15964:			; <UNDEFINED> instruction: 0xf0002e00
   15968:	ldrtmi	r8, [r0], -r9, lsl #1
   1596c:	stc	7, cr15, [r0, #-960]	; 0xfffffc40
   15970:			; <UNDEFINED> instruction: 0xf7ff4605
   15974:			; <UNDEFINED> instruction: 0x4604fd5b
   15978:	stmdacs	r0, {r0, r9, sl, lr}
   1597c:	addshi	pc, r0, r0
   15980:			; <UNDEFINED> instruction: 0xf8df484d
   15984:	ldrbtmi	r8, [r8], #-312	; 0xfffffec8
   15988:	ldc2l	0, cr15, [r8], {33}	; 0x21
   1598c:			; <UNDEFINED> instruction: 0xf7f14620
   15990:	strtmi	lr, [r8], -ip, lsl #23
   15994:			; <UNDEFINED> instruction: 0xf7f1ad01
   15998:	smlabbcs	r0, lr, r8, lr
   1599c:			; <UNDEFINED> instruction: 0x462a4630
   159a0:			; <UNDEFINED> instruction: 0xf7f04c47
   159a4:	stmdami	r7, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   159a8:	ldrbtmi	r4, [r8], #1148	; 0x47c
   159ac:			; <UNDEFINED> instruction: 0xf0214478
   159b0:	strtmi	pc, [r8], -r5, asr #25
   159b4:			; <UNDEFINED> instruction: 0xff06f024
   159b8:			; <UNDEFINED> instruction: 0xf0214620
   159bc:	strtmi	pc, [sl], -r3, lsr #26
   159c0:	ldrtmi	r2, [r0], -r1, lsl #2
   159c4:	stcl	7, cr15, [r6, #960]!	; 0x3c0
   159c8:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   159cc:	ldc2	0, cr15, [r6], #132	; 0x84
   159d0:			; <UNDEFINED> instruction: 0xf0244628
   159d4:			; <UNDEFINED> instruction: 0x4620fef7
   159d8:	ldc2	0, cr15, [r4, #-132]	; 0xffffff7c
   159dc:	ldrtmi	r2, [r0], -r0, lsl #2
   159e0:			; <UNDEFINED> instruction: 0xf7f02501
   159e4:	strmi	lr, [r7], -sl, lsr #29
   159e8:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   159ec:	stc2	0, cr15, [r6], #132	; 0x84
   159f0:			; <UNDEFINED> instruction: 0xf7ff4638
   159f4:	ldrtmi	pc, [r8], -fp, ror #30	; <UNPREDICTABLE>
   159f8:	ldmda	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   159fc:			; <UNDEFINED> instruction: 0xf0214620
   15a00:	tstcs	r0, r1, lsl #26	; <UNPREDICTABLE>
   15a04:			; <UNDEFINED> instruction: 0xf7f14630
   15a08:			; <UNDEFINED> instruction: 0x4607e8b8
   15a0c:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
   15a10:	ldc2	0, cr15, [r4], {33}	; 0x21
   15a14:			; <UNDEFINED> instruction: 0xf7ff4638
   15a18:	shsaxmi	pc, r8, r9	; <UNPREDICTABLE>
   15a1c:			; <UNDEFINED> instruction: 0xf7f14f2d
   15a20:	strtmi	lr, [r0], -sl, asr #16
   15a24:	stc2l	0, cr15, [lr], #132	; 0x84
   15a28:	and	r4, ip, pc, ror r4
   15a2c:	strcc	r4, [r1, #-1600]	; 0xfffff9c0
   15a30:	stc2	0, cr15, [r4], {33}	; 0x21
   15a34:			; <UNDEFINED> instruction: 0xf7ff4620
   15a38:	strtmi	pc, [r0], -r9, asr #30
   15a3c:	ldmda	sl!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15a40:			; <UNDEFINED> instruction: 0xf0214638
   15a44:			; <UNDEFINED> instruction: 0x4629fcdf
   15a48:			; <UNDEFINED> instruction: 0xf7f14630
   15a4c:			; <UNDEFINED> instruction: 0x4604e896
   15a50:	mvnle	r2, r0, lsl #16
   15a54:			; <UNDEFINED> instruction: 0xf7f14630
   15a58:			; <UNDEFINED> instruction: 0x4601ead0
   15a5c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   15a60:	stc2l	0, cr15, [ip], #-132	; 0xffffff7c
   15a64:			; <UNDEFINED> instruction: 0xf7ff4630
   15a68:	strmi	pc, [r4], -r9, ror #27
   15a6c:			; <UNDEFINED> instruction: 0x4621481b
   15a70:			; <UNDEFINED> instruction: 0xf0214478
   15a74:	strtmi	pc, [r0], -r3, ror #24
   15a78:	bl	5d3a44 <__read_chk@plt+0x5cc518>
   15a7c:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   15a80:	mrrc2	0, 2, pc, ip, cr1	; <UNPREDICTABLE>
   15a84:	blmi	2a82e8 <__read_chk@plt+0x2a0dbc>
   15a88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15a8c:	blls	16fafc <__read_chk@plt+0x1685d0>
   15a90:	qaddle	r4, sl, r8
   15a94:	pop	{r1, r2, ip, sp, pc}
   15a98:	ldmdbmi	r3, {r4, r5, r6, r7, r8, pc}
   15a9c:			; <UNDEFINED> instruction: 0xe75d4479
   15aa0:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
   15aa4:			; <UNDEFINED> instruction: 0xf7f0e76c
   15aa8:	svclt	0x0000ef96
   15aac:	andeq	r0, r5, r0, lsl #30
   15ab0:	andeq	r0, r0, r0, asr r7
   15ab4:			; <UNDEFINED> instruction: 0x000364b6
   15ab8:	andeq	r6, r3, sl, lsr #9
   15abc:	ldrdeq	r6, [r3], -sl
   15ac0:			; <UNDEFINED> instruction: 0x000369b4
   15ac4:	muleq	r3, r8, r4
   15ac8:	andeq	r6, r3, sl, lsl #9
   15acc:	andeq	r6, r3, sl, ror r4
   15ad0:	andeq	r6, r3, r6, ror #8
   15ad4:	andeq	r6, r3, r4, lsr r9
   15ad8:	andeq	r6, r3, r6, lsr r4
   15adc:	andeq	r6, r3, r8, lsr r4
   15ae0:	andeq	r6, r3, r2, asr #8
   15ae4:			; <UNDEFINED> instruction: 0x00050db8
   15ae8:	andeq	r9, r3, r0, ror r2
   15aec:	ldrdeq	fp, [r3], -r2
   15af0:			; <UNDEFINED> instruction: 0x460cb538
   15af4:	orrlt	r4, r8, #1048576	; 0x100000
   15af8:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   15afc:	blx	1551b8a <__read_chk@plt+0x154a65e>
   15b00:			; <UNDEFINED> instruction: 0x2100b1bc
   15b04:			; <UNDEFINED> instruction: 0xf7f04620
   15b08:			; <UNDEFINED> instruction: 0x4603ee18
   15b0c:	ldrmi	r4, [ip], -r0, lsr #12
   15b10:	stc	7, cr15, [lr], #-960	; 0xfffffc40
   15b14:	svclt	0x00182c00
   15b18:	strmi	r2, [r5], -r0, lsl #16
   15b1c:	ldmdami	r2, {r0, r1, r2, r3, r8, ip, lr, pc}
   15b20:			; <UNDEFINED> instruction: 0xf0214478
   15b24:	strtmi	pc, [r8], -pc, ror #24
   15b28:	svc	0x00c4f7f0
   15b2c:			; <UNDEFINED> instruction: 0xf7f14620
   15b30:	stmdami	lr, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   15b34:	ldrhtmi	lr, [r8], -sp
   15b38:			; <UNDEFINED> instruction: 0xf0214478
   15b3c:	stmdami	ip, {r0, r1, r5, r6, sl, fp, ip, sp, pc}
   15b40:			; <UNDEFINED> instruction: 0xf0214478
   15b44:			; <UNDEFINED> instruction: 0x4628fc5f
   15b48:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   15b4c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   15b50:	mrrc2	0, 2, pc, r8, cr1	; <UNPREDICTABLE>
   15b54:			; <UNDEFINED> instruction: 0xf7ff4620
   15b58:			; <UNDEFINED> instruction: 0xe7e4feb9
   15b5c:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   15b60:	svclt	0x0000e7ca
   15b64:	andeq	r1, r3, sl, ror #21
   15b68:			; <UNDEFINED> instruction: 0x000363b8
   15b6c:	andeq	r6, r3, r4, lsr #16
   15b70:	muleq	r3, r4, r3
   15b74:	andeq	r5, r3, r6, asr lr
   15b78:	ldrdeq	r8, [r3], -lr
   15b7c:			; <UNDEFINED> instruction: 0x460cb510
   15b80:	bicslt	r4, r0, r1, lsl #12
   15b84:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   15b88:	blx	3d1c16 <__read_chk@plt+0x3ca6ea>
   15b8c:			; <UNDEFINED> instruction: 0x4620b17c
   15b90:			; <UNDEFINED> instruction: 0xf7f02100
   15b94:			; <UNDEFINED> instruction: 0x4604eff2
   15b98:	stmdami	sp, {r4, r7, r8, ip, sp, pc}
   15b9c:			; <UNDEFINED> instruction: 0xf0214478
   15ba0:			; <UNDEFINED> instruction: 0x4620fc31
   15ba4:	mrc2	7, 4, pc, cr2, cr15, {7}
   15ba8:			; <UNDEFINED> instruction: 0xf7f14620
   15bac:	stmdami	r9, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   15bb0:			; <UNDEFINED> instruction: 0x4010e8bd
   15bb4:			; <UNDEFINED> instruction: 0xf0214478
   15bb8:	stmdbmi	r7, {r0, r2, r5, sl, fp, ip, sp, pc}
   15bbc:			; <UNDEFINED> instruction: 0xe7e14479
   15bc0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   15bc4:	ldc2	0, cr15, [lr], {33}	; 0x21
   15bc8:	svclt	0x0000e7f1
   15bcc:	andeq	r1, r3, lr, asr sl
   15bd0:	andeq	r1, r3, r0, asr r9
   15bd4:	andeq	r6, r3, r8, lsr #15
   15bd8:	andeq	r6, r3, r8, lsr #6
   15bdc:	andeq	r6, r3, r6, lsl r3
   15be0:	push	{r0, r3, r5, fp, lr}
   15be4:			; <UNDEFINED> instruction: 0x461c47f0
   15be8:	ldrbtmi	r4, [r8], #-2856	; 0xfffff4d8
   15bec:	stmiapl	r3, {r3, r7, ip, sp, pc}^
   15bf0:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   15bf4:	movwls	r6, #30747	; 0x781b
   15bf8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15bfc:	bmi	944148 <__read_chk@plt+0x93cc1c>
   15c00:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   15c04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15c08:	subsmi	r9, sl, r7, lsl #22
   15c0c:	andlt	sp, r8, sl, lsr r1
   15c10:			; <UNDEFINED> instruction: 0x87f0e8bd
   15c14:			; <UNDEFINED> instruction: 0x4611481f
   15c18:			; <UNDEFINED> instruction: 0xf0214478
   15c1c:	stmdavs	r3!, {r0, r1, r2, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   15c20:	rscle	r2, ip, r0, lsl #22
   15c24:	ldrsbtge	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   15c28:			; <UNDEFINED> instruction: 0xf8dfaf01
   15c2c:	mcrge	0, 0, r9, cr2, cr0, {3}
   15c30:	strcs	r4, [r0, #-1274]	; 0xfffffb06
   15c34:	strd	r4, [sp], -r9
   15c38:	stmia	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15c3c:	ldrbmi	r4, [r0], -r1, lsl #12
   15c40:	blx	ff951ccc <__read_chk@plt+0xff94a7a0>
   15c44:	strcc	r9, [r1, #-2049]	; 0xfffff7ff
   15c48:	bl	ff1d3c10 <__read_chk@plt+0xff1cc6e4>
   15c4c:	svccc	0x0004f854
   15c50:	sbcsle	r2, r4, r0, lsl #22
   15c54:			; <UNDEFINED> instruction: 0xf7f14638
   15c58:	stmdacs	r0, {r3, r5, sl, fp, sp, lr, pc}
   15c5c:			; <UNDEFINED> instruction: 0xf858d1ec
   15c60:	stmdavs	r1!, {r0, r2, r5, sp}
   15c64:			; <UNDEFINED> instruction: 0xf7f19801
   15c68:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
   15c6c:	strtmi	sp, [fp], -r4, ror #3
   15c70:	tstcs	r4, sl, asr #12
   15c74:			; <UNDEFINED> instruction: 0xf7f04630
   15c78:	stmdbls	r1, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
   15c7c:			; <UNDEFINED> instruction: 0xf7ff4630
   15c80:			; <UNDEFINED> instruction: 0xe7dffe5d
   15c84:	mcr	7, 5, pc, cr6, cr0, {7}	; <UNPREDICTABLE>
   15c88:	andeq	r0, r5, r6, asr ip
   15c8c:	andeq	r0, r0, r0, asr r7
   15c90:	andeq	r0, r5, lr, lsr ip
   15c94:	ldrdeq	r6, [r3], -r4
   15c98:	ldrdeq	r6, [r3], -r4
   15c9c:	strdeq	r6, [r3], -r4
   15ca0:	mvnsmi	lr, sp, lsr #18
   15ca4:	strmi	r2, [lr], -r0, lsl #8
   15ca8:	teqcs	sl, ip
   15cac:			; <UNDEFINED> instruction: 0xf7f14605
   15cb0:	bne	b90cc0 <__read_chk@plt+0xb89794>
   15cb4:			; <UNDEFINED> instruction: 0xf585fab5
   15cb8:	adcmi	r0, r0, #1785856	; 0x1b4000
   15cbc:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   15cc0:	cmnle	r1, r0, lsl #26
   15cc4:	blcs	bf3dd8 <__read_chk@plt+0xbec8ac>
   15cc8:	stmvc	r7, {r0, r2, r3, r4, r6, r8, ip, lr, pc}
   15ccc:	svclt	0x00182f2f
   15cd0:	cmple	r9, ip, lsr #12
   15cd4:			; <UNDEFINED> instruction: 0xf7f13003
   15cd8:			; <UNDEFINED> instruction: 0x4604eab4
   15cdc:			; <UNDEFINED> instruction: 0xf0002800
   15ce0:			; <UNDEFINED> instruction: 0x46398091
   15ce4:	bl	ff9d3cb0 <__read_chk@plt+0xff9cc784>
   15ce8:	andvc	fp, r5, r0, lsl #2
   15cec:			; <UNDEFINED> instruction: 0xf01d4620
   15cf0:	teqcs	sl, r9, lsl lr	; <UNPREDICTABLE>
   15cf4:			; <UNDEFINED> instruction: 0xf7f14620
   15cf8:	teqlt	r0, lr	; <illegal shifter operand>
   15cfc:	andcs	r2, sl, #0, 2
   15d00:	blne	93d08 <__read_chk@plt+0x8c7dc>
   15d04:	ldmib	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15d08:	stmdavc	r3!, {r4, r5, sp, lr}
   15d0c:	rsbsle	r2, r6, r0, lsl #22
   15d10:	strtmi	r4, [r1], -r5, lsr #12
   15d14:	and	r2, r4, r1, lsl #12
   15d18:	strcc	r7, [r1], -fp, asr #16
   15d1c:	blcs	22128 <__read_chk@plt+0x1abfc>
   15d20:	blcs	989e9c <__read_chk@plt+0x982970>
   15d24:			; <UNDEFINED> instruction: 0xf10546a8
   15d28:	svclt	0x001c0501
   15d2c:	stccc	8, cr15, [r1], {5}
   15d30:	mvnsle	r4, r2, lsr r6
   15d34:	cmplt	r8, r8, asr #16
   15d38:	smlalbblt	r7, pc, pc, r8	; <UNPREDICTABLE>
   15d3c:	eorseq	pc, r0, #160, 2	; 0x28
   15d40:	nopeq	{32}
   15d44:	sbcslt	r3, r2, #66560	; 0x10400
   15d48:	svclt	0x00882a09
   15d4c:	ldmdble	lr, {r0, r2, r8, r9, fp, sp}
   15d50:			; <UNDEFINED> instruction: 0xf8882325
   15d54:	stmdavc	fp, {ip, sp}^
   15d58:			; <UNDEFINED> instruction: 0xf888b153
   15d5c:	stmvc	fp, {r0, ip, sp}
   15d60:			; <UNDEFINED> instruction: 0xf888b133
   15d64:	stmiavc	fp, {r1, ip, sp}^
   15d68:	movwcs	fp, #275	; 0x113
   15d6c:	andcc	pc, r3, r8, lsl #17
   15d70:	andcs	r4, r5, #44, 18	; 0xb0000
   15d74:	ldrbtmi	r2, [r9], #-0
   15d78:	mrc	7, 5, APSR_nzcv, cr14, cr0, {7}
   15d7c:	blx	11d1e08 <__read_chk@plt+0x11ca8dc>
   15d80:			; <UNDEFINED> instruction: 0xf7f14620
   15d84:	strcs	lr, [r0], #-2450	; 0xfffff66e
   15d88:	pop	{r5, r9, sl, lr}
   15d8c:			; <UNDEFINED> instruction: 0xf1a781f0
   15d90:			; <UNDEFINED> instruction: 0xf0270330
   15d94:			; <UNDEFINED> instruction: 0xf1ae0e20
   15d98:	blx	17d96a4 <__read_chk@plt+0x17d2178>
   15d9c:			; <UNDEFINED> instruction: 0xf1bcfc83
   15da0:	svclt	0x00880f09
   15da4:	svceq	0x0005f1be
   15da8:	ldmdacs	r9!, {r1, r4, r6, r7, fp, ip, lr, pc}
   15dac:	stmdacs	r6, {r2, r5, r8, fp, ip, lr, pc}^
   15db0:			; <UNDEFINED> instruction: 0xf1a0d820
   15db4:	tsteq	r2, r7, lsr r2
   15db8:	svccs	0x0039b2d3
   15dbc:	svccs	0x0046d905
   15dc0:	svccc	0x0037bf94
   15dc4:	blx	17e5b28 <__read_chk@plt+0x17de5fc>
   15dc8:	smlabbcc	r2, r7, ip, pc	; <UNPREDICTABLE>
   15dcc:			; <UNDEFINED> instruction: 0xf8054463
   15dd0:	ldrtmi	r3, [r2], -r1, lsl #24
   15dd4:	strcc	r7, [r1], -fp, asr #16
   15dd8:	blcs	221e4 <__read_chk@plt+0x1acb8>
   15ddc:	ldrmi	sp, [r6], -r1, lsr #3
   15de0:	strtmi	r2, [r0], -r0, lsl #6
   15de4:			; <UNDEFINED> instruction: 0xf7f1702b
   15de8:	adcsmi	lr, r0, #148, 16	; 0x940000
   15dec:	strtmi	sp, [r0], -r0, asr #3
   15df0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   15df4:	subseq	pc, r7, #160, 2	; 0x28
   15df8:	sbcslt	r0, r3, #-2147483644	; 0x80000004
   15dfc:			; <UNDEFINED> instruction: 0x461ee7dd
   15e00:	strb	r4, [sp, r5, lsr #12]!
   15e04:	andcs	r4, r5, #8, 18	; 0x20000
   15e08:			; <UNDEFINED> instruction: 0xf7f04479
   15e0c:			; <UNDEFINED> instruction: 0x4605ee76
   15e10:	ldmib	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15e14:			; <UNDEFINED> instruction: 0xf7f06800
   15e18:	strmi	lr, [r1], -lr, ror #20
   15e1c:			; <UNDEFINED> instruction: 0xf0214628
   15e20:			; <UNDEFINED> instruction: 0xe7b1f9f5
   15e24:	ldrdeq	r6, [r3], -r2
   15e28:	andeq	r6, r3, ip, lsr #2
   15e2c:	blmi	7e86ac <__read_chk@plt+0x7e1180>
   15e30:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   15e34:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   15e38:	strbtmi	r4, [r8], -r5, lsl #12
   15e3c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   15e40:			; <UNDEFINED> instruction: 0xf04f9301
   15e44:	movwcs	r0, #768	; 0x300
   15e48:			; <UNDEFINED> instruction: 0xf7f1602b
   15e4c:	strmi	lr, [r4], -r0, ror #20
   15e50:	ldmdbmi	r7, {r3, r4, r6, r7, r8, ip, sp, pc}
   15e54:	andcs	r2, r0, r5, lsl #4
   15e58:			; <UNDEFINED> instruction: 0xf7f04479
   15e5c:	strmi	lr, [r5], -lr, asr #28
   15e60:			; <UNDEFINED> instruction: 0xf7f04620
   15e64:			; <UNDEFINED> instruction: 0x4601efb2
   15e68:			; <UNDEFINED> instruction: 0xf0214628
   15e6c:	stmdals	r0, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   15e70:	stcl	7, cr15, [ip], {240}	; 0xf0
   15e74:	blmi	3686b8 <__read_chk@plt+0x36118c>
   15e78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15e7c:	blls	6feec <__read_chk@plt+0x689c0>
   15e80:	qaddle	r4, sl, lr
   15e84:	andlt	r4, r2, r0, lsr #12
   15e88:	stmdbmi	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   15e8c:	stmdals	r0, {r1, r4, r5, r9, sl, lr}
   15e90:			; <UNDEFINED> instruction: 0xf7f04479
   15e94:			; <UNDEFINED> instruction: 0x4604e8b8
   15e98:	bicsle	r2, sl, r0, lsl #16
   15e9c:	eorvs	r9, fp, r0, lsl #22
   15ea0:			; <UNDEFINED> instruction: 0xf7f0e7e8
   15ea4:	svclt	0x0000ed98
   15ea8:	andeq	r0, r5, r0, lsl sl
   15eac:	andeq	r0, r0, r0, asr r7
   15eb0:	andeq	r5, r3, r0, ror #9
   15eb4:	andeq	r0, r5, r8, asr #19
   15eb8:			; <UNDEFINED> instruction: 0xfffff42d
   15ebc:	mvnsmi	lr, #737280	; 0xb4000
   15ec0:	ldmdami	r3!, {r0, r1, r2, r9, sl, lr}
   15ec4:	ldmdbmi	r3!, {r3, r7, r9, sl, lr}
   15ec8:	ldrbtmi	fp, [r8], #-141	; 0xffffff73
   15ecc:	ldrmi	r2, [r5], -r0, lsl #6
   15ed0:	ldrmi	r5, [r8], -r1, asr #16
   15ed4:	tstls	fp, r9, lsl #16
   15ed8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   15edc:	eorsvs	r4, fp, lr, lsr #18
   15ee0:			; <UNDEFINED> instruction: 0xf7f04479
   15ee4:	stmdacs	r0, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
   15ee8:	bmi	b49ff0 <__read_chk@plt+0xb42ac4>
   15eec:	strmi	sl, [r1], -r1, lsl #28
   15ef0:	ldrbtmi	r4, [sl], #-1665	; 0xfffff97f
   15ef4:			; <UNDEFINED> instruction: 0xf0244630
   15ef8:	strmi	pc, [r4], -r1, lsr #29
   15efc:			; <UNDEFINED> instruction: 0x462ab930
   15f00:	ldrtmi	r4, [r0], -r1, asr #12
   15f04:	cdp2	0, 9, cr15, cr14, cr4, {1}
   15f08:	cmnlt	r0, r4, lsl #12
   15f0c:			; <UNDEFINED> instruction: 0xf7f14648
   15f10:	bmi	9104d8 <__read_chk@plt+0x908fac>
   15f14:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   15f18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15f1c:	subsmi	r9, sl, fp, lsl #22
   15f20:			; <UNDEFINED> instruction: 0x4620d134
   15f24:	pop	{r0, r2, r3, ip, sp, pc}
   15f28:			; <UNDEFINED> instruction: 0x463083f0
   15f2c:			; <UNDEFINED> instruction: 0xffdaf024
   15f30:	stmdacs	r0, {r2, r9, sl, lr}
   15f34:	strbmi	sp, [r8], -sl, ror #3
   15f38:	ldcl	7, cr15, [r8, #960]!	; 0x3c0
   15f3c:	blle	75d758 <__read_chk@plt+0x75622c>
   15f40:			; <UNDEFINED> instruction: 0xf7f01c68
   15f44:			; <UNDEFINED> instruction: 0x4606ed7e
   15f48:	strbmi	fp, [r8], -r0, asr #3
   15f4c:	svc	0x0086f7f0
   15f50:	strbtmi	r4, [fp], -sl, lsr #12
   15f54:			; <UNDEFINED> instruction: 0x46484631
   15f58:	stmda	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15f5c:	blls	44524 <__read_chk@plt+0x3cff8>
   15f60:	ldrbtpl	r4, [r4], #1608	; 0x648
   15f64:	stmdb	r4, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15f68:			; <UNDEFINED> instruction: 0xe7d2603e
   15f6c:	stc	7, cr15, [r6, #-960]!	; 0xfffffc40
   15f70:	stmdacs	r0, {r2, r9, sl, lr}
   15f74:			; <UNDEFINED> instruction: 0xf6c0d0cd
   15f78:	strb	r2, [sl, r0, lsl #8]
   15f7c:	ldc	7, cr15, [lr, #-960]	; 0xfffffc40
   15f80:	stmdacs	r0, {r2, r9, sl, lr}
   15f84:			; <UNDEFINED> instruction: 0xf6c0d0c2
   15f88:	ldr	r2, [pc, r0, lsl #8]!
   15f8c:	stc	7, cr15, [r2, #-960]!	; 0xfffffc40
   15f90:	andeq	r0, r5, r6, ror r9
   15f94:	andeq	r0, r0, r0, asr r7
   15f98:	andeq	r6, r3, r4, lsl #1
   15f9c:	andeq	r6, r3, r2, lsl #1
   15fa0:	andeq	r0, r5, sl, lsr #18
   15fa4:	blmi	76881c <__read_chk@plt+0x7612f0>
   15fa8:	ldrblt	r4, [r0, #1146]!	; 0x47a
   15fac:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
   15fb0:	svcge	0x000158d3
   15fb4:	strmi	r4, [lr], -r5, lsl #12
   15fb8:	orrls	r6, r1, #1769472	; 0x1b0000
   15fbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15fc0:	and	r4, r2, ip, ror #12
   15fc4:	cmnlt	r2, r2, lsr #16
   15fc8:			; <UNDEFINED> instruction: 0x4623b9de
   15fcc:	andvc	pc, r0, #1325400064	; 0x4f000000
   15fd0:			; <UNDEFINED> instruction: 0x46284639
   15fd4:	stmda	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15fd8:	rscsle	r2, r3, r0, lsl #16
   15fdc:	stcl	7, cr15, [lr], #960	; 0x3c0
   15fe0:	andcs	fp, r0, r8, asr r9
   15fe4:	blmi	368824 <__read_chk@plt+0x3612f8>
   15fe8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15fec:	blls	fe07005c <__read_chk@plt+0xfe068b30>
   15ff0:	qaddle	r4, sl, lr
   15ff4:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
   15ff8:	addlt	fp, r0, #240, 26	; 0x3c00
   15ffc:	eorvs	pc, r0, r0, asr #32
   16000:			; <UNDEFINED> instruction: 0x4603e7f0
   16004:			; <UNDEFINED> instruction: 0x46304639
   16008:	stmdb	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1600c:	sbcsle	r2, ip, r0, lsl #16
   16010:			; <UNDEFINED> instruction: 0xf7f0e7e4
   16014:	svclt	0x0000ece0
   16018:	muleq	r5, r8, r8
   1601c:	andeq	r0, r0, r0, asr r7
   16020:	andeq	r0, r5, r8, asr r8
   16024:	ldrbmi	lr, [r0, sp, lsr #18]!
   16028:	bmi	da7a74 <__read_chk@plt+0xda0548>
   1602c:	blmi	da7a9c <__read_chk@plt+0xda0570>
   16030:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   16034:	strmi	r4, [r8], -r0, lsl #13
   16038:	ldmpl	r3, {r1, r3, r8, sl, fp, ip, pc}^
   1603c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   16040:			; <UNDEFINED> instruction: 0xf04f9301
   16044:	movwcs	r0, #768	; 0x300
   16048:			; <UNDEFINED> instruction: 0xf7f19300
   1604c:	stmdacs	r0, {r1, r5, r6, fp, sp, lr, pc}
   16050:			; <UNDEFINED> instruction: 0x4669d03a
   16054:			; <UNDEFINED> instruction: 0xf7ff4606
   16058:	strmi	pc, [r4], -r1, lsr #21
   1605c:			; <UNDEFINED> instruction: 0xf7f14630
   16060:	bllt	5500f8 <__read_chk@plt+0x548bcc>
   16064:	ldrbmi	r9, [r1], -r0, lsl #20
   16068:			; <UNDEFINED> instruction: 0xf7f14648
   1606c:	strmi	lr, [r4], -lr, lsr #17
   16070:			; <UNDEFINED> instruction: 0x4638b9d8
   16074:	eorsle	r2, r5, r0, lsl #26
   16078:	blx	ff85407c <__read_chk@plt+0xff84cb50>
   1607c:	stcne	6, cr4, [r8, #-24]!	; 0xffffffe8
   16080:			; <UNDEFINED> instruction: 0xf7f14631
   16084:			; <UNDEFINED> instruction: 0xb328e87e
   16088:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1608c:	ldmdbmi	pc, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   16090:	strtmi	r2, [r8], -r5, lsl #4
   16094:	ldrbtmi	r2, [r9], #-1124	; 0xfffffb9c
   16098:	strcs	pc, [r0], #-1728	; 0xfffff940
   1609c:	stc	7, cr15, [ip, #-960]!	; 0xfffffc40
   160a0:			; <UNDEFINED> instruction: 0xf8b4f021
   160a4:			; <UNDEFINED> instruction: 0xf7f14630
   160a8:	stmdals	r0, {fp, sp, lr, pc}
   160ac:	ldm	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   160b0:	blmi	568914 <__read_chk@plt+0x5613e8>
   160b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   160b8:	blls	70128 <__read_chk@plt+0x68bfc>
   160bc:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   160c0:	andlt	r4, r2, r0, lsr #12
   160c4:			; <UNDEFINED> instruction: 0x87f0e8bd
   160c8:			; <UNDEFINED> instruction: 0xf7f02441
   160cc:			; <UNDEFINED> instruction: 0xf6c0efee
   160d0:	strb	r2, [sl, r0, lsl #8]!
   160d4:			; <UNDEFINED> instruction: 0xf7f04630
   160d8:	stmdals	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   160dc:			; <UNDEFINED> instruction: 0xf7f02400
   160e0:	strb	lr, [r5, r2, lsl #17]!
   160e4:	blx	fead40e8 <__read_chk@plt+0xfeaccbbc>
   160e8:	strtmi	r4, [fp], -sl, lsl #18
   160ec:			; <UNDEFINED> instruction: 0x46044479
   160f0:	strtmi	r4, [r2], -r0, asr #12
   160f4:	stc2l	7, cr15, [r6, #984]	; 0x3d8
   160f8:			; <UNDEFINED> instruction: 0xf7f04620
   160fc:	ubfx	lr, r6, #31, #13
   16100:	stcl	7, cr15, [r8], #-960	; 0xfffffc40
   16104:	andeq	r0, r5, lr, lsl #16
   16108:	andeq	r0, r0, r0, asr r7
   1610c:	andeq	r5, r3, r2, lsl pc
   16110:	andeq	r0, r5, ip, lsl #15
   16114:	andeq	r5, r3, r0, lsr #29
   16118:	svcmi	0x00f0e92d
   1611c:	blhi	1d15d8 <__read_chk@plt+0x1ca0ac>
   16120:	stclmi	8, cr15, [r4], #892	; 0x37c
   16124:	adcslt	r4, r7, ip, ror r4
   16128:			; <UNDEFINED> instruction: 0xf8df9307
   1612c:	stmiapl	r3!, {r5, r6, r7, sl, fp, ip, sp}^
   16130:	ldmdavs	fp, {sl, sp}
   16134:			; <UNDEFINED> instruction: 0xf04f9335
   16138:			; <UNDEFINED> instruction: 0xf8df0300
   1613c:	ldrdls	r3, [r9], -r4
   16140:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16144:	movwls	r4, #33807	; 0x840f
   16148:	ldrmi	lr, [r1], #-2509	; 0xfffff633
   1614c:			; <UNDEFINED> instruction: 0xf0002900
   16150:	strmi	r8, [r5], -r1, asr #4
   16154:	strmi	r4, [r8], -fp, lsl #13
   16158:	svc	0x001ef7ef
   1615c:	bge	427a04 <__read_chk@plt+0x4204d8>
   16160:			; <UNDEFINED> instruction: 0xf7fc4659
   16164:			; <UNDEFINED> instruction: 0x4605ff95
   16168:			; <UNDEFINED> instruction: 0xf0402800
   1616c:	stmdage	pc, {r0, r1, r5, r7, r9, pc}	; <UNPREDICTABLE>
   16170:	stcl	7, cr15, [sl, #-960]!	; 0xfffffc40
   16174:	stmdacs	r0, {r0, r2, r9, sl, lr}
   16178:	addshi	pc, r7, #64	; 0x40
   1617c:	ldccc	8, cr15, [r4], {223}	; 0xdf
   16180:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   16184:	strmi	r9, [r6], -r8, lsl #20
   16188:	stcvc	8, cr15, [ip], {223}	; 0xdf
   1618c:	stchi	8, cr15, [ip], {223}	; 0xdf
   16190:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   16194:			; <UNDEFINED> instruction: 0xf8df447f
   16198:	ldrbtmi	r3, [r8], #3208	; 0xc88
   1619c:			; <UNDEFINED> instruction: 0xf8da447b
   161a0:	cdp	0, 0, cr4, cr8, cr0, {3}
   161a4:	blls	1e4bec <__read_chk@plt+0x1dd6c0>
   161a8:	tstle	sl, ip, lsl r3
   161ac:			; <UNDEFINED> instruction: 0x464baa13
   161b0:			; <UNDEFINED> instruction: 0x46584631
   161b4:	bl	1bd417c <__read_chk@plt+0x1bccc50>
   161b8:			; <UNDEFINED> instruction: 0xf0402800
   161bc:	ldmdals	r3, {r0, r3, r5, r9, pc}
   161c0:			; <UNDEFINED> instruction: 0xf7f04639
   161c4:			; <UNDEFINED> instruction: 0x3601efde
   161c8:	ldmdals	r4, {r0, r2, r9, sl, lr}
   161cc:			; <UNDEFINED> instruction: 0xf7f1b33d
   161d0:	ldmdals	r3, {r3, r6, r8, fp, sp, lr, pc}
   161d4:	stcl	7, cr15, [lr], #-960	; 0xfffffc40
   161d8:	ldrdmi	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
   161dc:	tstmi	ip, #7168	; 0x1c00
   161e0:			; <UNDEFINED> instruction: 0xf8dad0e4
   161e4:	stccs	0, cr4, [r0], {124}	; 0x7c
   161e8:	msrhi	CPSR_fsx, #0
   161ec:	blcs	34280 <__read_chk@plt+0x2cd54>
   161f0:	msrhi	CPSR_fx, #0
   161f4:	ldrdvs	pc, [r0], sl
   161f8:			; <UNDEFINED> instruction: 0xf0002e00
   161fc:			; <UNDEFINED> instruction: 0xf8da84bd
   16200:	strmi	r0, [r0], r4
   16204:			; <UNDEFINED> instruction: 0xf8dfb390
   16208:	andcs	r1, r5, #28, 24	; 0x1c00
   1620c:	ldrbtmi	r2, [r9], #-0
   16210:			; <UNDEFINED> instruction: 0xf7f04680
   16214:			; <UNDEFINED> instruction: 0x4621ec72
   16218:			; <UNDEFINED> instruction: 0xffc6f020
   1621c:	strtmi	lr, [r9], -r6, lsr #32
   16220:	bvc	451a48 <__read_chk@plt+0x44a51c>
   16224:	ssatmi	r4, #19, r7, asr #12
   16228:	bvs	fe451a90 <__read_chk@plt+0xfe44a564>
   1622c:	ldcl	7, cr15, [r8, #960]	; 0x3c0
   16230:			; <UNDEFINED> instruction: 0xf0002800
   16234:	ldmdals	r4, {r0, r3, r6, r7, r8, pc}
   16238:			; <UNDEFINED> instruction: 0xf7f04629
   1623c:			; <UNDEFINED> instruction: 0x4604ed56
   16240:			; <UNDEFINED> instruction: 0xf0002800
   16244:	andcs	r8, r5, #-2147483603	; 0x8000002d
   16248:			; <UNDEFINED> instruction: 0xf01d4641
   1624c:	stmdacs	r0, {r0, r8, r9, fp, ip, sp, lr, pc}
   16250:			; <UNDEFINED> instruction: 0x81a7f040
   16254:	ssatmi	r9, #27, r4, lsl #16
   16258:	stmdb	r2, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1625c:			; <UNDEFINED> instruction: 0xf7f09813
   16260:	ldmdavs	lr!, {r1, r3, r5, sl, fp, sp, lr, pc}^
   16264:	cfmadd32cs	mvax5, mvfx4, mvfx0, mvfx0
   16268:	eorhi	pc, r9, #64	; 0x40
   1626c:	strcs	r9, [r0, #-2576]	; 0xfffff5f0
   16270:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
   16274:	adcpl	pc, r4, sp, lsl #17
   16278:	ldrls	r9, [r2, #-519]	; 0xfffffdf9
   1627c:	blx	1954250 <__read_chk@plt+0x194cd24>
   16280:	strmi	r9, [r7], -r7, lsl #20
   16284:			; <UNDEFINED> instruction: 0xf0402800
   16288:			; <UNDEFINED> instruction: 0xf8da8201
   1628c:	movwls	r3, #28728	; 0x7038
   16290:			; <UNDEFINED> instruction: 0xf0402b00
   16294:			; <UNDEFINED> instruction: 0x46598236
   16298:			; <UNDEFINED> instruction: 0xf7f04648
   1629c:			; <UNDEFINED> instruction: 0x4605e818
   162a0:			; <UNDEFINED> instruction: 0xf0402800
   162a4:			; <UNDEFINED> instruction: 0x46028218
   162a8:	strbmi	r4, [r8], -r1, lsl #12
   162ac:			; <UNDEFINED> instruction: 0xf7efad2d
   162b0:	strtmi	lr, [pc], -ip, lsr #28
   162b4:	bpl	451ae0 <__read_chk@plt+0x44a5b4>
   162b8:	strmi	r2, [r2], -r0, lsr #16
   162bc:	ldcge	6, cr4, [r6, #-160]	; 0xffffff60
   162c0:	eorcs	fp, r0, #40, 30	; 0xa0
   162c4:	ldrmi	r9, [r1], -sl, lsl #4
   162c8:	bpl	451af8 <__read_chk@plt+0x44a5cc>
   162cc:	ldc	7, cr15, [lr, #-960]!	; 0xfffffc40
   162d0:	ldrtmi	r9, [r9], -sl, lsl #20
   162d4:			; <UNDEFINED> instruction: 0xf7ef4648
   162d8:			; <UNDEFINED> instruction: 0x462aee18
   162dc:			; <UNDEFINED> instruction: 0x4648a915
   162e0:	cdp	7, 10, cr15, cr8, cr15, {7}
   162e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   162e8:	adchi	pc, r8, #64	; 0x40
   162ec:	blcc	e54670 <__read_chk@plt+0xe4d144>
   162f0:	bls	fe451b20 <__read_chk@plt+0xfe44a5f4>
   162f4:			; <UNDEFINED> instruction: 0x464646b1
   162f8:	mcr	4, 0, r4, cr9, cr11, {3}
   162fc:	blge	5e4d44 <__read_chk@plt+0x5dd818>
   16300:	bcc	fe451b28 <__read_chk@plt+0xfe44a5fc>
   16304:	blcc	954688 <__read_chk@plt+0x94d15c>
   16308:	movwls	r4, #50299	; 0xc47b
   1630c:	movwls	r2, #45827	; 0xb303
   16310:	blcc	754694 <__read_chk@plt+0x74d168>
   16314:	movwls	r4, #54395	; 0xd47b
   16318:	vmla.f64	d9, d8, d7
   1631c:			; <UNDEFINED> instruction: 0xf8da3a10
   16320:	stccc	0, cr5, [r0, #-288]	; 0xfffffee0
   16324:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   16328:	blx	3d42fc <__read_chk@plt+0x3ccdd0>
   1632c:			; <UNDEFINED> instruction: 0xf045b108
   16330:			; <UNDEFINED> instruction: 0xf8da0504
   16334:	tstlt	fp, r0, asr #32
   16338:	strbeq	pc, [r0, #-69]	; 0xffffffbb	; <UNPREDICTABLE>
   1633c:	ldrdcc	pc, [r4], #-138	; 0xffffff76
   16340:			; <UNDEFINED> instruction: 0xf045b10b
   16344:	blls	25794c <__read_chk@plt+0x250420>
   16348:	cdp	7, 1, cr2, cr8, cr0, {0}
   1634c:			; <UNDEFINED> instruction: 0x46220a90
   16350:			; <UNDEFINED> instruction: 0x463b6a59
   16354:	strls	r9, [r5, -r1, lsl #10]
   16358:	tstcs	r3, r2, lsl #2
   1635c:	strls	r9, [r3, -r4, lsl #14]
   16360:			; <UNDEFINED> instruction: 0xf0079700
   16364:	strmi	pc, [r5], -pc, asr #25
   16368:			; <UNDEFINED> instruction: 0xf0402800
   1636c:	ldmdals	r7, {r0, r1, r3, r7, sl, pc}
   16370:			; <UNDEFINED> instruction: 0xf9e0f006
   16374:			; <UNDEFINED> instruction: 0xee199a16
   16378:			; <UNDEFINED> instruction: 0xf7f01a90
   1637c:	ldmdals	r7, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   16380:			; <UNDEFINED> instruction: 0xff08f005
   16384:			; <UNDEFINED> instruction: 0x8115e9dd
   16388:	tstls	sl, r7, lsl r8
   1638c:			; <UNDEFINED> instruction: 0xf9d2f006
   16390:	andcs	r9, r1, #163840	; 0x28000
   16394:	strbmi	r4, [r0], -r3, lsl #12
   16398:	ldc	7, cr15, [sl, #-960]!	; 0xfffffc40
   1639c:			; <UNDEFINED> instruction: 0xf0402801
   163a0:	ldmdals	r5, {r0, r1, r2, r3, r6, sl, pc}
   163a4:	mcr	7, 4, pc, cr0, cr0, {7}	; <UNPREDICTABLE>
   163a8:	ldrls	r9, [r5, #-2071]	; 0xfffff7e9
   163ac:			; <UNDEFINED> instruction: 0xff1ef005
   163b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   163b4:			; <UNDEFINED> instruction: 0x81b2f000
   163b8:	bne	1e5473c <__read_chk@plt+0x1e4d210>
   163bc:	ldrtmi	r2, [r8], -r5, lsl #4
   163c0:	ldrbtmi	r4, [r9], #-1712	; 0xfffff950
   163c4:			; <UNDEFINED> instruction: 0xf7f0464e
   163c8:			; <UNDEFINED> instruction: 0x4607eb98
   163cc:			; <UNDEFINED> instruction: 0xf7f04628
   163d0:			; <UNDEFINED> instruction: 0x4621ecfc
   163d4:	ldrtmi	r4, [r8], -r2, lsl #12
   163d8:			; <UNDEFINED> instruction: 0xff18f020
   163dc:	tstcs	r0, r7, lsl r8
   163e0:	blx	ff1d2402 <__read_chk@plt+0xff1caed6>
   163e4:	beq	451c4c <__read_chk@plt+0x44a720>
   163e8:	mrc	7, 2, APSR_nzcv, cr14, cr0, {7}
   163ec:			; <UNDEFINED> instruction: 0xf0402d00
   163f0:			; <UNDEFINED> instruction: 0xf8da8181
   163f4:	blcs	2240c <__read_chk@plt+0x1aee0>
   163f8:	rsbhi	pc, r9, #0
   163fc:	blge	627cc0 <__read_chk@plt+0x620794>
   16400:	cdp	3, 1, cr9, cr8, cr10, {0}
   16404:	bls	29ce4c <__read_chk@plt+0x295920>
   16408:			; <UNDEFINED> instruction: 0xf7ef980f
   1640c:			; <UNDEFINED> instruction: 0x4604eeda
   16410:			; <UNDEFINED> instruction: 0xf0002800
   16414:			; <UNDEFINED> instruction: 0xf8df81f2
   16418:	andcs	r1, r5, #32, 20	; 0x20000
   1641c:	ldrbtmi	r2, [r9], #-0
   16420:	bl	1ad43e8 <__read_chk@plt+0x1accebc>
   16424:	strtmi	r4, [r0], -r5, lsl #12
   16428:	stcl	7, cr15, [lr], {240}	; 0xf0
   1642c:	strtmi	r4, [r8], -r1, lsl #12
   16430:	cdp2	0, 11, cr15, cr10, cr0, {1}
   16434:			; <UNDEFINED> instruction: 0xf7f09817
   16438:	ldmdals	r8, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   1643c:	bl	ed4404 <__read_chk@plt+0xecced8>
   16440:	svccs	0x00009812
   16444:	cmphi	r9, r0	; <UNPREDICTABLE>
   16448:	umlalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
   1644c:			; <UNDEFINED> instruction: 0xf0002b00
   16450:	stmdacs	r0, {r2, r4, r6, r8, pc}
   16454:	cmphi	r1, r0	; <UNPREDICTABLE>
   16458:			; <UNDEFINED> instruction: 0x4638a911
   1645c:			; <UNDEFINED> instruction: 0xf89ef7ff
   16460:	stmdacs	r0, {r0, r2, r9, sl, lr}
   16464:	rschi	pc, ip, r0, asr #32
   16468:			; <UNDEFINED> instruction: 0xf7f04638
   1646c:	svcls	0x0012ee1e
   16470:			; <UNDEFINED> instruction: 0x462b9c11
   16474:	tstcs	r5, sl, lsr #12
   16478:	ldc	6, cr4, [sp, #224]	; 0xe0
   1647c:	strls	r8, [fp], #-2575	; 0xfffff5f1
   16480:	stcl	7, cr15, [r0, #-956]!	; 0xfffffc44
   16484:			; <UNDEFINED> instruction: 0xf7ef4638
   16488:	strmi	lr, [r4], -r2, lsl #28
   1648c:			; <UNDEFINED> instruction: 0xf7f09008
   16490:	stccs	14, cr14, [r0], {144}	; 0x90
   16494:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   16498:			; <UNDEFINED> instruction: 0xf0004681
   1649c:			; <UNDEFINED> instruction: 0xf7f081e5
   164a0:	stmdacs	pc, {r3, r4, r5, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   164a4:	mvnhi	pc, r0, lsl #4
   164a8:	muleq	r0, r9, r8
   164ac:			; <UNDEFINED> instruction: 0xf0002800
   164b0:			; <UNDEFINED> instruction: 0xf8cd83c5
   164b4:			; <UNDEFINED> instruction: 0x46c2a030
   164b8:	bmi	451d20 <__read_chk@plt+0x44a7f4>
   164bc:	mrc	6, 0, r4, cr9, cr0, {5}
   164c0:			; <UNDEFINED> instruction: 0xf01d6a10
   164c4:	ldrbpl	pc, [r0, #-2363]!	; 0xfffff6c5	; <UNPREDICTABLE>
   164c8:			; <UNDEFINED> instruction: 0xf8193501
   164cc:	stmdacs	r0, {r0, r8, r9, sl, fp}
   164d0:			; <UNDEFINED> instruction: 0x4646d1f7
   164d4:			; <UNDEFINED> instruction: 0xf8dd46d0
   164d8:	mcr	0, 0, sl, cr8, cr0, {1}
   164dc:			; <UNDEFINED> instruction: 0x9c084a10
   164e0:	ldrmi	sl, [sp], #-2870	; 0xfffff4ca
   164e4:	strtmi	r2, [r0], -r0, lsl #6
   164e8:	stccc	8, cr15, [r4], #-20	; 0xffffffec
   164ec:	ldcl	7, cr15, [r2, #-960]!	; 0xfffffc40
   164f0:	strmi	r4, [r5], -r1, lsr #12
   164f4:			; <UNDEFINED> instruction: 0xf7ef4638
   164f8:			; <UNDEFINED> instruction: 0xf8dfee58
   164fc:	movwcs	r2, #2368	; 0x940
   16500:	ldrmi	r9, [r9], -r0, lsl #10
   16504:	mrc	4, 0, r4, cr9, cr10, {3}
   16508:	andls	r3, r1, r0, lsl sl
   1650c:	beq	451d7c <__read_chk@plt+0x44a850>
   16510:	svc	0x0074f7f0
   16514:	stmdacs	r0, {r0, r2, r9, sl, lr}
   16518:			; <UNDEFINED> instruction: 0x81a9f040
   1651c:	vnmls.f64	d9, d8, d9
   16520:	svcls	0x00094a10
   16524:	ldrdlt	r6, [r5, #-157]	; 0xffffff63
   16528:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   1652c:	ldc	7, cr15, [ip, #960]!	; 0x3c0
   16530:	stfcss	f6, [r0, #-1012]	; 0xfffffc0c
   16534:	mcr	1, 0, sp, cr8, cr8, {7}
   16538:	tstlt	lr, r0, lsl sl
   1653c:	blcs	30610 <__read_chk@plt+0x290e4>
   16540:			; <UNDEFINED> instruction: 0x83b5f000
   16544:	ldmls	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16548:	blt	fe451d74 <__read_chk@plt+0xfe44a848>
   1654c:	ldrbtmi	r9, [r9], #3847	; 0xf07
   16550:	andsge	pc, ip, sp, asr #17
   16554:	bmi	451dbc <__read_chk@plt+0x44a890>
   16558:	ldrtmi	r4, [r0], r2, asr #13
   1655c:			; <UNDEFINED> instruction: 0xf8dd464e
   16560:	and	r9, r5, r4, lsr #32
   16564:			; <UNDEFINED> instruction: 0x301cf8d9
   16568:	andspl	pc, ip, r9, asr #17
   1656c:	strcc	r6, [r1, -fp, lsr #32]
   16570:			; <UNDEFINED> instruction: 0x46204639
   16574:	stcl	7, cr15, [r0, #-956]	; 0xfffffc44
   16578:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1657c:			; <UNDEFINED> instruction: 0x81bcf000
   16580:			; <UNDEFINED> instruction: 0xf7f02018
   16584:			; <UNDEFINED> instruction: 0x4605ea5e
   16588:			; <UNDEFINED> instruction: 0xf0002800
   1658c:	stcne	6, cr8, [r9, #-940]!	; 0xfffffc54
   16590:			; <UNDEFINED> instruction: 0xf7fb4658
   16594:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16598:	strtmi	sp, [r8], -r4, ror #1
   1659c:	stc	7, cr15, [r4, #960]	; 0x3c0
   165a0:	andcs	lr, r6, #60030976	; 0x3940000
   165a4:			; <UNDEFINED> instruction: 0x46204631
   165a8:			; <UNDEFINED> instruction: 0xf952f01d
   165ac:			; <UNDEFINED> instruction: 0xf43f2800
   165b0:	strcc	sl, [r1, #-3665]	; 0xfffff1af
   165b4:			; <UNDEFINED> instruction: 0xf7f04620
   165b8:	ldmdals	r4, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   165bc:			; <UNDEFINED> instruction: 0xf7f04629
   165c0:	stmdacs	r0, {r4, sl, fp, sp, lr, pc}
   165c4:	mrcge	4, 1, APSR_nzcv, cr7, cr15, {3}
   165c8:	ldmdals	r4, {r1, r2, r4, r6, r9, sl, lr}
   165cc:	mrc	6, 0, r4, cr8, cr10, {5}
   165d0:	ldrb	r7, [ip, #2576]!	; 0xa10
   165d4:			; <UNDEFINED> instruction: 0xf7f64611
   165d8:			; <UNDEFINED> instruction: 0x4683f839
   165dc:			; <UNDEFINED> instruction: 0xf0002800
   165e0:	stmdals	r9, {r2, r3, r4, r5, r6, r8, pc}
   165e4:			; <UNDEFINED> instruction: 0xf7f64621
   165e8:	pkhtbmi	pc, r0, r3, asr #16	; <UNPREDICTABLE>
   165ec:	stmdacs	r0, {r4, ip, pc}
   165f0:	cfldrsge	mvf15, [sp, #508]!	; 0x1fc
   165f4:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   165f8:	strcs	r2, [r1, #-517]	; 0xfffffdfb
   165fc:	ldrbtmi	r4, [r9], #-1607	; 0xfffff9b9
   16600:	strcs	pc, [r0, #-1728]	; 0xfffff940
   16604:	b	1e545cc <__read_chk@plt+0x1e4d0a0>
   16608:	cdp2	0, 0, cr15, cr0, cr0, {1}
   1660c:	ands	r9, r8, r2, lsl r8
   16610:			; <UNDEFINED> instruction: 0xf643b282
   16614:	addsmi	r7, sl, #-67108861	; 0xfc000003
   16618:			; <UNDEFINED> instruction: 0xf43f4605
   1661c:			; <UNDEFINED> instruction: 0xf8dfade2
   16620:	andcs	r1, r5, #40, 16	; 0x280000
   16624:	andcs	r4, r0, r9, ror r4
   16628:			; <UNDEFINED> instruction: 0xf7f04607
   1662c:	ldrtmi	lr, [r8], r6, ror #20
   16630:	strtmi	r4, [r8], -r4, lsl #12
   16634:	bl	ff2545fc <__read_chk@plt+0xff24d0d0>
   16638:	strtmi	r4, [r0], -r1, lsl #12
   1663c:	stc2l	0, cr15, [r6, #128]!	; 0x80
   16640:			; <UNDEFINED> instruction: 0xf7f09812
   16644:	ldmdals	r1, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   16648:	stcl	7, cr15, [ip, #956]	; 0x3bc
   1664c:			; <UNDEFINED> instruction: 0xf7f04638
   16650:	ldmdals	r0, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
   16654:	cdp	7, 12, cr15, cr0, cr15, {7}
   16658:			; <UNDEFINED> instruction: 0xf7ef4658
   1665c:	stmdals	pc, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   16660:	stmia	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16664:			; <UNDEFINED> instruction: 0xf7f04640
   16668:			; <UNDEFINED> instruction: 0xf8dfed20
   1666c:			; <UNDEFINED> instruction: 0xf8df27e0
   16670:	ldrbtmi	r3, [sl], #-1948	; 0xfffff864
   16674:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16678:	subsmi	r9, sl, r5, lsr fp
   1667c:	strthi	pc, [r0], -r0, asr #32
   16680:	eorslt	r4, r7, r8, lsr #12
   16684:	blhi	1d1980 <__read_chk@plt+0x1ca454>
   16688:	svchi	0x00f0e8bd
   1668c:			; <UNDEFINED> instruction: 0x17c0f8df
   16690:	strtmi	r2, [r8], -r5, lsl #4
   16694:	ldrbtmi	r4, [r9], #-1583	; 0xfffff9d1
   16698:			; <UNDEFINED> instruction: 0xf7f0253c
   1669c:			; <UNDEFINED> instruction: 0xf6c0ea2e
   166a0:			; <UNDEFINED> instruction: 0xf0202500
   166a4:	ldmdals	r2, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   166a8:			; <UNDEFINED> instruction: 0xf8dfe7cb
   166ac:	andcs	r1, r5, #168, 14	; 0x2a00000
   166b0:			; <UNDEFINED> instruction: 0xe7b84479
   166b4:	sbfxne	pc, pc, #17, #1
   166b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   166bc:			; <UNDEFINED> instruction: 0xf8dfe7b3
   166c0:	andcs	r1, r5, #156, 14	; 0x2700000
   166c4:	strcs	r2, [r0], -r0
   166c8:			; <UNDEFINED> instruction: 0xf7f04479
   166cc:			; <UNDEFINED> instruction: 0x4621ea16
   166d0:	stc2l	0, cr15, [sl, #-128]!	; 0xffffff80
   166d4:			; <UNDEFINED> instruction: 0xf8dfe5ca
   166d8:	andcs	r1, r5, #136, 14	; 0x2200000
   166dc:	ldrbtmi	r9, [r9], #-2055	; 0xfffff7f9
   166e0:	b	2d46a8 <__read_chk@plt+0x2cd17c>
   166e4:	strtmi	r4, [r8], -r4, lsl #12
   166e8:	bl	1bd46b0 <__read_chk@plt+0x1bcd184>
   166ec:	strtmi	r4, [r0], -r1, lsl #12
   166f0:	stc2	0, cr15, [ip, #128]	; 0x80
   166f4:	smladcs	r0, r2, r8, r9
   166f8:	strbcs	lr, [r1, #-1955]	; 0xfffff85d
   166fc:	strcs	pc, [r0, #-1728]	; 0xfffff940
   16700:			; <UNDEFINED> instruction: 0xf8dfe79f
   16704:	andcs	r1, r5, #96, 14	; 0x1800000
   16708:			; <UNDEFINED> instruction: 0xf6c0253c
   1670c:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
   16710:	ldmib	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16714:	ldc2l	0, cr15, [sl, #-128]!	; 0xffffff80
   16718:			; <UNDEFINED> instruction: 0xe7929812
   1671c:			; <UNDEFINED> instruction: 0xf0069817
   16720:	stmiacs	r8, {r0, r2, r3, fp, ip, sp, lr, pc}^
   16724:	cmphi	r5, #0	; <UNPREDICTABLE>
   16728:			; <UNDEFINED> instruction: 0xf0069817
   1672c:			; <UNDEFINED> instruction: 0xf5b0f807
   16730:	stmdale	r1!, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr}
   16734:	svcvc	0x0096f5b0
   16738:	ldrtmi	sp, [r0], pc, lsr #16
   1673c:			; <UNDEFINED> instruction: 0x1728f8df
   16740:	andcs	r2, r0, r5, lsl #4
   16744:	ldrbtmi	r2, [r9], #-1338	; 0xfffffac6
   16748:	strcs	pc, [r0, #-1728]	; 0xfffff940
   1674c:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16750:	ldmdals	r7, {r1, r2, r9, sl, lr}
   16754:			; <UNDEFINED> instruction: 0xfff2f005
   16758:	strmi	r4, [r2], -r1, lsr #12
   1675c:			; <UNDEFINED> instruction: 0xf0204630
   16760:	tstcs	r0, r5, asr sp	; <UNPREDICTABLE>
   16764:			; <UNDEFINED> instruction: 0x460f9817
   16768:	blx	d2788 <__read_chk@plt+0xcb25c>
   1676c:	beq	451fd4 <__read_chk@plt+0x44aaa8>
   16770:	ldc	7, cr15, [sl], {240}	; 0xf0
   16774:			; <UNDEFINED> instruction: 0xe7649812
   16778:	orrsne	pc, sp, #64, 4
   1677c:	ssatmi	r4, #17, r8, lsl #5
   16780:			; <UNDEFINED> instruction: 0x4629d1dc
   16784:			; <UNDEFINED> instruction: 0xf0069817
   16788:	mrc	9, 0, APSR_nzcv, cr8, cr3, {7}
   1678c:	strbcs	r0, [r3, #-2576]	; 0xfffff5f0
   16790:	stc	7, cr15, [sl], {240}	; 0xf0
   16794:	strcs	pc, [r0, #-1728]	; 0xfffff940
   16798:	stmdbls	ip, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1679c:			; <UNDEFINED> instruction: 0xf0069817
   167a0:	stmdbls	sp, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
   167a4:	strmi	r2, [r3], -r5, lsl #4
   167a8:	ldrmi	r4, [sp], -r8, lsr #12
   167ac:	stmib	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   167b0:	stccs	6, cr4, [r0, #-28]	; 0xffffffe4
   167b4:	ldmdals	r7, {r1, r3, r4, r5, r6, ip, lr, pc}
   167b8:			; <UNDEFINED> instruction: 0xffc0f005
   167bc:	strtmi	r4, [r1], -sl, lsr #12
   167c0:	ldrtmi	r4, [r8], -r3, lsl #12
   167c4:	ldc2l	0, cr15, [r0], #128	; 0x80
   167c8:	blcs	3487c <__read_chk@plt+0x2d350>
   167cc:	blls	30a950 <__read_chk@plt+0x303424>
   167d0:	movwls	r3, #47873	; 0xbb01
   167d4:	mrc	0, 0, sp, cr8, cr11, {2}
   167d8:			; <UNDEFINED> instruction: 0xf7f00a10
   167dc:	strtmi	lr, [r8], -r6, ror #24
   167e0:	stc	7, cr15, [lr, #-960]!	; 0xfffffc40
   167e4:	stmdacs	r0, {r2, r9, sl, lr}
   167e8:	strbhi	pc, [ip, #-0]!	; <UNPREDICTABLE>
   167ec:	tstcs	r0, r7, lsl r8
   167f0:			; <UNDEFINED> instruction: 0xf9bef006
   167f4:	bmi	45201c <__read_chk@plt+0x44aaf0>
   167f8:			; <UNDEFINED> instruction: 0xf8dfe591
   167fc:	ldrbtmi	r0, [r8], #-1648	; 0xfffff990
   16800:	ldc2l	0, cr15, [r2], {32}
   16804:			; <UNDEFINED> instruction: 0xb1219917
   16808:			; <UNDEFINED> instruction: 0x0664f8df
   1680c:			; <UNDEFINED> instruction: 0xf0204478
   16810:	blls	655ffc <__read_chk@plt+0x64ead0>
   16814:			; <UNDEFINED> instruction: 0xf8dfb163
   16818:	ldrbtmi	r0, [r8], #-1628	; 0xfffff9a4
   1681c:	ldc2l	0, cr15, [r2, #128]!	; 0x80
   16820:			; <UNDEFINED> instruction: 0xf7ff9818
   16824:			; <UNDEFINED> instruction: 0xf8dff83d
   16828:	ldrbtmi	r0, [r8], #-1616	; 0xfffff9b0
   1682c:	stc2l	0, cr15, [sl, #128]!	; 0x80
   16830:			; <UNDEFINED> instruction: 0x0648f8df
   16834:			; <UNDEFINED> instruction: 0xf0204478
   16838:	ldrb	pc, [fp, #3557]!	; 0xde5	; <UNPREDICTABLE>
   1683c:			; <UNDEFINED> instruction: 0x1640f8df
   16840:	stmdals	r7, {r0, r2, r9, sp}
   16844:	smlsldx	r4, fp, r9, r4
   16848:			; <UNDEFINED> instruction: 0x1638f8df
   1684c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   16850:	ldrbcs	r2, [r3, #-0]!
   16854:			; <UNDEFINED> instruction: 0xf7f04607
   16858:			; <UNDEFINED> instruction: 0xf020e950
   1685c:			; <UNDEFINED> instruction: 0xf6c0fca5
   16860:	ldmdals	r2, {r8, sl, sp}
   16864:			; <UNDEFINED> instruction: 0xe6ec46b8
   16868:			; <UNDEFINED> instruction: 0xf6c02505
   1686c:			; <UNDEFINED> instruction: 0xf8df2500
   16870:	andcs	r1, r5, #24, 12	; 0x1800000
   16874:	ldrbtmi	r2, [r9], #-0
   16878:	ldmdb	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1687c:	strtmi	r4, [r8], -r4, lsl #12
   16880:	bl	fe754844 <__read_chk@plt+0xfe74d318>
   16884:	strtmi	r4, [r0], -r1, lsl #12
   16888:	stc2l	0, cr15, [r0], {32}
   1688c:	ldrcs	lr, [sl, #-1842]!	; 0xfffff8ce
   16890:	strcs	pc, [r0, #-1728]	; 0xfffff940
   16894:			; <UNDEFINED> instruction: 0x464e46b0
   16898:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1689c:	andcs	r2, r0, r5, lsl #4
   168a0:			; <UNDEFINED> instruction: 0xf7f04479
   168a4:			; <UNDEFINED> instruction: 0xf020e92a
   168a8:	ldr	pc, [r7, #3249]	; 0xcb1
   168ac:	ssatmi	r9, #17, r7, lsl #16
   168b0:			; <UNDEFINED> instruction: 0xff44f005
   168b4:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   168b8:	ldrcs	r4, [sl, #-1569]!	; 0xfffff9df
   168bc:			; <UNDEFINED> instruction: 0xf6c0447a
   168c0:	strbmi	r2, [lr], -r0, lsl #10
   168c4:	ldrtmi	r4, [r8], -r3, lsl #12
   168c8:	stc2l	0, cr15, [lr], #-128	; 0xffffff80
   168cc:	strtmi	lr, [pc], -r4, ror #15
   168d0:	strbcs	r9, [r1, #-2066]	; 0xfffff7ee
   168d4:	strcs	pc, [r0, #-1728]	; 0xfffff940
   168d8:			; <UNDEFINED> instruction: 0xf8dfe6b3
   168dc:	andcs	r1, r5, #184, 10	; 0x2e000000
   168e0:	ldrbmi	r2, [pc], -r1, lsl #10
   168e4:			; <UNDEFINED> instruction: 0xf6c04479
   168e8:			; <UNDEFINED> instruction: 0xf7f02500
   168ec:	ldrbmi	lr, [r8], r6, lsl #18
   168f0:	stc2	0, cr15, [ip], {32}
   168f4:	ssat	r9, #5, r2, lsl #16
   168f8:	bne	fe452160 <__read_chk@plt+0xfe44ac34>
   168fc:	bls	2a8120 <__read_chk@plt+0x2a0bf4>
   16900:	strbmi	r4, [r6], -r0, lsr #12
   16904:			; <UNDEFINED> instruction: 0xf8dd46d0
   16908:			; <UNDEFINED> instruction: 0xf7efa01c
   1690c:	mrc	12, 0, lr, cr9, cr10, {2}
   16910:			; <UNDEFINED> instruction: 0x4605ba90
   16914:			; <UNDEFINED> instruction: 0xf0402800
   16918:	bls	636c3c <__read_chk@plt+0x62f710>
   1691c:	ldmdbls	r7, {r0, r3, fp, ip, pc}
   16920:			; <UNDEFINED> instruction: 0xf9c2f7fc
   16924:	stmdacs	r0, {r0, r2, r9, sl, lr}
   16928:	andshi	pc, r3, #0
   1692c:	strtmi	r9, [r9], -fp, lsl #20
   16930:	blls	5bc95c <__read_chk@plt+0x5b5430>
   16934:			; <UNDEFINED> instruction: 0xf7ff9600
   16938:			; <UNDEFINED> instruction: 0x4604fb75
   1693c:			; <UNDEFINED> instruction: 0xf7ef4628
   16940:	stccs	13, cr14, [r0], {76}	; 0x4c
   16944:	rschi	pc, r2, r0, asr #32
   16948:			; <UNDEFINED> instruction: 0xf7f09817
   1694c:	ldmdals	r8, {r2, r4, r5, r7, fp, sp, lr, pc}
   16950:	ldm	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16954:	ldmdals	r6, {r0, r2, r3, r4, sl, fp, sp, pc}
   16958:	mcrr	7, 14, pc, r4, cr15	; <UNPREDICTABLE>
   1695c:	cdp	15, 1, cr10, cr10, cr5, {1}
   16960:			; <UNDEFINED> instruction: 0xae212a10
   16964:	bhi	d20a0 <__read_chk@plt+0xcab74>
   16968:	stmdals	pc, {r0, r1, r5, r9, sl, lr}	; <UNPREDICTABLE>
   1696c:	smlsdls	r1, r9, r6, r4
   16970:			; <UNDEFINED> instruction: 0xf7f09600
   16974:	strmi	lr, [r5], -r0, lsl #20
   16978:			; <UNDEFINED> instruction: 0xf0402800
   1697c:	blls	5b6bec <__read_chk@plt+0x5af6c0>
   16980:			; <UNDEFINED> instruction: 0xf0002b04
   16984:			; <UNDEFINED> instruction: 0xf8da80ab
   16988:	movwlt	r2, #40964	; 0xa004
   1698c:	strne	pc, [r8, #-2271]	; 0xfffff721
   16990:	andcs	r2, r0, r5, lsl #4
   16994:			; <UNDEFINED> instruction: 0xf7f04479
   16998:	blls	5d0c60 <__read_chk@plt+0x5c9734>
   1699c:	strmi	r2, [r1], r2, lsl #22
   169a0:	mvnshi	pc, r0
   169a4:			; <UNDEFINED> instruction: 0xf0002b04
   169a8:	blcs	7718c <__read_chk@plt+0x6fc60>
   169ac:	andhi	pc, sl, #0
   169b0:			; <UNDEFINED> instruction: 0xf0002b00
   169b4:			; <UNDEFINED> instruction: 0xf8df8200
   169b8:	ldrbtmi	r0, [r8], #-1252	; 0xfffffb1c
   169bc:	ldrtmi	r4, [r3], -r1, lsl #12
   169c0:	strtmi	r4, [r2], -r8, asr #12
   169c4:	blx	ffc52a4e <__read_chk@plt+0xffc4b522>
   169c8:	blcs	13d628 <__read_chk@plt+0x1360fc>
   169cc:	orrhi	pc, r7, r0
   169d0:	rsbsle	r2, pc, r1, lsl #22
   169d4:	svclt	0x001c2b02
   169d8:			; <UNDEFINED> instruction: 0xf6c02501
   169dc:			; <UNDEFINED> instruction: 0xf0002500
   169e0:			; <UNDEFINED> instruction: 0xf10d810a
   169e4:	strbmi	r0, [r8], -r4, ror #18
   169e8:			; <UNDEFINED> instruction: 0xf95ef023
   169ec:	ldrdne	pc, [r4], sl
   169f0:			; <UNDEFINED> instruction: 0xf0234648
   169f4:			; <UNDEFINED> instruction: 0x4649ff3d
   169f8:			; <UNDEFINED> instruction: 0xf7f04620
   169fc:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
   16a00:	adcshi	pc, lr, r0, lsl #6
   16a04:	beq	452270 <__read_chk@plt+0x44ad44>
   16a08:			; <UNDEFINED> instruction: 0xf0234621
   16a0c:	ldmib	sl, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}^
   16a10:	mufep	f3, f1, f1
   16a14:	ldrmi	r0, [r9], #-2576	; 0xfffff5f0
   16a18:			; <UNDEFINED> instruction: 0xff2af023
   16a1c:	umlalseq	pc, r4, sp, r8	; <UNPREDICTABLE>
   16a20:			; <UNDEFINED> instruction: 0xf0002800
   16a24:	mrc	0, 0, r8, cr9, cr10, {6}
   16a28:			; <UNDEFINED> instruction: 0x46490a10
   16a2c:	bl	fea549f4 <__read_chk@plt+0xfea4d4c8>
   16a30:	vmlal.s8	q9, d0, d0
   16a34:			; <UNDEFINED> instruction: 0xf89d8435
   16a38:	svccs	0x00007084
   16a3c:	cfmvdhrge	mvd0, pc
   16a40:	beq	4522ac <__read_chk@plt+0x44ad80>
   16a44:			; <UNDEFINED> instruction: 0xf0234631
   16a48:			; <UNDEFINED> instruction: 0xf8dafee9
   16a4c:			; <UNDEFINED> instruction: 0xf8da108c
   16a50:	cdp	0, 1, cr3, cr9, cr4, {4}
   16a54:	ldrmi	r0, [r9], #-2576	; 0xfffff5f0
   16a58:			; <UNDEFINED> instruction: 0xff0af023
   16a5c:	umlalsvc	pc, r4, sp, r8	; <UNPREDICTABLE>
   16a60:			; <UNDEFINED> instruction: 0xf47f2f00
   16a64:	cdp	14, 1, cr10, cr9, cr7, {2}
   16a68:			; <UNDEFINED> instruction: 0x46490a10
   16a6c:	bl	fe254a34 <__read_chk@plt+0xfe24d508>
   16a70:			; <UNDEFINED> instruction: 0xf6bf2800
   16a74:			; <UNDEFINED> instruction: 0xf8dfade5
   16a78:	andcs	r1, r5, #40, 8	; 0x28000000
   16a7c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   16a80:	ldmda	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16a84:	blx	ff0d2b0e <__read_chk@plt+0xff0cb5e2>
   16a88:	ldreq	pc, [r8], #-2271	; 0xfffff721
   16a8c:			; <UNDEFINED> instruction: 0x46494632
   16a90:			; <UNDEFINED> instruction: 0xf0204478
   16a94:	vstrcs	d15, [r0, #-548]	; 0xfffffddc
   16a98:	cfldrdge	mvd15, [r2, #508]	; 0x1fc
   16a9c:	ldmdals	r2, {r0, r1, r2, r3, r5, r9, sl, lr}
   16aa0:			; <UNDEFINED> instruction: 0xf6c02527
   16aa4:	strb	r2, [ip, #1280]	; 0x500
   16aa8:			; <UNDEFINED> instruction: 0x463849ff
   16aac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   16ab0:	ldmibmi	lr!, {r1, r5, r6, r7, r9, sl, sp, lr, pc}^
   16ab4:	andcs	r2, r0, r5, lsl #4
   16ab8:			; <UNDEFINED> instruction: 0x46074479
   16abc:	ldmda	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ac0:	strtmi	r4, [r8], -r4, lsl #12
   16ac4:	stmib	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ac8:	strtmi	r4, [r0], -r1, lsl #12
   16acc:	blx	fe7d2b56 <__read_chk@plt+0xfe7cb62a>
   16ad0:	ldr	r9, [r6, #2066]!	; 0x812
   16ad4:			; <UNDEFINED> instruction: 0xf6c0253a
   16ad8:	str	r2, [r2, r0, lsl #10]
   16adc:			; <UNDEFINED> instruction: 0x465849f4
   16ae0:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
   16ae4:			; <UNDEFINED> instruction: 0xf7ef9518
   16ae8:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
   16aec:	msrhi	CPSR_fc, r0, asr #32
   16af0:	ldrdcc	pc, [r4], -sl
   16af4:			; <UNDEFINED> instruction: 0xf47f2b00
   16af8:	blls	5c2824 <__read_chk@plt+0x5bb2f8>
   16afc:	svclt	0x00042b04
   16b00:			; <UNDEFINED> instruction: 0xf6c0255e
   16b04:			; <UNDEFINED> instruction: 0xf43f2500
   16b08:	strb	sl, [r1, -ip, ror #30]!
   16b0c:	ldrbtmi	r4, [r8], #-2281	; 0xfffff717
   16b10:	blx	1f52b9a <__read_chk@plt+0x1f4b66e>
   16b14:	tstlt	r9, r7, lsl r9
   16b18:	ldrbtmi	r4, [r8], #-2279	; 0xfffff719
   16b1c:	ldc2l	0, cr15, [r2], #-128	; 0xffffff80
   16b20:	cmplt	r3, r8, lsl fp
   16b24:	ldrbtmi	r4, [r8], #-2277	; 0xfffff71b
   16b28:	stc2l	0, cr15, [ip], #-128	; 0xffffff80
   16b2c:			; <UNDEFINED> instruction: 0xf7fe9818
   16b30:	stmiami	r3!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   16b34:			; <UNDEFINED> instruction: 0xf0204478
   16b38:	strtmi	pc, [r0], -r5, ror #24
   16b3c:	stmdb	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16b40:	stmiami	r0!, {r0, r9, sl, lr}^
   16b44:			; <UNDEFINED> instruction: 0xf0204478
   16b48:	ldmdals	r7, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   16b4c:	svc	0x00b2f7ef
   16b50:			; <UNDEFINED> instruction: 0xf7ef9818
   16b54:	ldmdals	r6, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   16b58:			; <UNDEFINED> instruction: 0xf7ef2509
   16b5c:	ldmibmi	sl, {r2, r6, r8, r9, fp, sp, lr, pc}^
   16b60:	andcs	r2, r0, r5, lsl #4
   16b64:			; <UNDEFINED> instruction: 0xf6c04479
   16b68:			; <UNDEFINED> instruction: 0xf7ef2500
   16b6c:	strcs	lr, [r0, -r6, asr #31]
   16b70:	blx	1352bfa <__read_chk@plt+0x134b6ce>
   16b74:	strb	r9, [r4, #-2066]!	; 0xfffff7ee
   16b78:	andcs	r4, r5, #212, 18	; 0x350000
   16b7c:			; <UNDEFINED> instruction: 0xe6674479
   16b80:	andcs	r4, r5, #3457024	; 0x34c000
   16b84:	ldrbtmi	r2, [r9], #-0
   16b88:	svc	0x00b6f7ef
   16b8c:	blx	fd2c16 <__read_chk@plt+0xfcb6ea>
   16b90:			; <UNDEFINED> instruction: 0x462248d0
   16b94:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   16b98:	blx	1d2c22 <__read_chk@plt+0x1cb6f6>
   16b9c:	beq	452408 <__read_chk@plt+0x44aedc>
   16ba0:			; <UNDEFINED> instruction: 0xf0234621
   16ba4:	ldmib	sl, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   16ba8:	mufep	f3, f1, f1
   16bac:	ldrmi	r0, [r9], #-2576	; 0xfffff5f0
   16bb0:	cdp2	0, 5, cr15, cr14, cr3, {1}
   16bb4:	umlalseq	pc, r4, sp, r8	; <UNPREDICTABLE>
   16bb8:			; <UNDEFINED> instruction: 0xf47f2800
   16bbc:	stmibmi	r6, {r2, r4, r5, r8, r9, sl, fp, sp, pc}^
   16bc0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   16bc4:	svc	0x0098f7ef
   16bc8:	blx	852c52 <__read_chk@plt+0x84b726>
   16bcc:	strtmi	r4, [r2], -r3, asr #17
   16bd0:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   16bd4:	blx	ffa52c5c <__read_chk@plt+0xffa4b730>
   16bd8:	stmibmi	r1, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   16bdc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   16be0:	svc	0x008af7ef
   16be4:	blx	4d2c6e <__read_chk@plt+0x4cb742>
   16be8:			; <UNDEFINED> instruction: 0x462248be
   16bec:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   16bf0:	blx	ff6d2c78 <__read_chk@plt+0xff6cb74c>
   16bf4:			; <UNDEFINED> instruction: 0xf10de71f
   16bf8:	strbmi	r0, [r8], -r4, ror #18
   16bfc:			; <UNDEFINED> instruction: 0xf854f023
   16c00:	ldrdne	pc, [r4], sl
   16c04:			; <UNDEFINED> instruction: 0xf0234648
   16c08:			; <UNDEFINED> instruction: 0x4649fe33
   16c0c:			; <UNDEFINED> instruction: 0xf7f04620
   16c10:	stmdacs	r0, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
   16c14:	msrhi	SPSR_sx, #64, 6
   16c18:	andcs	r4, r5, #2932736	; 0x2cc000
   16c1c:	strcs	r2, [r7, #-0]!
   16c20:			; <UNDEFINED> instruction: 0xf6c04479
   16c24:			; <UNDEFINED> instruction: 0xf7ef2500
   16c28:			; <UNDEFINED> instruction: 0xf020ef68
   16c2c:	stmiami	pc!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   16c30:	strbmi	r4, [r9], -r2, lsr #12
   16c34:			; <UNDEFINED> instruction: 0xf0204478
   16c38:			; <UNDEFINED> instruction: 0xe7affab7
   16c3c:	strb	r4, [lr], #-1541	; 0xfffff9fb
   16c40:	b	ff954c08 <__read_chk@plt+0xff94d6dc>
   16c44:			; <UNDEFINED> instruction: 0x464e46b0
   16c48:	stmdavs	r0, {r0, r1, r2, r9, sl, lr}
   16c4c:	ldc	7, cr15, [r6], {239}	; 0xef
   16c50:	tstlt	r8, r5, lsl #12
   16c54:	strcs	pc, [r0, #-1728]	; 0xfffff940
   16c58:			; <UNDEFINED> instruction: 0xf7ef6838
   16c5c:	strtmi	lr, [r1], -ip, asr #22
   16c60:	stmiami	r3!, {r1, r9, sl, lr}
   16c64:			; <UNDEFINED> instruction: 0xf0204478
   16c68:	ldmdals	r7, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   16c6c:			; <UNDEFINED> instruction: 0xf0052100
   16c70:	ldmdals	r5, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   16c74:	b	654c3c <__read_chk@plt+0x64d710>
   16c78:	beq	4524e0 <__read_chk@plt+0x44afb4>
   16c7c:	b	554c44 <__read_chk@plt+0x54d718>
   16c80:	bllt	fed54c84 <__read_chk@plt+0xfed4d758>
   16c84:	ssatmi	r4, #17, fp, lsl #19
   16c88:	andcs	r4, r5, #56, 12	; 0x3800000
   16c8c:			; <UNDEFINED> instruction: 0xf7ef4479
   16c90:			; <UNDEFINED> instruction: 0x4606ef34
   16c94:			; <UNDEFINED> instruction: 0xf7f04628
   16c98:			; <UNDEFINED> instruction: 0x4621e898
   16c9c:	ldrtmi	r4, [r0], -r2, lsl #12
   16ca0:	blx	fed52d28 <__read_chk@plt+0xfed4b7fc>
   16ca4:	beq	45250c <__read_chk@plt+0x44afe0>
   16ca8:	ldmib	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16cac:	cfldr32ne	mvfx14, [r1, #-136]!	; 0xffffff78
   16cb0:	strmi	r9, [r8], -r7, lsl #2
   16cb4:	ldc2	7, cr15, [r8], {251}	; 0xfb
   16cb8:	strmi	r9, [r4], -r7, lsl #18
   16cbc:	rsbsle	r2, r2, r0, lsl #16
   16cc0:	strtmi	r9, [r1], -fp, lsl #20
   16cc4:	blls	5bccf0 <__read_chk@plt+0x5b57c4>
   16cc8:			; <UNDEFINED> instruction: 0xf7ff9600
   16ccc:	strmi	pc, [r5], -fp, lsr #19
   16cd0:			; <UNDEFINED> instruction: 0xf7ef4620
   16cd4:	vstrcs	d14, [r0, #-520]	; 0xfffffdf8
   16cd8:	svcge	0x003df47f
   16cdc:	stmibmi	r6, {r1, r3, r4, r5, r9, sl, sp, lr, pc}
   16ce0:	andcs	r2, r0, r5, lsl #4
   16ce4:			; <UNDEFINED> instruction: 0xf7ef4479
   16ce8:	blls	612910 <__read_chk@plt+0x60b3e4>
   16cec:			; <UNDEFINED> instruction: 0xf0002b01
   16cf0:	blcs	b7498 <__read_chk@plt+0xaff6c>
   16cf4:	adcshi	pc, ip, #0
   16cf8:			; <UNDEFINED> instruction: 0xf0002b04
   16cfc:	blcs	23780c <__read_chk@plt+0x2302e0>
   16d00:	adcshi	pc, ip, #0
   16d04:			; <UNDEFINED> instruction: 0xf0002b10
   16d08:	blcs	837830 <__read_chk@plt+0x830304>
   16d0c:	sbchi	pc, r2, #0
   16d10:			; <UNDEFINED> instruction: 0xf0002b40
   16d14:			; <UNDEFINED> instruction: 0xf5b382bc
   16d18:			; <UNDEFINED> instruction: 0xf0007f80
   16d1c:			; <UNDEFINED> instruction: 0xf5b382b5
   16d20:			; <UNDEFINED> instruction: 0xf0007f00
   16d24:			; <UNDEFINED> instruction: 0xf5b38333
   16d28:			; <UNDEFINED> instruction: 0xf0006f80
   16d2c:			; <UNDEFINED> instruction: 0xf5b3832c
   16d30:			; <UNDEFINED> instruction: 0xf0004f00
   16d34:	bmi	1c779d0 <__read_chk@plt+0x1c704a4>
   16d38:			; <UNDEFINED> instruction: 0x4639447a
   16d3c:	blx	d52dc4 <__read_chk@plt+0xd4b898>
   16d40:			; <UNDEFINED> instruction: 0xf7f0e6db
   16d44:	strmi	lr, [r1], -r2, asr #16
   16d48:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
   16d4c:	blx	17d2dd4 <__read_chk@plt+0x17cb8a8>
   16d50:	stmdami	ip!, {r1, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
   16d54:			; <UNDEFINED> instruction: 0xf0204478
   16d58:	ldmdbls	r7, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   16d5c:	stmdami	sl!, {r0, r3, r4, r8, ip, sp, pc}^
   16d60:			; <UNDEFINED> instruction: 0xf0204478
   16d64:	blls	655aa8 <__read_chk@plt+0x64e57c>
   16d68:	stmdami	r8!, {r0, r1, r4, r6, r8, ip, sp, pc}^
   16d6c:			; <UNDEFINED> instruction: 0xf0204478
   16d70:	ldmdals	r8, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   16d74:	ldc2	7, cr15, [r4, #1016]	; 0x3f8
   16d78:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
   16d7c:	blx	10d2e06 <__read_chk@plt+0x10cb8da>
   16d80:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   16d84:	blx	fd2e0e <__read_chk@plt+0xfcb8e2>
   16d88:	stmdbmi	r3!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
   16d8c:	andcs	r2, r0, r5, lsl #4
   16d90:			; <UNDEFINED> instruction: 0xf7ef4479
   16d94:			; <UNDEFINED> instruction: 0xe611eeb2
   16d98:	andcs	r4, r5, #96, 18	; 0x180000
   16d9c:	ldrbtmi	r2, [r9], #-0
   16da0:	cdp	7, 10, cr15, cr10, cr15, {7}
   16da4:	stmdals	r9, {r1, r3, r9, sl, sp, lr, pc}
   16da8:	mrrc2	7, 15, pc, r0, cr5	; <UNPREDICTABLE>
   16dac:	stmdacs	r0, {r2, r9, sl, lr}
   16db0:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
   16db4:	ldmdbmi	sl, {r2, r7, r8, r9, sl, sp, lr, pc}^
   16db8:	andcs	r4, r5, #24, 12	; 0x1800000
   16dbc:			; <UNDEFINED> instruction: 0xf7ef4479
   16dc0:	ldrb	lr, [fp, #3740]!	; 0xe9c
   16dc4:	andcs	r4, r5, #1425408	; 0x15c000
   16dc8:	ldrbtmi	r2, [r9], #-0
   16dcc:	cdp	7, 9, cr15, cr4, cr15, {7}
   16dd0:	ldmdals	r7, {r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   16dd4:			; <UNDEFINED> instruction: 0xf00546b0
   16dd8:	strbmi	pc, [lr], -r9, lsr #25	; <UNPREDICTABLE>
   16ddc:	bls	fe45264c <__read_chk@plt+0xfe44b120>
   16de0:	vst1.8	{d20-d22}, [pc], r7
   16de4:			; <UNDEFINED> instruction: 0xf7ef5080
   16de8:	cdp	14, 0, cr14, cr10, cr12, {1}
   16dec:	vmov	s19, r7
   16df0:	stmdacs	r0, {r4, r7, r9, fp}
   16df4:	mvnhi	pc, r0
   16df8:	vst1.16	{d20-d22}, [pc :64], r3
   16dfc:	strbmi	r5, [r2], r0, lsl #15
   16e00:			; <UNDEFINED> instruction: 0x462646b0
   16e04:	adc	r4, ip, ip, lsl r6
   16e08:	andeq	r0, r5, ip, lsl r7
   16e0c:	andeq	r0, r0, r0, asr r7
   16e10:	andeq	r0, r5, r0, lsl #14
   16e14:	andeq	r0, r0, r8, ror r7
   16e18:	andeq	r6, r3, r0, ror r6
   16e1c:	andeq	r4, r3, r6, asr #30
   16e20:	andeq	r4, r3, ip, asr #30
   16e24:	andeq	r6, r3, r2, lsl r0
   16e28:	andeq	r6, r3, r8, lsr #32
   16e2c:	andeq	r6, r3, ip, ror r0
   16e30:	andeq	r6, r3, ip, ror r0
   16e34:	strheq	r6, [r3], -r6	; <UNPREDICTABLE>
   16e38:	andeq	r6, r3, r6, ror r1
   16e3c:	ldrdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   16e40:	andeq	r6, r3, lr, ror r0
   16e44:	andeq	r5, r3, r2, ror #22
   16e48:	muleq	r3, r4, fp
   16e4c:	andeq	r0, r5, lr, asr #3
   16e50:	andeq	r5, r3, sl, asr #23
   16e54:	andeq	r5, r3, r0, ror #21
   16e58:	andeq	r5, r3, r2, asr sl
   16e5c:	andeq	r5, r3, ip, ror fp
   16e60:	ldrdeq	r5, [r3], -lr
   16e64:	andeq	r5, r3, lr, ror fp
   16e68:	andeq	r5, r3, r6, lsl #25
   16e6c:			; <UNDEFINED> instruction: 0x00035db6
   16e70:			; <UNDEFINED> instruction: 0x00035db8
   16e74:	andeq	r4, r3, lr, asr #8
   16e78:	andeq	r4, r3, r2, asr #8
   16e7c:	andeq	r5, r3, r8, lsr #22
   16e80:	muleq	r3, r8, sl
   16e84:	andeq	r5, r3, lr, lsl #19
   16e88:	andeq	r4, r3, r2, lsl #9
   16e8c:	andeq	r5, r3, r4, lsl fp
   16e90:	muleq	r3, r4, ip
   16e94:	andeq	r5, r3, ip, asr #16
   16e98:	andeq	r5, r3, r4, lsr sp
   16e9c:			; <UNDEFINED> instruction: 0x0003a1ba
   16ea0:			; <UNDEFINED> instruction: 0x00035cba
   16ea4:	ldrdeq	r5, [r3], -r4
   16ea8:	andeq	r5, r3, r6, ror #21
   16eac:	andeq	r5, r3, r0, lsr #23
   16eb0:	andeq	r5, r3, lr, lsr #23
   16eb4:	andeq	r5, r3, r2, ror #21
   16eb8:	andeq	r5, r3, sl, lsr #21
   16ebc:	andeq	r4, r3, r2, asr #2
   16ec0:	andeq	r4, r3, r8, lsr r1
   16ec4:	andeq	r5, r3, r4, asr #21
   16ec8:			; <UNDEFINED> instruction: 0x00035ab8
   16ecc:	andeq	r5, r3, r4, lsl #13
   16ed0:	andeq	r5, r3, lr, asr #24
   16ed4:	andeq	r5, r3, lr, lsl ip
   16ed8:	andeq	r5, r3, r2, asr #23
   16edc:	andeq	r5, r3, r2, ror #23
   16ee0:	andeq	r5, r3, r6, lsr #23
   16ee4:	andeq	r5, r3, r6, asr #23
   16ee8:			; <UNDEFINED> instruction: 0x00035bb4
   16eec:	andeq	r5, r3, r0, lsl #23
   16ef0:	strdeq	r5, [r3], -ip
   16ef4:	andeq	r5, r3, r4, ror r6
   16ef8:	andeq	r5, r3, r4, lsr #20
   16efc:	andeq	r9, r3, ip, lsr lr
   16f00:	andeq	r5, r3, r6, asr r9
   16f04:	muleq	r3, ip, r8
   16f08:	andeq	r5, r3, r4, ror #16
   16f0c:	strdeq	r3, [r3], -ip
   16f10:	strdeq	r3, [r3], -r2
   16f14:	ldrdeq	sp, [r3], -r6
   16f18:	andeq	r5, r3, r8, ror #18
   16f1c:	andeq	r5, r3, r2, ror #18
   16f20:	andeq	lr, r2, ip, asr #20
   16f24:	andeq	r3, r3, r2, ror #23
   16f28:			; <UNDEFINED> instruction: 0xf0404405
   16f2c:	mrc	1, 0, r8, cr10, cr11, {4}
   16f30:			; <UNDEFINED> instruction: 0xf7ef0a90
   16f34:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   16f38:	orrshi	pc, r4, r0, asr #32
   16f3c:	svccc	0x0080f5b7
   16f40:	cmnhi	r8, r0	; <UNPREDICTABLE>
   16f44:	strpl	pc, [r0, r7, lsl #10]
   16f48:	beq	fe4527b4 <__read_chk@plt+0xfe44b288>
   16f4c:			; <UNDEFINED> instruction: 0xf7ef4639
   16f50:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
   16f54:	cmphi	fp, r0	; <UNPREDICTABLE>
   16f58:			; <UNDEFINED> instruction: 0xf08042bd
   16f5c:	mvfem	f0, #0.5
   16f60:	vmov	r0, s19
   16f64:	blne	1e999ac <__read_chk@plt+0x1e92480>
   16f68:	bcc	fe4527d8 <__read_chk@plt+0xfe44b2ac>
   16f6c:	andls	r2, sl, #1073741824	; 0x40000000
   16f70:			; <UNDEFINED> instruction: 0xf7ef4428
   16f74:	bls	2d279c <__read_chk@plt+0x2cb270>
   16f78:	ldmible	r5, {r1, r7, r9, lr}^
   16f7c:	andls	r4, sl, r3, lsr #12
   16f80:	beq	fe4527f0 <__read_chk@plt+0xfe44b2c4>
   16f84:			; <UNDEFINED> instruction: 0x46464634
   16f88:			; <UNDEFINED> instruction: 0x469a46d0
   16f8c:	cdp	7, 15, cr15, cr8, cr15, {7}
   16f90:			; <UNDEFINED> instruction: 0xf0402800
   16f94:	blls	2b737c <__read_chk@plt+0x2afe50>
   16f98:	ldmdals	r7, {r0, r2, r3, r4, sl, lr}
   16f9c:			; <UNDEFINED> instruction: 0xf0052100
   16fa0:	blge	656744 <__read_chk@plt+0x64f218>
   16fa4:	bne	fe452810 <__read_chk@plt+0xfe44b2e4>
   16fa8:	strbmi	r4, [r8], -sl, lsr #12
   16fac:			; <UNDEFINED> instruction: 0xf7ef930a
   16fb0:	strmi	lr, [r7], -r4, asr #25
   16fb4:			; <UNDEFINED> instruction: 0xf0402800
   16fb8:	blls	6372f0 <__read_chk@plt+0x62fdc4>
   16fbc:	ldmdale	r8!, {r1, r2, r8, r9, fp, sp}^
   16fc0:	stmdale	sp!, {r1, r2, r8, r9, fp, sp}^
   16fc4:			; <UNDEFINED> instruction: 0xf003e8df
   16fc8:	strteq	r3, [sp], #-51	; 0xffffffcd
   16fcc:	rsbeq	r7, pc, ip, ror #4
   16fd0:	ldrbtmi	r4, [sp], #-3568	; 0xfffff210
   16fd4:	andcs	r4, r5, #240, 18	; 0x3c0000
   16fd8:	movwcs	r2, #4096	; 0x1000
   16fdc:	movwls	r4, #29817	; 0x7479
   16fe0:	stc	7, cr15, [sl, #956]	; 0x3bc
   16fe4:	strtmi	r9, [sl], -r7, lsl #22
   16fe8:			; <UNDEFINED> instruction: 0xf6c04621
   16fec:	movwls	r2, #29440	; 0x7300
   16ff0:			; <UNDEFINED> instruction: 0xf90cf020
   16ff4:	strcs	r9, [r0, -r7, lsl #22]
   16ff8:	beq	fe452864 <__read_chk@plt+0xfe44b338>
   16ffc:			; <UNDEFINED> instruction: 0xf7f0461d
   17000:	mrc	8, 0, lr, cr8, cr4, {2}
   17004:			; <UNDEFINED> instruction: 0xf7f00a10
   17008:			; <UNDEFINED> instruction: 0x4638e850
   1700c:	stmda	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17010:	strcs	r9, [r0], #-2066	; 0xfffff7ee
   17014:	adcmi	pc, r4, sp, lsl #17
   17018:	svc	0x00e2f7ef
   1701c:			; <UNDEFINED> instruction: 0xf7ff9412
   17020:	vldrmi	d27, [lr, #420]	; 0x1a4
   17024:			; <UNDEFINED> instruction: 0xe7d5447d
   17028:	ldrbtmi	r4, [sp], #-3549	; 0xfffff223
   1702c:			; <UNDEFINED> instruction: 0xf8dae7d2
   17030:	blcs	23048 <__read_chk@plt+0x1bb1c>
   17034:	addhi	pc, r1, r0, asr #32
   17038:	strbmi	sl, [r8], -r9, lsr #18
   1703c:	cdp	7, 1, cr15, cr12, cr15, {7}
   17040:			; <UNDEFINED> instruction: 0xf0204607
   17044:	strmi	pc, [r1], -pc, lsl #28
   17048:			; <UNDEFINED> instruction: 0xf8dab920
   1704c:	blcs	23064 <__read_chk@plt+0x1bb38>
   17050:	tstcs	r8, pc, lsr r1
   17054:	andcs	sl, r0, #1179648	; 0x120000
   17058:	bl	75501c <__read_chk@plt+0x74daf0>
   1705c:	cmple	r4, r0, lsl #16
   17060:	ldrdcc	pc, [r0], -sl
   17064:	ldrtle	r0, [sl], #-1435	; 0xfffffa65
   17068:	strtmi	r9, [sl], -r8, lsl #18
   1706c:	strbmi	r4, [r8], -sp, asr #23
   17070:	stmiapl	fp, {r1, r4, r8, sl, fp, ip, pc}^
   17074:	bne	fe4528e0 <__read_chk@plt+0xfe44b3b4>
   17078:			; <UNDEFINED> instruction: 0xf7ef9500
   1707c:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
   17080:	mnfem	f5, f5
   17084:			; <UNDEFINED> instruction: 0xf7f00a90
   17088:	mrc	8, 0, lr, cr8, cr0, {0}
   1708c:			; <UNDEFINED> instruction: 0xf7f00a10
   17090:			; <UNDEFINED> instruction: 0xf8dae80c
   17094:	blcs	230ac <__read_chk@plt+0x1bb80>
   17098:	ldmibge	r2, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   1709c:	ldmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   170a0:	ldrbtmi	r4, [sp], #-3521	; 0xfffff23f
   170a4:	stclmi	7, cr14, [r1, #600]	; 0x258
   170a8:			; <UNDEFINED> instruction: 0xe793447d
   170ac:	ldrbtmi	r4, [sp], #-3520	; 0xfffff240
   170b0:	blcs	fffd0ef8 <__read_chk@plt+0xfffc99cc>
   170b4:	sbcshi	pc, pc, r0
   170b8:	strdle	r2, [r5, -pc]
   170bc:	ldrbtmi	r4, [sp], #-3517	; 0xfffff243
   170c0:	bmi	fef90ee8 <__read_chk@plt+0xfef899bc>
   170c4:			; <UNDEFINED> instruction: 0xe638447a
   170c8:	teqle	r3, sp	; <illegal shifter operand>
   170cc:	ldrbtmi	r4, [sp], #-3515	; 0xfffff245
   170d0:	ldmmi	fp!, {r7, r8, r9, sl, sp, lr, pc}
   170d4:			; <UNDEFINED> instruction: 0xf0204478
   170d8:	tstcs	r8, r7, ror #16	; <UNPREDICTABLE>
   170dc:	ldmibmi	r9!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   170e0:	ldrbtmi	r9, [r9], #-2066	; 0xfffff7ee
   170e4:	ldm	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   170e8:	ldmibmi	r7!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   170ec:	andls	r2, r7, r5, lsl #4
   170f0:	ldrbtmi	r2, [r9], #-0
   170f4:	stc	7, cr15, [r0, #-956]	; 0xfffffc44
   170f8:	strmi	r9, [r4], -r7, lsl #22
   170fc:			; <UNDEFINED> instruction: 0xf7ef4618
   17100:	strmi	lr, [r1], -r4, ror #28
   17104:			; <UNDEFINED> instruction: 0xf0204620
   17108:	blls	215314 <__read_chk@plt+0x20dde8>
   1710c:	stmibmi	pc!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   17110:	andls	r2, r7, r5, lsl #4
   17114:	ldrbtmi	r2, [r9], #-0
   17118:	stcl	7, cr15, [lr], #956	; 0x3bc
   1711c:	strmi	r9, [r5], -r7, lsl #22
   17120:			; <UNDEFINED> instruction: 0xf7ef4618
   17124:			; <UNDEFINED> instruction: 0x4621ee52
   17128:	strtmi	r4, [r8], -r2, lsl #12
   1712c:			; <UNDEFINED> instruction: 0xf86ef020
   17130:	strb	r9, [r1, -r7, lsl #22]!
   17134:	ldrbtmi	r4, [sp], #-3494	; 0xfffff25a
   17138:	stmibmi	r6!, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
   1713c:	andcs	r2, r0, r5, lsl #4
   17140:			; <UNDEFINED> instruction: 0xf7ef4479
   17144:	bmi	fe9524b4 <__read_chk@plt+0xfe94af88>
   17148:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   1714c:			; <UNDEFINED> instruction: 0xf82cf020
   17150:	stmibmi	r2!, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   17154:	andcs	r2, r0, r5, lsl #4
   17158:	ldrbtmi	r4, [r9], #-1597	; 0xfffff9c3
   1715c:	stcl	7, cr15, [ip], {239}	; 0xef
   17160:	ldrtmi	r4, [r8], -r6, lsl #12
   17164:	cdp	7, 3, cr15, cr0, cr15, {7}
   17168:	strmi	r4, [r2], -r1, lsr #12
   1716c:			; <UNDEFINED> instruction: 0xf0204630
   17170:	cdp	8, 1, cr15, cr9, cr13, {2}
   17174:			; <UNDEFINED> instruction: 0xf7ef0a90
   17178:	mrc	15, 0, lr, cr8, cr8, {4}
   1717c:			; <UNDEFINED> instruction: 0xf7ef0a10
   17180:			; <UNDEFINED> instruction: 0xf7ffef94
   17184:			; <UNDEFINED> instruction: 0xf7f0bab7
   17188:	strmi	lr, [r7], -r2, asr #16
   1718c:			; <UNDEFINED> instruction: 0xf7ef6800
   17190:			; <UNDEFINED> instruction: 0x4605e9f6
   17194:			; <UNDEFINED> instruction: 0xf6c0b108
   17198:	ldmibmi	r1, {r8, sl, sp}
   1719c:	andcs	r2, r0, r5, lsl #4
   171a0:			; <UNDEFINED> instruction: 0xf7ef4479
   171a4:	andls	lr, sl, sl, lsr #25
   171a8:			; <UNDEFINED> instruction: 0xf7ef6838
   171ac:	blls	2d1444 <__read_chk@plt+0x2c9f18>
   171b0:	ldrmi	r4, [r8], -r1, lsl #12
   171b4:			; <UNDEFINED> instruction: 0xf82af020
   171b8:	beq	fe452a24 <__read_chk@plt+0xfe44b4f8>
   171bc:	svc	0x0074f7ef
   171c0:	tstcs	r0, r7, lsl r8
   171c4:	ldc2l	0, cr15, [r4], {5}
   171c8:			; <UNDEFINED> instruction: 0xee09b995
   171cc:	usat	r5, #8, r0, lsl #21
   171d0:	ldmda	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   171d4:			; <UNDEFINED> instruction: 0xf7ef6800
   171d8:			; <UNDEFINED> instruction: 0x4605e9d2
   171dc:			; <UNDEFINED> instruction: 0xf43f2800
   171e0:	mrc	14, 0, sl, cr9, cr12, {6}
   171e4:			; <UNDEFINED> instruction: 0xf6c01a90
   171e8:	ldmdals	r7, {r8, sl, sp}
   171ec:	stc2l	0, cr15, [r0], {5}
   171f0:	andcs	r4, r5, #124, 18	; 0x1f0000
   171f4:	ldrbtmi	r2, [r9], #-0
   171f8:	blmi	1f10724 <__read_chk@plt+0x1f091f8>
   171fc:	ldmdbmi	fp!, {r0, r1, r3, r6, r9, sp}^
   17200:	ldrbtmi	r4, [fp], #-2171	; 0xfffff785
   17204:	tstcc	r4, #2030043136	; 0x79000000
   17208:			; <UNDEFINED> instruction: 0xf7ef4478
   1720c:	strtmi	lr, [r3], -r6, lsl #22
   17210:			; <UNDEFINED> instruction: 0x46464634
   17214:			; <UNDEFINED> instruction: 0x469a46d0
   17218:	svc	0x00f8f7ef
   1721c:			; <UNDEFINED> instruction: 0xf7ef6800
   17220:	strmi	lr, [r5], -lr, lsr #19
   17224:			; <UNDEFINED> instruction: 0xf6c0b108
   17228:	cfmul32	mvfx2, mvfx9, mvfx0
   1722c:			; <UNDEFINED> instruction: 0xf7ef0a90
   17230:			; <UNDEFINED> instruction: 0xe7c5ef3c
   17234:	andcs	r4, r5, #1818624	; 0x1bc000
   17238:	strbcs	r9, [r3, #-7]
   1723c:			; <UNDEFINED> instruction: 0xf6c04479
   17240:			; <UNDEFINED> instruction: 0xf7ef2500
   17244:			; <UNDEFINED> instruction: 0x4639ec5a
   17248:			; <UNDEFINED> instruction: 0xffe0f01f
   1724c:	beq	fe452ab8 <__read_chk@plt+0xfe44b58c>
   17250:	svc	0x002af7ef
   17254:	ldmdals	r7, {r0, r1, r2, r8, r9, fp, ip, pc}
   17258:			; <UNDEFINED> instruction: 0x463446d0
   1725c:			; <UNDEFINED> instruction: 0xf0054619
   17260:	strb	pc, [r5, r7, lsl #25]	; <UNPREDICTABLE>
   17264:	ldrtmi	r4, [r4], -r3, lsr #12
   17268:	ldrbmi	r4, [r0], r6, asr #12
   1726c:			; <UNDEFINED> instruction: 0xe694469a
   17270:	ldrbtmi	r4, [sl], #-2657	; 0xfffff59f
   17274:	cfstr64mi	mvdx14, [r1, #-388]!	; 0xfffffe7c
   17278:	sxtab	r4, fp, sp, ror #8
   1727c:	ldrbtmi	r4, [sl], #-2656	; 0xfffff5a0
   17280:	bmi	18507f4 <__read_chk@plt+0x18492c8>
   17284:	ldrb	r4, [r8, #-1146]	; 0xfffffb86
   17288:	ldrbtmi	r4, [sl], #-2655	; 0xfffff5a1
   1728c:	bmi	18107e8 <__read_chk@plt+0x18092bc>
   17290:	ldrb	r4, [r2, #-1146]	; 0xfffffb86
   17294:	ldrbtmi	r4, [sl], #-2654	; 0xfffff5a2
   17298:	bmi	17d07dc <__read_chk@plt+0x17c92b0>
   1729c:	strb	r4, [ip, #-1146]	; 0xfffffb86
   172a0:	andcs	r4, r5, #1523712	; 0x174000
   172a4:	ldrbtmi	r2, [r9], #-0
   172a8:	stc	7, cr15, [r6], #-956	; 0xfffffc44
   172ac:			; <UNDEFINED> instruction: 0xffaef01f
   172b0:			; <UNDEFINED> instruction: 0x4622485a
   172b4:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   172b8:			; <UNDEFINED> instruction: 0xff76f01f
   172bc:	bllt	fef152c0 <__read_chk@plt+0xfef0dd94>
   172c0:	bl	fe255284 <__read_chk@plt+0xfe24dd58>
   172c4:	svc	0x00a2f7ef
   172c8:			; <UNDEFINED> instruction: 0x464e46b0
   172cc:			; <UNDEFINED> instruction: 0xf7ef6800
   172d0:			; <UNDEFINED> instruction: 0x4605e956
   172d4:	movwcs	fp, #896	; 0x380
   172d8:	strcs	pc, [r0, #-1728]	; 0xfffff940
   172dc:	bcc	452b04 <__read_chk@plt+0x44b5d8>
   172e0:	blt	ff6d52e4 <__read_chk@plt+0xff6cddb8>
   172e4:	beq	452b50 <__read_chk@plt+0x44b624>
   172e8:			; <UNDEFINED> instruction: 0xf0234621
   172ec:	ldmib	sl, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}^
   172f0:	mufep	f3, f1, f1
   172f4:	ldrmi	r0, [r9], #-2576	; 0xfffff5f0
   172f8:	blx	feed338c <__read_chk@plt+0xfeecbe60>
   172fc:	umlalseq	pc, r4, sp, r8	; <UNPREDICTABLE>
   17300:	mrc	1, 0, fp, cr9, cr0, {7}
   17304:			; <UNDEFINED> instruction: 0x46490a10
   17308:	svc	0x003af7ef
   1730c:			; <UNDEFINED> instruction: 0xf6bf2800
   17310:	stmdbmi	r3, {r1, r4, r7, r8, r9, fp, sp, pc}^
   17314:	andcs	r2, r0, r5, lsl #4
   17318:	ldrbtmi	r2, [r9], #-1319	; 0xfffffad9
   1731c:	strcs	pc, [r0, #-1728]	; 0xfffff940
   17320:	bl	ffad52e4 <__read_chk@plt+0xffacddb8>
   17324:			; <UNDEFINED> instruction: 0xff72f01f
   17328:			; <UNDEFINED> instruction: 0x4622483e
   1732c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   17330:			; <UNDEFINED> instruction: 0xff3af01f
   17334:	bllt	2015338 <__read_chk@plt+0x200de0c>
   17338:	beq	452b60 <__read_chk@plt+0x44b634>
   1733c:	blt	feb55340 <__read_chk@plt+0xfeb4de14>
   17340:	andcs	r4, r5, #933888	; 0xe4000
   17344:			; <UNDEFINED> instruction: 0xf6c02527
   17348:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
   1734c:	bl	ff555310 <__read_chk@plt+0xff54dde4>
   17350:			; <UNDEFINED> instruction: 0xff5cf01f
   17354:			; <UNDEFINED> instruction: 0x46224835
   17358:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   1735c:			; <UNDEFINED> instruction: 0xff24f01f
   17360:	bllt	1a95364 <__read_chk@plt+0x1a8de38>
   17364:	andcs	r4, r5, #51380224	; 0x3100000
   17368:	bl	ff1d532c <__read_chk@plt+0xff1cde00>
   1736c:	strtmi	r4, [r8], -r3, lsl #13
   17370:	cdp	7, 2, cr15, cr4, cr14, {7}
   17374:	ldrbmi	r4, [r8], -r1, lsl #12
   17378:			; <UNDEFINED> instruction: 0xff48f01f
   1737c:	ldmlt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17380:	ldrbtmi	r4, [sl], #-2603	; 0xfffff5d5
   17384:	bmi	b106f0 <__read_chk@plt+0xb091c4>
   17388:	ldrb	r4, [r6], #1146	; 0x47a
   1738c:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
   17390:	svclt	0x0000e4d3
   17394:	andeq	r5, r3, r6, asr r0
   17398:	strdeq	r5, [r3], -r4
   1739c:	andeq	r4, r3, r4, asr #31
   173a0:			; <UNDEFINED> instruction: 0x00034fb2
   173a4:	andeq	r0, r0, r4, asr #14
   173a8:	andeq	r4, r3, r2, ror pc
   173ac:	andeq	r4, r3, r0, lsr #31
   173b0:	andeq	r4, r3, r6, lsl #31
   173b4:	andeq	r4, r3, sl, asr #30
   173b8:	ldrdeq	r4, [r3], -ip
   173bc:	andeq	r4, r3, sl, lsl #31
   173c0:	andeq	r5, r3, r8, lsr #8
   173c4:	andeq	r5, r3, sl, ror r4
   173c8:	andeq	r5, r3, r6, lsr r4
   173cc:	andeq	r5, r3, lr, asr #8
   173d0:	ldrdeq	r4, [r3], -lr
   173d4:	muleq	r3, r0, r3
   173d8:	andeq	r5, r3, sl, lsr #7
   173dc:	andeq	r5, r3, sl, asr #6
   173e0:	andeq	r5, r3, r0, lsl #5
   173e4:	andeq	r5, r3, r2, lsl #5
   173e8:	andeq	r5, r3, r2, lsl #12
   173ec:	strdeq	r5, [r3], -r0
   173f0:	andeq	r5, r3, r4, lsl #4
   173f4:	andeq	r5, r3, r8, lsl #4
   173f8:	andeq	r4, r3, sl, lsr lr
   173fc:	andeq	r4, r3, r0, lsl #27
   17400:	andeq	r4, r3, lr, asr #28
   17404:	andeq	r4, r3, r8, lsr lr
   17408:	andeq	r4, r3, lr, ror #28
   1740c:	andeq	r4, r3, ip, ror #27
   17410:	andeq	r4, r3, sl, asr #28
   17414:	andeq	r3, r3, r0, asr #6
   17418:	ldrdeq	r5, [r3], -lr
   1741c:	strdeq	r5, [r3], -lr
   17420:	andeq	r5, r3, sl, ror #8
   17424:	andeq	r5, r3, r6, lsl #9
   17428:	andeq	r5, r3, sl, lsr r4
   1742c:	andeq	r5, r3, sl, asr r4
   17430:	muleq	r3, r2, r2
   17434:	andeq	r4, r3, r8, lsl #26
   17438:	ldrdeq	r4, [r3], -sl
   1743c:	stmibvs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}^
   17440:			; <UNDEFINED> instruction: 0x4605b13c
   17444:	stmdavs	r4!, {r5, r9, sl, lr}
   17448:	cdp	7, 2, cr15, cr14, cr15, {7}
   1744c:	stfcss	f6, [r0], {236}	; 0xec
   17450:	ldfltd	f5, [r8, #-992]!	; 0xfffffc20
   17454:	blmi	ff669fbc <__read_chk@plt+0xff662a90>
   17458:	push	{r1, r3, r4, r5, r6, sl, lr}
   1745c:			; <UNDEFINED> instruction: 0x46804ff0
   17460:	ldrdlt	r5, [sp], r3
   17464:	strmi	r4, [sp], -r8, lsl #12
   17468:	movwls	r6, #47131	; 0xb81b
   1746c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17470:	stcl	7, cr15, [r2, #956]	; 0x3bc
   17474:	ldrbtmi	r4, [pc], #-4050	; 1747c <__read_chk@plt+0xff50>
   17478:			; <UNDEFINED> instruction: 0xf7ef4604
   1747c:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   17480:	tsthi	sp, r0	; <UNPREDICTABLE>
   17484:			; <UNDEFINED> instruction: 0xf7ef4606
   17488:	stmdavc	r4, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
   1748c:	stccs	6, cr4, [r0], {129}	; 0x81
   17490:	msrhi	SPSR_fx, r0
   17494:	svc	0x0094f7ef
   17498:	tsteq	r7, sp, lsl #2	; <UNPREDICTABLE>
   1749c:	movwcs	r4, #1610	; 0x64a
   174a0:	ldrdgt	pc, [r0], -r0
   174a4:	eoreq	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   174a8:			; <UNDEFINED> instruction: 0xf8013301
   174ac:			; <UNDEFINED> instruction: 0xf8120f01
   174b0:	tstlt	ip, r1, lsl #30
   174b4:	mvnsle	r2, r0, lsl fp
   174b8:	stmdage	r2, {r2, r3, r9, fp, sp, pc}
   174bc:			; <UNDEFINED> instruction: 0x46314413
   174c0:			; <UNDEFINED> instruction: 0xf8032200
   174c4:			; <UNDEFINED> instruction: 0xf7ef2c18
   174c8:	strmi	lr, [r4], -r6, ror #17
   174cc:			; <UNDEFINED> instruction: 0xf0402800
   174d0:	bmi	fef37804 <__read_chk@plt+0xfef302d8>
   174d4:			; <UNDEFINED> instruction: 0xf8579b02
   174d8:			; <UNDEFINED> instruction: 0xf8d99002
   174dc:	ldreq	r2, [r1]
   174e0:	adchi	pc, ip, r0, lsl #2
   174e4:			; <UNDEFINED> instruction: 0x21014ab8
   174e8:	ldmpl	sl!, {r3, r5, r9, sl, lr}
   174ec:	stmda	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   174f0:	stmdacs	r0, {r2, r9, sl, lr}
   174f4:	addhi	pc, fp, r0, asr #32
   174f8:	strmi	r4, [r2], -r3, lsl #12
   174fc:	stmdals	r2, {r0, r2, r8, sp}
   17500:	stc	7, cr15, [r0, #-952]!	; 0xfffffc48
   17504:			; <UNDEFINED> instruction: 0xf7ef4628
   17508:			; <UNDEFINED> instruction: 0x4623e878
   1750c:	strtmi	r4, [r1], -r2, lsr #12
   17510:			; <UNDEFINED> instruction: 0xf7ef4607
   17514:	strmi	lr, [r5], -r8, ror #30
   17518:			; <UNDEFINED> instruction: 0xf0002800
   1751c:			; <UNDEFINED> instruction: 0xf8d980ef
   17520:	ldrbeq	r3, [sl, -r0]
   17524:	adcshi	pc, r4, r0, lsl #2
   17528:	strtmi	sl, [fp], -r3, lsl #16
   1752c:	tstcs	r0, sl, lsr r6
   17530:	cdp	7, 3, cr15, cr4, cr14, {7}
   17534:	ldrtmi	r4, [r8], -r4, lsl #12
   17538:	b	fef554fc <__read_chk@plt+0xfef4dfd0>
   1753c:			; <UNDEFINED> instruction: 0xf0402c00
   17540:			; <UNDEFINED> instruction: 0x4640809b
   17544:	stcl	7, cr15, [r4, #956]!	; 0x3bc
   17548:	strtmi	r4, [r2], -r3, lsr #12
   1754c:	strmi	r4, [r5], -r1, lsr #12
   17550:	svc	0x0048f7ef
   17554:	stmdacs	r0, {r0, r1, r9, sl, lr}
   17558:	adcshi	pc, pc, r0
   1755c:	stmdage	r4, {r0, r5, r9, sl, lr}
   17560:			; <UNDEFINED> instruction: 0xf7ee462a
   17564:			; <UNDEFINED> instruction: 0x4604ee1c
   17568:			; <UNDEFINED> instruction: 0xf7ef4628
   1756c:			; <UNDEFINED> instruction: 0x2c00eaa4
   17570:	ldrtmi	sp, [r0], -fp, ror #2
   17574:	beq	5539b0 <__read_chk@plt+0x54c484>
   17578:	stc	7, cr15, [ip, #-956]!	; 0xfffffc44
   1757c:			; <UNDEFINED> instruction: 0x46034631
   17580:	ldrmi	r9, [lr], -r2, lsl #16
   17584:	cdp	7, 1, cr15, cr0, cr14, {7}
   17588:			; <UNDEFINED> instruction: 0x46224990
   1758c:			; <UNDEFINED> instruction: 0x46074479
   17590:			; <UNDEFINED> instruction: 0xf7ef9804
   17594:			; <UNDEFINED> instruction: 0x4605ef5a
   17598:			; <UNDEFINED> instruction: 0xf7efb1a8
   1759c:			; <UNDEFINED> instruction: 0xf10dea16
   175a0:	pkhbtmi	r0, r0, r4, lsl #20
   175a4:			; <UNDEFINED> instruction: 0xf7ee4628
   175a8:			; <UNDEFINED> instruction: 0x4621ee1e
   175ac:	ldrbmi	r4, [r2], -r0, asr #12
   175b0:	svc	0x0036f7ee
   175b4:	tstlt	r8, r3, lsl #12
   175b8:	bcs	fddd4 <__read_chk@plt+0xf68a8>
   175bc:	adchi	pc, ip, r0
   175c0:			; <UNDEFINED> instruction: 0xf7ee4640
   175c4:	bmi	fe0d2e0c <__read_chk@plt+0xfe0cb8e0>
   175c8:	ldrbmi	sl, [r0], -r6, lsl #22
   175cc:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   175d0:	strls	r9, [r0], -r1, lsl #14
   175d4:	svc	0x0012f7ef
   175d8:			; <UNDEFINED> instruction: 0xf0402800
   175dc:	ldmib	sp, {r0, r2, r5, r6, r7, pc}^
   175e0:	stmdals	r3, {r2, r8, sp}
   175e4:	ldcl	7, cr15, [r0, #956]!	; 0x3bc
   175e8:	ldrdcc	pc, [r0], -r9
   175ec:			; <UNDEFINED> instruction: 0x460407db
   175f0:	adcshi	pc, ip, r0, lsl #2
   175f4:			; <UNDEFINED> instruction: 0xf7ef9802
   175f8:	stmdals	r3, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   175fc:	ldcl	7, cr15, [r2, #952]!	; 0x3b8
   17600:			; <UNDEFINED> instruction: 0xf7ee9805
   17604:	stmdals	r4, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   17608:	stcl	7, cr15, [ip, #952]!	; 0x3b8
   1760c:			; <UNDEFINED> instruction: 0xf7efe009
   17610:			; <UNDEFINED> instruction: 0x4601ebdc
   17614:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
   17618:	ldc2l	0, cr15, [r8, #124]!	; 0x7c
   1761c:			; <UNDEFINED> instruction: 0xf7ef9802
   17620:	bmi	1b929a8 <__read_chk@plt+0x1b8b47c>
   17624:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
   17628:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1762c:	subsmi	r9, sl, fp, lsl #22
   17630:	adcshi	pc, r8, r0, asr #32
   17634:	andlt	r4, sp, r0, lsr #12
   17638:	svchi	0x00f0e8bd
   1763c:	ldrmi	r4, [r8], -r7, ror #18
   17640:			; <UNDEFINED> instruction: 0xf7ef4479
   17644:	blls	d2e5c <__read_chk@plt+0xcb930>
   17648:	strtmi	lr, [r0], -ip, asr #14
   1764c:	bl	fef55610 <__read_chk@plt+0xfef4e0e4>
   17650:	stmdami	r3!, {r0, r9, sl, lr}^
   17654:			; <UNDEFINED> instruction: 0xf01f4478
   17658:	stmdals	r2, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1765c:	stcl	7, cr15, [r0], {239}	; 0xef
   17660:			; <UNDEFINED> instruction: 0xf7ee9803
   17664:	ldrb	lr, [ip, r0, asr #27]
   17668:	bl	febd562c <__read_chk@plt+0xfebce100>
   1766c:	ldmdami	sp, {r0, r9, sl, lr}^
   17670:			; <UNDEFINED> instruction: 0xf01f4478
   17674:	ldrb	pc, [r4, fp, asr #27]	; <UNPREDICTABLE>
   17678:			; <UNDEFINED> instruction: 0xf7ef4620
   1767c:	strmi	lr, [r1], -r6, lsr #23
   17680:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
   17684:	stc2l	0, cr15, [r2, #124]	; 0x7c
   17688:			; <UNDEFINED> instruction: 0xf7ef9802
   1768c:	strb	lr, [r8, sl, lsr #25]
   17690:			; <UNDEFINED> instruction: 0xf1054856
   17694:			; <UNDEFINED> instruction: 0xf8df3aff
   17698:	mrcne	1, 3, fp, cr12, cr8, {2}
   1769c:	ldrtmi	r4, [sl], #1144	; 0x478
   176a0:	mcr2	0, 2, pc, cr12, cr15, {0}	; <UNPREDICTABLE>
   176a4:			; <UNDEFINED> instruction: 0xf81444fb
   176a8:	ldrbmi	r1, [r8], -r1, lsl #30
   176ac:	mcr2	0, 5, pc, cr10, cr15, {0}	; <UNPREDICTABLE>
   176b0:	mvnsle	r4, r2, lsr #11
   176b4:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
   176b8:	mcr2	0, 5, pc, cr4, cr15, {0}	; <UNPREDICTABLE>
   176bc:	stmdbmi	lr, {r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   176c0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   176c4:	b	655688 <__read_chk@plt+0x64e15c>
   176c8:	subsle	r2, r7, r0, lsl #24
   176cc:	strcs	r4, [r1], #-1569	; 0xfffff9df
   176d0:	ldc2	0, cr15, [ip, #124]	; 0x7c
   176d4:	strcs	pc, [r0], #-1728	; 0xfffff940
   176d8:	stmdami	r8, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}^
   176dc:			; <UNDEFINED> instruction: 0xf6c0243b
   176e0:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   176e4:	ldc2	0, cr15, [r2, #124]	; 0x7c
   176e8:			; <UNDEFINED> instruction: 0xf7ef9802
   176ec:			; <UNDEFINED> instruction: 0x4628ec7a
   176f0:	stmib	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   176f4:			; <UNDEFINED> instruction: 0xf7ee9803
   176f8:			; <UNDEFINED> instruction: 0xe792ed76
   176fc:	ldrtcs	r4, [fp], #-2112	; 0xfffff7c0
   17700:	strcs	pc, [r0], #-1728	; 0xfffff940
   17704:			; <UNDEFINED> instruction: 0xf01f4478
   17708:	stmdals	r2, {r0, r7, r8, sl, fp, ip, sp, lr, pc}
   1770c:	stcl	7, cr15, [r8], #-956	; 0xfffffc44
   17710:			; <UNDEFINED> instruction: 0xf7ef4638
   17714:			; <UNDEFINED> instruction: 0xe784e9d0
   17718:	bcs	1cb5728 <__read_chk@plt+0x1cae1fc>
   1771c:	svcge	0x0050f43f
   17720:			; <UNDEFINED> instruction: 0xf47f2a64
   17724:	stmdavc	r2, {r0, r2, r3, r6, r8, r9, sl, fp, sp, pc}^
   17728:	bcs	1ce4334 <__read_chk@plt+0x1cdce08>
   1772c:	svcge	0x0048f47f
   17730:	blcs	18758a4 <__read_chk@plt+0x186e378>
   17734:	svcge	0x0044f47f
   17738:			; <UNDEFINED> instruction: 0xf7ee4640
   1773c:	mrccs	13, 0, lr, cr4, cr4, {2}
   17740:	bmi	c4bbc4 <__read_chk@plt+0xc44698>
   17744:			; <UNDEFINED> instruction: 0x46504633
   17748:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   1774c:			; <UNDEFINED> instruction: 0xf7ef9700
   17750:	stmdacs	r0, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}
   17754:	svcge	0x0043f43f
   17758:	vpmax.s8	d20, d0, d27
   1775c:	stmdami	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, sp}
   17760:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   17764:	mrc2	0, 6, pc, cr0, cr15, {0}
   17768:	strt	r4, [r5], r3, lsr #12
   1776c:	bl	b55730 <__read_chk@plt+0xb4e204>
   17770:	stmdami	r7!, {r0, r9, sl, lr}
   17774:			; <UNDEFINED> instruction: 0xf01f4478
   17778:	ldr	pc, [fp, -r1, ror #27]!
   1777c:	ldrbtmi	r4, [ip], #-3109	; 0xfffff3db
   17780:	stmdami	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   17784:			; <UNDEFINED> instruction: 0xf6c0243f
   17788:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   1778c:	ldc2	0, cr15, [lr, #-124]!	; 0xffffff84
   17790:			; <UNDEFINED> instruction: 0xf7ef9802
   17794:	stmdals	r3, {r1, r2, r5, sl, fp, sp, lr, pc}
   17798:	stc	7, cr15, [r4, #-952]!	; 0xfffffc48
   1779c:			; <UNDEFINED> instruction: 0xf7ee9804
   177a0:	ldr	lr, [lr, -r2, lsr #26]!
   177a4:	ldmdb	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   177a8:	vpmin.s8	d20, d0, d12
   177ac:	ldmdami	ip, {r0, r2, r3, r4, r5, r6, r7, r8, ip, sp}
   177b0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   177b4:	mcr2	0, 5, pc, cr8, cr15, {0}	; <UNPREDICTABLE>
   177b8:	andeq	pc, r4, r8, ror #7
   177bc:	andeq	r0, r0, r0, asr r7
   177c0:	andeq	pc, r4, sl, asr #7
   177c4:	andeq	r0, r0, r8, ror r7
   177c8:	andeq	r0, r0, r4, asr #14
   177cc:	andeq	r5, r3, ip, lsr #6
   177d0:	andeq	r3, r3, sl, lsl #14
   177d4:	andeq	r5, r3, r6, lsr #4
   177d8:	andeq	pc, r4, sl, lsl r2	; <UNPREDICTABLE>
   177dc:	andeq	r3, r3, r4, asr #9
   177e0:	andeq	r5, r3, r8, asr #4
   177e4:			; <UNDEFINED> instruction: 0x000351b8
   177e8:	andeq	r5, r3, sl, lsl r2
   177ec:	andeq	r5, r3, r4, ror #3
   177f0:	strdeq	r5, [r3], -r0
   177f4:	andeq	r4, r3, r6, lsr #25
   177f8:	strdeq	r3, [r3], -r6
   177fc:	andeq	r5, r3, r6, ror r1
   17800:	andeq	r5, r3, r4, asr r1
   17804:	andeq	r5, r3, r6, asr #3
   17808:	muleq	r3, r8, r7
   1780c:	andeq	r5, r3, sl, asr #3
   17810:	andeq	r3, r3, r8, lsr #11
   17814:	strdeq	r9, [r3], -r6
   17818:	andeq	r5, r3, r2, asr r1
   1781c:	andeq	r5, r3, r8, asr #14
   17820:	andeq	r5, r3, sl, ror r1
   17824:	svcmi	0x00f0e92d
   17828:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   1782c:	bmi	1f7a43c <__read_chk@plt+0x1f72f10>
   17830:	ldrbtmi	r4, [sl], #-2941	; 0xfffff483
   17834:	stmdbge	r8, {r0, r1, r3, r7, ip, sp, pc}
   17838:	ldmpl	r3, {r0, r8, r9, sl, ip, pc}^
   1783c:	movwls	r6, #38939	; 0x981b
   17840:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17844:			; <UNDEFINED> instruction: 0xf7ef9002
   17848:	addlt	lr, r3, #64, 22	; 0x10000
   1784c:	svclt	0x00182800
   17850:			; <UNDEFINED> instruction: 0xf0402b3a
   17854:			; <UNDEFINED> instruction: 0xf8dd809d
   17858:			; <UNDEFINED> instruction: 0xf04f9020
   1785c:			; <UNDEFINED> instruction: 0x464c35ff
   17860:	svceq	0x0000f1b9
   17864:	blmi	1c8b968 <__read_chk@plt+0x1c8443c>
   17868:	beq	539ac <__read_chk@plt+0x4c480>
   1786c:	teqcs	sl, r0, ror lr
   17870:			; <UNDEFINED> instruction: 0x4648447b
   17874:			; <UNDEFINED> instruction: 0xf103447e
   17878:			; <UNDEFINED> instruction: 0x461a0b10
   1787c:	movwls	r3, #21028	; 0x5224
   17880:	mcr	6, 0, r3, cr8, cr4, {3}
   17884:			; <UNDEFINED> instruction: 0x46552a10
   17888:			; <UNDEFINED> instruction: 0x4654461a
   1788c:	movtcc	r3, #49720	; 0xc238
   17890:	andls	r4, r3, #208, 12	; 0xd000000
   17894:			; <UNDEFINED> instruction: 0xf7ef9304
   17898:	biclt	lr, r8, lr, lsl #28
   1789c:			; <UNDEFINED> instruction: 0xf8074607
   178a0:	stmdavc	r2, {r0, r8, r9, fp, pc}^
   178a4:	suble	r2, r4, r3, asr #20
   178a8:			; <UNDEFINED> instruction: 0x46484631
   178ac:	stcl	7, cr15, [r8], #-956	; 0xfffffc44
   178b0:	stmdacs	r0, {r1, r3, r8, sp}
   178b4:	svclt	0x00084638
   178b8:			; <UNDEFINED> instruction: 0xf7ef2401
   178bc:	teqlt	r8, ip	; <illegal shifter operand>
   178c0:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   178c4:			; <UNDEFINED> instruction: 0x4648213a
   178c8:	ldcl	7, cr15, [r4, #956]!	; 0x3bc
   178cc:	mvnle	r2, r0, lsl #16
   178d0:			; <UNDEFINED> instruction: 0xf7ef9808
   178d4:			; <UNDEFINED> instruction: 0xf1bae8f0
   178d8:			; <UNDEFINED> instruction: 0xf04f0f00
   178dc:	movwls	r0, #33536	; 0x8300
   178e0:			; <UNDEFINED> instruction: 0xf04fbf08
   178e4:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}
   178e8:			; <UNDEFINED> instruction: 0xf7efa907
   178ec:	addlt	lr, r3, #2129920	; 0x208000
   178f0:	blcs	ea9110 <__read_chk@plt+0xea1be4>
   178f4:	strls	fp, [r7, #-3848]	; 0xfffff0f8
   178f8:	blls	20b910 <__read_chk@plt+0x2043e4>
   178fc:	strls	r4, [r7, #-29]	; 0xffffffe3
   17900:	cmple	r6, r0, lsl #16
   17904:	blcs	17e510 <__read_chk@plt+0x176fe4>
   17908:	blcs	1cba78 <__read_chk@plt+0x1c454c>
   1790c:			; <UNDEFINED> instruction: 0xf015d16b
   17910:	rsbsle	r0, sl, r0, asr #32
   17914:	bmi	11e111c <__read_chk@plt+0x11d9bf0>
   17918:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   1791c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17920:	subsmi	r9, sl, r9, lsl #22
   17924:			; <UNDEFINED> instruction: 0x4630d17c
   17928:	ldc	0, cr11, [sp], #44	; 0x2c
   1792c:	pop	{r1, r8, r9, fp, pc}
   17930:	usub8mi	r8, r9, r0
   17934:			; <UNDEFINED> instruction: 0xf7ef4648
   17938:	stmdblt	r0!, {r2, r5, sl, fp, sp, lr, pc}
   1793c:	ldreq	pc, [r5, #-69]	; 0xffffffbb
   17940:	beq	93a84 <__read_chk@plt+0x8c558>
   17944:	mrc	7, 0, lr, cr8, cr0, {5}
   17948:			; <UNDEFINED> instruction: 0x46481a10
   1794c:	ldc	7, cr15, [r8], {239}	; 0xef
   17950:			; <UNDEFINED> instruction: 0xf045b920
   17954:			; <UNDEFINED> instruction: 0xf04f0511
   17958:	str	r0, [r5, r1, lsl #20]!
   1795c:	strbmi	r9, [r8], -r3, lsl #18
   17960:	stc	7, cr15, [lr], {239}	; 0xef
   17964:	stmdbls	r4, {r3, r4, r5, r8, r9, ip, sp, pc}
   17968:			; <UNDEFINED> instruction: 0xf7ef4648
   1796c:	stmdacs	r0, {r1, r3, sl, fp, sp, lr, pc}
   17970:	blls	18ba94 <__read_chk@plt+0x184568>
   17974:			; <UNDEFINED> instruction: 0xf04f4648
   17978:			; <UNDEFINED> instruction: 0xf1030a01
   1797c:			; <UNDEFINED> instruction: 0xf7ef0160
   17980:	stmdacs	r0, {sl, fp, sp, lr, pc}
   17984:			; <UNDEFINED> instruction: 0xf045d190
   17988:			; <UNDEFINED> instruction: 0xf04f0503
   1798c:	str	r0, [fp, r1, lsl #20]
   17990:	stmdbmi	r9!, {r1, r2, r9, sl, lr}
   17994:	andcs	r2, r0, r5, lsl #4
   17998:			; <UNDEFINED> instruction: 0xf7ef4479
   1799c:	strmi	lr, [r4], -lr, lsr #17
   179a0:			; <UNDEFINED> instruction: 0xf7ef4630
   179a4:			; <UNDEFINED> instruction: 0x4601ea12
   179a8:			; <UNDEFINED> instruction: 0xf01f4620
   179ac:	stmdals	r8, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   179b0:	stm	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   179b4:			; <UNDEFINED> instruction: 0xf045e7af
   179b8:			; <UNDEFINED> instruction: 0xf04f0501
   179bc:	ldrb	r0, [r3, -r1, lsl #20]!
   179c0:	andle	r1, r4, fp, ror #24
   179c4:	strbeq	pc, [r0, #-5]!	; <UNPREDICTABLE>
   179c8:	movweq	lr, #19029	; 0x4a55
   179cc:	ldmdbmi	fp, {r1, r5, r7, r8, ip, lr, pc}
   179d0:	andcs	r2, r0, r5, lsl #4
   179d4:	ldrbtmi	r2, [r9], #-1661	; 0xfffff983
   179d8:	strcs	pc, [r0], -r0, asr #13
   179dc:	stm	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   179e0:	blx	ff8d3a66 <__read_chk@plt+0xff8cc53a>
   179e4:			; <UNDEFINED> instruction: 0xf015e797
   179e8:	orrsle	r0, r3, r0, lsr #32
   179ec:	andcs	r4, r5, #20, 18	; 0x50000
   179f0:			; <UNDEFINED> instruction: 0xf6c0267d
   179f4:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   179f8:	ldmda	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   179fc:	blx	ff553a82 <__read_chk@plt+0xff54c556>
   17a00:			; <UNDEFINED> instruction: 0xf04fe789
   17a04:	ldrcs	r0, [r7, #-2561]	; 0xfffff5ff
   17a08:	stmdbmi	lr, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   17a0c:	ldrbtcs	r2, [sp], -r5, lsl #4
   17a10:	strcs	pc, [r0], -r0, asr #13
   17a14:			; <UNDEFINED> instruction: 0xf7ef4479
   17a18:			; <UNDEFINED> instruction: 0xf01fe870
   17a1c:	ldrb	pc, [sl, -r5, asr #23]!	; <UNPREDICTABLE>
   17a20:	svc	0x00d8f7ee
   17a24:	andeq	pc, r4, lr
   17a28:	andeq	r0, r0, r0, asr r7
   17a2c:	andeq	r5, r3, r8, lsl #13
   17a30:	andeq	r5, r3, r4, lsl #13
   17a34:	andeq	lr, r4, r6, lsr #30
   17a38:			; <UNDEFINED> instruction: 0x00034fb0
   17a3c:	ldrdeq	r4, [r3], -sl
   17a40:	andeq	r4, r3, lr, ror pc
   17a44:	andeq	r4, r3, r0, ror #31
   17a48:	strdlt	fp, [r3], r0
   17a4c:	strmi	r4, [sp], -r1, lsr #24
   17a50:	strbtmi	r4, [r9], -r1, lsr #22
   17a54:			; <UNDEFINED> instruction: 0x462a447c
   17a58:	svcmi	0x00204606
   17a5c:	ldrbtmi	r5, [pc], #-2275	; 17a64 <__read_chk@plt+0x10538>
   17a60:	movwls	r6, #6171	; 0x181b
   17a64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17a68:	stc	7, cr15, [r2], #-956	; 0xfffffc44
   17a6c:	stmdblt	r8, {r2, r9, sl, lr}
   17a70:	cmplt	r3, r0, lsl #22
   17a74:	blmi	62a2e4 <__read_chk@plt+0x622db8>
   17a78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17a7c:	blls	71aec <__read_chk@plt+0x6a5c0>
   17a80:	qsuble	r4, sl, r5
   17a84:	andlt	r4, r3, r0, lsr #12
   17a88:			; <UNDEFINED> instruction: 0x4630bdf0
   17a8c:			; <UNDEFINED> instruction: 0xf7fb2102
   17a90:	stmiblt	r8, {r0, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   17a94:	movwcs	fp, #12557	; 0x310d
   17a98:	blmi	4afb4c <__read_chk@plt+0x4a8620>
   17a9c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}^
   17aa0:	rscle	r2, r7, r0, lsl #22
   17aa4:	andcs	r4, r5, #16, 18	; 0x40000
   17aa8:	ldrbtmi	r2, [r9], #-0
   17aac:			; <UNDEFINED> instruction: 0xf7ef4604
   17ab0:			; <UNDEFINED> instruction: 0xf01fe824
   17ab4:			; <UNDEFINED> instruction: 0xe7ddfb79
   17ab8:	strtmi	r4, [r0], -ip, lsl #18
   17abc:	strbtcs	r2, [r4], #-517	; 0xfffffdfb
   17ac0:			; <UNDEFINED> instruction: 0xf6c04479
   17ac4:			; <UNDEFINED> instruction: 0xf7ef2400
   17ac8:			; <UNDEFINED> instruction: 0xf01fe818
   17acc:	bfc	pc, (invalid: 23:17)	; <UNPREDICTABLE>
   17ad0:	svc	0x0080f7ee
   17ad4:	andeq	lr, r4, ip, ror #27
   17ad8:	andeq	r0, r0, r0, asr r7
   17adc:	andeq	lr, r4, r2, ror #27
   17ae0:	andeq	lr, r4, r8, asr #27
   17ae4:	andeq	r0, r0, r8, ror r7
   17ae8:	andeq	r4, r3, r2, lsl #31
   17aec:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   17af0:	svcmi	0x00f0e92d
   17af4:	blhi	152fb0 <__read_chk@plt+0x14ba84>
   17af8:	beq	453324 <__read_chk@plt+0x44bdf8>
   17afc:	stmib	sp, {r0, r3, r5, r7, ip, sp, pc}^
   17b00:			; <UNDEFINED> instruction: 0xf8df130b
   17b04:			; <UNDEFINED> instruction: 0xf8df1b50
   17b08:	ldrbtmi	r3, [r9], #-2896	; 0xfffff4b0
   17b0c:	stmiapl	fp, {r1, r2, r4, r5, fp, ip, pc}^
   17b10:	ldmdavs	fp, {r0, r4, r9, sl, lr}
   17b14:			; <UNDEFINED> instruction: 0xf04f9327
   17b18:			; <UNDEFINED> instruction: 0xf8df0300
   17b1c:	andls	r3, sp, #64, 22	; 0x10000
   17b20:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   17b24:	andls	r9, sl, r2, lsl r2
   17b28:	andvc	fp, sl, r1, lsl #2
   17b2c:	andcs	r9, r0, #163840	; 0x28000
   17b30:	rsbcs	pc, ip, sp, lsl #17
   17b34:	andvs	fp, sl, r1, lsl #2
   17b38:	blcs	955ebc <__read_chk@plt+0x94e990>
   17b3c:	movwls	r5, #59547	; 0xe89b
   17b40:	bfieq	r6, fp, #16, #9
   17b44:	sbchi	pc, ip, #0, 2
   17b48:	ldrbeq	r9, [r9, #2828]	; 0xb0c
   17b4c:	addhi	pc, r7, #0, 2
   17b50:	ldrbeq	r9, [sl], -ip, lsl #22
   17b54:	addhi	pc, pc, #0, 2
   17b58:	blcs	3e794 <__read_chk@plt+0x37268>
   17b5c:	addshi	pc, r7, #0
   17b60:	blcc	55ee4 <__read_chk@plt+0x4e9b8>
   17b64:	strcs	sl, [r0], #-2071	; 0xfffff7e9
   17b68:	ldrbtmi	r9, [fp], #-1028	; 0xfffffbfc
   17b6c:			; <UNDEFINED> instruction: 0xf8df9310
   17b70:			; <UNDEFINED> instruction: 0x46263af8
   17b74:	beq	fe45339c <__read_chk@plt+0xfe44be70>
   17b78:	ldrbtmi	r4, [fp], #-1696	; 0xfffff960
   17b7c:			; <UNDEFINED> instruction: 0xf8df9307
   17b80:	ldrbtmi	r3, [fp], #-2796	; 0xfffff514
   17b84:			; <UNDEFINED> instruction: 0xf0229308
   17b88:	ldrls	pc, [r1], #-2191	; 0xfffff771
   17b8c:	strls	r9, [r3], #-1039	; 0xfffffbf1
   17b90:	strls	r9, [r9], -r5, lsl #8
   17b94:	cdpls	12, 0, cr9, cr14, cr11, {0}
   17b98:			; <UNDEFINED> instruction: 0xf7ee9805
   17b9c:	stmdals	r3, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   17ba0:	svc	0x0088f7ee
   17ba4:	strtmi	r2, [r0], -r0, lsl #2
   17ba8:	stcl	7, cr15, [r6, #952]	; 0x3b8
   17bac:	strmi	r2, [r3], -r0, lsl #2
   17bb0:	ldrmi	r4, [sp], -r0, lsr #12
   17bb4:			; <UNDEFINED> instruction: 0xf7ee9305
   17bb8:	andls	lr, r3, r0, ror #31
   17bbc:			; <UNDEFINED> instruction: 0xf0002d00
   17bc0:	svcge	0x001f82de
   17bc4:	strtmi	r2, [r0], -r0, lsl #2
   17bc8:			; <UNDEFINED> instruction: 0xf7ee463a
   17bcc:	strmi	lr, [r5], -r4, ror #25
   17bd0:	subsle	r2, r1, r0, lsl #16
   17bd4:	bne	fe655f58 <__read_chk@plt+0xfe64ea2c>
   17bd8:	andcs	r2, r0, r5, lsl #4
   17bdc:	ldrbtmi	r9, [r9], #-3593	; 0xfffff1f7
   17be0:	bleq	953d24 <__read_chk@plt+0x94c7f8>
   17be4:	svc	0x0088f7ee
   17be8:	blcs	556f0 <__read_chk@plt+0x4e1c4>
   17bec:	strtmi	r4, [r8], -r7, lsl #12
   17bf0:	stmia	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17bf4:	ldrtmi	r4, [r8], -r1, lsl #12
   17bf8:	blx	253c7e <__read_chk@plt+0x24c752>
   17bfc:	vnmlsne.f64	d9, d15, d10
   17c00:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   17c04:	tstlt	fp, sp, lsl #22
   17c08:			; <UNDEFINED> instruction: 0x4618a91b
   17c0c:	cdp2	0, 0, cr15, cr6, cr2, {1}
   17c10:			; <UNDEFINED> instruction: 0xf7ee9805
   17c14:	stmdals	r3, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
   17c18:	svc	0x004cf7ee
   17c1c:			; <UNDEFINED> instruction: 0xf7ee9812
   17c20:	blls	312b98 <__read_chk@plt+0x30b66c>
   17c24:	mulle	r2, ip, r2
   17c28:			; <UNDEFINED> instruction: 0xf7ee4620
   17c2c:	ldrsblt	lr, [r6, #-182]	; 0xffffff4a
   17c30:	ldmdavs	r6!, {r2, r4, r5, r9, sl, lr}
   17c34:	tstlt	r8, r0, ror #16
   17c38:	bl	ff3d5bf8 <__read_chk@plt+0xff3ce6cc>
   17c3c:			; <UNDEFINED> instruction: 0xf7ef4620
   17c40:			; <UNDEFINED> instruction: 0x2e00ea34
   17c44:	teqlt	r7, r4	; <illegal shifter operand>
   17c48:	stmdavs	r0!, {r1, r3, sl, fp, ip, pc}
   17c4c:			; <UNDEFINED> instruction: 0xf7efb118
   17c50:	andcs	lr, r0, #44, 20	; 0x2c000
   17c54:			; <UNDEFINED> instruction: 0xf8df6022
   17c58:			; <UNDEFINED> instruction: 0xf8df2a1c
   17c5c:	ldrbtmi	r3, [sl], #-2556	; 0xfffff604
   17c60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17c64:	subsmi	r9, sl, r7, lsr #22
   17c68:	strhi	pc, [sl], #64	; 0x40
   17c6c:	eorlt	r4, r9, r8, asr r6
   17c70:	blhi	152f6c <__read_chk@plt+0x14ba40>
   17c74:	svchi	0x00f0e8bd
   17c78:	stmibeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   17c7c:	strtmi	r2, [r0], -r1, lsl #2
   17c80:			; <UNDEFINED> instruction: 0xf7ee464a
   17c84:	strmi	lr, [r5], -r8, lsl #25
   17c88:			; <UNDEFINED> instruction: 0xd1a32800
   17c8c:	umullcc	pc, ip, sp, r8	; <UNPREDICTABLE>
   17c90:			; <UNDEFINED> instruction: 0xf0002b00
   17c94:			; <UNDEFINED> instruction: 0xf89d8174
   17c98:			; <UNDEFINED> instruction: 0xf10d306c
   17c9c:	blcs	1a654 <__read_chk@plt+0x13128>
   17ca0:			; <UNDEFINED> instruction: 0x81baf000
   17ca4:	ldrbmi	r4, [r1], -r8, asr #12
   17ca8:	b	1ad5c6c <__read_chk@plt+0x1ace740>
   17cac:	vmlal.s8	q9, d0, d0
   17cb0:			; <UNDEFINED> instruction: 0xf89d81b3
   17cb4:	blcs	23eac <__read_chk@plt+0x1c980>
   17cb8:	bichi	pc, r8, r0, asr #32
   17cbc:	beq	fe453524 <__read_chk@plt+0xfe44bff8>
   17cc0:			; <UNDEFINED> instruction: 0xf7ef4649
   17cc4:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
   17cc8:	ldmdbls	r0, {r0, r2, r4, r8, sl, fp, ip, lr, pc}
   17ccc:	andcs	r2, r0, r5, lsl #4
   17cd0:	movwls	r2, #62209	; 0xf301
   17cd4:	svc	0x0010f7ee
   17cd8:	blx	fe653d5c <__read_chk@plt+0xfe64c830>
   17cdc:	ldmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   17ce0:			; <UNDEFINED> instruction: 0xf01f4478
   17ce4:	strbmi	pc, [r8], -r1, ror #20	; <UNPREDICTABLE>
   17ce8:	stc2l	0, cr15, [ip, #-136]!	; 0xffffff78
   17cec:	stmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   17cf0:			; <UNDEFINED> instruction: 0xf01f4478
   17cf4:			; <UNDEFINED> instruction: 0xf8dffb87
   17cf8:			; <UNDEFINED> instruction: 0xf10d3988
   17cfc:			; <UNDEFINED> instruction: 0xf10d0958
   17d00:	smlsdcs	r0, r4, sl, r0
   17d04:			; <UNDEFINED> instruction: 0x9606447b
   17d08:	bcc	453530 <__read_chk@plt+0x44c004>
   17d0c:	strcc	lr, [r1, -r0]
   17d10:			; <UNDEFINED> instruction: 0x464a4653
   17d14:			; <UNDEFINED> instruction: 0x46204639
   17d18:	andhi	pc, r4, sp, asr #17
   17d1c:	andhi	pc, r0, sp, asr #17
   17d20:	bl	7d5ce4 <__read_chk@plt+0x7ce7b8>
   17d24:	blls	586a8c <__read_chk@plt+0x57f560>
   17d28:	rscsle	r2, r0, r0, lsl #22
   17d2c:			; <UNDEFINED> instruction: 0xf8dd9b07
   17d30:	stmdals	r8, {r3, r4, r6, ip, sp, pc}
   17d34:			; <UNDEFINED> instruction: 0x46591d1e
   17d38:	b	8d5cfc <__read_chk@plt+0x8ce7d0>
   17d3c:	rscle	r2, r6, r0, lsl #16
   17d40:	bleq	155ea0 <__read_chk@plt+0x14e974>
   17d44:	mvnsle	r2, r0, lsl #16
   17d48:	vnmlsvs.f64	d25, d14, d6
   17d4c:	vnmla.f16	s22, s16, s13
   17d50:	andcs	r1, r5, #16, 20	; 0x10000
   17d54:	strbcs	r2, [r7, #-0]!
   17d58:	cdp	7, 12, cr15, cr14, cr14, {7}
   17d5c:			; <UNDEFINED> instruction: 0xf01f9916
   17d60:			; <UNDEFINED> instruction: 0xf6c0fa55
   17d64:	ldrb	r2, [r2, r0, lsl #10]
   17d68:	andeq	pc, r8, r6, lsl #2
   17d6c:			; <UNDEFINED> instruction: 0xf7ef4659
   17d70:	stmdacs	r0, {r3, r9, fp, sp, lr, pc}
   17d74:	ldmdavs	r6!, {r0, r1, r3, r6, r7, ip, lr, pc}
   17d78:	mvnsle	r2, r0, lsl #28
   17d7c:	addlt	lr, r1, #60555264	; 0x39c0000
   17d80:	rscsvc	pc, pc, #70254592	; 0x4300000
   17d84:	mcrls	2, 0, r4, cr6, cr1, {4}
   17d88:	andle	r4, sl, r3, lsl #12
   17d8c:	ldrmi	r9, [fp], r9, lsl #28
   17d90:	vnmlsne.f64	d9, d15, d10
   17d94:	svclt	0x00189b0d
   17d98:	blcs	219a4 <__read_chk@plt+0x1a478>
   17d9c:	svcge	0x0034f47f
   17da0:	stccs	7, cr14, [r0, #-216]	; 0xffffff28
   17da4:	ldrhi	pc, [pc], #-64	; 17dac <__read_chk@plt+0x10880>
   17da8:	strtmi	r4, [r0], -r9, asr #12
   17dac:	b	fe255d6c <__read_chk@plt+0xfe24e840>
   17db0:	strmi	fp, [r3], -r2, lsl #5
   17db4:	eorsle	r2, sp, sl, lsr sl
   17db8:			; <UNDEFINED> instruction: 0xf0402800
   17dbc:	ldmdavs	r3!, {r0, r2, r3, r4, r8, pc}^
   17dc0:	blcs	7fa20 <__read_chk@plt+0x784f4>
   17dc4:			; <UNDEFINED> instruction: 0xf8dfdd06
   17dc8:			; <UNDEFINED> instruction: 0x463908bc
   17dcc:			; <UNDEFINED> instruction: 0xf01f4478
   17dd0:	svcls	0x0016f9eb
   17dd4:	ldmlt	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   17dd8:	ldrbtmi	r4, [fp], #1592	; 0x638
   17ddc:			; <UNDEFINED> instruction: 0xf7ee4659
   17de0:	cmnlt	r8, r0, asr #29
   17de4:			; <UNDEFINED> instruction: 0xd00342b8
   17de8:	stccc	8, cr15, [r1], {16}
   17dec:	tstle	r3, sl, lsl #22
   17df0:	blcs	eb6704 <__read_chk@plt+0xeaf1d8>
   17df4:	rscshi	pc, r0, r0
   17df8:	ldrbmi	r3, [r9], -r1
   17dfc:	cdp	7, 11, cr15, cr0, cr14, {7}
   17e00:	mvnle	r2, r0, lsl #16
   17e04:	stmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   17e08:	ldrtmi	r4, [r8], -r5, lsl #12
   17e0c:			; <UNDEFINED> instruction: 0xf7ee4479
   17e10:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
   17e14:	eorhi	pc, ip, #0
   17e18:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   17e1c:	strtmi	r2, [r8], -r5, lsl #4
   17e20:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
   17e24:			; <UNDEFINED> instruction: 0xf7ee9311
   17e28:			; <UNDEFINED> instruction: 0xf01fee68
   17e2c:	ldmdals	r6, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   17e30:	cdp	7, 4, cr15, cr0, cr14, {7}
   17e34:			; <UNDEFINED> instruction: 0xf8cd9b03
   17e38:	blcs	37fa0 <__read_chk@plt+0x30a74>
   17e3c:	stmdals	r5, {r2, r3, r6, ip, lr, pc}
   17e40:			; <UNDEFINED> instruction: 0xf7ef4619
   17e44:			; <UNDEFINED> instruction: 0x4607e99e
   17e48:	cmple	r5, r0, lsl #16
   17e4c:	ldmdbge	r3, {r2, r4, r9, fp, sp, pc}
   17e50:			; <UNDEFINED> instruction: 0x46204653
   17e54:	ldmib	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17e58:			; <UNDEFINED> instruction: 0xf0002800
   17e5c:	addlt	r8, r3, #72, 2
   17e60:	teqle	r1, sl, lsr fp
   17e64:	strtmi	r9, [r1], -r9, lsl #28
   17e68:			; <UNDEFINED> instruction: 0xf7ff4620
   17e6c:			; <UNDEFINED> instruction: 0x4601faf3
   17e70:			; <UNDEFINED> instruction: 0xf0402800
   17e74:	strtmi	r8, [r0], -sp, lsr #3
   17e78:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
   17e7c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   17e80:	blls	34c4a0 <__read_chk@plt+0x344f74>
   17e84:			; <UNDEFINED> instruction: 0xf0034620
   17e88:			; <UNDEFINED> instruction: 0xf7fb010f
   17e8c:			; <UNDEFINED> instruction: 0x4605f8b7
   17e90:			; <UNDEFINED> instruction: 0xf0002800
   17e94:	addlt	r8, r2, #-1610612733	; 0xa0000003
   17e98:			; <UNDEFINED> instruction: 0xf0002a62
   17e9c:			; <UNDEFINED> instruction: 0xf8df820f
   17ea0:	andcs	r1, r5, #244, 14	; 0x3d00000
   17ea4:	ssatmi	r4, #12, r8, asr #12
   17ea8:			; <UNDEFINED> instruction: 0xf7ee4479
   17eac:	strmi	lr, [r7], -r6, lsr #28
   17eb0:			; <UNDEFINED> instruction: 0xf7ee4628
   17eb4:	strmi	lr, [r1], -sl, lsl #31
   17eb8:			; <UNDEFINED> instruction: 0xf01f4638
   17ebc:	blls	2d6560 <__read_chk@plt+0x2cf034>
   17ec0:	svclt	0x00181e1f
   17ec4:	ldr	r2, [sp], r1, lsl #14
   17ec8:	svc	0x007ef7ee
   17ecc:			; <UNDEFINED> instruction: 0xf8df4601
   17ed0:	ldrbtmi	r0, [r8], #-1992	; 0xfffff838
   17ed4:			; <UNDEFINED> instruction: 0xf99af01f
   17ed8:	blcs	2beaf0 <__read_chk@plt+0x2b75c4>
   17edc:	teqhi	r8, r0	; <UNPREDICTABLE>
   17ee0:			; <UNDEFINED> instruction: 0xf7ee9812
   17ee4:			; <UNDEFINED> instruction: 0xee19ea7a
   17ee8:	bge	49a730 <__read_chk@plt+0x493204>
   17eec:			; <UNDEFINED> instruction: 0xf8cd4621
   17ef0:			; <UNDEFINED> instruction: 0xf7fb8048
   17ef4:	stmdacs	r0, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   17ef8:	orrhi	pc, r3, r0, asr #32
   17efc:			; <UNDEFINED> instruction: 0x07db6833
   17f00:	ldmdals	r2, {r1, r2, r3, r5, r6, sl, ip, lr, pc}
   17f04:			; <UNDEFINED> instruction: 0xf7ff4621
   17f08:	stmdacs	r0, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
   17f0c:	orrshi	pc, r7, r0, asr #32
   17f10:			; <UNDEFINED> instruction: 0x46499812
   17f14:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
   17f18:	stmdacs	r0, {r0, r1, r9, sl, lr}
   17f1c:	svcge	0x0036f47f
   17f20:	bls	13eb80 <__read_chk@plt+0x137654>
   17f24:			; <UNDEFINED> instruction: 0xf0c04293
   17f28:	ldmdals	r2, {r4, r7, r8, pc}
   17f2c:			; <UNDEFINED> instruction: 0xf7ff2104
   17f30:			; <UNDEFINED> instruction: 0x4603fc79
   17f34:			; <UNDEFINED> instruction: 0xf47f2800
   17f38:	andls	sl, r6, r9, lsr #30
   17f3c:	andcs	r2, r1, r4, lsr #2
   17f40:	bl	fe755f00 <__read_chk@plt+0xfe74e9d4>
   17f44:	strmi	r9, [r5], -r6, lsl #22
   17f48:			; <UNDEFINED> instruction: 0xf0002800
   17f4c:	strtmi	r8, [r0], -r6, lsl #6
   17f50:			; <UNDEFINED> instruction: 0xf7ee9306
   17f54:			; <UNDEFINED> instruction: 0xf105e822
   17f58:	strtmi	r0, [r0], -r8, lsl #2
   17f5c:			; <UNDEFINED> instruction: 0xf7f9606c
   17f60:	blls	29732c <__read_chk@plt+0x28fe00>
   17f64:	eorvs	r6, fp, r2, ror r8
   17f68:	bcs	3eb88 <__read_chk@plt+0x3765c>
   17f6c:	blls	14c49c <__read_chk@plt+0x144f70>
   17f70:	movwcc	r9, #7186	; 0x1c12
   17f74:	movwls	r9, #17673	; 0x4509
   17f78:	subhi	pc, r8, sp, asr #17
   17f7c:			; <UNDEFINED> instruction: 0xf89de60c
   17f80:	blcs	24178 <__read_chk@plt+0x1cc4c>
   17f84:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
   17f88:	beq	fe4537f0 <__read_chk@plt+0xfe44c2c4>
   17f8c:			; <UNDEFINED> instruction: 0xf7ef4639
   17f90:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   17f94:	mcrge	6, 5, pc, cr15, cr15, {5}	; <UNPREDICTABLE>
   17f98:			; <UNDEFINED> instruction: 0x1700f8df
   17f9c:	andcs	r2, r0, r5, lsl #4
   17fa0:	ldrbtmi	r9, [r9], #-3593	; 0xfffff1f7
   17fa4:	bleq	19d40e8 <__read_chk@plt+0x19ccbbc>
   17fa8:	stc	7, cr15, [r6, #952]!	; 0x3b8
   17fac:	blcs	55ab4 <__read_chk@plt+0x4e588>
   17fb0:			; <UNDEFINED> instruction: 0xf92cf01f
   17fb4:	usateq	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   17fb8:			; <UNDEFINED> instruction: 0xf01f4478
   17fbc:			; <UNDEFINED> instruction: 0x4638f8f5
   17fc0:	stc2	0, cr15, [r0], {34}	; 0x22
   17fc4:			; <UNDEFINED> instruction: 0x06dcf8df
   17fc8:			; <UNDEFINED> instruction: 0xf01f4478
   17fcc:	blls	2d6840 <__read_chk@plt+0x2cf314>
   17fd0:	svclt	0x00181e1f
   17fd4:	ldr	r2, [r5], -r1, lsl #14
   17fd8:			; <UNDEFINED> instruction: 0xf7ee4638
   17fdc:	str	lr, [r9, -ip, ror #26]!
   17fe0:			; <UNDEFINED> instruction: 0x06c4f8df
   17fe4:			; <UNDEFINED> instruction: 0xf01f4478
   17fe8:			; <UNDEFINED> instruction: 0xf8dff9a9
   17fec:	ldmdbls	r2, {r6, r7, r9, sl}
   17ff0:			; <UNDEFINED> instruction: 0xf7fd4478
   17ff4:	str	pc, [r4, r3, lsr #25]
   17ff8:			; <UNDEFINED> instruction: 0xf47f2a74
   17ffc:	movwcs	sl, #7879	; 0x1ec7
   18000:			; <UNDEFINED> instruction: 0xe7179311
   18004:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   18008:	andcs	r4, r5, #24, 12	; 0x1800000
   1800c:			; <UNDEFINED> instruction: 0xf7ee4479
   18010:			; <UNDEFINED> instruction: 0xf01fed74
   18014:	str	pc, [sl, r9, asr #17]!
   18018:			; <UNDEFINED> instruction: 0x46494650
   1801c:	blx	fffd40ae <__read_chk@plt+0xfffccb82>
   18020:			; <UNDEFINED> instruction: 0x307cf89d
   18024:			; <UNDEFINED> instruction: 0xf89db92b
   18028:	blcs	24260 <__read_chk@plt+0x1cd34>
   1802c:	mcrge	4, 2, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   18030:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx1
   18034:			; <UNDEFINED> instruction: 0x46390a90
   18038:	stmia	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1803c:	blle	feae2044 <__read_chk@plt+0xfeadab18>
   18040:	umullcc	pc, ip, sp, r8	; <UNPREDICTABLE>
   18044:			; <UNDEFINED> instruction: 0xf47f2b00
   18048:			; <UNDEFINED> instruction: 0xe654ae39
   1804c:	beq	fe4538b4 <__read_chk@plt+0xfe44c388>
   18050:			; <UNDEFINED> instruction: 0xf7ef4639
   18054:	stmdacs	r0, {r1, r2, r4, r7, fp, sp, lr, pc}
   18058:	mrcge	6, 1, APSR_nzcv, cr0, cr15, {5}
   1805c:	stmdals	fp, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   18060:			; <UNDEFINED> instruction: 0xf7ff2105
   18064:	pkhtbmi	pc, r3, pc, asr #23	; <UNPREDICTABLE>
   18068:			; <UNDEFINED> instruction: 0xf47f2800
   1806c:	blls	343844 <__read_chk@plt+0x33c318>
   18070:			; <UNDEFINED> instruction: 0xf57f065a
   18074:	stmdals	fp, {r0, r4, r5, r6, r8, sl, fp, sp, pc}
   18078:			; <UNDEFINED> instruction: 0xf7ff2106
   1807c:	pkhtbmi	pc, r3, r3, asr #23	; <UNPREDICTABLE>
   18080:			; <UNDEFINED> instruction: 0xf47f2800
   18084:	blls	38382c <__read_chk@plt+0x37c300>
   18088:			; <UNDEFINED> instruction: 0xf47f2b00
   1808c:			; <UNDEFINED> instruction: 0xf8dfad69
   18090:	bge	55d928 <__read_chk@plt+0x5563fc>
   18094:	movwcs	r9, #18443	; 0x480b
   18098:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
   1809c:			; <UNDEFINED> instruction: 0xf7eeaa16
   180a0:	strmi	lr, [r3], r2, lsr #19
   180a4:			; <UNDEFINED> instruction: 0xf47f2800
   180a8:	bls	58361c <__read_chk@plt+0x57c0f0>
   180ac:			; <UNDEFINED> instruction: 0xf47f2a04
   180b0:	bls	5c3614 <__read_chk@plt+0x5bc0e8>
   180b4:			; <UNDEFINED> instruction: 0xf43f2a00
   180b8:			; <UNDEFINED> instruction: 0xf021ad53
   180bc:	bls	5d7820 <__read_chk@plt+0x5d02f4>
   180c0:	andvc	pc, r7, r0, lsl #4
   180c4:			; <UNDEFINED> instruction: 0xf6ff4290
   180c8:	blls	3c35fc <__read_chk@plt+0x3bc0d0>
   180cc:	bcs	3223c <__read_chk@plt+0x2ad10>
   180d0:	cfstrdge	mvd15, [r1, #252]	; 0xfc
   180d4:	strbeq	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   180d8:			; <UNDEFINED> instruction: 0xf01f4478
   180dc:	ldr	pc, [sl, #2149]!	; 0x865
   180e0:	ldrbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   180e4:	ldrbtmi	r9, [r8], #-2315	; 0xfffff6f5
   180e8:	stc2	7, cr15, [r8], #-1012	; 0xfffffc0c
   180ec:	strtmi	lr, [r0], -ip, lsr #10
   180f0:	ldmdb	lr!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   180f4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   180f8:	ldmdals	r4, {r1, r3, r6, ip, lr, pc}
   180fc:			; <UNDEFINED> instruction: 0xf7ee4639
   18100:	hvclt	36576	; 0x8ee0
   18104:			; <UNDEFINED> instruction: 0xf7ef9905
   18108:	stmdblt	r8!, {r2, r3, r4, r5, fp, sp, lr, pc}
   1810c:			; <UNDEFINED> instruction: 0x46299815
   18110:	stc2	0, cr15, [ip], #124	; 0x7c
   18114:	suble	r2, sl, r0, lsl #16
   18118:	teqlt	r3, r3, lsl fp
   1811c:	tstcs	r0, sl, asr #12
   18120:			; <UNDEFINED> instruction: 0xf7ee4620
   18124:	stmdacs	r0, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
   18128:	ldmdals	r6, {r0, r1, r3, r4, r5, ip, lr, pc}
   1812c:	stcl	7, cr15, [r2], {238}	; 0xee
   18130:			; <UNDEFINED> instruction: 0xf7ee9813
   18134:	ldmdals	r4, {r6, r7, sl, fp, sp, lr, pc}
   18138:	ldmib	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1813c:			; <UNDEFINED> instruction: 0xf7ee9815
   18140:			; <UNDEFINED> instruction: 0x4628ecba
   18144:	ldc	7, cr15, [r6], #952	; 0x3b8
   18148:	blcs	2bed60 <__read_chk@plt+0x2b7834>
   1814c:	mcrge	4, 6, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   18150:	strbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   18154:	cdpls	2, 0, cr2, cr9, cr5, {0}
   18158:	andcs	r4, r0, r9, ror r4
   1815c:	bleq	e542a0 <__read_chk@plt+0xe4cd74>
   18160:	stcl	7, cr15, [sl], {238}	; 0xee
   18164:	blcs	55c6c <__read_chk@plt+0x4e740>
   18168:			; <UNDEFINED> instruction: 0xf850f01f
   1816c:	vnmlsne.f64	d9, d15, d10
   18170:	svclt	0x00189b0d
   18174:	blcs	21d80 <__read_chk@plt+0x1a854>
   18178:	cfstrdge	mvd15, [r6, #-508]	; 0xfffffe04
   1817c:			; <UNDEFINED> instruction: 0xf8dfe548
   18180:	andcs	r1, r5, #68, 10	; 0x11000000
   18184:			; <UNDEFINED> instruction: 0xf04f9e09
   18188:	stmdals	r5, {r2, r5, r8, r9, fp}
   1818c:			; <UNDEFINED> instruction: 0xe7e74479
   18190:	cdp	7, 1, cr15, cr10, cr14, {7}
   18194:			; <UNDEFINED> instruction: 0xf8df4601
   18198:	ldrbtmi	r0, [r8], #-1328	; 0xfffffad0
   1819c:			; <UNDEFINED> instruction: 0xf836f01f
   181a0:	ldmdbls	r6, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   181a4:			; <UNDEFINED> instruction: 0xf01f9813
   181a8:	stmdacs	r0, {r0, r5, r6, sl, fp, ip, sp, lr, pc}
   181ac:	ldmdals	r6, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}
   181b0:			; <UNDEFINED> instruction: 0xf7ee9e09
   181b4:	ldmdals	r3, {r7, sl, fp, sp, lr, pc}
   181b8:	ldcl	7, cr15, [ip], #-952	; 0xfffffc48
   181bc:			; <UNDEFINED> instruction: 0xf7ef9814
   181c0:	ldmdals	r5, {r4, r6, r8, fp, sp, lr, pc}
   181c4:	ldcl	7, cr15, [r6], #-952	; 0xfffffc48
   181c8:			; <UNDEFINED> instruction: 0xf7ee4628
   181cc:			; <UNDEFINED> instruction: 0xe64aec74
   181d0:	andcs	r9, r0, sl, lsl #22
   181d4:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   181d8:	bne	7e09f4 <__read_chk@plt+0x7d94c8>
   181dc:	svclt	0x00184479
   181e0:			; <UNDEFINED> instruction: 0xf7ee2701
   181e4:			; <UNDEFINED> instruction: 0xf01fec8a
   181e8:	stmdbls	r4, {r0, r4, fp, ip, sp, lr, pc}
   181ec:			; <UNDEFINED> instruction: 0x23242238
   181f0:	andcs	pc, r0, #192, 12	; 0xc000000
   181f4:	movwcs	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   181f8:	svclt	0x00142900
   181fc:			; <UNDEFINED> instruction: 0x469b4693
   18200:	bls	2d1608 <__read_chk@plt+0x2ca0dc>
   18204:	cdpls	2, 0, cr11, cr9, cr3, {4}
   18208:	cfmsub32ne	mvax0, mvfx4, mvfx7, mvfx5
   1820c:	andeq	pc, r5, #79	; 0x4f
   18210:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   18214:	eorsle	r2, r7, fp, lsl fp
   18218:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1821c:			; <UNDEFINED> instruction: 0xf04f2000
   18220:			; <UNDEFINED> instruction: 0xf6c00bb9
   18224:	ldrbtmi	r2, [r9], #-2816	; 0xfffff500
   18228:	stcl	7, cr15, [r6], #-952	; 0xfffffc48
   1822c:	strtmi	r4, [r8], -r0, lsl #13
   18230:	stcl	7, cr15, [sl, #952]	; 0x3b8
   18234:	strbmi	r4, [r0], -r1, lsl #12
   18238:			; <UNDEFINED> instruction: 0xffe8f01e
   1823c:			; <UNDEFINED> instruction: 0xf8dfe4e2
   18240:	andcs	r1, r5, #148, 8	; 0x94000000
   18244:	ldrbtmi	r9, [r9], #-3593	; 0xfffff1f7
   18248:			; <UNDEFINED> instruction: 0xf8dfe787
   1824c:	andcs	r1, r5, #140, 8	; 0x8c000000
   18250:			; <UNDEFINED> instruction: 0xf04f9e09
   18254:	ldrbtmi	r0, [r9], #-2872	; 0xfffff4c8
   18258:	blcs	55d60 <__read_chk@plt+0x4e834>
   1825c:	mcrr	7, 14, pc, ip, cr14	; <UNPREDICTABLE>
   18260:			; <UNDEFINED> instruction: 0xf01e9916
   18264:	blls	2d81b8 <__read_chk@plt+0x2d0c8c>
   18268:	svclt	0x00181e1f
   1826c:	strb	r2, [r9], #1793	; 0x701
   18270:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18274:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   18278:	ldc	7, cr15, [lr], #-952	; 0xfffffc48
   1827c:			; <UNDEFINED> instruction: 0xff94f01e
   18280:			; <UNDEFINED> instruction: 0xf7ee9816
   18284:	ldrb	lr, [r5, #3096]	; 0xc18
   18288:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1828c:			; <UNDEFINED> instruction: 0xf04f2000
   18290:			; <UNDEFINED> instruction: 0xf6c00bb9
   18294:	ldrbtmi	r2, [r9], #-2816	; 0xfffff500
   18298:	stc	7, cr15, [lr], #-952	; 0xfffffc48
   1829c:			; <UNDEFINED> instruction: 0xffb6f01e
   182a0:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   182a4:			; <UNDEFINED> instruction: 0xf01e4478
   182a8:	stmdals	r5, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   182ac:	blx	3d62aa <__read_chk@plt+0x3ced7e>
   182b0:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   182b4:			; <UNDEFINED> instruction: 0xf01f4478
   182b8:	strt	pc, [r3], #2213	; 0x8a5
   182bc:	strtne	pc, [ip], #-2271	; 0xfffff721
   182c0:	ldrbmi	r2, [r8], -r5, lsl #4
   182c4:			; <UNDEFINED> instruction: 0xf7ee4479
   182c8:			; <UNDEFINED> instruction: 0xf01eec18
   182cc:	qadd8mi	pc, r0, pc	; <UNPREDICTABLE>
   182d0:			; <UNDEFINED> instruction: 0xf9b4f7fd
   182d4:	ldrne	pc, [r8], #-2271	; 0xfffff721
   182d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   182dc:	ldrbmi	r4, [r8], -r0, lsl #13
   182e0:	stc	7, cr15, [sl], {238}	; 0xee
   182e4:			; <UNDEFINED> instruction: 0xf1b84641
   182e8:			; <UNDEFINED> instruction: 0xf0000f00
   182ec:			; <UNDEFINED> instruction: 0xf01e8152
   182f0:			; <UNDEFINED> instruction: 0xf8dfff5b
   182f4:	strtmi	r0, [r1], -r0, lsl #8
   182f8:			; <UNDEFINED> instruction: 0xf7fd4478
   182fc:	blls	2d6f80 <__read_chk@plt+0x2cfa54>
   18300:			; <UNDEFINED> instruction: 0xf0002b00
   18304:			; <UNDEFINED> instruction: 0xf8c3813f
   18308:			; <UNDEFINED> instruction: 0x21248000
   1830c:			; <UNDEFINED> instruction: 0xf7ee2001
   18310:			; <UNDEFINED> instruction: 0x4680e9b6
   18314:			; <UNDEFINED> instruction: 0xf0002800
   18318:	strtmi	r8, [r0], -r1, lsr #2
   1831c:	cdp	7, 3, cr15, cr12, cr13, {7}
   18320:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
   18324:			; <UNDEFINED> instruction: 0xf8c84620
   18328:			; <UNDEFINED> instruction: 0xf7f94004
   1832c:	blls	3d6f60 <__read_chk@plt+0x3cfa34>
   18330:	andvs	pc, r0, r8, asr #17
   18334:	mvnslt	r6, sl, asr r8
   18338:	movtlt	r9, #47882	; 0xbb0a
   1833c:	teqlt	sl, #1703936	; 0x1a0000
   18340:	ldrbtmi	r4, [r8], #-2285	; 0xfffff713
   18344:			; <UNDEFINED> instruction: 0xff30f01e
   18348:	ldmdavs	sl, {r1, r2, r3, r8, r9, fp, ip, pc}^
   1834c:	blcs	3ef90 <__read_chk@plt+0x37a64>
   18350:	msrhi	CPSR_sxc, r0
   18354:	bleq	1994498 <__read_chk@plt+0x198cf6c>
   18358:	blcs	55e60 <__read_chk@plt+0x4e934>
   1835c:	strbmi	r9, [r6], -sl, lsl #22
   18360:	svclt	0x00181e1f
   18364:	bcs	21f70 <__read_chk@plt+0x1aa44>
   18368:	cfstrdge	mvd15, [ip], {63}	; 0x3f
   1836c:	strbmi	r4, [r6], -r3, ror #17
   18370:			; <UNDEFINED> instruction: 0xf01e4478
   18374:	strb	pc, [r5], #-3865	; 0xfffff0e7	; <UNPREDICTABLE>
   18378:	cmnlt	r3, pc, lsl #22
   1837c:			; <UNDEFINED> instruction: 0xf04f9b0a
   18380:	strbmi	r0, [r6], -r5, ror #22
   18384:	blcs	55e8c <__read_chk@plt+0x4e960>
   18388:	svclt	0x00181e1f
   1838c:	ldrt	r2, [r9], #-1793	; 0xfffff8ff
   18390:	ldrbtmi	r4, [r8], #-2267	; 0xfffff725
   18394:			; <UNDEFINED> instruction: 0xff08f01e
   18398:	blls	4922f8 <__read_chk@plt+0x48adcc>
   1839c:			; <UNDEFINED> instruction: 0xf0402b00
   183a0:	blls	338850 <__read_chk@plt+0x331324>
   183a4:	addvs	pc, r0, r3, lsl r4	; <UNPREDICTABLE>
   183a8:	blls	34c8d4 <__read_chk@plt+0x3453a8>
   183ac:	sbceq	pc, r0, #3
   183b0:	suble	r2, r4, r0, asr #20
   183b4:	bcc	453c20 <__read_chk@plt+0x44c6f4>
   183b8:	bcs	32a28 <__read_chk@plt+0x2b4fc>
   183bc:	smlawthi	r6, r0, r2, pc	; <UNPREDICTABLE>
   183c0:	vpmax.u8	d2, d0, d10
   183c4:	blmi	ff3f88b0 <__read_chk@plt+0xff3f1384>
   183c8:	cdp	2, 0, cr3, cr9, cr1, {0}
   183cc:	ssatmi	r4, #27, r0, lsl #21
   183d0:	mrc	4, 0, r4, cr9, cr11, {3}
   183d4:			; <UNDEFINED> instruction: 0x46056a10
   183d8:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx4
   183dc:	blmi	ff2a6c24 <__read_chk@plt+0xff29f6f8>
   183e0:	ldrbtmi	r9, [fp], #-4
   183e4:	bcc	fe453c0c <__read_chk@plt+0xfe44c6e0>
   183e8:	bcc	453c54 <__read_chk@plt+0x44c728>
   183ec:			; <UNDEFINED> instruction: 0x465a619a
   183f0:	pkhbtmi	r4, r3, r7, lsl #12
   183f4:			; <UNDEFINED> instruction: 0xb125e009
   183f8:	tstle	lr, lr, asr sp
   183fc:			; <UNDEFINED> instruction: 0xf04f2500
   18400:	stmdavs	r4!, {r0, r9, fp}
   18404:			; <UNDEFINED> instruction: 0xf0002c00
   18408:	stmdavs	r1!, {r0, r2, r3, r7, pc}^
   1840c:			; <UNDEFINED> instruction: 0xf0002900
   18410:	blls	3b8838 <__read_chk@plt+0x3b130c>
   18414:	ldmdavs	fp, {r5, r7, r8, sl, lr}^
   18418:	bllt	50c504 <__read_chk@plt+0x504fd8>
   1841c:	ldrtmi	r2, [r0], -r0, lsl #4
   18420:			; <UNDEFINED> instruction: 0xf88cf7f7
   18424:	lfmcs	f3, 3, [pc, #-532]	; 18218 <__read_chk@plt+0x10cec>
   18428:	ldclcs	0, cr13, [pc, #-248]	; 18338 <__read_chk@plt+0x10e0c>
   1842c:			; <UNDEFINED> instruction: 0x2d60d9e3
   18430:	strcs	sp, [r0, #-259]	; 0xfffffefd
   18434:	bleq	94578 <__read_chk@plt+0x8d04c>
   18438:	strmi	lr, [r5], -r3, ror #15
   1843c:	blls	3d23c8 <__read_chk@plt+0x3cae9c>
   18440:	mvnlt	r6, sl, asr r8
   18444:			; <UNDEFINED> instruction: 0xb1bd9d0a
   18448:			; <UNDEFINED> instruction: 0xb1aa682a
   1844c:	strbmi	r4, [r6], -pc, lsr #17
   18450:			; <UNDEFINED> instruction: 0xf01e4478
   18454:	stmdavs	sl!, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   18458:	eorsle	r2, r4, r0, lsl #20
   1845c:			; <UNDEFINED> instruction: 0xf7ff2700
   18460:			; <UNDEFINED> instruction: 0xee18bbd1
   18464:	andcs	r1, r5, #16, 20	; 0x10000
   18468:			; <UNDEFINED> instruction: 0xf7ee2000
   1846c:	stmdavs	r1!, {r1, r2, r6, r8, r9, fp, sp, lr, pc}^
   18470:	blx	fd646e <__read_chk@plt+0xfcef42>
   18474:	ldrb	r6, [r1, r1, ror #16]
   18478:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
   1847c:	mrc2	0, 4, pc, cr4, cr14, {0}
   18480:	mvnslt	r9, sl, lsl #22
   18484:	ldmdavs	sl, {r1, r3, r8, r9, fp, ip, pc}
   18488:	strbmi	fp, [r6], -r2, ror #3
   1848c:	blcs	5242c <__read_chk@plt+0x4af00>
   18490:	mrc	0, 0, sp, cr8, cr7, {5}
   18494:	andcs	r1, r5, #144, 20	; 0x90000
   18498:			; <UNDEFINED> instruction: 0xf7ee2000
   1849c:			; <UNDEFINED> instruction: 0xf8d8eb2e
   184a0:			; <UNDEFINED> instruction: 0xf7fd1004
   184a4:	str	pc, [ip, r5, lsr #22]!
   184a8:	ldrtmi	r6, [r0], -r1, ror #16
   184ac:	stc2	7, cr15, [sl], #992	; 0x3e0
   184b0:	eorsle	r2, r1, r0, lsl #16
   184b4:	lfmcs	f3, 3, [pc, #-532]	; 182a8 <__read_chk@plt+0x10d7c>
   184b8:	movwcs	fp, #7938	; 0x1f02
   184bc:	movwls	r2, #17664	; 0x4500
   184c0:			; <UNDEFINED> instruction: 0xe7b2d09f
   184c4:			; <UNDEFINED> instruction: 0xf0214646
   184c8:			; <UNDEFINED> instruction: 0x9016fbd1
   184cc:	shadd8mi	r4, r5, r1
   184d0:	subhi	pc, r4, #14614528	; 0xdf0000
   184d4:	ldrbtmi	r4, [r8], #1151	; 0x47f
   184d8:	stmdavs	sp!, {r0, sp, lr, pc}
   184dc:	stmdavs	r8!, {r0, r2, r3, r4, r5, r7, r8, ip, sp, pc}^
   184e0:	strbmi	r2, [sl], -r4, lsl #6
   184e4:			; <UNDEFINED> instruction: 0xf7ed4639
   184e8:	stmdacs	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   184ec:			; <UNDEFINED> instruction: 0xf7eed0f5
   184f0:	strmi	lr, [r1], -ip, ror #24
   184f4:			; <UNDEFINED> instruction: 0xf01e4640
   184f8:	strb	pc, [lr, r9, lsl #29]!	; <UNPREDICTABLE>
   184fc:	tstlt	fp, sl, lsl #22
   18500:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   18504:	blx	fecd4592 <__read_chk@plt+0xfeccd066>
   18508:	mcrcs	0, 0, r9, cr0, cr6, {0}
   1850c:			; <UNDEFINED> instruction: 0xf04fd1de
   18510:	ldrbmi	r0, [pc], -r0, lsl #22
   18514:	bllt	1dd6518 <__read_chk@plt+0x1dcefec>
   18518:	stmdavs	r1!, {r1, r9, sl, lr}^
   1851c:			; <UNDEFINED> instruction: 0xf7f74630
   18520:	strb	pc, [r7, sp, lsl #16]	; <UNPREDICTABLE>
   18524:			; <UNDEFINED> instruction: 0x4657463b
   18528:			; <UNDEFINED> instruction: 0x469b46da
   1852c:	bcc	453d98 <__read_chk@plt+0x44c86c>
   18530:	vnmls.f32	s18, s18, s28
   18534:	ldmdavs	r2, {r4, r7, r9, fp, lr}^
   18538:	stmdbcc	r1, {r0, r3, r4, r7, r8, fp, sp, lr}
   1853c:	stmiblt	sp!, {r0, r3, r4, r7, r8, sp, lr}^
   18540:	cmple	fp, r0, lsl #30
   18544:	bllt	eff15c <__read_chk@plt+0xef7c30>
   18548:	svceq	0x0000f1ba
   1854c:	svcge	0x0077f43f
   18550:	bleq	1854694 <__read_chk@plt+0x184d168>
   18554:	blcs	5605c <__read_chk@plt+0x4eb30>
   18558:	cdpls	7, 0, cr14, cr9, cr0, {0}
   1855c:	cdp	7, 5, cr15, cr6, cr14, {7}
   18560:			; <UNDEFINED> instruction: 0xf7ee6800
   18564:	stmdacs	r0, {r2, r3, fp, sp, lr, pc}
   18568:	bls	2cc890 <__read_chk@plt+0x2c5364>
   1856c:			; <UNDEFINED> instruction: 0xf043b283
   18570:	vnmlsne.f64	d6, d7, d16
   18574:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   18578:	bllt	115657c <__read_chk@plt+0x114f050>
   1857c:	strbt	r4, [sp], fp, lsr #13
   18580:	b	a56540 <__read_chk@plt+0xa4f014>
   18584:	strtmi	r4, [fp], r0, asr #12
   18588:	stc	7, cr15, [lr, #952]	; 0x3b8
   1858c:			; <UNDEFINED> instruction: 0xf7ff9f0a
   18590:	stmdbmi	r2!, {r0, r3, r4, r5, r8, r9, fp, ip, sp, pc}^
   18594:	sxtab	r4, sl, r9, ror #8
   18598:	bleq	18146dc <__read_chk@plt+0x180d1b0>
   1859c:	blcs	560a4 <__read_chk@plt+0x4eb78>
   185a0:	blls	492118 <__read_chk@plt+0x48abec>
   185a4:			; <UNDEFINED> instruction: 0xf04fb123
   185a8:			; <UNDEFINED> instruction: 0xf6c00b74
   185ac:	ldrb	r2, [r5], r0, lsl #22
   185b0:			; <UNDEFINED> instruction: 0xf43f2a00
   185b4:	ldmdbmi	sl, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
   185b8:	ldmdals	r1, {r0, r2, r9, sp}
   185bc:	cdpmi	6, 5, cr4, cr9, cr5, {2}
   185c0:			; <UNDEFINED> instruction: 0xf7ee4479
   185c4:	ldrbtmi	lr, [lr], #-2714	; 0xfffff566
   185c8:	stc2l	0, cr15, [lr, #120]!	; 0x78
   185cc:	ldrtmi	r6, [r0], -r9, ror #16
   185d0:	blx	fe3d65cc <__read_chk@plt+0xfe3cf0a0>
   185d4:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   185d8:			; <UNDEFINED> instruction: 0xe6e2d1f8
   185dc:	bleq	17d4720 <__read_chk@plt+0x17cd1f4>
   185e0:	blcs	560e8 <__read_chk@plt+0x4ebbc>
   185e4:	blls	2d20d4 <__read_chk@plt+0x2caba8>
   185e8:	cfmadd32ls	mvax5, mvfx4, mvfx9, mvfx11
   185ec:	svclt	0x00181e1f
   185f0:			; <UNDEFINED> instruction: 0xf7ff2701
   185f4:	blls	2c7218 <__read_chk@plt+0x2bfcec>
   185f8:	bleq	1d5473c <__read_chk@plt+0x1d4d210>
   185fc:			; <UNDEFINED> instruction: 0xf6c04646
   18600:	vnmlsne.f64	d2, d15, d0
   18604:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   18608:	blt	fff5660c <__read_chk@plt+0xfff4f0e0>
   1860c:	vqdmulh.s<illegal width 8>	q10, q0, q3
   18610:	stmdbmi	r6, {r0, r1, r9, ip}^
   18614:	ldrbtmi	r4, [fp], #-2118	; 0xfffff7ba
   18618:	orrcc	r4, r8, #2030043136	; 0x79000000
   1861c:			; <UNDEFINED> instruction: 0xf01e4478
   18620:	blmi	1158434 <__read_chk@plt+0x1150f08>
   18624:	addvc	pc, r8, #1325400064	; 0x4f000000
   18628:	stmdami	r4, {r0, r1, r6, r8, fp, lr}^
   1862c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   18630:	ldrbtmi	r3, [r8], #-924	; 0xfffffc64
   18634:	ldm	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18638:	andcs	r4, r5, #1064960	; 0x104000
   1863c:	bleq	e54780 <__read_chk@plt+0xe4d254>
   18640:	blcs	56148 <__read_chk@plt+0x4ec1c>
   18644:			; <UNDEFINED> instruction: 0xf7ee4479
   18648:			; <UNDEFINED> instruction: 0xf01eea58
   1864c:	blls	3d7dd0 <__read_chk@plt+0x3d08a4>
   18650:	pkhtb	r6, r3, sl, asr #16
   18654:	andeq	lr, r4, r6, lsr sp
   18658:	andeq	r0, r0, r0, asr r7
   1865c:	andeq	lr, r4, lr, lsl sp
   18660:	andeq	r0, r0, r8, ror r7
   18664:	muleq	r3, r6, pc	; <UNPREDICTABLE>
   18668:	andeq	lr, r4, lr, asr r7
   1866c:	strdeq	r4, [r3], -lr
   18670:	andeq	r4, r3, lr, asr #29
   18674:	andeq	lr, r4, r2, ror #23
   18678:	andeq	r4, r3, r8, lsr lr
   1867c:	andeq	r5, r3, r0, lsr #29
   18680:	andeq	r4, r3, r4, lsr #28
   18684:	muleq	r3, r0, sp
   18688:	andeq	r4, r3, r2, lsr #27
   1868c:	andeq	r4, r3, ip, ror sp
   18690:	muleq	r3, lr, sp
   18694:	andeq	r4, r3, r0, asr #27
   18698:	strdeq	r3, [r3], -r6
   1869c:	andeq	r4, r3, r2, lsr fp
   186a0:	andeq	r4, r3, r8, lsr fp
   186a4:	andeq	r5, r3, r8, asr #23
   186a8:	andeq	r4, r3, r8, ror #26
   186ac:	andeq	r4, r3, r0, ror ip
   186b0:			; <UNDEFINED> instruction: 0x00034db0
   186b4:	strdeq	r4, [r3], -r6
   186b8:			; <UNDEFINED> instruction: 0x000349b4
   186bc:	strdeq	r3, [r3], -lr
   186c0:	andeq	r4, r3, r0, lsr #23
   186c4:	andeq	r3, r3, ip, lsl r8
   186c8:	andeq	r4, r3, r6, asr #20
   186cc:	andeq	r4, r3, r0, lsr #20
   186d0:	andeq	r3, r3, r6, ror #29
   186d4:	andeq	r4, r3, r2, lsr #22
   186d8:	andeq	r4, r3, r2, lsr fp
   186dc:	andeq	r4, r3, r6, lsl r9
   186e0:	andeq	r4, r3, lr, ror sl
   186e4:	muleq	r3, r0, sl
   186e8:	andeq	r4, r3, r8, lsr #1
   186ec:	andeq	r4, r3, r4, ror #18
   186f0:	andeq	r4, r3, r6, ror r9
   186f4:	andeq	r4, r3, r8, ror #18
   186f8:	andeq	r4, r3, r2, ror #18
   186fc:	andeq	r4, r3, r0, asr #22
   18700:	andeq	r4, r3, lr, lsr r9
   18704:	andeq	r4, r3, r8, lsl #21
   18708:	andeq	r4, r3, r2, ror sl
   1870c:	andeq	r4, r3, ip, lsl sl
   18710:	andeq	r4, r3, r6, lsl sl
   18714:			; <UNDEFINED> instruction: 0x000341bc
   18718:	andeq	r4, r3, sl, asr #3
   1871c:	andeq	r8, r3, r0, ror #11
   18720:	andeq	r4, r3, r4, lsl r8
   18724:	andeq	r4, r3, sl, lsr #16
   18728:	andeq	r4, r3, r2, ror #17
   1872c:	andeq	r4, r3, r4, lsl r3
   18730:	andeq	r4, r3, r4, ror #15
   18734:	andeq	r4, r3, ip, asr #17
   18738:	strdeq	r4, [r3], -lr
   1873c:	andeq	r4, r3, r6, lsl r8
   18740:	andeq	r4, r3, r4, ror #15
   18744:			; <UNDEFINED> instruction: 0xf7ff2104
   18748:	svclt	0x0000b86d
   1874c:			; <UNDEFINED> instruction: 0xf7ff2105
   18750:	svclt	0x0000b869
   18754:			; <UNDEFINED> instruction: 0xf7ff2106
   18758:	svclt	0x0000b865
   1875c:	stmdahi	fp, {r1, fp, pc}
   18760:	stmdale	r4, {r1, r3, r4, r7, r9, lr}
   18764:			; <UNDEFINED> instruction: 0xf04fbf34
   18768:	strdcs	r3, [r0], -pc	; <UNPREDICTABLE>
   1876c:	andcs	r4, r1, r0, ror r7
   18770:	svclt	0x00004770
   18774:	sbcmi	pc, lr, #72, 12	; 0x4800000
   18778:	addscc	pc, r1, #210763776	; 0xc900000
   1877c:	strlt	r4, [r8, #-656]	; 0xfffffd70
   18780:			; <UNDEFINED> instruction: 0xf648da1f
   18784:			; <UNDEFINED> instruction: 0xf6c942c0
   18788:	addsmi	r3, r0, #268435465	; 0x10000009
   1878c:	vqdmulh.s<illegal width 8>	d29, d7, d15
   18790:	vmvn.i32	d19, #28416	; 0x00006f00
   18794:	strmi	r4, [r2], #-622	; 0xfffffd92
   18798:	stmdale	sp, {r2, r3, r9, fp, sp}^
   1879c:			; <UNDEFINED> instruction: 0xf002e8df
   187a0:			; <UNDEFINED> instruction: 0x0727221e
   187a4:	blcc	da4c5c <__read_chk@plt+0xd9d730>
   187a8:	stmdbne	r8, {r6, sl, lr}^
   187ac:	vhadd.s8	d16, d0, d12
   187b0:			; <UNDEFINED> instruction: 0xf6c020c7
   187b4:	stclt	0, cr2, [r8, #-0]
   187b8:	sbccs	pc, sp, r0, asr #4
   187bc:	andcs	pc, r0, r0, asr #13
   187c0:	stmdacs	r0, {r3, r8, sl, fp, ip, sp, pc}
   187c4:	blle	ffcccba8 <__read_chk@plt+0xffcc567c>
   187c8:	cdp	7, 13, cr15, cr8, cr13, {7}
   187cc:	mvnsle	r2, r0, lsl #16
   187d0:			; <UNDEFINED> instruction: 0xf44fbd08
   187d4:			; <UNDEFINED> instruction: 0xf6c07033
   187d8:	stclt	0, cr2, [r8, #-0]
   187dc:			; <UNDEFINED> instruction: 0xf6c02041
   187e0:	stclt	0, cr2, [r8, #-0]
   187e4:	addsvc	pc, fp, pc, asr #8
   187e8:	andcs	pc, r0, r0, asr #13
   187ec:			; <UNDEFINED> instruction: 0xf44fbd08
   187f0:			; <UNDEFINED> instruction: 0xf6c07032
   187f4:	stclt	0, cr2, [r8, #-0]
   187f8:	sbccs	pc, r9, r0, asr #4
   187fc:	andcs	pc, r0, r0, asr #13
   18800:	vadd.f32	d27, d0, d8
   18804:			; <UNDEFINED> instruction: 0xf6c020ca
   18808:	stclt	0, cr2, [r8, #-0]
   1880c:	sbccs	pc, fp, r0, asr #4
   18810:	andcs	pc, r0, r0, asr #13
   18814:	vadd.f32	d27, d0, d8
   18818:			; <UNDEFINED> instruction: 0xf6c01037
   1881c:	stclt	0, cr2, [r8, #-0]
   18820:			; <UNDEFINED> instruction: 0xf6c0203c
   18824:	stclt	0, cr2, [r8, #-0]
   18828:			; <UNDEFINED> instruction: 0xf6c020dc
   1882c:	stclt	0, cr2, [r8, #-0]
   18830:			; <UNDEFINED> instruction: 0xf6c020db
   18834:	stclt	0, cr2, [r8, #-0]
   18838:			; <UNDEFINED> instruction: 0xf6c020c8
   1883c:	stclt	0, cr2, [r8, #-0]
   18840:	bmi	36b478 <__read_chk@plt+0x363f4c>
   18844:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   18848:	stmdavs	r4, {r3, r4, r7, fp, ip, lr}
   1884c:	stmvs	r6, {r2, r7, r8, ip, sp, pc}
   18850:	stmdavs	r5, {r2, r3, r7, r9, sp}^
   18854:			; <UNDEFINED> instruction: 0xf7ed2100
   18858:			; <UNDEFINED> instruction: 0x4630ee74
   1885c:			; <UNDEFINED> instruction: 0xffecf00f
   18860:			; <UNDEFINED> instruction: 0xf00e4628
   18864:	strtmi	pc, [r0], -r7, lsr #24
   18868:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1886c:	svclt	0x0060f00e
   18870:	svclt	0x0000bd70
   18874:	strdeq	sp, [r4], -ip
   18878:	andeq	r0, r0, ip, asr #14
   1887c:	strlt	r4, [r8, #-2577]	; 0xfffff5ef
   18880:			; <UNDEFINED> instruction: 0x4603447a
   18884:			; <UNDEFINED> instruction: 0xb1286810
   18888:	vqsub.s8	d27, d24, d8
   1888c:	addsmi	r0, r8, #1677721600	; 0x64000000
   18890:	andcs	sp, r0, r1
   18894:	ldmdavs	r1, {r3, r8, sl, fp, ip, sp, pc}^
   18898:	cmpcc	sl, #536870916	; 0x20000004	; <UNPREDICTABLE>
   1889c:			; <UNDEFINED> instruction: 0xd1f84299
   188a0:	stmdblt	r3, {r0, r1, r4, r7, fp, sp, lr}^
   188a4:	andcs	r4, r1, #8, 22	; 0x2000
   188a8:			; <UNDEFINED> instruction: 0x31bef242
   188ac:	ldrbtmi	r4, [fp], #-1552	; 0xfffff9f0
   188b0:	sbcsvs	r6, sl, r9, asr r0
   188b4:	stmdami	r5, {r3, r8, sl, fp, ip, sp, pc}
   188b8:	adcscc	pc, lr, #536870916	; 0x20000004
   188bc:			; <UNDEFINED> instruction: 0xf01e4478
   188c0:			; <UNDEFINED> instruction: 0xe7effd3d
   188c4:	andeq	pc, r4, ip, asr #16
   188c8:	andeq	pc, r4, lr, lsl r8	; <UNPREDICTABLE>
   188cc:	andeq	r4, r3, ip, ror #13
   188d0:	ldrdgt	pc, [r0], pc	; <UNPREDICTABLE>
   188d4:	blmi	8208e8 <__read_chk@plt+0x8193bc>
   188d8:	stmdbmi	r0!, {r2, r3, r4, r5, r6, r7, sl, lr}
   188dc:	addslt	fp, sp, r0, lsl #10
   188e0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   188e4:			; <UNDEFINED> instruction: 0x466a4479
   188e8:	tstls	fp, #1769472	; 0x1b0000
   188ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   188f0:	ldc	7, cr15, [ip], #-948	; 0xfffffc4c
   188f4:	bmi	6c6fdc <__read_chk@plt+0x6bfab0>
   188f8:	ldrbtmi	r9, [sl], #-2324	; 0xfffff6ec
   188fc:	orrlt	r6, r3, r3, lsl r9
   18900:	svclt	0x001a428b
   18904:	movwcs	r6, #4369	; 0x1111
   18908:	ldmdbmi	r6, {r0, r1, r9, sl, lr}
   1890c:	ldrbtmi	r4, [r9], #-2578	; 0xfffff5ee
   18910:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   18914:	subsmi	r9, r1, fp, lsl sl
   18918:			; <UNDEFINED> instruction: 0x4618d119
   1891c:			; <UNDEFINED> instruction: 0xf85db01d
   18920:	tstvs	r1, r4, lsl #22	; <UNPREDICTABLE>
   18924:			; <UNDEFINED> instruction: 0xf7eee7f1
   18928:	tstlt	r8, sl, asr #16
   1892c:	andcs	pc, r0, r0, asr #13
   18930:	b	12d68f0 <__read_chk@plt+0x12cf3c4>
   18934:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   18938:	stmdami	ip, {r1, r9, sl, lr}
   1893c:			; <UNDEFINED> instruction: 0xf01e4478
   18940:	bmi	317adc <__read_chk@plt+0x3105b0>
   18944:	movwcs	r2, #257	; 0x101
   18948:	tstvs	r1, sl, ror r4
   1894c:			; <UNDEFINED> instruction: 0xf7eee7dd
   18950:	svclt	0x0000e842
   18954:	andeq	sp, r4, r8, ror #30
   18958:	andeq	r0, r0, r0, asr r7
   1895c:	strdeq	r4, [r3], -r0
   18960:	ldrdeq	pc, [r4], -r2
   18964:	andeq	sp, r4, r2, lsr pc
   18968:	muleq	r3, lr, r6
   1896c:	andeq	r4, r3, ip, lsr #13
   18970:	andeq	pc, r4, r4, lsl #15
   18974:	strlt	r3, [r8, #-11]
   18978:	ldmdale	r9!, {r1, r3, fp, sp}
   1897c:			; <UNDEFINED> instruction: 0xf000e8df
   18980:	bcs	95d9c4 <__read_chk@plt+0x956498>
   18984:	tstcs	sp, lr, lsr #6
   18988:	andeq	r1, r6, sl, lsl #18
   1898c:			; <UNDEFINED> instruction: 0xf6c02048
   18990:	stclt	0, cr2, [r8, #-0]
   18994:	andeq	pc, r6, r8, asr #4
   18998:	andcs	pc, r0, r0, asr #13
   1899c:			; <UNDEFINED> instruction: 0xf7eebd08
   189a0:	stmdacs	r0, {r1, r2, r3, fp, sp, lr, pc}
   189a4:	stfltd	f5, [r8, #-992]	; 0xfffffc20
   189a8:	subseq	pc, r6, r8, asr #4
   189ac:	andcs	pc, r0, r0, asr #13
   189b0:	sbcscs	fp, ip, r8, lsl #26
   189b4:	andcs	pc, r0, r0, asr #13
   189b8:	eorscs	fp, sl, r8, lsl #26
   189bc:	andcs	pc, r0, r0, asr #13
   189c0:	sbcscs	fp, fp, r8, lsl #26
   189c4:	andcs	pc, r0, r0, asr #13
   189c8:	vadd.f32	d27, d8, d8
   189cc:			; <UNDEFINED> instruction: 0xf6c00003
   189d0:	stclt	0, cr2, [r8, #-0]
   189d4:			; <UNDEFINED> instruction: 0xf6c0203c
   189d8:	stclt	0, cr2, [r8, #-0]
   189dc:	rsbseq	pc, sp, r8, asr #4
   189e0:	andcs	pc, r0, r0, asr #13
   189e4:	vadd.f32	d27, d8, d8
   189e8:			; <UNDEFINED> instruction: 0xf6c00005
   189ec:	stclt	0, cr2, [r8, #-0]
   189f0:	rscsvc	pc, lr, r3, asr #12
   189f4:	andcs	pc, r0, r0, asr #13
   189f8:	svclt	0x0000bd08
   189fc:	svcmi	0x00f0e92d
   18a00:	ldclmi	0, cr11, [r3], #708	; 0x2c4
   18a04:	blmi	ffd04624 <__read_chk@plt+0xffcfd0f8>
   18a08:	bmi	ffce9c00 <__read_chk@plt+0xffce26d4>
   18a0c:	stmiapl	r3!, {r0, r1, r4, r5, r6, r7, r8, fp, lr}^
   18a10:	mrcmi	4, 7, r4, cr3, cr10, {3}
   18a14:	ldmdavs	fp, {r2, r9, sl, lr}
   18a18:			; <UNDEFINED> instruction: 0xf04f932f
   18a1c:	movwcs	r0, #768	; 0x300
   18a20:	ldrbtmi	r6, [lr], #-123	; 0xffffff85
   18a24:	adcsvs	r9, fp, r6, lsl #6
   18a28:	andvs	r5, r3, r5, asr r8
   18a2c:	movweq	pc, #49413	; 0xc105	; <UNPREDICTABLE>
   18a30:			; <UNDEFINED> instruction: 0xf1069309
   18a34:	movwls	r0, #41748	; 0xa314
   18a38:	teqeq	r4, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
   18a3c:			; <UNDEFINED> instruction: 0xf7ff930b
   18a40:	stmdacs	r0, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   18a44:	addhi	pc, r7, r0
   18a48:	blcs	32d1c <__read_chk@plt+0x2b7f0>
   18a4c:	adcshi	pc, r0, r0, asr #32
   18a50:	andcs	r4, r0, #228, 22	; 0x39000
   18a54:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   18a58:	sbcsvs	r4, sl, fp, ror r4
   18a5c:	mrc2	7, 7, pc, cr0, cr15, {7}
   18a60:	stmdacs	r0, {r3, r5, fp, sp, lr}
   18a64:	addhi	pc, r1, r0, asr #32
   18a68:	beq	c54ea4 <__read_chk@plt+0xc4d978>
   18a6c:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   18a70:	addcs	r4, ip, #1048576	; 0x100000
   18a74:			; <UNDEFINED> instruction: 0xf7ed4650
   18a78:	strbmi	lr, [r8], -r4, ror #26
   18a7c:	stc2l	0, cr15, [sl, #56]!	; 0x38
   18a80:	andls	r4, ip, r6, lsl #12
   18a84:			; <UNDEFINED> instruction: 0xf0002800
   18a88:			; <UNDEFINED> instruction: 0xf8df813f
   18a8c:	ldrbtmi	fp, [fp], #860	; 0x35c
   18a90:	ldrdvs	pc, [r0], -fp
   18a94:			; <UNDEFINED> instruction: 0xf0002e00
   18a98:			; <UNDEFINED> instruction: 0xf89b8090
   18a9c:	cdpcs	0, 0, cr6, cr0, cr8, {2}
   18aa0:	sbchi	pc, r1, r0
   18aa4:	ldrdcc	pc, [r4], -fp
   18aa8:			; <UNDEFINED> instruction: 0xf0002b00
   18aac:	stmibmi	pc, {r3, r6, r7, pc}^	; <UNPREDICTABLE>
   18ab0:	ldrbtmi	r4, [r9], #-2255	; 0xfffff731
   18ab4:	hvccc	33864	; 0x8448
   18ab8:			; <UNDEFINED> instruction: 0xff6af023
   18abc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   18ac0:	sbchi	pc, r8, r0
   18ac4:	stmdals	ip, {r0, r9, sl, lr}
   18ac8:	cdp2	0, 6, cr15, cr2, cr14, {0}
   18acc:	mrc2	7, 2, pc, cr2, cr15, {7}
   18ad0:	stmdacs	r0, {r7, r9, sl, lr}
   18ad4:	sbchi	pc, r6, r0, asr #32
   18ad8:	ldrtmi	r9, [r0], -ip, lsl #22
   18adc:			; <UNDEFINED> instruction: 0xf8c32202
   18ae0:			; <UNDEFINED> instruction: 0xf7ee25c4
   18ae4:	blmi	ff113674 <__read_chk@plt+0xff10c148>
   18ae8:	ldrbtmi	r4, [fp], #-2499	; 0xfffff63d
   18aec:	ldrbtmi	r4, [r9], #-2243	; 0xfffff73d
   18af0:	ldrbtmi	r6, [r8], #-2138	; 0xfffff7a6
   18af4:			; <UNDEFINED> instruction: 0xff4cf023
   18af8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   18afc:	tsthi	r8, r0	; <UNPREDICTABLE>
   18b00:	stmdage	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
   18b04:	cdp2	0, 4, cr15, cr4, cr14, {0}
   18b08:	mrc2	7, 1, pc, cr4, cr15, {7}
   18b0c:	stmdacs	r0, {r7, r9, sl, lr}
   18b10:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   18b14:			; <UNDEFINED> instruction: 0xf00e4648
   18b18:			; <UNDEFINED> instruction: 0x900dfab9
   18b1c:			; <UNDEFINED> instruction: 0xf0002800
   18b20:	ldmibmi	r7!, {r0, r1, r3, r4, r8, pc}
   18b24:			; <UNDEFINED> instruction: 0xf00e4479
   18b28:	andls	pc, r5, r5, ror #24
   18b2c:			; <UNDEFINED> instruction: 0xf0402800
   18b30:	blmi	fed38e98 <__read_chk@plt+0xfed3196c>
   18b34:	ldrbtmi	r9, [fp], #-2060	; 0xfffff7f4
   18b38:	eorcc	lr, r1, #3457024	; 0x34c000
   18b3c:			; <UNDEFINED> instruction: 0xf0402a00
   18b40:	blcs	38dc0 <__read_chk@plt+0x31894>
   18b44:	sbchi	pc, sl, r0
   18b48:			; <UNDEFINED> instruction: 0xf8802301
   18b4c:	strbmi	r3, [r9], -r1, asr #11
   18b50:			; <UNDEFINED> instruction: 0xff06f00f
   18b54:	ldmvs	r3!, {r2, r3, r4, r7, sp, lr, pc}^
   18b58:			; <UNDEFINED> instruction: 0xf47f2b00
   18b5c:	stmdavs	r8!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   18b60:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   18b64:			; <UNDEFINED> instruction: 0xf43f2800
   18b68:	blmi	fea0496c <__read_chk@plt+0xfe9fd440>
   18b6c:			; <UNDEFINED> instruction: 0xf8d3447b
   18b70:	biclt	r2, sl, ip, lsl #1
   18b74:	andne	lr, r1, #3489792	; 0x354000
   18b78:			; <UNDEFINED> instruction: 0xf8cd2300
   18b7c:	strls	r9, [r0, -r4]
   18b80:	stc2l	0, cr15, [r4, #72]!	; 0x48
   18b84:	rsble	r2, r0, r0, lsl #16
   18b88:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   18b8c:	bmi	fe7f0c14 <__read_chk@plt+0xfe7e96e8>
   18b90:	ldrbtmi	r4, [sl], #-2960	; 0xfffff470
   18b94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18b98:	subsmi	r9, sl, pc, lsr #22
   18b9c:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   18ba0:	eorslt	r4, r1, r0, asr #12
   18ba4:	svchi	0x00f0e8bd
   18ba8:			; <UNDEFINED> instruction: 0xf8c3221e
   18bac:	strb	r2, [r1, ip, lsl #1]!
   18bb0:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
   18bb4:	blx	ff0d4c36 <__read_chk@plt+0xff0cd70a>
   18bb8:	ldmibmi	r6, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
   18bbc:	tstls	r3, r9, ror r4
   18bc0:	mcr2	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   18bc4:	stmdals	ip, {r0, r1, r8, fp, ip, pc}
   18bc8:	blx	ff2d4c0c <__read_chk@plt+0xff2cd6e0>
   18bcc:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
   18bd0:	stmdacs	r0, {r7, r9, sl, lr}
   18bd4:	addhi	pc, pc, r0, asr #32
   18bd8:	stmdals	ip, {r0, r1, r2, r3, r7, r9, sl, fp, lr}
   18bdc:			; <UNDEFINED> instruction: 0x4631447e
   18be0:			; <UNDEFINED> instruction: 0xffc4f00e
   18be4:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
   18be8:	rsble	r2, fp, r0, lsl #16
   18bec:	vhsub.s8	d27, d24, d3
   18bf0:	addsmi	r0, r3, #268435461	; 0x10000005
   18bf4:			; <UNDEFINED> instruction: 0xf7eed007
   18bf8:	ldrtmi	lr, [r1], -r8, ror #17
   18bfc:	stmmi	r7, {r1, r9, sl, lr}
   18c00:			; <UNDEFINED> instruction: 0xf01e4478
   18c04:	blmi	fe1d7818 <__read_chk@plt+0xfe1d02ec>
   18c08:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18c0c:			; <UNDEFINED> instruction: 0xf0402b00
   18c10:	blls	338f04 <__read_chk@plt+0x3319d8>
   18c14:	vhsub.s8	d18, d6, d0
   18c18:	ldrmi	r2, [r6], -r6, ror #2
   18c1c:	strne	pc, [r0, #2211]	; 0x8a3
   18c20:	strcs	pc, [r2, #2179]	; 0x883
   18c24:	ldmdbmi	pc!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   18c28:	subeq	pc, r8, fp, lsl #2
   18c2c:	ldrbtmi	r2, [r9], #-571	; 0xfffffdc5
   18c30:	bl	656bf0 <__read_chk@plt+0x64f6c4>
   18c34:			; <UNDEFINED> instruction: 0xf88b2301
   18c38:			; <UNDEFINED> instruction: 0xf8cb6083
   18c3c:	blmi	1ea4c74 <__read_chk@plt+0x1e9d748>
   18c40:	subscc	pc, sl, #536870916	; 0x20000004
   18c44:	subsvs	r4, sl, fp, ror r4
   18c48:	stmdals	r5, {r0, r4, r5, r8, r9, sl, sp, lr, pc}
   18c4c:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
   18c50:	ldr	r4, [ip, r0, lsl #13]
   18c54:	cdp	7, 11, cr15, cr2, cr13, {7}
   18c58:			; <UNDEFINED> instruction: 0xf43f2800
   18c5c:	addlt	sl, r0, #61, 30	; 0xf4
   18c60:	stmdavs	r0!, {r6, ip, sp, lr, pc}
   18c64:			; <UNDEFINED> instruction: 0xf7ee4640
   18c68:			; <UNDEFINED> instruction: 0x4631e8b0
   18c6c:	stmdami	pc!, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
   18c70:			; <UNDEFINED> instruction: 0xf01e4478
   18c74:	ldrtmi	pc, [r0], -fp, asr #21	; <UNPREDICTABLE>
   18c78:	b	5d6c38 <__read_chk@plt+0x5cf70c>
   18c7c:	andcs	lr, r0, #35389440	; 0x21c0000
   18c80:	strbcs	pc, [r1, #2176]	; 0x880	; <UNPREDICTABLE>
   18c84:			; <UNDEFINED> instruction: 0xf47f2b00
   18c88:	strbmi	sl, [r9], -r2, ror #30
   18c8c:			; <UNDEFINED> instruction: 0xff3af00f
   18c90:	stmdacs	r0, {r1, r2, r3, ip, pc}
   18c94:	addcs	sp, ip, #108	; 0x6c
   18c98:			; <UNDEFINED> instruction: 0x46284651
   18c9c:	stmdb	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18ca0:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
   18ca4:			; <UNDEFINED> instruction: 0xb142689a
   18ca8:	blcs	32d1c <__read_chk@plt+0x2b7f0>
   18cac:	stmdbmi	r1!, {r0, r4, r6, r8, ip, lr, pc}^
   18cb0:	stmdami	r1!, {r0, r3, r4, r5, r6, sl, lr}^
   18cb4:			; <UNDEFINED> instruction: 0xf01e4478
   18cb8:	ldrtmi	pc, [r0], -r1, asr #22	; <UNPREDICTABLE>
   18cbc:	ldmib	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18cc0:	ldrb	r6, [r2, -r8, lsr #16]
   18cc4:	cmncs	r2, ip, lsl #22
   18cc8:	ldmvs	r0!, {r0, r1, r8, sl, ip, sp, lr, pc}
   18ccc:			; <UNDEFINED> instruction: 0xf7ee4640
   18cd0:			; <UNDEFINED> instruction: 0x4606ebf2
   18cd4:	subsle	r2, ip, r0, lsl #16
   18cd8:	ldr	r2, [fp, -r0, lsl #12]
   18cdc:	strbcc	pc, [r1, #2176]	; 0x880	; <UNPREDICTABLE>
   18ce0:			; <UNDEFINED> instruction: 0xf7ffe7d3
   18ce4:			; <UNDEFINED> instruction: 0xf7eefd47
   18ce8:			; <UNDEFINED> instruction: 0x4601e870
   18cec:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
   18cf0:	blx	fe354d70 <__read_chk@plt+0xfe34d844>
   18cf4:			; <UNDEFINED> instruction: 0xf7eee71d
   18cf8:	stmdbls	r3, {r3, r5, r6, fp, sp, lr, pc}
   18cfc:	ldmdami	r0, {r1, r9, sl, lr}^
   18d00:			; <UNDEFINED> instruction: 0xf01e4478
   18d04:	ldr	pc, [r6, r3, lsl #21]!
   18d08:			; <UNDEFINED> instruction: 0xf7ff9805
   18d0c:			; <UNDEFINED> instruction: 0x4680fd33
   18d10:	ldmda	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18d14:	stmdami	fp, {r0, r9, sl, lr}^
   18d18:			; <UNDEFINED> instruction: 0xf01e4478
   18d1c:			; <UNDEFINED> instruction: 0x4630fa77
   18d20:	stmib	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18d24:	svceq	0x0000f1b8
   18d28:	svcge	0x0031f47f
   18d2c:	ldr	r6, [ip, -r8, lsr #16]
   18d30:	cdp	7, 4, cr15, cr4, cr13, {7}
   18d34:	sbcle	r2, pc, r0, lsl #16
   18d38:			; <UNDEFINED> instruction: 0xf040b280
   18d3c:	strbmi	r6, [r0], -r0, lsr #16
   18d40:	stmda	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18d44:			; <UNDEFINED> instruction: 0x46024631
   18d48:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   18d4c:	blx	17d4dcc <__read_chk@plt+0x17cd8a0>
   18d50:	ldmdbmi	lr!, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
   18d54:			; <UNDEFINED> instruction: 0xe7ac4479
   18d58:			; <UNDEFINED> instruction: 0xf7ff9805
   18d5c:	strmi	pc, [r0], fp, lsl #26
   18d60:	ldmda	r2!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18d64:	ldmdami	sl!, {r0, r9, sl, lr}
   18d68:			; <UNDEFINED> instruction: 0xf01e4478
   18d6c:	ldrb	pc, [r6, pc, asr #20]	; <UNPREDICTABLE>
   18d70:			; <UNDEFINED> instruction: 0xf7ff9805
   18d74:			; <UNDEFINED> instruction: 0x4680fcff
   18d78:	stmda	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18d7c:	ldmdami	r5!, {r0, r9, sl, lr}
   18d80:			; <UNDEFINED> instruction: 0xf01e4478
   18d84:	strb	pc, [sl, r3, asr #20]	; <UNPREDICTABLE>
   18d88:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   18d8c:	blx	ff5d4e0c <__read_chk@plt+0xff5cd8e0>
   18d90:			; <UNDEFINED> instruction: 0x4640e73f
   18d94:	ldm	ip!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18d98:	stmdacs	r3!, {r1, ip, sp}
   18d9c:			; <UNDEFINED> instruction: 0xf8dbd809
   18da0:	ldmdblt	fp, {r3, ip, sp}^
   18da4:	strbmi	r4, [r0], -sp, lsr #18
   18da8:	ldrbtmi	r2, [r9], #-548	; 0xfffffddc
   18dac:	b	1b56d6c <__read_chk@plt+0x1b4f840>
   18db0:	stmdami	fp!, {r4, r5, r7, r9, sl, sp, lr, pc}
   18db4:			; <UNDEFINED> instruction: 0xf01e4478
   18db8:	strt	pc, [fp], r9, lsr #20
   18dbc:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   18dc0:	blx	fef54e40 <__read_chk@plt+0xfef4d914>
   18dc4:			; <UNDEFINED> instruction: 0xf5039b0c
   18dc8:			; <UNDEFINED> instruction: 0xe7eb68b0
   18dcc:	cdp	7, 0, cr15, cr2, cr13, {7}
   18dd0:	andeq	sp, r4, r8, lsr lr
   18dd4:	andeq	r0, r0, r0, asr r7
   18dd8:	andeq	sp, r4, r0, lsr lr
   18ddc:	andeq	r0, r0, ip, asr #14
   18de0:	andeq	pc, r4, sl, lsr #13
   18de4:	andeq	pc, r4, r4, ror r6	; <UNPREDICTABLE>
   18de8:	andeq	pc, r4, lr, lsr r6	; <UNPREDICTABLE>
   18dec:	andeq	pc, r4, sl, lsl r6	; <UNPREDICTABLE>
   18df0:			; <UNDEFINED> instruction: 0x000345bc
   18df4:	andeq	pc, r4, r2, ror #11
   18df8:	andeq	r4, r3, lr, lsr #11
   18dfc:			; <UNDEFINED> instruction: 0x000345b6
   18e00:	muleq	r3, r0, r6
   18e04:	muleq	r4, r6, r5
   18e08:	andeq	pc, r4, r0, ror #10
   18e0c:	andeq	sp, r4, lr, lsr #25
   18e10:	andeq	r4, r3, lr, asr r4
   18e14:	andeq	r4, r3, r8, lsl r4
   18e18:	andeq	r4, r3, r8, lsl r5
   18e1c:	ldrdeq	r4, [r3], -r8
   18e20:	andeq	pc, r4, r4, asr #9
   18e24:	andeq	r4, r3, sl, lsr r4
   18e28:	andeq	pc, r4, r8, lsl #9
   18e2c:	andeq	r4, r3, r8, lsl #8
   18e30:	andeq	pc, r4, sl, lsr #8
   18e34:	andeq	r6, r3, ip, asr r0
   18e38:	andeq	r4, r3, ip, asr #10
   18e3c:	ldrdeq	r4, [r3], -r2
   18e40:	ldrdeq	r4, [r3], -r8
   18e44:	andeq	r4, r3, r4, lsr #6
   18e48:	andeq	r4, r3, r6, ror #6
   18e4c:			; <UNDEFINED> instruction: 0x000342b0
   18e50:	andeq	r4, r3, r4, lsr #8
   18e54:	andeq	r4, r3, r0, ror #8
   18e58:	andeq	r4, r3, lr, ror r3
   18e5c:	andeq	r2, r3, sl, ror #31
   18e60:	andeq	r4, r3, ip, lsr #7
   18e64:	andeq	r4, r3, sl, ror r3
   18e68:	blmi	152b7bc <__read_chk@plt+0x1524290>
   18e6c:	mvnsmi	lr, sp, lsr #18
   18e70:			; <UNDEFINED> instruction: 0xf6ad447a
   18e74:			; <UNDEFINED> instruction: 0x460d0d18
   18e78:	andls	sl, r3, r5, lsl #28
   18e7c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   18e80:	ldmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   18e84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18e88:	stmdb	r6!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18e8c:	vst1.8	{d20-d22}, [pc :256], r3
   18e90:	eorcs	r6, r5, #0, 2
   18e94:	stmdals	r3, {r8, ip, pc}
   18e98:			; <UNDEFINED> instruction: 0xf7ee2101
   18e9c:	strmi	lr, [r4], -r6, lsl #21
   18ea0:	svc	0x005cf7ed
   18ea4:	blle	7e3eac <__read_chk@plt+0x7dc980>
   18ea8:	stcle	12, cr2, [ip, #-44]	; 0xffffffd4
   18eac:	svcvs	0x0000f5b4
   18eb0:	ldmvc	r3!, {r0, r1, r2, r3, r4, r6, sl, fp, ip, lr, pc}^
   18eb4:	cmnle	r1, r9, lsl r7
   18eb8:	blt	16fb28c <__read_chk@plt+0x16f3d60>
   18ebc:	blcs	45930 <__read_chk@plt+0x3e404>
   18ec0:	blcs	8d038 <__read_chk@plt+0x85b0c>
   18ec4:	ldrbcs	sp, [fp], #34	; 0x22
   18ec8:	strcs	pc, [r0], #-1728	; 0xfffff940
   18ecc:	blmi	eeb7c4 <__read_chk@plt+0xee4298>
   18ed0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18ed4:			; <UNDEFINED> instruction: 0xf8dd681a
   18ed8:	subsmi	r3, sl, r4, lsl r8
   18edc:	strtmi	sp, [r0], -r2, ror #2
   18ee0:	ldceq	6, cr15, [r8, #-52]	; 0xffffffcc
   18ee4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18ee8:	ldcl	7, cr15, [lr, #948]!	; 0x3b4
   18eec:	blcc	72f00 <__read_chk@plt+0x6b9d4>
   18ef0:	svclt	0x00842b03
   18ef4:	ldrbtvc	pc, [lr], #1603	; 0x643	; <UNPREDICTABLE>
   18ef8:	strcs	pc, [r0], #-1728	; 0xfffff940
   18efc:	bmi	c8f29c <__read_chk@plt+0xc87d70>
   18f00:			; <UNDEFINED> instruction: 0xf852447a
   18f04:			; <UNDEFINED> instruction: 0xf0444023
   18f08:	ldrb	r6, [pc, r0, lsr #8]
   18f0c:	svcge	0x00084434
   18f10:	ldrtmi	r4, [r8], -r1, lsr #12
   18f14:	svc	0x00ecf7ec
   18f18:	sbcsle	r1, r4, r2, asr #24
   18f1c:	strmi	r3, [r7], #-4
   18f20:	ldmible	r0, {r2, r3, r4, r5, r7, r9, lr}^
   18f24:	ldrtmi	r4, [r8], -r1, lsr #12
   18f28:	svc	0x00e2f7ec
   18f2c:	sbcle	r1, sl, r3, asr #24
   18f30:	strmi	r3, [r7], #-10
   18f34:	stmible	r6, {r2, r3, r4, r5, r7, r9, lr}^
   18f38:	andmi	pc, r1, r0, asr #4
   18f3c:	stc	7, cr15, [r0, #948]	; 0x3b4
   18f40:	orrlt	r4, r8, #128, 12	; 0x8000000
   18f44:	orrvs	pc, r0, #1325400064	; 0x4f000000
   18f48:	movwls	r4, #1594	; 0x63a
   18f4c:	ldrtmi	r4, [r0], -r1, lsr #12
   18f50:			; <UNDEFINED> instruction: 0xf7ee4643
   18f54:	andcc	lr, r1, r8, lsr #19
   18f58:	andsle	r4, r3, r0, asr #12
   18f5c:	svc	0x00d8f7ed
   18f60:	strbmi	r4, [r0], -r1, lsl #12
   18f64:			; <UNDEFINED> instruction: 0xf7ed3101
   18f68:	eorvs	lr, r8, lr, lsl #21
   18f6c:	strcs	fp, [r0], #-384	; 0xfffffe80
   18f70:	vabd.s8	d30, d16, d28
   18f74:			; <UNDEFINED> instruction: 0xf6c0249a
   18f78:	str	r2, [r7, r0, lsl #8]!
   18f7c:			; <UNDEFINED> instruction: 0xf6c024dc
   18f80:	str	r2, [r3, r0, lsl #8]!
   18f84:			; <UNDEFINED> instruction: 0xf7ee24db
   18f88:			; <UNDEFINED> instruction: 0xf6c0e890
   18f8c:	ldr	r2, [sp, r0, lsl #8]
   18f90:	ldc	7, cr15, [r4, #-948]	; 0xfffffc4c
   18f94:	tstlt	r8, r4, lsl #12
   18f98:	strcs	pc, [r0], #-1728	; 0xfffff940
   18f9c:			; <UNDEFINED> instruction: 0xf7ee4640
   18fa0:	ldr	lr, [r3, r4, lsl #17]
   18fa4:	ldc	7, cr15, [r6, #-948]	; 0xfffffc4c
   18fa8:	stc	7, cr15, [r8, #-948]	; 0xfffffc4c
   18fac:	sbcsle	r2, lr, r0, lsl #16
   18fb0:			; <UNDEFINED> instruction: 0xf040b280
   18fb4:	str	r6, [r9, r0, lsr #8]
   18fb8:	ldrdeq	sp, [r4], -r0
   18fbc:	andeq	r0, r0, r0, asr r7
   18fc0:	andeq	sp, r4, r0, ror r9
   18fc4:	andeq	r4, r3, r4, lsr r4
   18fc8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   18fcc:	addeq	pc, r8, r3, asr #17
   18fd0:	svclt	0x00004770
   18fd4:	andeq	pc, r4, r2, lsl #2
   18fd8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   18fdc:	ldrdeq	pc, [r8], r3
   18fe0:	svclt	0x00004770
   18fe4:	strdeq	pc, [r4], -r2
   18fe8:	andcs	r4, r1, #3072	; 0xc00
   18fec:			; <UNDEFINED> instruction: 0xf8c3447b
   18ff0:	sbcsvs	r0, sl, r4, lsl #1
   18ff4:	svclt	0x00004770
   18ff8:	andeq	pc, r4, r0, ror #1
   18ffc:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   19000:	ldrdcs	pc, [r8], r3
   19004:			; <UNDEFINED> instruction: 0xf8d3b92a
   19008:	stmdacc	r0, {r2, r7}
   1900c:	andcs	fp, r1, r8, lsl pc
   19010:	andcs	r4, r0, r0, ror r7
   19014:	svclt	0x00004770
   19018:	andeq	pc, r4, lr, asr #1
   1901c:	stmdacc	r0, {r4, r8, sl, ip, sp, pc}
   19020:	svclt	0x00184c12
   19024:	ldrbtmi	r2, [ip], #-1
   19028:	blcs	384bc <__read_chk@plt+0x30f90>
   1902c:	andcs	fp, r1, r8, lsl #30
   19030:			; <UNDEFINED> instruction: 0xf7ecb1b8
   19034:	bmi	3d4eec <__read_chk@plt+0x3cd9c0>
   19038:	ldrbtmi	r2, [sl], #-286	; 0xfffffee2
   1903c:			; <UNDEFINED> instruction: 0xf1044603
   19040:			; <UNDEFINED> instruction: 0xf7ed0014
   19044:	bmi	313f0c <__read_chk@plt+0x30c9e0>
   19048:			; <UNDEFINED> instruction: 0x3090f8d4
   1904c:	eorseq	pc, r4, r4, lsl #2
   19050:	tstcs	r4, sl, ror r4
   19054:	bl	fe9d7010 <__read_chk@plt+0xfe9cfae4>
   19058:			; <UNDEFINED> instruction: 0x3090f8d4
   1905c:			; <UNDEFINED> instruction: 0xf8c43301
   19060:	blmi	1652a8 <__read_chk@plt+0x15dd7c>
   19064:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   19068:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
   1906c:	andeq	pc, r4, r6, lsr #1
   19070:	andeq	r4, r3, r2, ror #3
   19074:	ldrdeq	r4, [r3], -r8
   19078:	andeq	pc, r4, r6, rrx
   1907c:	andcs	r4, r0, #2048	; 0x800
   19080:	andsvs	r4, sl, fp, ror r4
   19084:	svclt	0x00004770
   19088:	andeq	pc, r4, ip, asr #32
   1908c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   19090:	addseq	pc, r4, r3, asr #17
   19094:			; <UNDEFINED> instruction: 0x47706099
   19098:	andeq	pc, r4, lr, lsr r0	; <UNPREDICTABLE>
   1909c:	stmdacc	r0, {r0, r1, r8, r9, fp, lr}
   190a0:	svclt	0x0018447b
   190a4:			; <UNDEFINED> instruction: 0xf8c32001
   190a8:			; <UNDEFINED> instruction: 0x47700098
   190ac:	andeq	pc, r4, ip, lsr #32
   190b0:	stmdacc	r0, {r0, r1, r8, r9, fp, lr}
   190b4:	svclt	0x0018447b
   190b8:			; <UNDEFINED> instruction: 0xf8c32001
   190bc:			; <UNDEFINED> instruction: 0x4770009c
   190c0:	andeq	pc, r4, r8, lsl r0	; <UNPREDICTABLE>
   190c4:			; <UNDEFINED> instruction: 0xf5b0b160
   190c8:	svclt	0x00a87f16
   190cc:	andsvc	pc, r6, pc, asr #8
   190d0:	svclt	0x00b82801
   190d4:	blmi	e10e0 <__read_chk@plt+0xd9bb4>
   190d8:			; <UNDEFINED> instruction: 0xf8c3447b
   190dc:	ldrbmi	r0, [r0, -ip, lsl #1]!
   190e0:			; <UNDEFINED> instruction: 0xe7f8201e
   190e4:	strdeq	lr, [r4], -r4
   190e8:	ldrlt	r4, [r0, #-1537]	; 0xfffff9ff
   190ec:	stfmid	f3, [r8], {104}	; 0x68
   190f0:	ldrbtmi	r2, [ip], #-571	; 0xfffffdc5
   190f4:	subeq	pc, r8, r4, lsl #2
   190f8:	ldm	r4!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   190fc:	andcs	r2, r1, #0, 6
   19100:	addcc	pc, r3, r4, lsl #17
   19104:	rsbvs	r6, r3, r2, ror #1
   19108:	stmdbmi	r2, {r4, r8, sl, fp, ip, sp, pc}
   1910c:			; <UNDEFINED> instruction: 0xe7ee4479
   19110:	ldrdeq	lr, [r4], -sl
   19114:	andeq	r3, r3, ip, asr pc
   19118:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   1911c:	strtmi	r4, [r0], -r4, lsl #12
   19120:			; <UNDEFINED> instruction: 0xf7ed6824
   19124:	stccs	15, cr14, [r0], {194}	; 0xc2
   19128:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   1912c:	svclt	0x00004770
   19130:	stmdblt	r8!, {r3, r8, sl, ip, sp, pc}^
   19134:	andcs	r4, r1, #10240	; 0x2800
   19138:	subsvs	r4, r8, fp, ror r4
   1913c:	blmi	2714ac <__read_chk@plt+0x269f80>
   19140:			; <UNDEFINED> instruction: 0xf893447b
   19144:	vhadd.u32	d18, d31, d16
   19148:			; <UNDEFINED> instruction: 0xf8830200
   1914c:	stclt	0, cr2, [r8, #-640]	; 0xfffffd80
   19150:	blx	1dd7156 <__read_chk@plt+0x1dcfc2a>
   19154:	andcs	r4, r0, #4, 22	; 0x1000
   19158:	sbcsvs	r4, sl, fp, ror r4
   1915c:	svclt	0x0000e7ef
   19160:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   19164:	andeq	lr, r4, ip, lsl #31
   19168:	andeq	lr, r4, r4, ror pc
   1916c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   19170:	umlalcs	pc, r0, r3, r8	; <UNPREDICTABLE>
   19174:	andeq	pc, r0, #-1140850687	; 0xbc000001
   19178:	adccs	pc, r0, r3, lsl #17
   1917c:	svclt	0x00004770
   19180:	andeq	lr, r4, lr, asr pc
   19184:	vqrshl.s8	<illegal reg q13.5>, q8, q4
   19188:	cfmul32mi	mvfx0, mvfx3, mvfx6
   1918c:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   19190:	adcmi	lr, sl, #15
   19194:			; <UNDEFINED> instruction: 0xf012d117
   19198:			; <UNDEFINED> instruction: 0xf8d6fc43
   1919c:	addsmi	r3, r8, #140	; 0x8c
   191a0:			; <UNDEFINED> instruction: 0xf7eddc13
   191a4:	ldrdcs	lr, [r1, -sl]
   191a8:			; <UNDEFINED> instruction: 0xf0124620
   191ac:			; <UNDEFINED> instruction: 0xf7edfc3f
   191b0:			; <UNDEFINED> instruction: 0x4620edd6
   191b4:	stc2	0, cr15, [ip], {18}
   191b8:	blx	ff7571bc <__read_chk@plt+0xff74fc90>
   191bc:	strtmi	r4, [r0], -r3, lsl #12
   191c0:	blcs	45c30 <__read_chk@plt+0x3e704>
   191c4:	ldrmi	sp, [r8], -r5, ror #3
   191c8:	vmla.f32	<illegal reg q13.5>, q0, q8
   191cc:			; <UNDEFINED> instruction: 0xf6c023ce
   191d0:	ldrmi	r2, [r8], -r0, lsl #6
   191d4:	svclt	0x0000bd70
   191d8:	andeq	lr, r4, lr, lsr pc
   191dc:	svcmi	0x00f0e92d
   191e0:	bmi	1faac2c <__read_chk@plt+0x1fa3700>
   191e4:	blmi	1faaa64 <__read_chk@plt+0x1fa3538>
   191e8:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   191ec:			; <UNDEFINED> instruction: 0xf5ad8800
   191f0:	strcs	r7, [r0], #-3361	; 0xfffff2df
   191f4:	svcge	0x000658d3
   191f8:	strmi	r2, [r8], sl, lsl #16
   191fc:	orrsls	r6, pc, #1769472	; 0x1b0000
   19200:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19204:	eorsvs	r6, ip, r4, lsr r0
   19208:	stmdacs	r2, {r1, r3, r5, ip, lr, pc}
   1920c:	vrecps.f32	d27, d8, d12
   19210:			; <UNDEFINED> instruction: 0xf6c00b05
   19214:	andsle	r2, r3, r0, lsl #22
   19218:			; <UNDEFINED> instruction: 0xf7ec4620
   1921c:	ldmdavs	r8!, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   19220:	blx	1955270 <__read_chk@plt+0x194dd44>
   19224:	blmi	1babbe8 <__read_chk@plt+0x1ba46bc>
   19228:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1922c:	blls	fe7f329c <__read_chk@plt+0xfe7ebd70>
   19230:			; <UNDEFINED> instruction: 0xf040405a
   19234:	ldrbmi	r8, [r8], -r9, asr #1
   19238:	cfstr32vc	mvfx15, [r1, #-52]!	; 0xffffffcc
   1923c:	svchi	0x00f0e8bd
   19240:	bvc	fefd667c <__read_chk@plt+0xfefcf150>
   19244:			; <UNDEFINED> instruction: 0xf44f1d2a
   19248:	ldrbmi	r7, [r0], -r0, lsl #3
   1924c:			; <UNDEFINED> instruction: 0xff10f00b
   19250:	ldrtmi	fp, [r8], -r8, lsl #3
   19254:	blx	ff4d725a <__read_chk@plt+0xff4cfd2e>
   19258:	orrslt	r4, r0, r3, lsl #13
   1925c:	ldrb	r2, [fp, r0, lsl #8]
   19260:	bvc	fefd669c <__read_chk@plt+0xfefcf170>
   19264:	andeq	pc, r8, #1073741825	; 0x40000001
   19268:	orrvc	pc, r0, pc, asr #8
   1926c:			; <UNDEFINED> instruction: 0xf00b4650
   19270:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   19274:			; <UNDEFINED> instruction: 0xf04fd1ed
   19278:	strcs	r0, [r0], #-2881	; 0xfffff4bf
   1927c:	blcs	56d84 <__read_chk@plt+0x4f858>
   19280:	movwcs	lr, #6090	; 0x17ca
   19284:	ldrbmi	r2, [r1], -ip, lsl #4
   19288:			; <UNDEFINED> instruction: 0xf0126838
   1928c:			; <UNDEFINED> instruction: 0xf7fffc0f
   19290:			; <UNDEFINED> instruction: 0x4683fa71
   19294:	mvnle	r2, r0, lsl #16
   19298:			; <UNDEFINED> instruction: 0xf7ff6838
   1929c:			; <UNDEFINED> instruction: 0x4683ff73
   192a0:	bicsle	r2, fp, r0, lsl #16
   192a4:	ldmdavs	r8!, {r0, r1, r2, r8, r9, fp, sp, pc}
   192a8:	ldrmi	r9, [r9], -r5, lsl #6
   192ac:	ldc2	0, cr15, [r8], {18}
   192b0:	stmdacs	r0, {r2, r9, sl, lr}
   192b4:			; <UNDEFINED> instruction: 0xf00ad068
   192b8:	tstlt	r0, #900	; 0x384	; <UNPREDICTABLE>
   192bc:	svclt	0x00182803
   192c0:	bleq	ff715404 <__read_chk@plt+0xff70ded8>
   192c4:	stmdahi	fp!, {r3, r5, r7, r8, ip, lr, pc}
   192c8:	beq	1f55704 <__read_chk@plt+0x1f4e1d8>
   192cc:	rsble	r2, r1, sl, lsl #22
   192d0:	orrvc	pc, r0, #1325400064	; 0x4f000000
   192d4:			; <UNDEFINED> instruction: 0x26004652
   192d8:	strbmi	r2, [r1], -r1
   192dc:	andvs	lr, r1, sp, asr #19
   192e0:	strtmi	r9, [r8], -r0, lsl #12
   192e4:	stc	7, cr15, [sl], {237}	; 0xed
   192e8:	cmple	sp, r0, lsl #16
   192ec:	blcs	2bb3a0 <__read_chk@plt+0x2b3e74>
   192f0:			; <UNDEFINED> instruction: 0xf019d102
   192f4:	cmple	fp, r2, lsl #30
   192f8:	bleq	ff75543c <__read_chk@plt+0xff74df10>
   192fc:	blcs	56e04 <__read_chk@plt+0x4f8d8>
   19300:	stcge	7, cr14, [lr, #-552]	; 0xfffffdd8
   19304:	subcs	r4, r4, #93323264	; 0x5900000
   19308:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1930c:			; <UNDEFINED> instruction: 0xf04f4628
   19310:			; <UNDEFINED> instruction: 0xf7ed0b1b
   19314:			; <UNDEFINED> instruction: 0x4628e916
   19318:	cdp2	0, 9, cr15, cr8, cr11, {0}
   1931c:			; <UNDEFINED> instruction: 0xf04f9b05
   19320:	strtmi	r0, [sl], -lr, lsl #24
   19324:	tstcs	r1, r0, asr #12
   19328:	strtmi	r9, [r3], -r0, lsl #6
   1932c:	andgt	pc, r0, r5, asr #17
   19330:	stceq	0, cr15, [ip], {79}	; 0x4f
   19334:	andge	pc, r4, r5, asr #17
   19338:	blcs	56e40 <__read_chk@plt+0x4f914>
   1933c:	andgt	pc, r8, r5, asr #17
   19340:			; <UNDEFINED> instruction: 0xf988f00c
   19344:			; <UNDEFINED> instruction: 0xf43f2800
   19348:	ldcge	15, cr10, [pc, #-412]	; 191b4 <__read_chk@plt+0x11c88>
   1934c:	strtmi	r4, [r2], -r1, asr #12
   19350:			; <UNDEFINED> instruction: 0xf00b4628
   19354:			; <UNDEFINED> instruction: 0xf7fffbb9
   19358:	strmi	pc, [r3], sp, lsl #20
   1935c:			; <UNDEFINED> instruction: 0xf47f2800
   19360:	qsaxmi	sl, r8, fp
   19364:	svc	0x006cf7ed
   19368:	eorsvs	r4, r0, r5, lsl #12
   1936c:	stmdavc	r2, {r4, r5, r6, r8, r9, ip, sp, pc}
   19370:			; <UNDEFINED> instruction: 0xf43f2a00
   19374:			; <UNDEFINED> instruction: 0xf7edaf51
   19378:	stmdacc	r1, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1937c:	bcs	bb042c <__read_chk@plt+0xba8f00>
   19380:	andcs	fp, r0, #4, 30
   19384:	strb	r5, [r7, -sl, lsr #8]
   19388:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
   1938c:			; <UNDEFINED> instruction: 0xf9f2f7ff
   19390:	strb	r4, [r1, -r3, lsl #13]
   19394:	svceq	0x0002f019
   19398:			; <UNDEFINED> instruction: 0x215bd09a
   1939c:	rsbseq	pc, sp, #1073741827	; 0x40000003
   193a0:			; <UNDEFINED> instruction: 0xf88a23fe
   193a4:	ldr	r1, [r6, r0]
   193a8:	blx	ff9573ac <__read_chk@plt+0xff94fe80>
   193ac:	ldr	r4, [r3, -r3, lsl #13]!
   193b0:	ldrbmi	r4, [r0], -sp, lsl #18
   193b4:	addvc	pc, r0, #1325400064	; 0x4f000000
   193b8:	bleq	ff7554fc <__read_chk@plt+0xff74dfd0>
   193bc:			; <UNDEFINED> instruction: 0xf6c04479
   193c0:			; <UNDEFINED> instruction: 0xf7ed2b00
   193c4:	str	lr, [r7, -r2, ror #30]!
   193c8:	bl	157384 <__read_chk@plt+0x14fe58>
   193cc:	b	ffdd7388 <__read_chk@plt+0xffdcfe5c>
   193d0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   193d4:	svcge	0x0020f43f
   193d8:	svclt	0x0000e790
   193dc:	andeq	sp, r4, r6, asr r6
   193e0:	andeq	r0, r0, r0, asr r7
   193e4:	andeq	sp, r4, r8, lsl r6
   193e8:	andeq	r2, r3, r8, asr #15
   193ec:	svcmi	0x00f0e92d
   193f0:	ldrmi	fp, [r7], -r3, ror #1
   193f4:	movwls	r4, #10934	; 0x2ab6
   193f8:	blmi	fedc4c20 <__read_chk@plt+0xfedbd6f4>
   193fc:			; <UNDEFINED> instruction: 0xf5b1447a
   19400:	strmi	r6, [r0], r0, lsl #31
   19404:	svclt	0x00a84630
   19408:	stmibvs	r0, {r0, r5, r7, r8, sl, ip, sp, lr, pc}
   1940c:			; <UNDEFINED> instruction: 0x460d58d3
   19410:	svclt	0x00b89a6c
   19414:	stmdbeq	r5!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19418:	cmnls	r1, #1769472	; 0x1b0000
   1941c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19420:	eorsvs	r2, r3, r0, lsl #6
   19424:	andls	r9, r4, #111616	; 0x1b400
   19428:	blls	1bbe03c <__read_chk@plt+0x1bb6b10>
   1942c:			; <UNDEFINED> instruction: 0xf7ff9305
   19430:	strmi	pc, [r4], -r5, ror #21
   19434:	movwcs	fp, #408	; 0x198
   19438:			; <UNDEFINED> instruction: 0xf7ec4618
   1943c:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   19440:			; <UNDEFINED> instruction: 0xf954f012
   19444:	blmi	fe8ebedc <__read_chk@plt+0xfe8e49b0>
   19448:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1944c:	blls	18734bc <__read_chk@plt+0x186bf90>
   19450:			; <UNDEFINED> instruction: 0xf040405a
   19454:	strtmi	r8, [r0], -r5, lsl #2
   19458:	pop	{r0, r1, r5, r6, ip, sp, pc}
   1945c:			; <UNDEFINED> instruction: 0x46408ff0
   19460:	beq	fe15589c <__read_chk@plt+0xfe14e370>
   19464:	ldcl	7, cr15, [r4, #-948]	; 0xfffffc4c
   19468:	vst1.16	{d20-d22}, [pc], r2
   1946c:	strmi	r7, [r3], -r0, lsl #3
   19470:			; <UNDEFINED> instruction: 0xf00a4650
   19474:	ldmcs	pc!, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   19478:	strbmi	sp, [r1], -r8, lsr #16
   1947c:	strbmi	r2, [sl], -r1, lsl #6
   19480:			; <UNDEFINED> instruction: 0xf0126830
   19484:			; <UNDEFINED> instruction: 0xf7fffb13
   19488:			; <UNDEFINED> instruction: 0x4604f975
   1948c:	bicsle	r2, r2, r0, lsl #16
   19490:			; <UNDEFINED> instruction: 0xf7ff6830
   19494:			; <UNDEFINED> instruction: 0x4604fe77
   19498:	bicle	r2, ip, r0, lsl #16
   1949c:	ldmdavs	r0!, {r0, r3, r8, r9, fp, sp, pc}
   194a0:	ldrmi	r9, [r9], -r6, lsl #6
   194a4:	blx	7554f6 <__read_chk@plt+0x74dfca>
   194a8:			; <UNDEFINED> instruction: 0xf0002800
   194ac:	andls	r8, r7, r0, lsr #1
   194b0:	cdp2	0, 14, cr15, cr4, cr10, {0}
   194b4:	strmi	r9, [r4], -r7, lsl #22
   194b8:	stmdacs	r3, {r4, r5, r6, r8, ip, sp, pc}
   194bc:	sbcseq	pc, ip, pc, asr #32
   194c0:	andcs	pc, r0, r0, asr #13
   194c4:	ldrbcs	fp, [fp], #3860	; 0xf14
   194c8:	ldr	r4, [r5, r4, lsl #12]!
   194cc:	vmax.s8	d20, d8, d19
   194d0:			; <UNDEFINED> instruction: 0xf6c00445
   194d4:	str	r2, [pc, r0, lsl #8]!
   194d8:	bleq	1055914 <__read_chk@plt+0x104e3e8>
   194dc:	strmi	r2, [r1], -r4, asr #4
   194e0:	ldrbmi	r9, [r8], -r7, lsl #6
   194e4:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   194e8:	stmda	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   194ec:			; <UNDEFINED> instruction: 0xf00b4658
   194f0:	blls	218bac <__read_chk@plt+0x211680>
   194f4:	andge	pc, r4, fp, asr #17
   194f8:	bcc	fffd5e00 <__read_chk@plt+0xfffce8d4>
   194fc:	andls	pc, r8, fp, asr #17
   19500:	subeq	pc, ip, #-1073741824	; 0xc0000000
   19504:	andls	r4, r7, #160432128	; 0x9900000
   19508:			; <UNDEFINED> instruction: 0xf8cb220e
   1950c:	blls	1a1514 <__read_chk@plt+0x199fe8>
   19510:	tstcs	r1, sl, asr r6
   19514:	movwls	r4, #1600	; 0x640
   19518:			; <UNDEFINED> instruction: 0xf00c464b
   1951c:	stmdacs	r0, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
   19520:			; <UNDEFINED> instruction: 0xf8b8d060
   19524:	stmdacs	r0, {r1, r2, r4}
   19528:			; <UNDEFINED> instruction: 0xf8b8d0f1
   1952c:			; <UNDEFINED> instruction: 0xf5b5c014
   19530:	bls	1f5338 <__read_chk@plt+0x1ede0c>
   19534:	ldrdcc	pc, [r8], -r8
   19538:	tsteq	ip, r2, lsl #22
   1953c:			; <UNDEFINED> instruction: 0xf5a5db21
   19540:	svccs	0x00006280
   19544:	andeq	lr, r3, #165888	; 0x28800
   19548:			; <UNDEFINED> instruction: 0xf282fab2
   1954c:	subsne	lr, r2, #323584	; 0x4f000
   19550:	andcs	fp, r0, #8, 30
   19554:	sbcsle	r2, sl, r0, lsl #20
   19558:	stmdbne	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1955c:			; <UNDEFINED> instruction: 0xf7ed9003
   19560:	ldmib	sp, {r4, r5, r6, r9, fp, sp, lr, pc}^
   19564:	blls	161978 <__read_chk@plt+0x15a44c>
   19568:	stmdacs	r0, {r3, r4, r5, sp, lr}
   1956c:	addhi	pc, pc, r0
   19570:	movwcs	lr, #14797	; 0x39cd
   19574:	ldc	7, cr15, [ip], {237}	; 0xed
   19578:	andcc	lr, r2, #3620864	; 0x374000
   1957c:	blls	1315ec <__read_chk@plt+0x12a0c0>
   19580:	stmdacs	r5, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   19584:	andcs	fp, r0, #148, 30	; 0x250
   19588:	blcs	961d94 <__read_chk@plt+0x95a868>
   1958c:	andcs	fp, r0, #24, 30	; 0x60
   19590:	adcsle	r2, ip, r0, lsl #20
   19594:	stmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
   19598:	andgt	pc, ip, r3, lsl r8	; <UNPREDICTABLE>
   1959c:	andcs	lr, ip, #270336	; 0x42000
   195a0:	adcmi	fp, sl, #1073741827	; 0x40000003
   195a4:	stmdacc	r5, {r0, r1, r4, r5, r7, r8, ip, lr, pc}
   195a8:			; <UNDEFINED> instruction: 0xf1012a03
   195ac:	addlt	r0, r0, #1280	; 0x500
   195b0:	blls	cda4c <__read_chk@plt+0xc6520>
   195b4:	svclt	0x00182f00
   195b8:	adcle	r2, r8, r0, lsl #22
   195bc:	andls	pc, ip, sp, asr #17
   195c0:	strmi	r4, [r1], r0, ror #13
   195c4:	b	f57580 <__read_chk@plt+0xf50054>
   195c8:	eorsvs	r9, r8, r3, lsl #22
   195cc:	subsle	r2, lr, r0, lsl #16
   195d0:	strbmi	r4, [sl], -r1, asr #12
   195d4:			; <UNDEFINED> instruction: 0xf7ed9303
   195d8:	blls	d4790 <__read_chk@plt+0xcd264>
   195dc:	andls	pc, r0, r3, asr #17
   195e0:	str	r9, [r9, -r3, lsl #22]!
   195e4:			; <UNDEFINED> instruction: 0x464b241b
   195e8:	strcs	pc, [r0], #-1728	; 0xfffff940
   195ec:	blls	1d3284 <__read_chk@plt+0x1cbd58>
   195f0:	ldmdavs	r8, {r1, ip, pc}
   195f4:			; <UNDEFINED> instruction: 0xf8bef7ff
   195f8:	strmi	r9, [r4], -r2, lsl #22
   195fc:	ldrbmi	lr, [r0, #-1820]	; 0xfffff8e4
   19600:	bcs	1c9468 <__read_chk@plt+0x1c1f3c>
   19604:	stmdbvc	sl, {r0, r1, r7, r8, ip, lr, pc}^
   19608:	ble	fe02a018 <__read_chk@plt+0xfe022aec>
   1960c:	strmi	r4, [r1], fp, asr #12
   19610:	bls	eae58 <__read_chk@plt+0xe392c>
   19614:	andsvs	r4, r0, r0, ror #13
   19618:	bls	148320 <__read_chk@plt+0x140df4>
   1961c:	bls	f1664 <__read_chk@plt+0xea138>
   19620:	mcrrne	8, 1, r6, r2, cr0
   19624:	ldmdble	sp, {r0, r4, r7, r8, sl, lr}
   19628:	andeq	lr, r0, r9, lsr #23
   1962c:			; <UNDEFINED> instruction: 0xf7ed9302
   19630:	blls	193e58 <__read_chk@plt+0x18c92c>
   19634:	andsvs	r4, r8, r5, lsl #12
   19638:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
   1963c:	movwls	sp, #8240	; 0x2030
   19640:	ldmdavs	sl, {r0, r1, r8, r9, fp, ip, pc}
   19644:	mrrcne	6, 4, r4, r1, cr3
   19648:	bicsmi	r4, r2, #184549376	; 0xb000000
   1964c:			; <UNDEFINED> instruction: 0x46194491
   19650:			; <UNDEFINED> instruction: 0xf7ed464a
   19654:	andcs	lr, r0, #11776	; 0x2e00
   19658:			; <UNDEFINED> instruction: 0xf8059b02
   1965c:	strbt	r2, [fp], r9
   19660:	ldmib	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19664:	andcs	r9, r0, #81920	; 0x14000
   19668:	strbt	r6, [r5], sl
   1966c:	movwls	r9, #8454	; 0x2106
   19670:	stmib	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19674:	stmdbls	r6, {r2, r8, r9, fp, ip, pc}
   19678:	blls	b16e0 <__read_chk@plt+0xaa1b4>
   1967c:	movwls	fp, #8960	; 0x2300
   19680:	blls	e5aa0 <__read_chk@plt+0xde574>
   19684:			; <UNDEFINED> instruction: 0xf7ed681a
   19688:	blls	d46e0 <__read_chk@plt+0xcd1b4>
   1968c:	movwls	lr, #10183	; 0x27c7
   19690:	ldmib	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19694:	strmi	r9, [r4], -r2, lsl #22
   19698:			; <UNDEFINED> instruction: 0xf43f2800
   1969c:	ldr	sl, [r8, -sp, asr #29]
   196a0:	stmib	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   196a4:	strmi	r9, [r4], -r2, lsl #22
   196a8:			; <UNDEFINED> instruction: 0xf6c0b108
   196ac:	cfstrsls	mvf2, [r4, #-0]
   196b0:	stmdavs	r8!, {r1, r8, r9, ip, pc}
   196b4:	ldcl	7, cr15, [r8], #948	; 0x3b4
   196b8:	blls	a1ec0 <__read_chk@plt+0x9a994>
   196bc:	ldrt	r6, [fp], sl, lsr #32
   196c0:	ldmdb	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   196c4:	strmi	r9, [r4], -r2, lsl #22
   196c8:			; <UNDEFINED> instruction: 0xf43f2800
   196cc:			; <UNDEFINED> instruction: 0xe700aeb5
   196d0:	andeq	sp, r4, r4, asr #8
   196d4:	andeq	r0, r0, r0, asr r7
   196d8:	strdeq	sp, [r4], -r8
   196dc:	svcmi	0x00f0e92d
   196e0:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
   196e4:	strmi	r8, [r1], r2, lsl #22
   196e8:			; <UNDEFINED> instruction: 0x460e4a76
   196ec:	strcs	r4, [r0, #-2934]	; 0xfffff48a
   196f0:			; <UNDEFINED> instruction: 0xf5ad447a
   196f4:	svcge	0x00067d23
   196f8:			; <UNDEFINED> instruction: 0x463858d3
   196fc:			; <UNDEFINED> instruction: 0x93a1681b
   19700:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19704:			; <UNDEFINED> instruction: 0xf7ff603d
   19708:			; <UNDEFINED> instruction: 0x4604f979
   1970c:	ldmdavs	r0!, {r4, r6, r7, r8, ip, sp, pc}
   19710:	stcl	7, cr15, [sl], {237}	; 0xed
   19714:	eorsvs	r2, r3, r0, lsl #6
   19718:			; <UNDEFINED> instruction: 0xf7ec4628
   1971c:	ldmdavs	r8!, {r1, r2, r3, r6, r7, sl, fp, sp, lr, pc}
   19720:			; <UNDEFINED> instruction: 0xffe4f011
   19724:	blmi	1a2c0d0 <__read_chk@plt+0x1a24ba4>
   19728:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1972c:	blls	fe87379c <__read_chk@plt+0xfe86c270>
   19730:			; <UNDEFINED> instruction: 0xf040405a
   19734:	strtmi	r8, [r0], -r4, asr #1
   19738:	cfstr32vc	mvfx15, [r3, #-52]!	; 0xffffffcc
   1973c:	blhi	d4a38 <__read_chk@plt+0xcd50c>
   19740:	svchi	0x00f0e8bd
   19744:			; <UNDEFINED> instruction: 0xf50d4648
   19748:			; <UNDEFINED> instruction: 0xf7ed7ac2
   1974c:	strbmi	lr, [sl], -r2, ror #23
   19750:	orrvc	pc, r0, pc, asr #8
   19754:	ldrbmi	r4, [r0], -r3, lsl #12
   19758:	cdp2	0, 2, cr15, cr10, cr10, {0}
   1975c:	svclt	0x008428ff
   19760:	vmax.s8	d20, d8, d21
   19764:	stmdale	fp!, {r0, r2, r6, sl}
   19768:	movwcs	r4, #5705	; 0x1649
   1976c:	ldmdavs	r8!, {r0, r5, r9, sp}
   19770:			; <UNDEFINED> instruction: 0xf99cf012
   19774:			; <UNDEFINED> instruction: 0xfffef7fe
   19778:	stmdacs	r0, {r2, r9, sl, lr}
   1977c:	ldmdavs	r8!, {r0, r1, r2, r6, r7, r8, ip, lr, pc}
   19780:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   19784:	stmdacs	r0, {r2, r9, sl, lr}
   19788:			; <UNDEFINED> instruction: 0xf10dd1c1
   1978c:	ldmdavs	r8!, {r2, r3, r4, r8, r9, fp}
   19790:			; <UNDEFINED> instruction: 0xf0124659
   19794:	strmi	pc, [r5], -r5, lsr #19
   19798:			; <UNDEFINED> instruction: 0xf00ab1a8
   1979c:	andls	pc, r2, pc, ror #26
   197a0:	stmdacs	r3, {r3, r6, r7, r8, ip, sp, pc}
   197a4:	sbcseq	pc, ip, pc, asr #32
   197a8:	andcs	pc, r0, r0, asr #13
   197ac:	ldrbcs	fp, [fp], #3860	; 0xf14
   197b0:	str	r4, [ip, r4, lsl #12]!
   197b4:			; <UNDEFINED> instruction: 0xf7ed9f04
   197b8:	strmi	lr, [r4], -r2, lsl #18
   197bc:	adcle	r2, fp, r0, lsl #16
   197c0:	strcs	pc, [r0], #-1728	; 0xfffff940
   197c4:			; <UNDEFINED> instruction: 0xf8dbe7a3
   197c8:			; <UNDEFINED> instruction: 0xf7fe0000
   197cc:			; <UNDEFINED> instruction: 0x4604ffd3
   197d0:	adcle	r2, r1, r0, lsl #16
   197d4:	blge	3d3648 <__read_chk@plt+0x3cc11c>
   197d8:	subcs	r9, r4, #32768	; 0x8000
   197dc:	cdp	12, 0, cr10, cr8, cr8, {0}
   197e0:			; <UNDEFINED> instruction: 0x46183a10
   197e4:			; <UNDEFINED> instruction: 0xf7ec4689
   197e8:	cdp	14, 1, cr14, cr8, cr12, {5}
   197ec:			; <UNDEFINED> instruction: 0xf00b0a10
   197f0:	cdp	12, 1, cr15, cr8, cr13, {1}
   197f4:	stmib	sp, {r4, r9, fp, ip}^
   197f8:	strtmi	r7, [r0], r4, lsl #16
   197fc:			; <UNDEFINED> instruction: 0x2321220e
   19800:	andlt	pc, ip, sp, asr #17
   19804:	andge	pc, r4, r1, asr #17
   19808:	beq	1f55c44 <__read_chk@plt+0x1f4e718>
   1980c:	addvs	r6, fp, sl
   19810:	tstcs	r1, r3, lsl #22
   19814:	bcs	45507c <__read_chk@plt+0x44db50>
   19818:	movwls	r4, #1600	; 0x640
   1981c:			; <UNDEFINED> instruction: 0xf00b462b
   19820:			; <UNDEFINED> instruction: 0x4604ff19
   19824:	suble	r2, r2, r0, lsl #16
   19828:	strbmi	r4, [r1], -sl, lsr #12
   1982c:			; <UNDEFINED> instruction: 0xf00b4650
   19830:			; <UNDEFINED> instruction: 0xf7fef9c9
   19834:			; <UNDEFINED> instruction: 0x4604ff9f
   19838:	teqle	lr, r0, lsl #16
   1983c:	strvs	pc, [r2, r9, lsl #10]
   19840:	ldmdavs	r0!, {r1, r8, r9, fp, ip, pc}
   19844:	movwcc	r4, #5689	; 0x1639
   19848:			; <UNDEFINED> instruction: 0xf7ec9302
   1984c:	stmdacs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
   19850:	vst4.32	{d29-d32}, [pc :256], r0
   19854:	strtmi	r6, [r1], -r2, lsl #5
   19858:	strbmi	r6, [r8], #-48	; 0xffffffd0
   1985c:	cdp	7, 7, cr15, cr0, cr12, {7}
   19860:			; <UNDEFINED> instruction: 0xf8ba6831
   19864:	vhadd.s8	d30, d0, d0
   19868:			; <UNDEFINED> instruction: 0xf8ba4201
   1986c:	bl	59884 <__read_chk@plt+0x52358>
   19870:			; <UNDEFINED> instruction: 0xf8ba0b09
   19874:			; <UNDEFINED> instruction: 0xf821c002
   19878:			; <UNDEFINED> instruction: 0xf10be009
   1987c:			; <UNDEFINED> instruction: 0xf8ab090c
   19880:			; <UNDEFINED> instruction: 0xf10d0004
   19884:	strbmi	r0, [r8], -r2, lsl #3
   19888:	andgt	pc, r2, fp, lsr #17
   1988c:	stc2l	0, cr15, [sl, #-100]	; 0xffffff9c
   19890:	mulcs	ip, fp, r8
   19894:	strbmi	fp, [r8], -sl, asr #2
   19898:	bl	ed7854 <__read_chk@plt+0xed0328>
   1989c:	bl	2e78a8 <__read_chk@plt+0x2e037c>
   198a0:	blvc	69a4a8 <__read_chk@plt+0x692f7c>
   198a4:	svclt	0x00082a2e
   198a8:	ssatmi	r7, #26, ip, lsl #6
   198ac:	ldmib	sp, {r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   198b0:	blls	b78c8 <__read_chk@plt+0xb039c>
   198b4:	andcc	pc, r0, r8, asr #17
   198b8:	svcls	0x0004e72e
   198bc:			; <UNDEFINED> instruction: 0xf7ede727
   198c0:	svclt	0x0000e88a
   198c4:	andeq	sp, r4, r0, asr r1
   198c8:	andeq	r0, r0, r0, asr r7
   198cc:	andeq	sp, r4, r8, lsl r1
   198d0:	mvnsmi	lr, #737280	; 0xb4000
   198d4:	ldclmi	6, cr4, [r9, #-512]	; 0xfffffe00
   198d8:	strmi	fp, [r9], r5, lsl #1
   198dc:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   198e0:			; <UNDEFINED> instruction: 0xf8d5461e
   198e4:	stccs	0, cr4, [r0], {136}	; 0x88
   198e8:			; <UNDEFINED> instruction: 0x07d5d132
   198ec:	andsvs	sp, ip, r9, lsr #10
   198f0:	andmi	pc, r4, r0, asr #4
   198f4:	stmia	r4!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   198f8:	stmdacs	r0, {r2, r9, sl, lr}
   198fc:	addhi	pc, r8, r0
   19900:			; <UNDEFINED> instruction: 0x3000f8b8
   19904:	blcs	2ab194 <__read_chk@plt+0x2a3c68>
   19908:	vhadd.s8	<illegal reg q14.5>, q0, <illegal reg q13.5>
   1990c:	strcs	r4, [r0, #-769]	; 0xfffffcff
   19910:	strbmi	r2, [r9], -r1
   19914:	andpl	lr, r1, sp, asr #19
   19918:	strbmi	r9, [r0], -r0, lsl #10
   1991c:	stmdb	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19920:	suble	r2, r4, r0, lsl #16
   19924:			; <UNDEFINED> instruction: 0xf826f7ff
   19928:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1992c:	strcs	sp, [r0, #-341]	; 0xfffffeab
   19930:	blmi	10f1a08 <__read_chk@plt+0x10ea4dc>
   19934:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   19938:	strtmi	fp, [r8], -fp, ror #22
   1993c:	pop	{r0, r2, ip, sp, pc}
   19940:			; <UNDEFINED> instruction: 0xf7ff83f0
   19944:	strmi	pc, [r5], -fp, asr #24
   19948:	cmple	r2, r0, lsl #16
   1994c:	ldrb	r2, [r0, r0, lsl #10]!
   19950:	vcgt.s8	d18, d0, d0
   19954:	eorsvs	r4, r3, r4
   19958:	ldmda	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1995c:	stmdacs	r0, {r2, r9, sl, lr}
   19960:	stmdavs	sl!, {r1, r2, r4, r6, ip, lr, pc}
   19964:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
   19968:	bicle	r4, r9, r3, lsl r3
   1996c:	movwls	r2, #4616	; 0x1208
   19970:	strbmi	r9, [r9], -r0, lsl #6
   19974:	vhsub.s8	d25, d0, d2
   19978:	strmi	r4, [r2], -r1, lsl #6
   1997c:			; <UNDEFINED> instruction: 0xf7ed4640
   19980:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   19984:	stmdavc	r3!, {r0, r6, r8, ip, lr, pc}
   19988:	subsle	r2, r2, fp, asr fp
   1998c:	strtmi	r4, [r5], -r0, lsr #12
   19990:	b	fefd794c <__read_chk@plt+0xfefd0420>
   19994:			; <UNDEFINED> instruction: 0x4628e013
   19998:	b	5d7954 <__read_chk@plt+0x5d0428>
   1999c:	stmdami	r9!, {r0, r9, sl, lr}
   199a0:			; <UNDEFINED> instruction: 0xf01d4478
   199a4:	strtmi	pc, [r8], -fp, asr #25
   199a8:	pop	{r0, r2, ip, sp, pc}
   199ac:			; <UNDEFINED> instruction: 0x462083f0
   199b0:	b	febd796c <__read_chk@plt+0xfebd0440>
   199b4:			; <UNDEFINED> instruction: 0x3000f8b8
   199b8:	eorsle	r2, r1, sl, lsl #22
   199bc:	mcrrne	6, 2, r4, r1, cr5
   199c0:			; <UNDEFINED> instruction: 0xf7ec4620
   199c4:	strmi	lr, [r4], -r0, ror #26
   199c8:	lslsle	r2, r0, #16
   199cc:	svc	0x00f6f7ec
   199d0:	addlt	fp, r0, #144, 6	; 0x40000002
   199d4:			; <UNDEFINED> instruction: 0xf040462c
   199d8:	strtmi	r6, [r0], -r0, lsr #10
   199dc:	bl	1957998 <__read_chk@plt+0x195046c>
   199e0:	ldreq	lr, [r9, r7, lsr #15]!
   199e4:	cmpcs	fp, #608174080	; 0x24400000
   199e8:	blcc	979f8 <__read_chk@plt+0x904cc>
   199ec:	mvnscc	pc, #64, 4
   199f0:			; <UNDEFINED> instruction: 0xf7fee78d
   199f4:	stmdacs	r0, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   199f8:			; <UNDEFINED> instruction: 0x4633d09b
   199fc:			; <UNDEFINED> instruction: 0x4649463a
   19a00:			; <UNDEFINED> instruction: 0xf7ff4640
   19a04:	strmi	pc, [r5], -fp, ror #23
   19a08:	stcne	7, cr14, [r5], {147}	; 0x93
   19a0c:	ldrb	sp, [r7, -sl, lsl #3]!
   19a10:	svc	0x00d4f7ec
   19a14:	addsle	r2, r9, r0, lsl #16
   19a18:			; <UNDEFINED> instruction: 0xf040b280
   19a1c:	str	r6, [r8, r0, lsr #10]
   19a20:	strble	r0, [fp, #1979]	; 0x7bb
   19a24:	strtmi	r4, [r5], -r8, lsl #22
   19a28:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   19a2c:	andcc	r5, r1, r3, lsr #4
   19a30:			; <UNDEFINED> instruction: 0xf06fe7c5
   19a34:	ldrb	r0, [r5, -r3]!
   19a38:	ldrb	r4, [r8, -ip, lsr #12]!
   19a3c:	andeq	lr, r4, lr, ror #15
   19a40:	muleq	r4, r8, r7
   19a44:	andeq	r3, r3, ip, lsl #17
   19a48:	andeq	r2, r3, ip, asr r1
   19a4c:	ldrbmi	lr, [r0, sp, lsr #18]!
   19a50:	cdpcs	8, 5, cr7, cr11, cr6, {0}
   19a54:	mcrcs	0, 1, sp, cr14, cr15, {2}
   19a58:	mcrcs	0, 0, sp, cr0, cr10, {2}
   19a5c:			; <UNDEFINED> instruction: 0xf8dfd058
   19a60:	strcs	sl, [r0], #-208	; 0xffffff30
   19a64:	strtmi	r4, [r1], r7, lsl #12
   19a68:			; <UNDEFINED> instruction: 0x46a044fa
   19a6c:	ldrtmi	r4, [r3], -r5, lsl #12
   19a70:	blcs	bd1aa0 <__read_chk@plt+0xbca574>
   19a74:			; <UNDEFINED> instruction: 0xf7edd052
   19a78:	stmdacs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   19a7c:	stccs	0, cr13, [r4], {72}	; 0x48
   19a80:	stmdavc	fp!, {r1, r2, r6, sl, fp, ip, lr, pc}^
   19a84:	biclt	r3, fp, r1, lsl #10
   19a88:			; <UNDEFINED> instruction: 0xf1042b3a
   19a8c:	ldrmi	r0, [r9], -r1, lsl #8
   19a90:	mvnle	r4, r0, asr r6
   19a94:	strcs	r7, [r0], #-2155	; 0xfffff795
   19a98:	svclt	0x00182b3a
   19a9c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   19aa0:			; <UNDEFINED> instruction: 0xf108d1f0
   19aa4:			; <UNDEFINED> instruction: 0xf1b90802
   19aa8:	teqle	r1, r0, lsl #30
   19aac:	strbmi	r7, [ip], -fp, lsr #17
   19ab0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19ab4:	strcc	r4, [r1, #-1101]	; 0xfffffbb3
   19ab8:	mvnle	r2, r0, lsl #22
   19abc:	svceq	0x0007f1b8
   19ac0:			; <UNDEFINED> instruction: 0xf1b8dc26
   19ac4:	svclt	0x00dc0f01
   19ac8:	ssatmi	r4, #2, ip, lsl #12
   19acc:			; <UNDEFINED> instruction: 0xf8dfdc23
   19ad0:	ldrbtmi	r8, [r8], #100	; 0x64
   19ad4:			; <UNDEFINED> instruction: 0xf7ede007
   19ad8:	biclt	lr, r8, lr, ror #25
   19adc:	ldcle	12, cr2, [r7], {3}
   19ae0:	strtmi	r7, [pc], -lr, lsr #16
   19ae4:	abscs<illegal precision>z	f3, #0.5
   19ae8:	streq	pc, [r1], #-260	; 0xfffffefc
   19aec:	streq	pc, [r1, #-263]	; 0xfffffef9
   19af0:			; <UNDEFINED> instruction: 0x46404631
   19af4:	ldmdavc	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   19af8:			; <UNDEFINED> instruction: 0xf1092100
   19afc:	andcs	r0, sl, #16384	; 0x4000
   19b00:	strtmi	r2, [r8], -lr, lsr #22
   19b04:	andle	r4, r3, ip, lsl #12
   19b08:	b	ff3d7ac0 <__read_chk@plt+0xff3d0594>
   19b0c:	stclle	8, cr2, [r7, #1020]!	; 0x3fc
   19b10:	ldmfd	sp!, {sp}
   19b14:	strdcs	r8, [r6], -r0
   19b18:			; <UNDEFINED> instruction: 0x87f0e8bd
   19b1c:	strtmi	r2, [r1], r0, lsl #8
   19b20:			; <UNDEFINED> instruction: 0xf1b9e7d5
   19b24:	svclt	0x00080f03
   19b28:	mvnsle	r2, r4
   19b2c:	svclt	0x0000e7f1
   19b30:	andeq	r1, r3, ip, lsl sp
   19b34:	andeq	r3, r3, sl, ror r7
   19b38:	svcmi	0x00f0e92d
   19b3c:	stcmi	0, cr11, [r6], #612	; 0x264
   19b40:	svcls	0x00224605
   19b44:	ldrbtmi	r4, [ip], #-2213	; 0xfffff75b
   19b48:	strls	r9, [r4, -r3, lsr #28]
   19b4c:	strcs	r5, [r0], #-2080	; 0xfffff7e0
   19b50:	andsls	r6, r7, r0, lsl #16
   19b54:	andeq	pc, r0, pc, asr #32
   19b58:	strls	r6, [r6], #-60	; 0xffffffc4
   19b5c:			; <UNDEFINED> instruction: 0xf0002e00
   19b60:	andls	r8, sl, #213	; 0xd5
   19b64:	eorsvs	r2, r4, r2, lsr #4
   19b68:	movwls	r9, #46092	; 0xb40c
   19b6c:	strmi	lr, [sp], #-2509	; 0xfffff633
   19b70:	strmi	lr, [pc], #-2509	; 19b78 <__read_chk@plt+0x1264c>
   19b74:	strmi	r9, [ip], -r9, lsl #4
   19b78:			; <UNDEFINED> instruction: 0xf0402900
   19b7c:	stmdage	r6, {r1, r2, r3, r4, r5, r7, pc}
   19b80:			; <UNDEFINED> instruction: 0xff3cf7fe
   19b84:	teqlt	r0, #128, 12	; 0x8000000
   19b88:	movwls	r2, #13056	; 0x3300
   19b8c:			; <UNDEFINED> instruction: 0x4638461f
   19b90:			; <UNDEFINED> instruction: 0xf0122500
   19b94:	stmdals	r6, {r0, r1, r2, r4, r8, fp, ip, sp, lr, pc}
   19b98:	stc2	0, cr15, [r8, #68]!	; 0x44
   19b9c:	ldmdavs	r0!, {r1, r2, r3, r4, r6, r8, ip, sp, pc}
   19ba0:	b	fe0d7b5c <__read_chk@plt+0xfe0d0630>
   19ba4:	eorsvs	r2, r3, r0, lsl #6
   19ba8:	strtmi	fp, [r8], -sp, lsr #2
   19bac:			; <UNDEFINED> instruction: 0xf7ed682d
   19bb0:	vstrcs	s28, [r0, #-496]	; 0xfffffe10
   19bb4:	stmdals	r3, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   19bb8:	b	1dd7b74 <__read_chk@plt+0x1dd0648>
   19bbc:	blmi	fe1ec5e4 <__read_chk@plt+0xfe1e50b8>
   19bc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19bc4:	blls	5f3c34 <__read_chk@plt+0x5ec708>
   19bc8:			; <UNDEFINED> instruction: 0xf040405a
   19bcc:			; <UNDEFINED> instruction: 0x464080df
   19bd0:	pop	{r0, r3, r4, ip, sp, pc}
   19bd4:	qsub8mi	r8, r8, r0
   19bd8:			; <UNDEFINED> instruction: 0xff38f7ff
   19bdc:	stmdavc	sl!, {r3, r4, r5, r8, ip, sp, pc}
   19be0:	bcs	170080c <__read_chk@plt+0x16f92e0>
   19be4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   19be8:			; <UNDEFINED> instruction: 0xf0009309
   19bec:	movwcs	r8, #162	; 0xa2
   19bf0:	bls	1be804 <__read_chk@plt+0x1b72d8>
   19bf4:	strtmi	sl, [r1], -r8, lsl #22
   19bf8:	strtmi	r9, [r8], -r1, lsl #6
   19bfc:	andls	sl, r0, #9216	; 0x2400
   19c00:			; <UNDEFINED> instruction: 0xf0122200
   19c04:			; <UNDEFINED> instruction: 0x4607f83d
   19c08:	rsble	r2, r7, r0, lsl #16
   19c0c:	strcs	r4, [r0, #-2933]	; 0xfffff48b
   19c10:	beq	75604c <__read_chk@plt+0x74eb20>
   19c14:	ldmdbeq	r1, {r3, r6, r9, ip, sp, lr, pc}^
   19c18:	ldrbtmi	r4, [fp], #-1707	; 0xfffff955
   19c1c:	ldrtmi	r9, [r9], -r5, lsl #6
   19c20:			; <UNDEFINED> instruction: 0xf0124650
   19c24:			; <UNDEFINED> instruction: 0xf7fef8d3
   19c28:	addlt	pc, r3, #10560	; 0x2940
   19c2c:			; <UNDEFINED> instruction: 0xf000454b
   19c30:	vqadd.s8	d24, d24, d5
   19c34:	addsmi	r0, r3, #1610612736	; 0x60000000
   19c38:	stmdacs	r0, {r5, ip, lr, pc}
   19c3c:	addshi	pc, r8, r0, asr #32
   19c40:	ldmdavs	r3!, {r1, r2, r3, r8, ip, sp, pc}
   19c44:	umullscs	fp, r4, r3, r3
   19c48:	cdp	7, 15, cr15, cr10, cr12, {7}
   19c4c:	stmdacs	r0, {r2, r9, sl, lr}
   19c50:	addshi	pc, r3, r0
   19c54:	andscc	r9, r4, r7, lsl #26
   19c58:	ldrdgt	lr, [r2, -r5]
   19c5c:	stmdavs	fp!, {r1, r3, r5, r8, fp, sp, lr}^
   19c60:	andne	lr, r3, #196, 18	; 0x310000
   19c64:			; <UNDEFINED> instruction: 0x3c01e9c4
   19c68:			; <UNDEFINED> instruction: 0xf7ed6969
   19c6c:			; <UNDEFINED> instruction: 0xf8c4e922
   19c70:	strtmi	fp, [r8], -r0
   19c74:			; <UNDEFINED> instruction: 0xf7ed46a3
   19c78:	bfi	lr, r8, (invalid: 20:16)
   19c7c:			; <UNDEFINED> instruction: 0xf0124638
   19c80:	blls	198cd4 <__read_chk@plt+0x1917a8>
   19c84:	ldrdcc	pc, [ip], r3
   19c88:	sfmle	f4, 2, [r9, #-608]	; 0xfffffda0
   19c8c:	strbcs	pc, [lr], #576	; 0x240	; <UNPREDICTABLE>
   19c90:	strcs	pc, [r0], #-1728	; 0xfffff940
   19c94:			; <UNDEFINED> instruction: 0x4638465d
   19c98:			; <UNDEFINED> instruction: 0xf01246a0
   19c9c:	stmdals	r6, {r0, r1, r4, r7, fp, ip, sp, lr, pc}
   19ca0:	stc2	0, cr15, [r4, #-68]!	; 0xffffffbc
   19ca4:			; <UNDEFINED> instruction: 0xf47f2e00
   19ca8:			; <UNDEFINED> instruction: 0xe77daf7a
   19cac:	blcs	408d0 <__read_chk@plt+0x393a4>
   19cb0:	ldmibvs	r8, {r0, r3, r6, r7, ip, lr, pc}
   19cb4:	sbcle	r2, r6, r0, lsl #16
   19cb8:	b	ff0d7c74 <__read_chk@plt+0xff0d0748>
   19cbc:	eorsvs	r4, r0, r4, lsl #12
   19cc0:	rsble	r2, r5, r0, lsl #16
   19cc4:	blcs	37cd8 <__read_chk@plt+0x307ac>
   19cc8:			; <UNDEFINED> instruction: 0xf7edd0bd
   19ccc:	stmdacc	r1, {r1, r5, r8, fp, sp, lr, pc}
   19cd0:	blcs	bb0d64 <__read_chk@plt+0xba9838>
   19cd4:	movwcs	fp, #3844	; 0xf04
   19cd8:	ldr	r5, [r4, r3, lsr #8]!
   19cdc:			; <UNDEFINED> instruction: 0xf7fe9808
   19ce0:	strmi	pc, [r4], -r9, asr #26
   19ce4:			; <UNDEFINED> instruction: 0xf0124638
   19ce8:	stmdals	r6, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   19cec:	ldc2l	0, cr15, [lr], #68	; 0x44
   19cf0:	cmple	sp, r0, lsl #24
   19cf4:	andsvs	r9, pc, r4, lsl #22
   19cf8:	bmi	f13a74 <__read_chk@plt+0xf0c548>
   19cfc:			; <UNDEFINED> instruction: 0x460ba811
   19d00:	ldrbtmi	r2, [sl], #-277	; 0xfffffeeb
   19d04:			; <UNDEFINED> instruction: 0xf7ec4604
   19d08:	ldr	lr, [r8, -lr, asr #26]!
   19d0c:	eorcs	r9, r0, #-1610612736	; 0xa0000000
   19d10:	movwls	r9, #46604	; 0xb60c
   19d14:	strvs	lr, [sp], -sp, asr #19
   19d18:	strvs	lr, [pc], -sp, asr #19
   19d1c:	str	r9, [sl, -r9, lsl #4]!
   19d20:	b	6d7cdc <__read_chk@plt+0x6d07b0>
   19d24:	ldrtmi	r2, [r8], -r1, lsl #2
   19d28:	blx	ffb55d7a <__read_chk@plt+0xffb4e84e>
   19d2c:	ldmda	r6, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19d30:			; <UNDEFINED> instruction: 0x4628e775
   19d34:	stmia	ip!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d38:			; <UNDEFINED> instruction: 0xf813182b
   19d3c:	blcs	1768d48 <__read_chk@plt+0x176181c>
   19d40:	svcge	0x0055f47f
   19d44:	cdp	7, 7, cr15, cr12, cr12, {7}
   19d48:	stmdacs	r0, {r0, r1, ip, pc}
   19d4c:	stclne	0, cr13, [r9], #-220	; 0xffffff24
   19d50:			; <UNDEFINED> instruction: 0xf7ec9d03
   19d54:			; <UNDEFINED> instruction: 0xf800eae2
   19d58:	strb	r8, [sl, -r1, lsl #24]
   19d5c:	cmplt	r5, sp, asr r6
   19d60:			; <UNDEFINED> instruction: 0x462f4638
   19d64:			; <UNDEFINED> instruction: 0xf82ef012
   19d68:			; <UNDEFINED> instruction: 0xf0119806
   19d6c:			; <UNDEFINED> instruction: 0xe7c1fcbf
   19d70:	ldrbmi	r4, [sp], -r4, lsl #12
   19d74:	strmi	lr, [r0], pc, lsl #15
   19d78:	ldrbmi	lr, [sp], -r9, lsl #14
   19d7c:	cdp	7, 1, cr15, cr14, cr12, {7}
   19d80:	rscle	r2, sp, r0, lsl #16
   19d84:			; <UNDEFINED> instruction: 0xf040b280
   19d88:	str	r6, [r4, r0, lsr #8]
   19d8c:	cdp	7, 2, cr15, cr2, cr12, {7}
   19d90:			; <UNDEFINED> instruction: 0xf7ec465d
   19d94:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
   19d98:	blx	80e128 <__read_chk@plt+0x806bfc>
   19d9c:	ldrtmi	pc, [r8], -r0, lsl #17	; <UNPREDICTABLE>
   19da0:			; <UNDEFINED> instruction: 0xf810f012
   19da4:			; <UNDEFINED> instruction: 0xf0489806
   19da8:			; <UNDEFINED> instruction: 0xf0116820
   19dac:	usat	pc, #22, pc, lsl #25	; <UNPREDICTABLE>
   19db0:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}
   19db4:			; <UNDEFINED> instruction: 0xf7ed46a0
   19db8:	eorsvs	lr, r7, r8, ror r9
   19dbc:			; <UNDEFINED> instruction: 0xf7ece6fb
   19dc0:	teqlt	r0, lr	; <illegal shifter operand>
   19dc4:	svcls	0x0003b280
   19dc8:	stmdavs	r0!, {r6, ip, sp, lr, pc}
   19dcc:	ssatmi	lr, #1, pc, asr #13	; <UNPREDICTABLE>
   19dd0:	stcls	6, cr14, [r3, #-964]	; 0xfffffc3c
   19dd4:	strb	r4, [r3, pc, lsr #12]
   19dd8:	strdeq	ip, [r4], -sl
   19ddc:	andeq	r0, r0, r0, asr r7
   19de0:	andeq	ip, r4, r0, lsl #25
   19de4:			; <UNDEFINED> instruction: 0x0004e4b2
   19de8:	andeq	r3, r3, r6, asr r5
   19dec:			; <UNDEFINED> instruction: 0x4604b510
   19df0:			; <UNDEFINED> instruction: 0xf7edb168
   19df4:	stmdacs	r7, {r1, r2, r3, r7, fp, sp, lr, pc}
   19df8:	stmdbmi	r6, {r0, r3, r8, fp, ip, lr, pc}
   19dfc:	strtmi	r3, [r0], #-2054	; 0xfffff7fa
   19e00:			; <UNDEFINED> instruction: 0xf7ed4479
   19e04:	blx	fec54504 <__read_chk@plt+0xfec4cfd8>
   19e08:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   19e0c:	andcs	fp, r0, r0, lsl sp
   19e10:	svclt	0x0000bd10
   19e14:	andeq	r3, r3, ip, asr r4
   19e18:	svcmi	0x00f0e92d
   19e1c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   19e20:	strmi	r8, [lr], -r2, lsl #22
   19e24:			; <UNDEFINED> instruction: 0x4614461d
   19e28:	smlabblt	sl, r7, r0, fp
   19e2c:	andsvs	r2, r3, r0, lsl #6
   19e30:	movwcs	fp, #269	; 0x10d
   19e34:	ldmdbls	r2, {r0, r1, r3, r5, sp, lr}
   19e38:	bmi	ff1e2a40 <__read_chk@plt+0xff1db514>
   19e3c:	ldrbtmi	r6, [sl], #-11
   19e40:			; <UNDEFINED> instruction: 0xf8d29913
   19e44:	andvs	r2, fp, r8, lsl #1
   19e48:	andvs	r9, fp, r4, lsl r9
   19e4c:	bls	50857c <__read_chk@plt+0x501050>
   19e50:	tstls	r2, fp, lsr #12
   19e54:	ldmdbls	r2, {r3, r4, r5, r9, sl, lr}
   19e58:	strtmi	r9, [r2], -r1, lsl #4
   19e5c:	ldrtmi	r9, [r1], -r0, lsl #2
   19e60:	blx	ff157e64 <__read_chk@plt+0xff150938>
   19e64:	stmdacs	r0, {r7, r9, sl, lr}
   19e68:			; <UNDEFINED> instruction: 0xf04fd146
   19e6c:	blmi	feedbe74 <__read_chk@plt+0xfeed4948>
   19e70:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   19e74:	strbmi	fp, [r0], -fp, lsl #23
   19e78:	ldc	0, cr11, [sp], #28
   19e7c:	pop	{r1, r8, r9, fp, pc}
   19e80:			; <UNDEFINED> instruction: 0xf44f8ff0
   19e84:			; <UNDEFINED> instruction: 0xf7ec3080
   19e88:	pkhtbmi	lr, r1, ip, asr #27
   19e8c:			; <UNDEFINED> instruction: 0xf0002800
   19e90:			; <UNDEFINED> instruction: 0xf5b68131
   19e94:	strmi	r6, [r3], -r0, lsl #31
   19e98:			; <UNDEFINED> instruction: 0xf5a6bfa8
   19e9c:	vst1.32	{d22-d25}, [pc], r0
   19ea0:	svclt	0x00b83180
   19ea4:	tstls	r0, r5, lsr #4
   19ea8:	tstcs	r1, r8, lsr r6
   19eac:	b	1f57e68 <__read_chk@plt+0x1f5093c>
   19eb0:	svclt	0x0094280b
   19eb4:	movwcs	r2, #4864	; 0x1300
   19eb8:	svccc	0x0080f5b0
   19ebc:	movwcs	fp, #4040	; 0xfc8
   19ec0:			; <UNDEFINED> instruction: 0xf899b11b
   19ec4:	ldreq	r3, [r9, -r3]
   19ec8:			; <UNDEFINED> instruction: 0xf04fd028
   19ecc:			; <UNDEFINED> instruction: 0xf6c0081b
   19ed0:	strbmi	r2, [r8], -r0, lsl #16
   19ed4:	stmia	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19ed8:	strbmi	lr, [r0], -r9, asr #15
   19edc:	svc	0x0074f7ec
   19ee0:			; <UNDEFINED> instruction: 0x46024639
   19ee4:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
   19ee8:	blx	a55f64 <__read_chk@plt+0xa4ea38>
   19eec:	andlt	r4, r7, r0, asr #12
   19ef0:	blhi	d51ec <__read_chk@plt+0xcdcc0>
   19ef4:	svchi	0x00f0e8bd
   19ef8:	stc2l	7, cr15, [r0], {254}	; 0xfe
   19efc:	adcsle	r2, r6, r0, lsl #16
   19f00:			; <UNDEFINED> instruction: 0x46389b14
   19f04:	ldmdbls	r2, {r0, r1, r4, r9, fp, ip, pc}
   19f08:	strtmi	r9, [fp], -r2, lsl #6
   19f0c:	strtmi	r9, [r2], -r1, lsl #4
   19f10:	ldrtmi	r9, [r1], -r0, lsl #2
   19f14:	blx	1ad7f18 <__read_chk@plt+0x1ad09ec>
   19f18:	str	r4, [r8, r0, lsl #13]!
   19f1c:			; <UNDEFINED> instruction: 0xb006f8b9
   19f20:	blx	fe718996 <__read_chk@plt+0xfe71146a>
   19f24:	blx	fe3187aa <__read_chk@plt+0xfe31127e>
   19f28:	svceq	0x0000f1bb
   19f2c:	bl	28e268 <__read_chk@plt+0x286d3c>
   19f30:			; <UNDEFINED> instruction: 0xf1090800
   19f34:	strbmi	r0, [r1], -ip, lsl #20
   19f38:			; <UNDEFINED> instruction: 0xf7eb4650
   19f3c:	mcrrne	15, 13, lr, r2, cr10
   19f40:	sbcshi	pc, r3, r0
   19f44:			; <UNDEFINED> instruction: 0xf10b1d02
   19f48:	ldrbmi	r3, [r2], #-3071	; 0xfffff401
   19f4c:	blx	7eb594 <__read_chk@plt+0x7e4068>
   19f50:	ldmible	sl!, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
   19f54:	orrvs	pc, r0, #696254464	; 0x29800000
   19f58:	bvc	455780 <__read_chk@plt+0x44e254>
   19f5c:	ldrbmi	r9, [r7], -r4, lsl #10
   19f60:	strbmi	r4, [r2], r5, lsr #12
   19f64:			; <UNDEFINED> instruction: 0x46984614
   19f68:			; <UNDEFINED> instruction: 0x46204651
   19f6c:	svc	0x00c0f7eb
   19f70:			; <UNDEFINED> instruction: 0xf0001c43
   19f74:	bl	13a25c <__read_chk@plt+0x132d30>
   19f78:	bl	fea9cb80 <__read_chk@plt+0xfea95654>
   19f7c:	blcs	39abb0 <__read_chk@plt+0x393684>
   19f80:			; <UNDEFINED> instruction: 0xf89bdd2e
   19f84:			; <UNDEFINED> instruction: 0xf89bc002
   19f88:	stcpl	0, cr3, [r0], #-12
   19f8c:	movwcs	lr, #51779	; 0xca43
   19f90:	mulcs	r1, fp, r8
   19f94:	b	10a4ba0 <__read_chk@plt+0x109d674>
   19f98:			; <UNDEFINED> instruction: 0xd1212200
   19f9c:	muleq	r8, fp, r8
   19fa0:	svcvs	0x0080f5b6
   19fa4:	mulcc	r9, fp, r8
   19fa8:	streq	pc, [sl], #-267	; 0xfffffef5
   19fac:	movwcs	lr, #2627	; 0xa43
   19fb0:	bl	fea50c78 <__read_chk@plt+0xfea4974c>
   19fb4:	sfmcs	f0, 4, [r0, #-8]
   19fb8:			; <UNDEFINED> instruction: 0xf282fab2
   19fbc:	subsne	lr, r2, #323584	; 0x4f000
   19fc0:	andcs	fp, r0, #8, 30
   19fc4:	ldrmi	fp, [ip], #-2426	; 0xfffff686
   19fc8:			; <UNDEFINED> instruction: 0xf10745a2
   19fcc:	svclt	0x009432ff
   19fd0:	movwcs	r2, #4864	; 0x1300
   19fd4:	svclt	0x00082f00
   19fd8:	addslt	r2, r7, #0, 6
   19fdc:	bicle	r2, r3, r0, lsl #22
   19fe0:	bvc	455848 <__read_chk@plt+0x44e31c>
   19fe4:			; <UNDEFINED> instruction: 0x4618e771
   19fe8:	strtmi	r9, [ip], -r5, lsl #8
   19fec:	movwls	r9, #19716	; 0x4d04
   19ff0:	stc	7, cr15, [r6, #-944]!	; 0xfffffc50
   19ff4:	bvc	45585c <__read_chk@plt+0x44e330>
   19ff8:	ldrdcs	lr, [r4, -sp]
   19ffc:	stmdacs	r0, {r5, sp, lr}
   1a000:	addshi	pc, r2, r0
   1a004:			; <UNDEFINED> instruction: 0xf7ec9204
   1a008:	bls	155d60 <__read_chk@plt+0x14e834>
   1a00c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a010:	ldrb	r6, [lr, -sl, lsr #32]
   1a014:	bicsle	r2, r6, r5, lsr #20
   1a018:	mul	sl, fp, r8
   1a01c:			; <UNDEFINED> instruction: 0xf89b1f5a
   1a020:			; <UNDEFINED> instruction: 0xf10b000b
   1a024:	addslt	r0, r2, #3840	; 0xf00
   1a028:	vmlscs.f32	s28, s28, s0
   1a02c:	ldrbmi	fp, [r6, #-294]!	; 0xfffffeda
   1a030:	bl	34e040 <__read_chk@plt+0x346b14>
   1a034:	strb	r0, [r7, r2, lsl #8]
   1a038:	andeq	pc, r3, lr, lsr #3
   1a03c:	blx	fec24844 <__read_chk@plt+0xfec1d318>
   1a040:	b	1416248 <__read_chk@plt+0x140ed1c>
   1a044:	svclt	0x00081050
   1a048:	biclt	r2, r0, r0
   1a04c:	vstrcs	d9, [r0, #-16]
   1a050:	blcs	49cb8 <__read_chk@plt+0x4278c>
   1a054:	ldrmi	sp, [r0], -sp, ror #1
   1a058:	strbtmi	r4, [r0], ip, lsr #12
   1a05c:			; <UNDEFINED> instruction: 0x461d4616
   1a060:	stcl	7, cr15, [lr], #944	; 0x3b0
   1a064:	bvc	4558cc <__read_chk@plt+0x44e3a0>
   1a068:	stmdacs	r0, {r5, sp, lr}
   1a06c:			; <UNDEFINED> instruction: 0x4641d05c
   1a070:			; <UNDEFINED> instruction: 0xf7ec4632
   1a074:			; <UNDEFINED> instruction: 0xf04fef1e
   1a078:	eorvs	r0, lr, r0, lsl #16
   1a07c:	blcc	1d3d28 <__read_chk@plt+0x1cc7fc>
   1a080:	mvnscc	pc, r0, asr #4
   1a084:	addmi	fp, fp, #-1342177271	; 0xb0000009
   1a088:			; <UNDEFINED> instruction: 0xf1bebf98
   1a08c:	bicsle	r0, r0, r6, lsl #30
   1a090:	muleq	pc, fp, r8	; <UNPREDICTABLE>
   1a094:	ble	ff32aadc <__read_chk@plt+0xff3235b0>
   1a098:	usatmi	r9, #0, r3, lsl #22
   1a09c:	bvc	455904 <__read_chk@plt+0x44e3d8>
   1a0a0:	andsvs	r4, r8, r6, lsl r6
   1a0a4:	teqle	r3, r0, lsl #16
   1a0a8:	andsvs	r9, r8, r2, lsl fp
   1a0ac:	ldmdavs	r8, {r0, r1, r4, r8, r9, fp, ip, pc}
   1a0b0:	addsmi	r1, lr, #17152	; 0x4300
   1a0b4:	bne	c50558 <__read_chk@plt+0xc4902c>
   1a0b8:	stcl	7, cr15, [r2], {236}	; 0xec
   1a0bc:			; <UNDEFINED> instruction: 0x46049b14
   1a0c0:	stmdacs	r0, {r3, r4, sp, lr}
   1a0c4:	blls	50e1a4 <__read_chk@plt+0x506c78>
   1a0c8:	ldmdavs	fp, {r1, r4, r5, r9, sl, lr}
   1a0cc:	bicsmi	r1, fp, #22784	; 0x5900
   1a0d0:			; <UNDEFINED> instruction: 0x4643441a
   1a0d4:	ldrmi	r4, [r5], -fp, lsl #8
   1a0d8:			; <UNDEFINED> instruction: 0xf7ec4619
   1a0dc:	movwcs	lr, #3818	; 0xeea
   1a0e0:	strbpl	r4, [r3, #-1688]!	; 0xfffff968
   1a0e4:	mrc	6, 0, lr, cr8, cr5, {7}
   1a0e8:			; <UNDEFINED> instruction: 0xf04f7a10
   1a0ec:			; <UNDEFINED> instruction: 0xf6c00841
   1a0f0:	strbt	r2, [lr], r0, lsl #16
   1a0f4:	stcl	7, cr15, [r2], #-944	; 0xfffffc50
   1a0f8:			; <UNDEFINED> instruction: 0xf43f2800
   1a0fc:	addlt	sl, r0, #2912	; 0xb60
   1a100:	stmdavs	r0!, {r6, ip, sp, lr, pc}
   1a104:	bls	553bd8 <__read_chk@plt+0x54c6ac>
   1a108:	ldrmi	r2, [r8], r0, lsl #6
   1a10c:	usat	r6, #0, r3
   1a110:	ldc	7, cr15, [r6], {236}	; 0xec
   1a114:	andsvs	r9, r0, r2, lsl sl
   1a118:	blls	5065e0 <__read_chk@plt+0x4ff0b4>
   1a11c:	tsteq	r0, fp, lsl #2	; <UNPREDICTABLE>
   1a120:			; <UNDEFINED> instruction: 0xf7ec681a
   1a124:	strb	lr, [r1, r6, asr #29]
   1a128:	mcrr	7, 14, pc, r8, cr12	; <UNPREDICTABLE>
   1a12c:			; <UNDEFINED> instruction: 0xf04fb980
   1a130:	strb	r0, [lr], r0, lsl #16
   1a134:	mcrr	7, 14, pc, r2, cr12	; <UNPREDICTABLE>
   1a138:	smlabblt	r8, r0, r6, r4
   1a13c:	stmdacs	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   1a140:	ldmdavs	r8, {r1, r4, r8, r9, fp, ip, pc}
   1a144:	svc	0x00b0f7ec
   1a148:	movwcs	r9, #2578	; 0xa12
   1a14c:			; <UNDEFINED> instruction: 0xe6c06013
   1a150:			; <UNDEFINED> instruction: 0xf040b280
   1a154:	ldrt	r6, [ip], r0, lsr #16
   1a158:	andeq	lr, r4, lr, lsl #5
   1a15c:	andeq	lr, r4, ip, asr r2
   1a160:	andeq	r3, r3, lr, ror r3
   1a164:	svcmi	0x00f0e92d
   1a168:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   1a16c:	strmi	r8, [sl], r2, lsl #22
   1a170:	ldrpl	pc, [ip], #-2271	; 0xfffff721
   1a174:	ldrcc	pc, [ip], #-2271	; 0xfffff721
   1a178:			; <UNDEFINED> instruction: 0xf6ad447d
   1a17c:	svcge	0x00080d2c
   1a180:	ldmdami	r8, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a184:	stmiapl	fp!, {r0, r1, sl, ip, pc}^
   1a188:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   1a18c:	stmdacc	r4!, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   1a190:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a194:	eorsvs	r2, r3, r0, lsl #6
   1a198:	eorvs	r6, r3, fp, lsr r0
   1a19c:			; <UNDEFINED> instruction: 0xf0002900
   1a1a0:	bcs	3a8a4 <__read_chk@plt+0x33378>
   1a1a4:	cmnhi	ip, r0	; <UNPREDICTABLE>
   1a1a8:			; <UNDEFINED> instruction: 0x465148fb
   1a1ac:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1a1b0:	blx	ffbd6242 <__read_chk@plt+0xffbced16>
   1a1b4:			; <UNDEFINED> instruction: 0xf8dd9002
   1a1b8:	stmdacs	r0, {r3, sp, pc}
   1a1bc:			; <UNDEFINED> instruction: 0x81b2f000
   1a1c0:	ldrbtmi	r4, [ip], #-3318	; 0xfffff30a
   1a1c4:	ldrdcc	pc, [r8], r4
   1a1c8:			; <UNDEFINED> instruction: 0xf0402b00
   1a1cc:	stmdals	r2, {r0, r1, r2, r3, r5, r7, pc}
   1a1d0:			; <UNDEFINED> instruction: 0x4631463a
   1a1d4:	blx	fe0d81d8 <__read_chk@plt+0xfe0d0cac>
   1a1d8:	stmdacs	r0, {r2, r9, sl, lr}
   1a1dc:	andhi	pc, r3, #64	; 0x40
   1a1e0:			; <UNDEFINED> instruction: 0xf8d76830
   1a1e4:	blmi	ffbc61ec <__read_chk@plt+0xffbbecc0>
   1a1e8:	addvs	pc, r2, #1325400064	; 0x4f000000
   1a1ec:	ldrbtmi	r4, [fp], #-1625	; 0xfffff9a7
   1a1f0:	svc	0x00c8f7eb
   1a1f4:	bcs	342e4 <__read_chk@plt+0x2cdb8>
   1a1f8:			; <UNDEFINED> instruction: 0x81aef000
   1a1fc:	adcmi	r2, sl, #0, 10
   1a200:			; <UNDEFINED> instruction: 0xf44fab09
   1a204:	ldmdble	r5, {r1, r7, r8, r9, fp, sp, lr}
   1a208:			; <UNDEFINED> instruction: 0xf805fb0b
   1a20c:			; <UNDEFINED> instruction: 0x46296830
   1a210:	stmdbeq	r8, {r8, r9, fp, sp, lr, pc}
   1a214:	andgt	pc, r8, r0, lsr r8	; <UNPREDICTABLE>
   1a218:	and	r4, r8, ip, asr #12
   1a21c:	stmdacs	r0, {r5, r6, fp, pc}
   1a220:	cmphi	pc, r0	; <UNPREDICTABLE>
   1a224:			; <UNDEFINED> instruction: 0xf5043101
   1a228:	addmi	r6, sl, #-2113929216	; 0x82000000
   1a22c:	stmdahi	r0!, {r1, r8, fp, ip, lr, pc}
   1a230:	rscsle	r4, r3, r0, ror #10
   1a234:	strcc	r6, [r1, #-2106]	; 0xfffff7c6
   1a238:	stmiale	r5!, {r1, r3, r5, r7, r9, lr}^
   1a23c:	ldrbtmi	r4, [fp], #-3033	; 0xfffff427
   1a240:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
   1a244:			; <UNDEFINED> instruction: 0xf0002b00
   1a248:	bcs	3a888 <__read_chk@plt+0x3335c>
   1a24c:	ldcl	0, cr13, [pc, #324]	; 1a398 <__read_chk@plt+0x12e6c>
   1a250:			; <UNDEFINED> instruction: 0xf04f8ace
   1a254:			; <UNDEFINED> instruction: 0xf10d0800
   1a258:	strbmi	r0, [r5], -r4, lsr #18
   1a25c:			; <UNDEFINED> instruction: 0xf0804295
   1a260:	ldmdavs	r0!, {r3, r4, r5, r6, r8, pc}
   1a264:	ldc	6, cr4, [pc, #164]	; 1a310 <__read_chk@plt+0x12de4>
   1a268:	bl	3cd94 <__read_chk@plt+0x35868>
   1a26c:			; <UNDEFINED> instruction: 0xf8300308
   1a270:	and	r4, pc, r8
   1a274:	tstcc	r1, r8, asr r8
   1a278:	mcr	2, 0, r4, cr7, cr1, {4}
   1a27c:			; <UNDEFINED> instruction: 0xeef80a90
   1a280:	vsub.f32	s14, s17, s15
   1a284:			; <UNDEFINED> instruction: 0xeefd8a27
   1a288:	vstr	s15, [r3, #800]	; 0x320
   1a28c:			; <UNDEFINED> instruction: 0xf5037a02
   1a290:	andle	r6, r2, #134217730	; 0x8000002
   1a294:	adcmi	r8, r0, #24, 16	; 0x180000
   1a298:			; <UNDEFINED> instruction: 0xf7ebd0ec
   1a29c:	ldmdavs	sl!, {r5, r6, r9, sl, fp, sp, lr, pc}
   1a2a0:	mcr	2, 0, r4, cr7, cr5, {4}
   1a2a4:			; <UNDEFINED> instruction: 0xeef80a90
   1a2a8:	vnmul.f32	s14, s15, s15
   1a2ac:	vmul.f32	s16, s17, s16
   1a2b0:	andsle	r8, r9, #40, 20	; 0x28000
   1a2b4:			; <UNDEFINED> instruction: 0x462b6831
   1a2b8:	bleq	254ec4 <__read_chk@plt+0x24d998>
   1a2bc:	andeq	pc, r8, r1, lsr r8	; <UNPREDICTABLE>
   1a2c0:	and	r4, lr, ip, asr r6
   1a2c4:	bvc	d5a1c <__read_chk@plt+0xce4f0>
   1a2c8:	bvc	ffa15eb0 <__read_chk@plt+0xffa0e984>
   1a2cc:	bvc	ff255ea4 <__read_chk@plt+0xff24e978>
   1a2d0:	blx	455e9c <__read_chk@plt+0x44e970>
   1a2d4:	rschi	pc, r7, r0, lsl #5
   1a2d8:			; <UNDEFINED> instruction: 0xf5043301
   1a2dc:	addsmi	r6, r3, #-2113929216	; 0x82000000
   1a2e0:	stmdahi	r1!, {r1, r9, ip, lr, pc}
   1a2e4:	rscle	r4, sp, r1, lsl #5
   1a2e8:			; <UNDEFINED> instruction: 0xf5083501
   1a2ec:	adcmi	r6, sl, #8519680	; 0x820000
   1a2f0:	blmi	feb905c8 <__read_chk@plt+0xfeb8909c>
   1a2f4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a2f8:			; <UNDEFINED> instruction: 0xf0402b00
   1a2fc:	blls	fa790 <__read_chk@plt+0xf3264>
   1a300:	andsvs	r2, sl, r0, lsl #8
   1a304:			; <UNDEFINED> instruction: 0xf7ec4650
   1a308:	bmi	fea55e50 <__read_chk@plt+0xfea4e924>
   1a30c:	ldrbtmi	r4, [sl], #-2977	; 0xfffff45f
   1a310:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a314:	stmdacc	r4!, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1a318:			; <UNDEFINED> instruction: 0xf040405a
   1a31c:	strtmi	r8, [r0], -fp, asr #3
   1a320:	stceq	6, cr15, [ip, #-52]!	; 0xffffffcc
   1a324:	blhi	d5620 <__read_chk@plt+0xce0f4>
   1a328:	svchi	0x00f0e8bd
   1a32c:	blcs	343c0 <__read_chk@plt+0x2ce94>
   1a330:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   1a334:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a338:	svc	0x000ef7ec
   1a33c:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
   1a340:	strbmi	r2, [fp], -r1, lsr #4
   1a344:	stmdals	r2, {r8, ip, pc}
   1a348:			; <UNDEFINED> instruction: 0xf7ed2101
   1a34c:	strmi	lr, [r0], lr, lsr #16
   1a350:	stc	7, cr15, [r4, #-944]	; 0xfffffc50
   1a354:	svceq	0x0000f1b8
   1a358:	cmphi	ip, r0, asr #5	; <UNPREDICTABLE>
   1a35c:	svceq	0x000bf1b8
   1a360:	cmnhi	fp, r0, asr #6	; <UNPREDICTABLE>
   1a364:	svcvs	0x0000f5b8
   1a368:	orrshi	pc, r3, r0, lsl #6
   1a36c:	mulmi	r3, r9, r8
   1a370:	streq	pc, [pc], #-20	; 1a378 <__read_chk@plt+0x12e4c>
   1a374:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
   1a378:			; <UNDEFINED> instruction: 0x3006f8b9
   1a37c:	addslt	fp, fp, #372736	; 0x5b000
   1a380:	blcs	3ef9c <__read_chk@plt+0x37a70>
   1a384:	cmphi	r5, r0	; <UNPREDICTABLE>
   1a388:	cfstrsge	mvf4, [ip, #-800]	; 0xfffffce0
   1a38c:	strtmi	r4, [r8], -r1, asr #12
   1a390:	stc	7, cr15, [lr, #940]!	; 0x3ac
   1a394:			; <UNDEFINED> instruction: 0xf0001c41
   1a398:	andcc	r8, r4, r2, asr r1
   1a39c:	strmi	r4, [r5], #-1699	; 0xfffff95d
   1a3a0:	strge	lr, [r6, -sp, asr #19]
   1a3a4:	mcrrne	0, 0, lr, r3, cr9
   1a3a8:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   1a3ac:	vstrne	s18, [r3, #16]
   1a3b0:	addsmi	r4, sl, #83886080	; 0x5000000
   1a3b4:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
   1a3b8:	bls	16bd10 <__read_chk@plt+0x1647e4>
   1a3bc:	vshll.u8	<illegal reg q7.5>, d15, #3
   1a3c0:	addsmi	r6, r3, #48, 16	; 0x300000
   1a3c4:	strmi	fp, [r8, #3864]!	; 0xf18
   1a3c8:	msrhi	(UNDEF: 107), r0
   1a3cc:	bvs	fe0d77e4 <__read_chk@plt+0xfe0d02b8>
   1a3d0:	bleq	96804 <__read_chk@plt+0x8f2d8>
   1a3d4:			; <UNDEFINED> instruction: 0xf7ec4651
   1a3d8:	stmdacs	r0, {r1, r2, r4, r6, fp, sp, lr, pc}
   1a3dc:	msrhi	CPSR_fsc, r0
   1a3e0:	addvs	pc, r2, #1325400064	; 0x4f000000
   1a3e4:	eorsvs	r2, r0, r0, lsl #2
   1a3e8:			; <UNDEFINED> instruction: 0xf7ec4420
   1a3ec:	ldmdavs	r3!, {r1, r3, r5, r7, fp, sp, lr, pc}
   1a3f0:	strtmi	r4, [r8], -r1, asr #12
   1a3f4:			; <UNDEFINED> instruction: 0xf7eb441c
   1a3f8:	mcrrne	13, 7, lr, r2, cr12
   1a3fc:	tsthi	sp, r0	; <UNPREDICTABLE>
   1a400:			; <UNDEFINED> instruction: 0x0c00eb05
   1a404:	movweq	lr, #52136	; 0xcba8
   1a408:	vqrdmulh.s<illegal width 8>	d18, d0, d15
   1a40c:	stfpld	f0, [sl], #-88	; 0xffffffa8
   1a410:	mulcc	r1, ip, r8
   1a414:	movwcs	lr, #10819	; 0x2a43
   1a418:			; <UNDEFINED> instruction: 0xf0402b21
   1a41c:			; <UNDEFINED> instruction: 0xf89c810e
   1a420:			; <UNDEFINED> instruction: 0xf89c2002
   1a424:	b	10e6438 <__read_chk@plt+0x10def0c>
   1a428:	blcs	63038 <__read_chk@plt+0x5bb0c>
   1a42c:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   1a430:	mulvc	sl, ip, r8
   1a434:	ldreq	pc, [r0, #-268]	; 0xfffffef4
   1a438:	muleq	fp, ip, r8
   1a43c:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
   1a440:	mulne	r8, ip, r8
   1a444:	b	102bcf4 <__read_chk@plt+0x10247c8>
   1a448:			; <UNDEFINED> instruction: 0xf89c2007
   1a44c:	eorhi	r7, r0, r9
   1a450:	mul	ip, ip, r8
   1a454:	tstcs	r1, r7, asr #20
   1a458:	muleq	sp, ip, r8
   1a45c:	strmi	pc, [r1, -r0, asr #4]
   1a460:	strbmi	r9, [r1], -r4, lsl #2
   1a464:	andcs	lr, lr, r0, asr #20
   1a468:			; <UNDEFINED> instruction: 0xf89c8060
   1a46c:	strbmi	lr, [r8], -lr
   1a470:	mulgt	pc, ip, r8	; <UNPREDICTABLE>
   1a474:			; <UNDEFINED> instruction: 0x2c0eea4c
   1a478:	andgt	pc, r4, r4, lsr #17
   1a47c:			; <UNDEFINED> instruction: 0xf7ec9700
   1a480:	stmdacs	r1, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
   1a484:	blvc	94eac8 <__read_chk@plt+0x94759c>
   1a488:	orrle	r2, pc, r0, lsl #24
   1a48c:			; <UNDEFINED> instruction: 0xa706e9dd
   1a490:			; <UNDEFINED> instruction: 0xf7ec6830
   1a494:	strtmi	lr, [r0], -sl, lsl #28
   1a498:	ldrdlt	pc, [r0], -r7
   1a49c:			; <UNDEFINED> instruction: 0xe6a26034
   1a4a0:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
   1a4a4:	adcmi	lr, fp, #128, 12	; 0x8000000
   1a4a8:	svcge	0x001ef43f
   1a4ac:	addvs	pc, r2, #1325400064	; 0x4f000000
   1a4b0:	strbmi	r4, [r8], -r1, lsr #12
   1a4b4:			; <UNDEFINED> instruction: 0xf7ec3501
   1a4b8:			; <UNDEFINED> instruction: 0x4659ecfc
   1a4bc:	addvs	pc, r2, #1325400064	; 0x4f000000
   1a4c0:			; <UNDEFINED> instruction: 0xf7ec4620
   1a4c4:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1a4c8:	addvs	pc, r2, #1325400064	; 0x4f000000
   1a4cc:	strbmi	r4, [r0], #-1609	; 0xfffff9b7
   1a4d0:	stmvs	r2, {r3, r8, sl, ip, sp, lr, pc}
   1a4d4:	stcl	7, cr15, [ip], #944	; 0x3b0
   1a4d8:	adcmi	r6, sl, #3801088	; 0x3a0000
   1a4dc:	mrcge	6, 5, APSR_nzcv, cr14, cr15, {1}
   1a4e0:	adcmi	lr, r9, #1835008	; 0x1c0000
   1a4e4:	mcrge	4, 5, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   1a4e8:	vst1.8	{d20-d22}, [pc :64], r8
   1a4ec:	strtmi	r6, [r1], -r2, lsl #5
   1a4f0:			; <UNDEFINED> instruction: 0xf7ec9304
   1a4f4:			; <UNDEFINED> instruction: 0x4649ecde
   1a4f8:	addvs	pc, r2, #1325400064	; 0x4f000000
   1a4fc:			; <UNDEFINED> instruction: 0xf7ec4620
   1a500:	blls	155868 <__read_chk@plt+0x14e33c>
   1a504:	vst2.8	{d22-d23}, [pc :256], r0
   1a508:	strcc	r6, [r1, #-642]	; 0xfffffd7e
   1a50c:	strbmi	r4, [r0], #-1561	; 0xfffff9e7
   1a510:	stcl	7, cr15, [lr], {236}	; 0xec
   1a514:	blls	134604 <__read_chk@plt+0x12d0d8>
   1a518:			; <UNDEFINED> instruction: 0xf63f42aa
   1a51c:			; <UNDEFINED> instruction: 0xe68dae75
   1a520:	strb	r9, [sp], -r2
   1a524:	b	12d84dc <__read_chk@plt+0x12d0fb0>
   1a528:			; <UNDEFINED> instruction: 0xf0402800
   1a52c:	blmi	87a7c4 <__read_chk@plt+0x873298>
   1a530:	ldrbtmi	r6, [fp], #-2106	; 0xfffff7c6
   1a534:			; <UNDEFINED> instruction: 0x469a689b
   1a538:			; <UNDEFINED> instruction: 0xf43f2b00
   1a53c:			; <UNDEFINED> instruction: 0xf8ddaee0
   1a540:	strls	sl, [r2, #-8]
   1a544:	stmdbls	r2, {r2, r3, r4, fp, lr}
   1a548:			; <UNDEFINED> instruction: 0xf01c4478
   1a54c:	ldmdavs	sl!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1a550:	ldc	6, cr14, [pc, #852]	; 1a8ac <__read_chk@plt+0x13380>
   1a554:	strt	r8, [r0], lr, lsl #20
   1a558:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   1a55c:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
   1a560:			; <UNDEFINED> instruction: 0xf47f2b00
   1a564:	blmi	5c6084 <__read_chk@plt+0x5beb58>
   1a568:	andcs	r2, r1, #0
   1a56c:			; <UNDEFINED> instruction: 0xf8c3447b
   1a570:			; <UNDEFINED> instruction: 0xf7ec20a4
   1a574:	strmi	lr, [r4], -r4, lsr #28
   1a578:	stc	7, cr15, [r8, #-940]	; 0xfffffc54
   1a57c:			; <UNDEFINED> instruction: 0xf004fb00
   1a580:	svc	0x007af7ec
   1a584:			; <UNDEFINED> instruction: 0xe660683a
   1a588:	andcc	r0, r0, r0
   1a58c:	andeq	r0, r0, r0
   1a590:	andeq	ip, r4, r8, asr #13
   1a594:	andeq	r0, r0, r0, asr r7
   1a598:	ldrdeq	r3, [r3], -r6
   1a59c:	andeq	sp, r4, sl, lsl #30
   1a5a0:			; <UNDEFINED> instruction: 0xffffe56b
   1a5a4:	andeq	sp, r4, lr, lsl #29
   1a5a8:	ldrdeq	sp, [r4], -r8
   1a5ac:	andeq	ip, r4, r2, lsr r5
   1a5b0:	ldrdeq	r2, [r3], -lr
   1a5b4:	muleq	r4, sl, fp
   1a5b8:	andeq	r2, r3, r0, ror #26
   1a5bc:	andeq	sp, r4, r2, ror fp
   1a5c0:	andeq	sp, r4, r0, ror #22
   1a5c4:	ldrtcs	r6, [r3], #2211	; 0x8a3
   1a5c8:	strcs	pc, [r0], #-1728	; 0xfffff940
   1a5cc:			; <UNDEFINED> instruction: 0xf43f2b00
   1a5d0:			; <UNDEFINED> instruction: 0x4620ae99
   1a5d4:	bl	ffe5858c <__read_chk@plt+0xffe51060>
   1a5d8:	strmi	r9, [r2], -r2, lsl #18
   1a5dc:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   1a5e0:	mcr2	0, 5, pc, cr12, cr12, {0}	; <UNPREDICTABLE>
   1a5e4:			; <UNDEFINED> instruction: 0xf7fee68e
   1a5e8:	stmdblt	r8, {r0, r3, r6, r8, fp, ip, sp, lr, pc}^
   1a5ec:	blmi	d0707c <__read_chk@plt+0xcffb50>
   1a5f0:	ldrbtmi	r2, [fp], #-2780	; 0xfffff524
   1a5f4:			; <UNDEFINED> instruction: 0xd159689b
   1a5f8:	blcs	346e8 <__read_chk@plt+0x2d1bc>
   1a5fc:	ldrbt	sp, [lr], -r2, lsr #3
   1a600:	ldrtmi	r9, [sl], -r2, lsl #16
   1a604:			; <UNDEFINED> instruction: 0xf7ff4631
   1a608:	strmi	pc, [r4], -r9, ror #16
   1a60c:			; <UNDEFINED> instruction: 0xf43f2800
   1a610:	strb	sl, [fp, r7, ror #27]!
   1a614:	b	1a585cc <__read_chk@plt+0x1a510a0>
   1a618:	blcc	7462c <__read_chk@plt+0x6d100>
   1a61c:	stmdble	r3!, {r0, r1, r8, r9, fp, sp}
   1a620:			; <UNDEFINED> instruction: 0xf64368a3
   1a624:			; <UNDEFINED> instruction: 0xf6c074fe
   1a628:	blcs	23630 <__read_chk@plt+0x1c104>
   1a62c:	mcrge	4, 3, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   1a630:	blmi	914574 <__read_chk@plt+0x90d048>
   1a634:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a638:			; <UNDEFINED> instruction: 0xf8dde7de
   1a63c:	ldmdavs	r0!, {r3, r4, sp, pc}
   1a640:			; <UNDEFINED> instruction: 0xf7ec2401
   1a644:	blmi	815b14 <__read_chk@plt+0x80e5e8>
   1a648:			; <UNDEFINED> instruction: 0xf6c02200
   1a64c:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
   1a650:	ldmvs	fp, {r1, r4, r5, sp, lr}
   1a654:			; <UNDEFINED> instruction: 0xd1bc2b00
   1a658:	stmiavs	r3!, {r2, r4, r6, r9, sl, sp, lr, pc}
   1a65c:			; <UNDEFINED> instruction: 0xf6c024db
   1a660:	blcs	23668 <__read_chk@plt+0x1c13c>
   1a664:			; <UNDEFINED> instruction: 0xe64dd1b5
   1a668:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
   1a66c:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1a670:	strtvs	pc, [r0], #-66	; 0xffffffbe
   1a674:	blmi	594568 <__read_chk@plt+0x58d03c>
   1a678:			; <UNDEFINED> instruction: 0xf040b280
   1a67c:	ldrbtmi	r6, [fp], #-1056	; 0xfffffbe0
   1a680:			; <UNDEFINED> instruction: 0x469a689b
   1a684:			; <UNDEFINED> instruction: 0xf43f2b00
   1a688:			; <UNDEFINED> instruction: 0xf8ddae3d
   1a68c:	strls	sl, [r2, #-8]
   1a690:	stmiavs	r3!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1a694:	ldrcs	pc, [sl], #576	; 0x240
   1a698:	strcs	pc, [r0], #-1728	; 0xfffff940
   1a69c:	orrsle	r2, r8, r0, lsl #22
   1a6a0:	ldmib	sp, {r4, r5, r9, sl, sp, lr, pc}^
   1a6a4:			; <UNDEFINED> instruction: 0xf8c7a706
   1a6a8:	ldr	fp, [ip]
   1a6ac:			; <UNDEFINED> instruction: 0xf43f2b00
   1a6b0:	str	sl, [lr, r9, lsr #28]
   1a6b4:	stmib	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a6b8:			; <UNDEFINED> instruction: 0x00032cb2
   1a6bc:	ldrdeq	sp, [r4], -sl
   1a6c0:	muleq	r4, r8, sl
   1a6c4:	andeq	sp, r4, lr, ror sl
   1a6c8:	andeq	r2, r3, sl, asr #25
   1a6cc:	andeq	sp, r4, lr, asr #20
   1a6d0:	blmi	10ecfe0 <__read_chk@plt+0x10e5ab4>
   1a6d4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a6d8:	sbclt	r4, r6, sl, ror r4
   1a6dc:	stcge	6, cr4, [r3, #-24]	; 0xffffffe8
   1a6e0:			; <UNDEFINED> instruction: 0x460f58d3
   1a6e4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a6e8:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   1a6ec:			; <UNDEFINED> instruction: 0xf04f9345
   1a6f0:			; <UNDEFINED> instruction: 0xf7fe0300
   1a6f4:	strmi	pc, [r4], -r3, lsl #19
   1a6f8:	strbmi	fp, [r0], -r8, lsl #3
   1a6fc:	ldcl	7, cr15, [ip], {235}	; 0xeb
   1a700:			; <UNDEFINED> instruction: 0xf0106828
   1a704:	bmi	e1a6d8 <__read_chk@plt+0xe131ac>
   1a708:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
   1a70c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a710:	subsmi	r9, sl, r5, asr #22
   1a714:			; <UNDEFINED> instruction: 0x4620d157
   1a718:	pop	{r1, r2, r6, ip, sp, pc}
   1a71c:	movwcs	r8, #6128	; 0x17f0
   1a720:	ldrtmi	r2, [r1], -r5, lsl #4
   1a724:			; <UNDEFINED> instruction: 0xf0116828
   1a728:			; <UNDEFINED> instruction: 0xf7fef9c1
   1a72c:	strmi	pc, [r4], -r3, lsr #16
   1a730:	stmdavs	r8!, {r5, r8, fp, ip, sp, pc}
   1a734:	stc2	7, cr15, [r6, #-1016]!	; 0xfffffc08
   1a738:	tstlt	r0, r4, lsl #12
   1a73c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a740:			; <UNDEFINED> instruction: 0xf10de7db
   1a744:	stmdavs	r8!, {r4, r8, fp}
   1a748:			; <UNDEFINED> instruction: 0xf0114649
   1a74c:	strmi	pc, [r0], r9, asr #19
   1a750:			; <UNDEFINED> instruction: 0xf009b398
   1a754:	teqlt	r8, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   1a758:			; <UNDEFINED> instruction: 0xf04f2803
   1a75c:			; <UNDEFINED> instruction: 0xf6c004dc
   1a760:	svclt	0x00182400
   1a764:			; <UNDEFINED> instruction: 0xe7c824db
   1a768:			; <UNDEFINED> instruction: 0xf00b4640
   1a76c:			; <UNDEFINED> instruction: 0xf7fef975
   1a770:	strmi	pc, [r4], -r1, lsl #16
   1a774:	bicle	r2, r0, r0, lsl #16
   1a778:			; <UNDEFINED> instruction: 0xf10d4630
   1a77c:			; <UNDEFINED> instruction: 0xf7ec0a14
   1a780:	ldrtmi	lr, [r2], -r8, asr #23
   1a784:	orrvc	pc, r0, pc, asr #8
   1a788:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1a78c:	ldrbmi	r4, [r0], -r3, lsl #12
   1a790:			; <UNDEFINED> instruction: 0xf966f00b
   1a794:	ldrbmi	fp, [r0], -r8, lsl #3
   1a798:	ldcl	7, cr15, [r2, #-944]	; 0xfffffc50
   1a79c:	eorsvs	r4, r8, r6, lsl #12
   1a7a0:	stmdavc	r3, {r3, r4, r7, r8, ip, sp, pc}
   1a7a4:	adcle	r2, r8, r0, lsl #22
   1a7a8:	bl	fecd8760 <__read_chk@plt+0xfecd1234>
   1a7ac:	ldcpl	8, cr3, [r3], #-4
   1a7b0:	svclt	0x00042b2e
   1a7b4:	ldrtpl	r2, [r3], #-768	; 0xfffffd00
   1a7b8:			; <UNDEFINED> instruction: 0xf8d9e79f
   1a7bc:			; <UNDEFINED> instruction: 0xf7fd0000
   1a7c0:			; <UNDEFINED> instruction: 0x4604ffd9
   1a7c4:			; <UNDEFINED> instruction: 0xf7ece799
   1a7c8:			; <UNDEFINED> instruction: 0xf7ece906
   1a7cc:			; <UNDEFINED> instruction: 0x4604e8f8
   1a7d0:	addsle	r2, r2, r0, lsl #16
   1a7d4:	strcs	pc, [r0], #-1728	; 0xfffff940
   1a7d8:	svclt	0x0000e78f
   1a7dc:	andeq	ip, r4, r8, ror #2
   1a7e0:	andeq	r0, r0, r0, asr r7
   1a7e4:	andeq	ip, r4, r6, lsr r1
   1a7e8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   1a7ec:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   1a7f0:	bllt	ed87f0 <__read_chk@plt+0xed12c4>
   1a7f4:	rscscc	pc, pc, pc, asr #32
   1a7f8:	svclt	0x00004770
   1a7fc:	andeq	sp, r4, r2, ror #17
   1a800:	andcs	fp, r0, #112, 10	; 0x1c000000
   1a804:			; <UNDEFINED> instruction: 0x460c4d1a
   1a808:	andvs	r4, sl, r6, lsl #12
   1a80c:			; <UNDEFINED> instruction: 0xf8d5447d
   1a810:	mvnlt	r3, r8, lsl #1
   1a814:	ldmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
   1a818:	blx	9d881a <__read_chk@plt+0x9d12ee>
   1a81c:	strmi	r6, [r5], -fp, lsr #17
   1a820:	ldmdblt	r0!, {r0, r1, r6, r8, ip, sp, pc}^
   1a824:	stmdavs	r3!, {r0, r1, r4, r9, fp, lr}
   1a828:	ldmdami	r3, {r1, r3, r4, r5, r6, sl, lr}
   1a82c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1a830:	stc2	0, cr15, [r4, #112]	; 0x70
   1a834:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   1a838:			; <UNDEFINED> instruction: 0xf04f68ab
   1a83c:	blcs	28040 <__read_chk@plt+0x20b14>
   1a840:			; <UNDEFINED> instruction: 0x4628d0f8
   1a844:	b	ff0587fc <__read_chk@plt+0xff0512d0>
   1a848:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   1a84c:	strb	r4, [ip, r3, lsl #12]!
   1a850:			; <UNDEFINED> instruction: 0xff3ef7ff
   1a854:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a858:			; <UNDEFINED> instruction: 0xf7fed0ec
   1a85c:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
   1a860:	strtmi	sp, [r1], -r8, ror #1
   1a864:	pop	{r4, r5, r9, sl, lr}
   1a868:			; <UNDEFINED> instruction: 0xf7ff4070
   1a86c:	svclt	0x0000bf31
   1a870:	andeq	sp, r4, r0, asr #17
   1a874:	andeq	r2, r3, r0, lsr #21
   1a878:	andeq	r2, r3, r2, lsr #21
   1a87c:	andeq	r1, r3, r6, ror sp
   1a880:	ldrbmi	lr, [r0, sp, lsr #18]!
   1a884:	ldcmi	0, cr11, [r9], {148}	; 0x94
   1a888:	mrcmi	6, 4, r4, cr9, cr2, {4}
   1a88c:	ldcmi	6, cr4, [r9, #608]	; 0x260
   1a890:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
   1a894:	ldmdbvc	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1a898:	ldrdmi	pc, [r8], r4
   1a89c:			; <UNDEFINED> instruction: 0x46065975
   1a8a0:	ldrls	r6, [r3, #-2093]	; 0xfffff7d3
   1a8a4:	streq	pc, [r0, #-79]	; 0xffffffb1
   1a8a8:	ldmiblt	r4, {r0, r2, r3, r9, sl, lr}^
   1a8ac:	stmdbvc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1a8b0:			; <UNDEFINED> instruction: 0xf942f7ff
   1a8b4:	stmdacs	r0, {r2, r9, sl, lr}
   1a8b8:	adchi	pc, r9, r0, asr #32
   1a8bc:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
   1a8c0:	blcs	34b34 <__read_chk@plt+0x2d608>
   1a8c4:	addhi	pc, sl, r0, asr #32
   1a8c8:	blmi	fe2ad300 <__read_chk@plt+0xfe2a5dd4>
   1a8cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a8d0:	blls	4f4940 <__read_chk@plt+0x4ed414>
   1a8d4:			; <UNDEFINED> instruction: 0xf040405a
   1a8d8:			; <UNDEFINED> instruction: 0x462080f7
   1a8dc:	pop	{r2, r4, ip, sp, pc}
   1a8e0:	strdcs	r8, [r0, -r0]
   1a8e4:	eorsvs	r9, r9, r3, lsl #2
   1a8e8:	svceq	0x0000f1b9
   1a8ec:	addshi	pc, pc, r0
   1a8f0:	eorcs	r9, r2, #1610612736	; 0x60000000
   1a8f4:	andne	pc, r0, r9, asr #17
   1a8f8:	movwls	r9, #28936	; 0x7108
   1a8fc:	smlabtne	r9, sp, r9, lr
   1a900:	smlabtne	fp, sp, r9, lr
   1a904:	ldrtmi	r9, [r0], -r5, lsl #4
   1a908:			; <UNDEFINED> instruction: 0xf8a0f7ff
   1a90c:	blls	186d74 <__read_chk@plt+0x17f848>
   1a910:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   1a914:	stccs	3, cr9, [r0, #-20]	; 0xffffffec
   1a918:	strtmi	sp, [r9], -sl, ror #2
   1a91c:	eorspl	pc, r4, sp, lsl #17
   1a920:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1a924:	ldrtmi	sl, [r0], -r5, lsl #26
   1a928:	strtmi	r4, [sl], -r3, asr #12
   1a92c:	bl	ffa588e0 <__read_chk@plt+0xffa513b4>
   1a930:			; <UNDEFINED> instruction: 0xf0402800
   1a934:	stcls	0, cr8, [r3], {137}	; 0x89
   1a938:	svceq	0x0000f1b9
   1a93c:	stccs	0, cr13, [r0], {13}
   1a940:	adcshi	pc, pc, r0
   1a944:	cmplt	r8, r0, lsr #19
   1a948:	ldcl	7, cr15, [sl], #-944	; 0xfffffc50
   1a94c:			; <UNDEFINED> instruction: 0xf8c94680
   1a950:	stmdacs	r0, {}	; <UNPREDICTABLE>
   1a954:	adcshi	pc, sl, r0
   1a958:	stccs	12, cr9, [r0], {3}
   1a95c:	adcshi	pc, r1, r0
   1a960:			; <UNDEFINED> instruction: 0x919cf8df
   1a964:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1a968:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, sl, lr}^
   1a96c:	andeq	pc, r8, #35	; 0x23
   1a970:			; <UNDEFINED> instruction: 0xd1282a02
   1a974:	andeq	pc, r2, #-1073741784	; 0xc0000028
   1a978:			; <UNDEFINED> instruction: 0x1098f8d9
   1a97c:			; <UNDEFINED> instruction: 0xf282fab2
   1a980:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   1a984:	andcs	fp, r0, #8, 30
   1a988:			; <UNDEFINED> instruction: 0xf1a3b9ea
   1a98c:			; <UNDEFINED> instruction: 0xf8d9030a
   1a990:	blx	fece2c08 <__read_chk@plt+0xfecdb6dc>
   1a994:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   1a998:	svclt	0x00082a00
   1a99c:	ldmiblt	r3, {r8, r9, sp}
   1a9a0:			; <UNDEFINED> instruction: 0xf7ec2094
   1a9a4:	ldmib	r4, {r1, r2, r3, r6, fp, sp, lr, pc}^
   1a9a8:	stmdbvs	r2!, {r1, r8, lr, pc}
   1a9ac:	strmi	r6, [r5], -r3, ror #16
   1a9b0:	rscvs	r3, r9, r4, lsl r0
   1a9b4:			; <UNDEFINED> instruction: 0x3c01e9c5
   1a9b8:			; <UNDEFINED> instruction: 0x612a6961
   1a9bc:	b	1e58974 <__read_chk@plt+0x1e51448>
   1a9c0:	andhi	pc, r0, r5, asr #17
   1a9c4:	stmibvs	r4!, {r3, r5, r7, r9, sl, lr}^
   1a9c8:	bicle	r2, lr, r0, lsl #24
   1a9cc:	tstlt	r8, r3, lsl #16
   1a9d0:	bl	18d8984 <__read_chk@plt+0x18d1458>
   1a9d4:			; <UNDEFINED> instruction: 0xf8c72400
   1a9d8:	strb	r8, [pc, -r0]!
   1a9dc:			; <UNDEFINED> instruction: 0xf7ec4620
   1a9e0:			; <UNDEFINED> instruction: 0x4631e9f4
   1a9e4:	stmdami	r7, {r1, r9, sl, lr}^
   1a9e8:			; <UNDEFINED> instruction: 0xf01c4478
   1a9ec:	strb	pc, [fp, -r7, lsr #25]!	; <UNPREDICTABLE>
   1a9f0:	bmi	1185a2c <__read_chk@plt+0x117e500>
   1a9f4:			; <UNDEFINED> instruction: 0x462b2115
   1a9f8:			; <UNDEFINED> instruction: 0x4620447a
   1a9fc:	cdp	7, 13, cr15, cr2, cr11, {7}
   1aa00:	mlascc	r4, sp, r8, pc	; <UNPREDICTABLE>
   1aa04:	svclt	0x00142b00
   1aa08:	tstcs	r0, r1, lsr #12
   1aa0c:			; <UNDEFINED> instruction: 0xf7fde788
   1aa10:	stmdacs	r0, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1aa14:	svcge	0x0052f43f
   1aa18:	ldrbmi	r4, [r2], -r3, asr #12
   1aa1c:	ldrtmi	r4, [r0], -r9, lsr #12
   1aa20:	andls	pc, r4, sp, asr #17
   1aa24:			; <UNDEFINED> instruction: 0xf7ff9700
   1aa28:	strmi	pc, [r4], -r7, lsl #17
   1aa2c:	andls	lr, r6, #18350080	; 0x1180000
   1aa30:	movwls	r2, #29216	; 0x7220
   1aa34:	movweq	lr, #11021	; 0x2b0d
   1aa38:	eorls	pc, r0, sp, asr #17
   1aa3c:	stmib	r3, {r0, r2, r9, ip, pc}^
   1aa40:	stmib	r3, {r0, r8, fp, ip, pc}^
   1aa44:	ldrb	r9, [lr, -r3, lsl #18]
   1aa48:	movwls	r2, #13056	; 0x3300
   1aa4c:			; <UNDEFINED> instruction: 0xff92f7fd
   1aa50:	strmi	fp, [r4], -r3, lsl #5
   1aa54:			; <UNDEFINED> instruction: 0xd0172bdc
   1aa58:	ldrdhi	pc, [ip], -sp
   1aa5c:	svceq	0x0000f1b8
   1aa60:	strbmi	sp, [r0], -pc
   1aa64:	bl	658a18 <__read_chk@plt+0x6514ec>
   1aa68:			; <UNDEFINED> instruction: 0xf1b9b35c
   1aa6c:			; <UNDEFINED> instruction: 0xf43f0f00
   1aa70:			; <UNDEFINED> instruction: 0xf8d9af25
   1aa74:			; <UNDEFINED> instruction: 0xf7ec0000
   1aa78:	movwcs	lr, #2840	; 0xb18
   1aa7c:	andcc	pc, r0, r9, asr #17
   1aa80:	stccs	7, cr14, [r0], {28}
   1aa84:			; <UNDEFINED> instruction: 0xe7a5d1f1
   1aa88:	ldrtmi	sl, [r0], -r4, lsl #18
   1aa8c:	mrc2	7, 5, pc, cr8, cr15, {7}
   1aa90:	mvnle	r2, r0, lsl #16
   1aa94:	mlasne	r4, sp, r8, pc	; <UNPREDICTABLE>
   1aa98:	tstlt	r1, r4, lsl #16
   1aa9c:	strbmi	sl, [r3], -sp, lsl #18
   1aaa0:			; <UNDEFINED> instruction: 0xf7eb462a
   1aaa4:	strmi	lr, [r4], -lr, lsr #22
   1aaa8:			; <UNDEFINED> instruction: 0xf7ec9804
   1aaac:			; <UNDEFINED> instruction: 0x2c00eafe
   1aab0:	svcge	0x0041f43f
   1aab4:	movwcs	r4, #1568	; 0x620
   1aab8:			; <UNDEFINED> instruction: 0xf7fd9303
   1aabc:			; <UNDEFINED> instruction: 0x4604ff5b
   1aac0:			; <UNDEFINED> instruction: 0xf04fe7ca
   1aac4:	str	r0, [r5, r0, lsl #16]
   1aac8:	svc	0x0084f7eb
   1aacc:	svc	0x0076f7eb
   1aad0:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1aad4:	svcge	0x007af43f
   1aad8:	addslt	r9, fp, #196608	; 0x30000
   1aadc:	strtvs	pc, [r0], #-67	; 0xffffffbd
   1aae0:	sbcle	r2, r6, r0, lsl #16
   1aae4:	b	ff658a98 <__read_chk@plt+0xff65156c>
   1aae8:	svclt	0x0000e7c3
   1aaec:	andeq	sp, r4, ip, lsr r8
   1aaf0:	andeq	fp, r4, lr, lsr #31
   1aaf4:	andeq	r0, r0, r0, asr r7
   1aaf8:	andeq	sp, r4, lr, lsl #16
   1aafc:	andeq	fp, r4, r4, ror pc
   1ab00:	andeq	sp, r4, r4, ror #14
   1ab04:	andeq	r2, r3, r0, lsl #18
   1ab08:	andeq	r2, r3, r0, ror #16
   1ab0c:	ldrlt	r4, [r8, #-2585]!	; 0xfffff5e7
   1ab10:			; <UNDEFINED> instruction: 0x460c447a
   1ab14:			; <UNDEFINED> instruction: 0xf8924605
   1ab18:	ldrbeq	r3, [r9, r0, lsr #1]
   1ab1c:			; <UNDEFINED> instruction: 0xf8d2d422
   1ab20:	movwcs	r2, #4244	; 0x1094
   1ab24:	andvs	r6, r3, r3, lsr #32
   1ab28:	bmi	507078 <__read_chk@plt+0x4ffb4c>
   1ab2c:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   1ab30:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1ab34:			; <UNDEFINED> instruction: 0xf01c4478
   1ab38:	stmdavs	fp!, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   1ab3c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1ab40:	subseq	r4, fp, r0, lsl sl
   1ab44:			; <UNDEFINED> instruction: 0xf0436820
   1ab48:	ldrbtmi	r0, [sl], #-769	; 0xfffffcff
   1ab4c:	andeq	pc, r1, r0
   1ab50:	umlalne	pc, r0, r2, r8	; <UNPREDICTABLE>
   1ab54:	orreq	lr, r0, #274432	; 0x43000
   1ab58:	tsteq	r7, r1, lsr #32	; <UNPREDICTABLE>
   1ab5c:			; <UNDEFINED> instruction: 0xf882430b
   1ab60:	ldclt	0, cr3, [r8, #-640]!	; 0xfffffd80
   1ab64:	subeq	pc, r0, #201326595	; 0xc000003
   1ab68:	orreq	pc, r0, #201326595	; 0xc000003
   1ab6c:	eorvs	r6, r3, r2
   1ab70:	svclt	0x0000bd38
   1ab74:			; <UNDEFINED> instruction: 0x0004d5bc
   1ab78:	ldrdeq	r2, [r3], -r8
   1ab7c:	ldrdeq	r2, [r3], -lr
   1ab80:	andeq	r2, r3, r4, ror #15
   1ab84:	andeq	sp, r4, r2, lsl #11
   1ab88:	stmdavs	fp, {r1, r3, r9, fp, lr}^
   1ab8c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1ab90:	ldmdavs	r2, {r0, r8, r9, ip, sp}
   1ab94:	strmi	fp, [ip], -r2, lsl #1
   1ab98:	bcs	72ccc <__read_chk@plt+0x6b7a0>
   1ab9c:	strmi	sp, [r1], -r7, lsl #26
   1aba0:	movwls	r4, #2053	; 0x805
   1aba4:	stmdavs	r3!, {r1, r5, r9, sl, lr}
   1aba8:			; <UNDEFINED> instruction: 0xf01c4478
   1abac:	strtmi	pc, [r0], -r7, asr #23
   1abb0:	ldclt	0, cr11, [r0, #-8]
   1abb4:	andeq	sp, r4, r8, ror #11
   1abb8:	muleq	r3, ip, r7
   1abbc:	mvnsmi	lr, #737280	; 0xb4000
   1abc0:	stmdavc	r3, {r1, r2, r9, sl, lr}
   1abc4:	rsble	r2, ip, r0, lsl #22
   1abc8:	strmi	r4, [r4], -r5, lsl #12
   1abcc:	ldmdavc	r3, {r0, r1, sp, lr, pc}^
   1abd0:	blcs	21d2c <__read_chk@plt+0x1a800>
   1abd4:	blcs	98ed00 <__read_chk@plt+0x9877d4>
   1abd8:			; <UNDEFINED> instruction: 0xf10446a0
   1abdc:	svclt	0x001e0401
   1abe0:	stccc	8, cr15, [r1], {4}
   1abe4:	strtmi	r1, [sl], -r0, lsr #23
   1abe8:	stmdavc	pc!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
   1abec:	suble	r2, r0, r0, lsl #30
   1abf0:	mulls	r2, r5, r8
   1abf4:	svceq	0x0000f1b9
   1abf8:			; <UNDEFINED> instruction: 0xf7ecd03b
   1abfc:	stmdavs	r3, {r4, r5, r6, fp, sp, lr, pc}
   1ac00:	andscs	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   1ac04:	ldrle	r0, [r4, #-1234]!	; 0xfffffb2e
   1ac08:	andscc	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
   1ac0c:	ldrle	r0, [r0, #-1243]!	; 0xfffffb25
   1ac10:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   1ac14:	blcs	287788 <__read_chk@plt+0x28025c>
   1ac18:			; <UNDEFINED> instruction: 0xf1a7d908
   1ac1c:	blcs	15b928 <__read_chk@plt+0x1543fc>
   1ac20:			; <UNDEFINED> instruction: 0xf1a7bf94
   1ac24:			; <UNDEFINED> instruction: 0xf1a70337
   1ac28:	sbcslt	r0, fp, #1543503873	; 0x5c000001
   1ac2c:	stfnes	f0, [sl], #108	; 0x6c
   1ac30:			; <UNDEFINED> instruction: 0xf804b2db
   1ac34:	stmiavc	r8!, {r0, sl, fp, ip, sp}
   1ac38:			; <UNDEFINED> instruction: 0xf1a0b25b
   1ac3c:	sbclt	r0, r9, #48, 2
   1ac40:	stmdble	r9, {r0, r3, r8, fp, sp}
   1ac44:	smlaltbeq	pc, r1, r0, r1	; <UNPREDICTABLE>
   1ac48:	svclt	0x009c2905
   1ac4c:	teqeq	r7, r0, lsr #3	; <UNPREDICTABLE>
   1ac50:	stmdble	r2, {r0, r3, r6, r9, ip, sp, pc}
   1ac54:	cmpeq	r7, r0, lsr #3	; <UNPREDICTABLE>
   1ac58:	movwmi	fp, #45641	; 0xb249
   1ac5c:	stccc	8, cr15, [r1], {4}
   1ac60:	blne	fe838db4 <__read_chk@plt+0xfe831888>
   1ac64:	blcs	21dc0 <__read_chk@plt+0x1a894>
   1ac68:	movwcs	sp, #437	; 0x1b5
   1ac6c:	pop	{r0, r1, r5, ip, sp, lr}
   1ac70:			; <UNDEFINED> instruction: 0x232583f8
   1ac74:	andcc	pc, r0, r8, lsl #17
   1ac78:	cmnlt	r3, fp, ror #16
   1ac7c:	andcc	pc, r1, r8, lsl #17
   1ac80:	cmplt	r3, fp, lsr #17
   1ac84:	andcc	pc, r2, r8, lsl #17
   1ac88:	teqlt	r3, fp, ror #17
   1ac8c:			; <UNDEFINED> instruction: 0xf04f2300
   1ac90:			; <UNDEFINED> instruction: 0xf88830ff
   1ac94:	pop	{r0, r1, ip, sp}
   1ac98:			; <UNDEFINED> instruction: 0xf04f83f8
   1ac9c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   1aca0:			; <UNDEFINED> instruction: 0x460483f8
   1aca4:			; <UNDEFINED> instruction: 0xe7e04618
   1aca8:			; <UNDEFINED> instruction: 0xf7eb6800
   1acac:	svclt	0x0000bfb3
   1acb0:			; <UNDEFINED> instruction: 0xf7ec6800
   1acb4:	svclt	0x0000b81f
   1acb8:	blmi	5ed518 <__read_chk@plt+0x5e5fec>
   1acbc:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1acc0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   1acc4:	strmi	sl, [r4], -r3, lsl #30
   1acc8:	ldmdavs	fp, {r9, sl, sp}
   1accc:			; <UNDEFINED> instruction: 0xf04f9305
   1acd0:	vcgt.s8	d16, d12, d0
   1acd4:	tstcs	r0, r0, asr r5
   1acd8:			; <UNDEFINED> instruction: 0xf7eb4620
   1acdc:			; <UNDEFINED> instruction: 0xf110ea4e
   1ace0:	rscsle	r0, r8, r4, lsr pc
   1ace4:	tstle	r9, ip, lsl r0
   1ace8:	strls	r2, [r0, -r0, lsl #6]
   1acec:			; <UNDEFINED> instruction: 0x4619461a
   1acf0:	stmib	sp, {r3, r4, r9, sl, lr}^
   1acf4:			; <UNDEFINED> instruction: 0xf7eb6503
   1acf8:	strb	lr, [ip, r4, ror #30]!
   1acfc:	blmi	1ad520 <__read_chk@plt+0x1a5ff4>
   1ad00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ad04:	blls	174d74 <__read_chk@plt+0x16d848>
   1ad08:	qaddle	r4, sl, r1
   1ad0c:	ldcllt	0, cr11, [r0, #28]!
   1ad10:	cdp	7, 6, cr15, cr0, cr11, {7}
   1ad14:	andeq	fp, r4, r4, lsl #23
   1ad18:	andeq	r0, r0, r0, asr r7
   1ad1c:	andeq	fp, r4, r0, asr #22
   1ad20:	svcmi	0x00f0e92d
   1ad24:	ldclmi	0, cr11, [sp, #-804]!	; 0xfffffcdc
   1ad28:	ldrbtmi	r4, [sp], #-3197	; 0xfffff383
   1ad2c:	ldrsbls	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
   1ad30:	ldrbtmi	r5, [r9], #2348	; 0x92c
   1ad34:	strbls	r6, [r7], #-2084	; 0xfffff7dc
   1ad38:	streq	pc, [r0], #-79	; 0xffffffb1
   1ad3c:			; <UNDEFINED> instruction: 0xf0002b00
   1ad40:	strmi	r8, [sl], lr, lsl #1
   1ad44:	tstcs	r3, r5, lsl r6
   1ad48:	ldrmi	r2, [pc], -r0, lsl #4
   1ad4c:			; <UNDEFINED> instruction: 0xf7ec4606
   1ad50:	smlatbcs	r4, r4, r9, lr
   1ad54:	andvs	pc, r0, #64, 8	; 0x40000000
   1ad58:	ldrtmi	r4, [r0], -r0, lsl #13
   1ad5c:	ldmib	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ad60:	stmdacs	r0, {r2, r9, sl, lr}
   1ad64:			; <UNDEFINED> instruction: 0x462ad17e
   1ad68:			; <UNDEFINED> instruction: 0x46304651
   1ad6c:	stmib	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ad70:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1ad74:	blmi	1b4ef30 <__read_chk@plt+0x1b47a04>
   1ad78:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1ad7c:	ldrdge	pc, [r0], -r9
   1ad80:	cdp	7, 1, cr15, cr12, cr11, {7}
   1ad84:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1ad88:	addlt	sp, r3, #99	; 0x63
   1ad8c:	eoreq	pc, lr, #72, 4	; 0x80000004
   1ad90:	bvs	2d56d4 <__read_chk@plt+0x2ce1a8>
   1ad94:			; <UNDEFINED> instruction: 0xf00a4293
   1ad98:	svclt	0x000845fe
   1ad9c:	b	11855bc <__read_chk@plt+0x117e090>
   1ada0:	svclt	0x00080503
   1ada4:	cmple	r4, r6, lsr #22
   1ada8:	svcmi	0x0004f842
   1adac:			; <UNDEFINED> instruction: 0xd1fb429a
   1adb0:	stcge	6, cr4, [r7, #-192]	; 0xffffff40
   1adb4:	ldmdb	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1adb8:			; <UNDEFINED> instruction: 0xf0034273
   1adbc:			; <UNDEFINED> instruction: 0xf006031f
   1adc0:			; <UNDEFINED> instruction: 0xf04f021f
   1adc4:	svclt	0x00580a01
   1adc8:	blx	2ab738 <__read_chk@plt+0x2a420c>
   1adcc:			; <UNDEFINED> instruction: 0xf10dfa02
   1add0:			; <UNDEFINED> instruction: 0x46290b9c
   1add4:			; <UNDEFINED> instruction: 0xf8552280
   1add8:	strmi	r3, [r4], -r0, lsr #32
   1addc:	b	10ec744 <__read_chk@plt+0x10e5218>
   1ade0:			; <UNDEFINED> instruction: 0xf845030a
   1ade4:			; <UNDEFINED> instruction: 0xf6443024
   1ade8:			; <UNDEFINED> instruction: 0xf2c154d3
   1adec:			; <UNDEFINED> instruction: 0xf7ec0462
   1adf0:	vst2.16	{d30-d31}, [pc :128], r0
   1adf4:	blx	fe939fe6 <__read_chk@plt+0xfe932aba>
   1adf8:			; <UNDEFINED> instruction: 0xf10d3407
   1adfc:	ldclne	14, cr0, [r0], #-80	; 0xffffffb0
   1ae00:			; <UNDEFINED> instruction: 0x4629465a
   1ae04:			; <UNDEFINED> instruction: 0xf8cd2300
   1ae08:	stmibeq	r4!, {sp, lr, pc}
   1ae0c:	blx	33fe2a <__read_chk@plt+0x3388fe>
   1ae10:	blx	338a6a <__read_chk@plt+0x33153e>
   1ae14:	strls	pc, [r6, -r7, lsl #14]
   1ae18:	cdp	7, 13, cr15, cr2, cr11, {7}
   1ae1c:	blle	19a4e24 <__read_chk@plt+0x199d8f8>
   1ae20:	ldrtmi	sp, [r0], -pc, asr #32
   1ae24:	ldm	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ae28:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   1ae2c:	svceq	0x0003ea1a
   1ae30:	stcge	0, cr13, [r3], {50}	; 0x32
   1ae34:	andcs	sl, r4, #4, 16	; 0x40000
   1ae38:	strtmi	r9, [r3], -r0
   1ae3c:	ldrtmi	r2, [r0], -r1, lsl #2
   1ae40:			; <UNDEFINED> instruction: 0xf7eb9204
   1ae44:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
   1ae48:	stmdavs	r0!, {r1, r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}
   1ae4c:	cmple	r2, r0, lsl #16
   1ae50:	strbmi	r2, [r2], -r0, lsl #10
   1ae54:	tstcs	r4, r0, lsr r6
   1ae58:	ldmdb	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ae5c:			; <UNDEFINED> instruction: 0xf7ece00a
   1ae60:	teqlt	r0, r6, ror r9
   1ae64:			; <UNDEFINED> instruction: 0xf8594b30
   1ae68:	ldmdavs	sp, {r0, r1, ip, sp}
   1ae6c:	stc	7, cr15, [r6, #940]!	; 0x3ac
   1ae70:	strcs	fp, [r0, #-2400]	; 0xfffff6a0
   1ae74:	blmi	aad730 <__read_chk@plt+0xaa6204>
   1ae78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ae7c:	blls	11f4eec <__read_chk@plt+0x11ed9c0>
   1ae80:	qdaddle	r4, sl, r8
   1ae84:	sublt	r4, r9, r8, lsr #12
   1ae88:	svchi	0x00f0e8bd
   1ae8c:	addlt	r0, r0, #47185920	; 0x2d00000
   1ae90:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   1ae94:	strb	r4, [sp, r5, lsl #6]!
   1ae98:			; <UNDEFINED> instruction: 0xf7ec4630
   1ae9c:	blge	12551a4 <__read_chk@plt+0x124dc78>
   1aea0:	addeq	lr, r0, r3, lsl #22
   1aea4:	stccc	8, cr15, [r4], {80}	; 0x50
   1aea8:	svceq	0x0003ea1a
   1aeac:			; <UNDEFINED> instruction: 0xf8d9d1c1
   1aeb0:	strteq	r5, [sp], -r0
   1aeb4:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   1aeb8:	strvc	pc, [r6, #-1093]!	; 0xfffffbbb
   1aebc:	streq	pc, [r2, #-69]	; 0xffffffbb
   1aec0:			; <UNDEFINED> instruction: 0xf8d9e7d8
   1aec4:	strteq	r5, [sp], -r0
   1aec8:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   1aecc:	strmi	pc, [r0, #-1093]	; 0xfffffbbb
   1aed0:	streq	pc, [r4, #69]	; 0x45
   1aed4:			; <UNDEFINED> instruction: 0xf8d9e7ce
   1aed8:			; <UNDEFINED> instruction: 0xf7eb5000
   1aedc:	stmdacs	r0, {r4, r6, r8, r9, fp, sp, lr, pc}
   1aee0:			; <UNDEFINED> instruction: 0x062dd0b6
   1aee4:			; <UNDEFINED> instruction: 0xf005b280
   1aee8:	movwmi	r4, #22014	; 0x55fe
   1aeec:			; <UNDEFINED> instruction: 0xf8d9e7b1
   1aef0:			; <UNDEFINED> instruction: 0xf7eb4000
   1aef4:	strmi	lr, [r5], -r4, ror #26
   1aef8:	adcle	r2, sl, r0, lsl #16
   1aefc:	addlt	r0, r5, #36700160	; 0x2300000
   1af00:	mvnsmi	pc, #3
   1af04:			; <UNDEFINED> instruction: 0xe7a4431d
   1af08:	ldrdpl	pc, [r0], -r9
   1af0c:	ldcl	7, cr15, [r6, #-940]	; 0xfffffc54
   1af10:	mvnle	r2, r0, lsl #16
   1af14:			; <UNDEFINED> instruction: 0xf7ebe79c
   1af18:	svclt	0x0000ed5e
   1af1c:	andeq	fp, r4, r6, lsl fp
   1af20:	andeq	r0, r0, r0, asr r7
   1af24:	andeq	fp, r4, lr, lsl #22
   1af28:	andeq	r0, r0, r4, asr r7
   1af2c:	andeq	fp, r4, r8, asr #19
   1af30:	svcmi	0x00f0e92d
   1af34:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
   1af38:	strmi	r8, [r6], -r2, lsl #22
   1af3c:	strpl	pc, [r4], #-2271	; 0xfffff721
   1af40:	strne	pc, [r4], #-2271	; 0xfffff721
   1af44:	mcr	4, 0, r4, cr8, cr13, {3}
   1af48:	umullslt	r0, r3, r0, sl
   1af4c:	rscscc	pc, pc, pc, asr #32
   1af50:	bge	456778 <__read_chk@plt+0x44f24c>
   1af54:	ldcls	6, cr4, [pc], {146}	; 0x92
   1af58:	ldrsbthi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   1af5c:	stmdapl	r9!, {r0, r1, r2, sl, ip, pc}^
   1af60:	stmdavs	r9, {r1, r3, r4, r5, r6, r7, r8, sl, fp, lr}
   1af64:			; <UNDEFINED> instruction: 0xf04f9111
   1af68:	eorvs	r0, r0, r0, lsl #2
   1af6c:	stmdage	ip, {r0, r2, r3, r8, fp, sp, pc}
   1af70:	movwcs	r4, #1564	; 0x61c
   1af74:	ldrbtmi	r9, [sp], #-779	; 0xfffffcf5
   1af78:			; <UNDEFINED> instruction: 0xf7ff930e
   1af7c:	ldrtmi	pc, [r0], -r7, asr #27	; <UNPREDICTABLE>
   1af80:			; <UNDEFINED> instruction: 0xf7fe9506
   1af84:	cmplt	r0, #51, 30	; 0xcc	; <UNPREDICTABLE>
   1af88:	ldrbtmi	r4, [fp], #-3057	; 0xfffff40f
   1af8c:	blcs	35000 <__read_chk@plt+0x2dad4>
   1af90:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   1af94:	andcs	r2, r2, r0, lsl #6
   1af98:	bne	456800 <__read_chk@plt+0x44f2d4>
   1af9c:	andls	r4, r0, sl, lsl r6
   1afa0:	beq	fe456808 <__read_chk@plt+0xfe44f2dc>
   1afa4:	cdp	7, 3, cr15, cr14, cr11, {7}
   1afa8:	strmi	r1, [r4], -r5, asr #24
   1afac:	msrhi	CPSR_, r0
   1afb0:	ldrbtmi	r4, [fp], #-3048	; 0xfffff418
   1afb4:	tstlt	r3, fp, asr r8
   1afb8:	blls	1ece20 <__read_chk@plt+0x1e58f4>
   1afbc:	andsvs	r2, ip, r0, lsl #12
   1afc0:	blmi	ff86db5c <__read_chk@plt+0xff866630>
   1afc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1afc8:	blls	475038 <__read_chk@plt+0x46db0c>
   1afcc:			; <UNDEFINED> instruction: 0xf040405a
   1afd0:	ldrtmi	r8, [r0], -r1, lsr #3
   1afd4:	ldc	0, cr11, [sp], #76	; 0x4c
   1afd8:	pop	{r1, r8, r9, fp, pc}
   1afdc:			; <UNDEFINED> instruction: 0x46078ff0
   1afe0:	bge	307538 <__read_chk@plt+0x30000c>
   1afe4:	andls	sl, r0, #14336	; 0x3800
   1afe8:	strmi	r4, [r2], -r1, lsr #12
   1afec:			; <UNDEFINED> instruction: 0xf7ff4630
   1aff0:	stmdacs	r0, {r0, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   1aff4:	rscshi	pc, r2, r0, asr #32
   1aff8:	blcs	41c38 <__read_chk@plt+0x3a70c>
   1affc:	tsthi	r7, r0	; <UNPREDICTABLE>
   1b000:	bcs	41834 <__read_chk@plt+0x3a308>
   1b004:	cmphi	sl, r0	; <UNPREDICTABLE>
   1b008:	cmpls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   1b00c:	bleq	57150 <__read_chk@plt+0x4fc24>
   1b010:			; <UNDEFINED> instruction: 0x465e4ad3
   1b014:			; <UNDEFINED> instruction: 0xf04f44f9
   1b018:			; <UNDEFINED> instruction: 0x461835ff
   1b01c:	smlsdxls	r9, sl, r4, r4
   1b020:	bge	3ff838 <__read_chk@plt+0x3f830c>
   1b024:	andcs	r9, r1, #1342177280	; 0x50000000
   1b028:	blls	13f83c <__read_chk@plt+0x138310>
   1b02c:	strvs	pc, [r2], #1103	; 0x44f
   1b030:	blls	f50a0 <__read_chk@plt+0xedb74>
   1b034:			; <UNDEFINED> instruction: 0xf403fb04
   1b038:	strvs	pc, [r2], #1444	; 0x5a4
   1b03c:	andcc	r4, ip, r0, lsr #8
   1b040:			; <UNDEFINED> instruction: 0xf0402a00
   1b044:	blls	17b32c <__read_chk@plt+0x173e00>
   1b048:	cdp	2, 1, cr2, cr8, cr0, {0}
   1b04c:	stmib	sp, {r4, r9, fp, ip}^
   1b050:	movwcs	r3, #4608	; 0x1200
   1b054:	ldc2	7, cr15, [r4], {255}	; 0xff
   1b058:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   1b05c:	addshi	pc, r4, r0, asr #32
   1b060:	stccs	12, cr9, [r0], {15}
   1b064:	svcge	0x0010d049
   1b068:	stmdavs	r3!, {r4, r5, r9, sl, lr}^
   1b06c:	eorsle	r2, r9, r2, lsl #22
   1b070:	suble	r2, pc, sl, lsl #22
   1b074:	andle	r1, r2, r8, ror #24
   1b078:			; <UNDEFINED> instruction: 0xf7ec4628
   1b07c:			; <UNDEFINED> instruction: 0x463ae8fa
   1b080:			; <UNDEFINED> instruction: 0xf04f4649
   1b084:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}^
   1b088:			; <UNDEFINED> instruction: 0xf7eb5b02
   1b08c:			; <UNDEFINED> instruction: 0xf104e9c4
   1b090:	stmdacs	r0, {r2, r4, r9, sl}
   1b094:	blls	44f5b0 <__read_chk@plt+0x448084>
   1b098:	teqlt	fp, r0, lsr #21
   1b09c:	rsble	r2, r4, sl, lsl #16
   1b0a0:	tstle	r3, r2, lsl #16
   1b0a4:	blcs	1ffa938 <__read_chk@plt+0x1ff340c>
   1b0a8:	andcs	sp, r2, r0
   1b0ac:	ldrbmi	r4, [sl], -r9, lsr #12
   1b0b0:	cdp	7, 0, cr15, cr14, cr11, {7}
   1b0b4:	strmi	r1, [r5], -r1, asr #24
   1b0b8:	stmdbvs	r2!, {r0, r1, r3, r4, r5, ip, lr, pc}
   1b0bc:			; <UNDEFINED> instruction: 0x46434631
   1b0c0:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1b0c4:	blmi	fea09d2c <__read_chk@plt+0xfea02800>
   1b0c8:	ldrbtmi	r4, [fp], #-1542	; 0xfffff9fa
   1b0cc:	tstlt	r3, fp, asr r8
   1b0d0:	stmdals	pc, {r3, r4, r7, r8, r9, sl, lr}	; <UNPREDICTABLE>
   1b0d4:			; <UNDEFINED> instruction: 0xf820f7fe
   1b0d8:			; <UNDEFINED> instruction: 0xf7eb980e
   1b0dc:	blls	21707c <__read_chk@plt+0x20fb50>
   1b0e0:			; <UNDEFINED> instruction: 0xe76d601d
   1b0e4:	svceq	0x0040f01a
   1b0e8:	blls	34f4f8 <__read_chk@plt+0x347fcc>
   1b0ec:	bicle	r2, r1, r0, lsl #22
   1b0f0:	stccs	8, cr6, [r0], {36}	; 0x24
   1b0f4:			; <UNDEFINED> instruction: 0x4606d1b9
   1b0f8:			; <UNDEFINED> instruction: 0xf7fe980f
   1b0fc:	blls	319138 <__read_chk@plt+0x311c0c>
   1b100:	addsmi	r9, sl, #12288	; 0x3000
   1b104:	smlabbhi	r8, r0, r0, pc	; <UNPREDICTABLE>
   1b108:	movwls	r2, #37633	; 0x9301
   1b10c:			; <UNDEFINED> instruction: 0xf04fe04e
   1b110:	strb	r0, [sp, r1, lsl #22]!
   1b114:	svceq	0x0080f01a
   1b118:	blls	38f8c8 <__read_chk@plt+0x38839c>
   1b11c:			; <UNDEFINED> instruction: 0xd1a92b00
   1b120:	strtmi	lr, [r9], -r6, ror #15
   1b124:	ldrbmi	r8, [sl], -r0, lsr #21
   1b128:	ldcl	7, cr15, [r2, #940]	; 0x3ac
   1b12c:	strmi	r1, [r5], -r1, asr #24
   1b130:	bls	1cf844 <__read_chk@plt+0x1c8318>
   1b134:	ldmpl	r3, {r2, r3, r7, r8, r9, fp, lr}^
   1b138:			; <UNDEFINED> instruction: 0xf7eb681c
   1b13c:	strmi	lr, [r6], -r0, asr #24
   1b140:	strteq	fp, [r4], -r0, lsr #2
   1b144:			; <UNDEFINED> instruction: 0xf004b286
   1b148:			; <UNDEFINED> instruction: 0x432644fe
   1b14c:			; <UNDEFINED> instruction: 0xf7eb4630
   1b150:			; <UNDEFINED> instruction: 0x4601ee3c
   1b154:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
   1b158:			; <UNDEFINED> instruction: 0xf858f01c
   1b15c:			; <UNDEFINED> instruction: 0xf7fd980f
   1b160:	stmdals	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1b164:	svc	0x00a0f7eb
   1b168:			; <UNDEFINED> instruction: 0xf894e72a
   1b16c:	blcs	67220 <__read_chk@plt+0x5fcf4>
   1b170:			; <UNDEFINED> instruction: 0xf104d19b
   1b174:			; <UNDEFINED> instruction: 0xf104031b
   1b178:			; <UNDEFINED> instruction: 0xf813012a
   1b17c:	bcs	26d88 <__read_chk@plt+0x1f85c>
   1b180:	addsmi	sp, r9, #-1073741788	; 0xc0000024
   1b184:			; <UNDEFINED> instruction: 0xe791d1f9
   1b188:	ldrmi	r9, [r4], #-2574	; 0xfffff5f2
   1b18c:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   1b190:			; <UNDEFINED> instruction: 0xf7eb9108
   1b194:	stmdbls	r8, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   1b198:	ldmdami	r5!, {r1, r9, sl, lr}^
   1b19c:			; <UNDEFINED> instruction: 0xf01c4478
   1b1a0:	bls	3191b4 <__read_chk@plt+0x311c88>
   1b1a4:	addsmi	r9, r3, #3072	; 0xc00
   1b1a8:			; <UNDEFINED> instruction: 0x463ed25d
   1b1ac:	stmdals	lr, {r0, r1, r8, r9, fp, ip, pc}
   1b1b0:	movwls	r3, #13057	; 0x3301
   1b1b4:			; <UNDEFINED> instruction: 0x4601e739
   1b1b8:	cdp	8, 1, cr4, cr8, cr14, {3}
   1b1bc:	ldrbtmi	r2, [r8], #-2576	; 0xfffff5f0
   1b1c0:			; <UNDEFINED> instruction: 0xf8bcf01c
   1b1c4:	strtmi	r9, [r0], #-2062	; 0xfffff7f2
   1b1c8:	ldr	r3, [ip, -ip]!
   1b1cc:	ldrtmi	r4, [r1], -sl, ror #16
   1b1d0:	bcs	456a38 <__read_chk@plt+0x44f50c>
   1b1d4:			; <UNDEFINED> instruction: 0xf01c4478
   1b1d8:			; <UNDEFINED> instruction: 0xe6dbf8b1
   1b1dc:	ldcl	7, cr15, [r4, #940]!	; 0x3ac
   1b1e0:			; <UNDEFINED> instruction: 0x46214632
   1b1e4:	stmdami	r5!, {r0, r1, r9, sl, lr}^
   1b1e8:			; <UNDEFINED> instruction: 0xf01b4478
   1b1ec:			; <UNDEFINED> instruction: 0xe703ffdd
   1b1f0:	blmi	1781a10 <__read_chk@plt+0x177a4e4>
   1b1f4:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b1f8:	stmda	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b1fc:	blcs	1c75210 <__read_chk@plt+0x1c6dce4>
   1b200:	ldrtcs	fp, [r1], -r8, lsl #30
   1b204:			; <UNDEFINED> instruction: 0xf7ebd004
   1b208:			; <UNDEFINED> instruction: 0x4606ebda
   1b20c:	addlt	fp, r6, #32, 2
   1b210:			; <UNDEFINED> instruction: 0xf0030623
   1b214:	tstmi	lr, #-134217725	; 0xf8000003
   1b218:			; <UNDEFINED> instruction: 0xf7eb4630
   1b21c:	mrc	13, 0, lr, cr8, cr6, {6}
   1b220:			; <UNDEFINED> instruction: 0x46021a90
   1b224:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
   1b228:			; <UNDEFINED> instruction: 0xfff0f01b
   1b22c:	vst1.64	{d30-d32}, [pc], r8
   1b230:	andcs	r6, r1, r2, lsl #3
   1b234:	b	8d91e8 <__read_chk@plt+0x8d1cbc>
   1b238:	andls	r4, lr, r3, lsl #12
   1b23c:	rsbsle	r2, r1, r0, lsl #16
   1b240:	bcs	456aa8 <__read_chk@plt+0x44f57c>
   1b244:	cdp	0, 1, cr3, cr8, cr12, {0}
   1b248:	movwls	r1, #14992	; 0x3a90
   1b24c:	stccs	8, cr15, [r8], {32}
   1b250:	andmi	pc, r1, #64, 4
   1b254:	stmda	r6, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b258:	tstcs	r0, r3, lsl #22
   1b25c:	andls	r2, fp, #268435456	; 0x10000000
   1b260:	strne	pc, [ip], #-2179	; 0xfffff77d
   1b264:			; <UNDEFINED> instruction: 0x463be6d0
   1b268:	stmdals	lr, {r0, r3, r8, r9, sl, fp, ip, pc}
   1b26c:			; <UNDEFINED> instruction: 0xf7eb9303
   1b270:	blls	116ee8 <__read_chk@plt+0x10f9bc>
   1b274:	suble	r2, r2, r0, lsl #30
   1b278:	svceq	0x0000f1bb
   1b27c:	bmi	108f6c8 <__read_chk@plt+0x108819c>
   1b280:	cdp	8, 1, cr4, cr8, cr1, {2}
   1b284:	ldrbtmi	r1, [sl], #-2704	; 0xfffff570
   1b288:	movwls	r4, #13432	; 0x3478
   1b28c:			; <UNDEFINED> instruction: 0xffbef01b
   1b290:	movtlt	r9, #15107	; 0x3b03
   1b294:	eorsle	r1, r0, sl, ror #24
   1b298:	ldrmi	r4, [lr], -r8, lsr #12
   1b29c:	svc	0x00e8f7eb
   1b2a0:	ldrmi	lr, [r8], -lr, lsl #13
   1b2a4:			; <UNDEFINED> instruction: 0xf7eb9303
   1b2a8:	mrc	13, 0, lr, cr8, cr0, {4}
   1b2ac:			; <UNDEFINED> instruction: 0x46021a90
   1b2b0:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   1b2b4:			; <UNDEFINED> instruction: 0xffaaf01b
   1b2b8:	strb	r9, [sl, r3, lsl #22]!
   1b2bc:			; <UNDEFINED> instruction: 0xf7eb4618
   1b2c0:	bmi	d16e98 <__read_chk@plt+0xd0f96c>
   1b2c4:	ldrbtmi	r4, [sl], #-2099	; 0xfffff7cd
   1b2c8:	bne	fe456b30 <__read_chk@plt+0xfe44f604>
   1b2cc:			; <UNDEFINED> instruction: 0xf01b4478
   1b2d0:	blmi	99b14c <__read_chk@plt+0x993c20>
   1b2d4:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
   1b2d8:			; <UNDEFINED> instruction: 0x0636681e
   1b2dc:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   1b2e0:	ldrteq	pc, [r1], -r6, asr #32	; <UNPREDICTABLE>
   1b2e4:	blmi	854c9c <__read_chk@plt+0x84d770>
   1b2e8:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
   1b2ec:			; <UNDEFINED> instruction: 0x061b681b
   1b2f0:	mvnsmi	pc, #3
   1b2f4:	teqeq	r1, #67	; 0x43	; <UNPREDICTABLE>
   1b2f8:	ldrmi	lr, [lr], -ip, asr #15
   1b2fc:	bmi	9d4c84 <__read_chk@plt+0x9cd758>
   1b300:	cdp	8, 1, cr4, cr8, cr6, {1}
   1b304:	ldrbtmi	r1, [sl], #-2704	; 0xfffff570
   1b308:	movwls	r4, #13432	; 0x3478
   1b30c:			; <UNDEFINED> instruction: 0xff7ef01b
   1b310:	ldr	r9, [pc, r3, lsl #22]!
   1b314:	bl	17d92c8 <__read_chk@plt+0x17d1d9c>
   1b318:	strls	r9, [r3], -lr, lsl #16
   1b31c:	cdp	7, 12, cr15, cr4, cr11, {7}
   1b320:	str	r9, [r9, r3, lsl #22]!
   1b324:	blmi	441b44 <__read_chk@plt+0x43a618>
   1b328:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b32c:	bl	11d92e0 <__read_chk@plt+0x11d1db4>
   1b330:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1b334:	mcrge	4, 2, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   1b338:	addlt	r0, r6, #36700160	; 0x2300000
   1b33c:	mvnsmi	pc, #3
   1b340:			; <UNDEFINED> instruction: 0xe63d431e
   1b344:	strdeq	fp, [r4], -ip
   1b348:	andeq	r0, r0, r0, asr r7
   1b34c:	andeq	fp, r4, sl, asr #17
   1b350:	andeq	sp, r4, sl, ror #3
   1b354:	andeq	sp, r4, r2, asr #3
   1b358:	andeq	fp, r4, ip, ror r8
   1b35c:	andeq	sl, r2, r0, lsl #17
   1b360:	andeq	sp, r4, r8, asr r1
   1b364:	andeq	sp, r4, sl, lsr #1
   1b368:	andeq	r0, r0, r4, asr r7
   1b36c:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   1b370:	muleq	r3, r0, r2
   1b374:	andeq	r2, r3, sl, lsr r2
   1b378:	andeq	r2, r3, ip, lsr #3
   1b37c:	andeq	r2, r3, r8, ror #3
   1b380:	andeq	r2, r3, lr, lsl #3
   1b384:	andeq	r2, r3, lr, ror #3
   1b388:	andeq	r2, r3, ip, lsr #2
   1b38c:	andeq	r2, r3, r2, lsl #2
   1b390:	muleq	r3, lr, r1
   1b394:	andeq	r2, r3, r8, ror #1
   1b398:	andeq	r2, r3, lr, asr r1
   1b39c:	andeq	r2, r3, ip, lsr #1
   1b3a0:	svcmi	0x00f0e92d
   1b3a4:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   1b3a8:	strmi	r8, [lr], -r2, lsl #22
   1b3ac:	addlt	r4, r3, r4, lsl r6
   1b3b0:			; <UNDEFINED> instruction: 0xf8dd9300
   1b3b4:	blcs	433bc <__read_chk@plt+0x3be90>
   1b3b8:	stccs	0, cr13, [r0], {99}	; 0x63
   1b3bc:	blmi	e0f55c <__read_chk@plt+0xe08030>
   1b3c0:			; <UNDEFINED> instruction: 0xf8df2700
   1b3c4:	ldrbtmi	r9, [fp], #-220	; 0xffffff24
   1b3c8:	mcr	4, 0, r4, cr8, cr9, {7}
   1b3cc:	blmi	d69c14 <__read_chk@plt+0xd626e8>
   1b3d0:	movwls	r4, #5243	; 0x147b
   1b3d4:			; <UNDEFINED> instruction: 0xf8969b00
   1b3d8:	tstlt	fp, #0
   1b3dc:	strbmi	r4, [r8], -r1, asr #12
   1b3e0:	stmda	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b3e4:	smlawtlt	r0, r3, r6, r4
   1b3e8:	ldrbmi	r4, [r0], -r1, asr #12
   1b3ec:	stmda	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b3f0:	teqlt	sp, r8	; <illegal shifter operand>
   1b3f4:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
   1b3f8:			; <UNDEFINED> instruction: 0x465b2a10
   1b3fc:			; <UNDEFINED> instruction: 0xf7eb2104
   1b400:	strcc	lr, [r3, #-2514]	; 0xfffff62e
   1b404:	stccc	7, cr3, [r1], {3}
   1b408:	streq	pc, [r1], -r6, lsl #2
   1b40c:	ldrtmi	sp, [r8], -r2, ror #3
   1b410:	ldc	0, cr11, [sp], #12
   1b414:	pop	{r1, r8, r9, fp, pc}
   1b418:	strdlt	r8, [sp, -r0]
   1b41c:	blhi	99438 <__read_chk@plt+0x91f0c>
   1b420:	ldrb	r3, [r0, r1, lsl #14]!
   1b424:	svceq	0x0020f1b8
   1b428:			; <UNDEFINED> instruction: 0xf1b8d01c
   1b42c:	andsle	r0, pc, sl, lsl #30
   1b430:	svclt	0x00942c01
   1b434:	movwcs	r2, #4864	; 0x1300
   1b438:	svceq	0x000df1b8
   1b43c:	movwcs	fp, #3864	; 0xf18
   1b440:	sbcle	r2, fp, r0, lsl #22
   1b444:	blcs	2b9618 <__read_chk@plt+0x2b20ec>
   1b448:			; <UNDEFINED> instruction: 0xf04fbf18
   1b44c:	bicsle	r0, r0, sp, lsl #22
   1b450:	blls	878ec <__read_chk@plt+0x803c0>
   1b454:	ldmhi	fp, {r3, r4, fp, sp, lr}
   1b458:	adchi	r6, fp, r8, lsr #32
   1b45c:	strcc	r3, [r1], -r6, lsl #14
   1b460:	ldrb	r3, [r0, r1, lsl #24]
   1b464:	sbcsle	r2, fp, r0, lsl #26
   1b468:			; <UNDEFINED> instruction: 0xf805232b
   1b46c:	ldrb	r3, [r7, r1, lsl #22]
   1b470:	blmi	38792c <__read_chk@plt+0x380400>
   1b474:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b478:	mlavs	r8, fp, r8, r8
   1b47c:	strcc	r8, [r6, -fp, lsr #1]
   1b480:			; <UNDEFINED> instruction: 0xf8dfe7c1
   1b484:	ldrbtmi	sl, [sl], #40	; 0x28
   1b488:	orrsle	r2, r8, r0, lsl #24
   1b48c:	ldrtmi	r4, [r8], -r7, lsr #12
   1b490:	ldc	0, cr11, [sp], #12
   1b494:	pop	{r1, r8, r9, fp, pc}
   1b498:	svclt	0x00008ff0
   1b49c:	andeq	r2, r3, lr, lsr #2
   1b4a0:	andeq	r2, r3, ip, asr #1
   1b4a4:	strheq	r2, [r3], -ip
   1b4a8:	andeq	r2, r3, r8, lsl r0
   1b4ac:	ldrdeq	ip, [r2], -lr
   1b4b0:	strlt	r6, [r8, #-2058]	; 0xfffff7f6
   1b4b4:	cmncc	r8, #1610612740	; 0x60000004	; <UNPREDICTABLE>
   1b4b8:	cmpeq	r4, #207618048	; 0xc600000	; <UNPREDICTABLE>
   1b4bc:			; <UNDEFINED> instruction: 0xd119429a
   1b4c0:	bne	6b58f4 <__read_chk@plt+0x6ae3c8>
   1b4c4:	blx	feca60cc <__read_chk@plt+0xfec9eba0>
   1b4c8:	b	1417ed8 <__read_chk@plt+0x14109ac>
   1b4cc:	svclt	0x00081252
   1b4d0:	ldmdblt	r2, {r9, sp}^
   1b4d4:	bne	635a08 <__read_chk@plt+0x62e4dc>
   1b4d8:	blx	fec260e0 <__read_chk@plt+0xfec1ebb4>
   1b4dc:	b	14176e4 <__read_chk@plt+0x14101b8>
   1b4e0:	svclt	0x00081050
   1b4e4:	ldmdblt	r8, {sp}
   1b4e8:	movwcs	fp, #3336	; 0xd08
   1b4ec:	stflts	f6, [r8, #-44]	; 0xffffffd4
   1b4f0:	stflts	f6, [r8, #-296]	; 0xfffffed8
   1b4f4:	vqdmulh.s<illegal width 8>	d20, d0, d4
   1b4f8:	stmdbmi	r4, {r0, r4, r5, r6, r7, r9, ip}
   1b4fc:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
   1b500:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1b504:			; <UNDEFINED> instruction: 0xf810f01c
   1b508:	andeq	r2, r3, sl, ror r8
   1b50c:	strdeq	r1, [r3], -ip
   1b510:	andeq	r2, r3, r2, lsl r0
   1b514:	ldrblt	fp, [r0, #825]!	; 0x339
   1b518:	blmi	4ecd9c <__read_chk@plt+0x4e5870>
   1b51c:	stmdavs	sp, {r0, r1, r7, ip, sp, pc}^
   1b520:	ldrbtmi	r4, [fp], #-1558	; 0xfffff9ea
   1b524:	stccc	6, cr4, [r1, #-48]	; 0xffffffd0
   1b528:	ldmdavs	fp, {r0, r2, r3, r6, sp, lr}
   1b52c:			; <UNDEFINED> instruction: 0xdc0e2b01
   1b530:	tstlt	lr, sp, asr r9
   1b534:			; <UNDEFINED> instruction: 0x47b04638
   1b538:			; <UNDEFINED> instruction: 0xf7eb6820
   1b53c:			; <UNDEFINED> instruction: 0x4620ee9a
   1b540:	pop	{r0, r1, ip, sp, pc}
   1b544:			; <UNDEFINED> instruction: 0xf7eb40f0
   1b548:	andlt	fp, r3, sp, lsr #27
   1b54c:			; <UNDEFINED> instruction: 0x4601bdf0
   1b550:	strls	r4, [r0, #-2054]	; 0xfffff7fa
   1b554:	stmdavs	r3!, {r1, r5, r9, sl, lr}
   1b558:			; <UNDEFINED> instruction: 0xf01b4478
   1b55c:	stmdavs	r5!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1b560:	mvnsle	r2, r0, lsl #26
   1b564:	ldrbmi	lr, [r0, -r5, ror #15]!
   1b568:	andeq	ip, r4, r2, asr ip
   1b56c:	ldrdeq	r1, [r3], -ip
   1b570:			; <UNDEFINED> instruction: 0x4604b510
   1b574:	asrlt	r6, r0, #17
   1b578:	ldmda	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b57c:	ldrmi	r2, [sl], -r0, lsl #6
   1b580:	vmax.s8	d20, d0, d1
   1b584:			; <UNDEFINED> instruction: 0xf7ff209a
   1b588:	stmiavs	r0!, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   1b58c:	cdp	7, 10, cr15, cr4, cr10, {7}
   1b590:	smlatblt	r8, r0, r8, r6
   1b594:	stcl	7, cr15, [lr], #-940	; 0xfffffc54
   1b598:			; <UNDEFINED> instruction: 0xf7eb69e0
   1b59c:	movwcs	lr, #3462	; 0xd86
   1b5a0:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   1b5a4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b5a8:	stmdbmi	r7, {r0, r1, r2, r3, r9, sl, lr}^
   1b5ac:	bmi	11ece0c <__read_chk@plt+0x11e58e0>
   1b5b0:	ldrbtmi	fp, [r9], #-134	; 0xffffff7a
   1b5b4:	strmi	r7, [r5], -r3, lsl #28
   1b5b8:	ldrbeq	r5, [r9, sl, lsl #17]
   1b5bc:	andls	r6, r5, #1179648	; 0x120000
   1b5c0:	andeq	pc, r0, #79	; 0x4f
   1b5c4:	ldmib	r0, {r2, r3, r8, sl, ip, lr, pc}^
   1b5c8:	b	14a41e0 <__read_chk@plt+0x149ccb4>
   1b5cc:	svclt	0x00080103
   1b5d0:	eorsle	r2, r6, r0, lsl #8
   1b5d4:	addmi	r2, fp, #0, 2
   1b5d8:	adcsmi	fp, r2, #8, 30
   1b5dc:	sasxmi	fp, r6, r8
   1b5e0:	blcs	35894 <__read_chk@plt+0x2e368>
   1b5e4:	stmdavs	fp!, {r0, r3, r4, r5, ip, lr, pc}^
   1b5e8:	eorsle	r2, r6, r0, lsl #22
   1b5ec:	movlt	r6, #216, 16	; 0xd80000
   1b5f0:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1b5f4:	beq	57738 <__read_chk@plt+0x5020c>
   1b5f8:	ldmdbcc	r0, {r2, r3, r6, r9, ip, sp, lr, pc}^
   1b5fc:			; <UNDEFINED> instruction: 0xf114e004
   1b600:	tstle	r8, r5, lsr #30
   1b604:	ldmvs	r8, {r0, r1, r3, r5, r6, fp, sp, lr}^
   1b608:			; <UNDEFINED> instruction: 0x46394632
   1b60c:	cdp	7, 15, cr15, cr6, cr10, {7}
   1b610:	ble	ce2e28 <__read_chk@plt+0xcdb8fc>
   1b614:	svceq	0x0034f114
   1b618:			; <UNDEFINED> instruction: 0xf114d0f4
   1b61c:	mvnle	r0, ip, lsl pc
   1b620:			; <UNDEFINED> instruction: 0xf8cd2300
   1b624:	ldrmi	r8, [sl], -r0
   1b628:			; <UNDEFINED> instruction: 0x46184619
   1b62c:	stmdbge	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1b630:	b	ff1d95e4 <__read_chk@plt+0xff1d20b8>
   1b634:	strbtcc	lr, [lr], #-2022	; 0xfffff81a
   1b638:	stmdavs	r8!, {r0, r1, r2, r4, r5, r8, ip, lr, pc}^
   1b63c:			; <UNDEFINED> instruction: 0xf7ff2400
   1b640:	bmi	91b4a4 <__read_chk@plt+0x913f78>
   1b644:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   1b648:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b64c:	subsmi	r9, sl, r5, lsl #22
   1b650:			; <UNDEFINED> instruction: 0x4620d138
   1b654:	pop	{r1, r2, ip, sp, pc}
   1b658:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1b65c:	ldrdhi	pc, [r0], -r3
   1b660:			; <UNDEFINED> instruction: 0xf7ebe004
   1b664:	stmdavs	r3, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1b668:	mvnle	r2, r4, lsl #22
   1b66c:			; <UNDEFINED> instruction: 0x46394632
   1b670:			; <UNDEFINED> instruction: 0xf7eb4640
   1b674:	mcrrne	11, 4, lr, r2, cr2
   1b678:	rscsle	r4, r2, r4, lsl #12
   1b67c:	ldrbeq	r7, [fp, fp, lsr #28]
   1b680:	cfstr32cs	mvfx13, [r0], {223}	; 0xdf
   1b684:	ldmib	r5, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}^
   1b688:	strbne	r0, [r7, r4, lsl #2]!
   1b68c:	svclt	0x0008428f
   1b690:	andle	r4, r5, #132, 4	; 0x40000008
   1b694:			; <UNDEFINED> instruction: 0x612a1b02
   1b698:	movweq	lr, #31585	; 0x7b61
   1b69c:	ldrb	r6, [r0, fp, ror #2]
   1b6a0:	movwcs	r2, #512	; 0x200
   1b6a4:	movwcs	lr, #18885	; 0x49c5
   1b6a8:			; <UNDEFINED> instruction: 0xf7ebe7cb
   1b6ac:			; <UNDEFINED> instruction: 0xf04fe906
   1b6b0:			; <UNDEFINED> instruction: 0x460134ff
   1b6b4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   1b6b8:	ldc2l	0, cr15, [r6, #-108]!	; 0xffffff94
   1b6bc:			; <UNDEFINED> instruction: 0xf7eb2005
   1b6c0:			; <UNDEFINED> instruction: 0xe7bee9f4
   1b6c4:	stmib	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b6c8:	andeq	fp, r4, lr, lsl #5
   1b6cc:	andeq	r0, r0, r0, asr r7
   1b6d0:	strdeq	fp, [r4], -sl
   1b6d4:			; <UNDEFINED> instruction: 0x00031eb6
   1b6d8:	stmdavs	sl, {r0, r3, r6, r8, r9, ip, sp, pc}
   1b6dc:	msrcc	SPSR_sc, #1879048196	; 0x70000004
   1b6e0:	cmpeq	r4, #207618048	; 0xc600000	; <UNPREDICTABLE>
   1b6e4:	ldrlt	r4, [r0, #-666]	; 0xfffffd66
   1b6e8:			; <UNDEFINED> instruction: 0xd121460c
   1b6ec:	stmdavs	fp, {r1, r2, r4, r9, fp, lr}^
   1b6f0:	blcc	6c8e0 <__read_chk@plt+0x653b4>
   1b6f4:	ldmdavs	r2, {r0, r1, r3, r6, sp, lr}
   1b6f8:			; <UNDEFINED> instruction: 0xdc0e2a01
   1b6fc:	ldfltd	f3, [r0, #-12]
   1b700:			; <UNDEFINED> instruction: 0xf7ff4620
   1b704:			; <UNDEFINED> instruction: 0xf64bff35
   1b708:	strtmi	r6, [r0], -pc, ror #7
   1b70c:			; <UNDEFINED> instruction: 0x63adf6cd
   1b710:	pop	{r0, r1, r5, sp, lr}
   1b714:			; <UNDEFINED> instruction: 0xf7eb4010
   1b718:	strmi	fp, [r1], -r5, asr #25
   1b71c:	strtmi	r4, [r2], -fp, lsl #16
   1b720:			; <UNDEFINED> instruction: 0xf01b4478
   1b724:	stmdavs	r3!, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}^
   1b728:	mvnle	r2, r0, lsl #22
   1b72c:	ldrbmi	lr, [r0, -r8, ror #15]!
   1b730:	vqdmulh.s<illegal width 8>	d20, d0, d7
   1b734:	stmdbmi	r7, {r1, r2, r3, r5, r7, r9, sp}
   1b738:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   1b73c:	tstcc	r8, #2030043136	; 0x79000000
   1b740:			; <UNDEFINED> instruction: 0xf01b4478
   1b744:	svclt	0x0000fef1
   1b748:	andeq	ip, r4, r4, lsl #21
   1b74c:	muleq	r3, r0, lr
   1b750:	andeq	r2, r3, lr, lsr r6
   1b754:	andeq	r1, r3, r0, asr #27
   1b758:	andeq	r1, r3, ip, asr #28
   1b75c:	stmvs	r3, {r3, r5, r8, r9, ip, sp, pc}
   1b760:			; <UNDEFINED> instruction: 0x4604b510
   1b764:	ldmiblt	r3, {r0, fp, sp, lr}
   1b768:	movwcs	fp, #297	; 0x129
   1b76c:	eorpl	pc, fp, r0, asr #12
   1b770:			; <UNDEFINED> instruction: 0xf7ff461a
   1b774:	stmdavs	r2!, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1b778:	ldrmi	fp, [r1], -r2, lsr #2
   1b77c:	eorpl	pc, lr, r0, asr #12
   1b780:			; <UNDEFINED> instruction: 0xffaaf7ff
   1b784:			; <UNDEFINED> instruction: 0xf7eb4620
   1b788:	mulcs	r0, r0, ip
   1b78c:	stmdavs	r2, {r4, r8, sl, fp, ip, sp, pc}^
   1b790:	ldmvs	r3, {r1, r3, r5, r6, r8, ip, sp, pc}^
   1b794:	bmi	207c68 <__read_chk@plt+0x20073c>
   1b798:	eorpl	pc, r7, r0, asr #12
   1b79c:			; <UNDEFINED> instruction: 0xf7ff447a
   1b7a0:			; <UNDEFINED> instruction: 0xe7e8feb9
   1b7a4:	mvnle	r2, r0, lsl #18
   1b7a8:	andcs	lr, r0, r7, ror #15
   1b7ac:	stmdbcs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1b7b0:	ubfx	sp, fp, #3, #8
   1b7b4:			; <UNDEFINED> instruction: 0xfffff519
   1b7b8:	svcmi	0x00f0e92d
   1b7bc:	stmvs	r3, {r1, r2, r9, sl, lr}
   1b7c0:	stmdami	r8, {r2, r3, r9, sl, lr}^
   1b7c4:	stmdbmi	r8, {r0, r1, r2, r7, ip, sp, pc}^
   1b7c8:	ldrbtmi	r4, [r8], #-1557	; 0xfffff9eb
   1b7cc:	stmdavs	r9, {r0, r6, fp, ip, lr}
   1b7d0:			; <UNDEFINED> instruction: 0xf04f9105
   1b7d4:	movtlt	r0, #12544	; 0x3100
   1b7d8:	teqlt	r3, #7536640	; 0x730000
   1b7dc:			; <UNDEFINED> instruction: 0xb32068d8
   1b7e0:	vldmdble	sl!, {s5-s4}
   1b7e4:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1b7e8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b7ec:	ldrbcc	pc, [r0, -ip, asr #4]	; <UNPREDICTABLE>
   1b7f0:	bne	ffb9380c <__read_chk@plt+0xffb8c2e0>
   1b7f4:	cfstrscs	mvf4, [r0, #-112]	; 0xffffff90
   1b7f8:	ldmdavs	r3!, {r5, r6, r8, sl, fp, ip, lr, pc}^
   1b7fc:			; <UNDEFINED> instruction: 0x462a68d8
   1b800:			; <UNDEFINED> instruction: 0xf7eb4621
   1b804:	mcrne	8, 0, lr, cr3, cr0, {6}
   1b808:			; <UNDEFINED> instruction: 0xf113dcf3
   1b80c:	rscsle	r0, r4, r4, lsr pc
   1b810:	cmple	r5, ip, lsl r3
   1b814:			; <UNDEFINED> instruction: 0xf8cd2300
   1b818:	ldrmi	r9, [sl], -r0
   1b81c:			; <UNDEFINED> instruction: 0x46184619
   1b820:	strhi	lr, [r3, -sp, asr #19]
   1b824:	stmib	ip, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b828:	ldmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1b82c:			; <UNDEFINED> instruction: 0xf8d32a00
   1b830:	ldcle	0, cr8, [r2, #-0]
   1b834:	bleq	357c70 <__read_chk@plt+0x350744>
   1b838:			; <UNDEFINED> instruction: 0xf04f4617
   1b83c:	vpmax.s8	d16, d12, d0
   1b840:			; <UNDEFINED> instruction: 0x463a3950
   1b844:	strbmi	r4, [r0], -r1, lsr #12
   1b848:	stmib	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b84c:	strmi	r1, [r6], -r3, asr #24
   1b850:	bne	100f894 <__read_chk@plt+0x1008368>
   1b854:	svccs	0x00004404
   1b858:	bmi	952c2c <__read_chk@plt+0x94b700>
   1b85c:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   1b860:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1b864:	subsmi	r9, sl, r5, lsl #22
   1b868:			; <UNDEFINED> instruction: 0x4628d139
   1b86c:	pop	{r0, r1, r2, ip, sp, pc}
   1b870:			; <UNDEFINED> instruction: 0xf7eb8ff0
   1b874:	stmdavs	r0, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
   1b878:	rscle	r2, r2, r4, lsl #16
   1b87c:	andsle	r2, r2, fp, lsl #16
   1b880:	ldc	7, cr15, [r8, #-936]!	; 0xfffffc58
   1b884:	ldmdami	sl, {r0, r9, sl, lr}
   1b888:			; <UNDEFINED> instruction: 0xf01b4478
   1b88c:			; <UNDEFINED> instruction: 0xf7ebfc8d
   1b890:	stmdacs	r0, {r1, r2, r4, r7, fp, sp, lr, pc}
   1b894:	addlt	sp, r0, #225	; 0xe1
   1b898:	sbcsle	r2, lr, r0, lsl #16
   1b89c:	ldrtmi	r2, [r5], -r5
   1b8a0:	stmdb	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b8a4:	movwcs	lr, #2009	; 0x7d9
   1b8a8:	andlt	pc, r0, sp, asr #17
   1b8ac:			; <UNDEFINED> instruction: 0x4619461a
   1b8b0:	stmib	sp, {r3, r4, r9, sl, lr}^
   1b8b4:			; <UNDEFINED> instruction: 0xf7eba903
   1b8b8:	strb	lr, [r2, r4, lsl #19]
   1b8bc:	bfi	r4, sp, #12, #1
   1b8c0:	svc	0x00faf7ea
   1b8c4:	ldrbcc	pc, [pc, #79]!	; 1b91b <__read_chk@plt+0x143ef>	; <UNPREDICTABLE>
   1b8c8:	stmdami	sl, {r0, r9, sl, lr}
   1b8cc:			; <UNDEFINED> instruction: 0xf01b4478
   1b8d0:	andcs	pc, r5, fp, ror #24
   1b8d4:	stmia	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b8d8:	strcs	lr, [r0, #-1983]	; 0xfffff841
   1b8dc:			; <UNDEFINED> instruction: 0xf7ebe7bd
   1b8e0:	svclt	0x0000e87a
   1b8e4:	andeq	fp, r4, r6, ror r0
   1b8e8:	andeq	r0, r0, r0, asr r7
   1b8ec:	andeq	sl, r4, r2, ror #31
   1b8f0:	andeq	r1, r3, ip, asr sp
   1b8f4:	andeq	r1, r3, r4, lsl sp
   1b8f8:			; <UNDEFINED> instruction: 0x4606b570
   1b8fc:	strmi	r2, [sp], -r8
   1b900:	ldm	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b904:	orrlt	r4, r8, r4, lsl #12
   1b908:	andcs	r4, r1, #13312	; 0x3400
   1b90c:	andpl	lr, r0, #192, 18	; 0x300000
   1b910:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1b914:	strtmi	fp, [r0], -fp, lsl #18
   1b918:			; <UNDEFINED> instruction: 0x4602bd70
   1b91c:	strtmi	r4, [fp], -r9, lsl #16
   1b920:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   1b924:	stc2	0, cr15, [sl, #-108]	; 0xffffff94
   1b928:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1b92c:	stcl	7, cr15, [lr], #-940	; 0xfffffc54
   1b930:	strtmi	r6, [r8], -r6, lsl #16
   1b934:	ldc	7, cr15, [ip], {235}	; 0xeb
   1b938:			; <UNDEFINED> instruction: 0xf7eb4630
   1b93c:			; <UNDEFINED> instruction: 0xe7eae8b6
   1b940:	andeq	ip, r4, r4, ror #16
   1b944:	ldrdeq	r1, [r3], -lr
   1b948:	ldrbmi	lr, [r0, sp, lsr #18]!
   1b94c:	ldrmi	fp, [r7], -r2, lsl #1
   1b950:	andls	r4, r1, r8, lsl #13
   1b954:	b	ff759908 <__read_chk@plt+0xff7523dc>
   1b958:			; <UNDEFINED> instruction: 0xf64a1cbb
   1b95c:			; <UNDEFINED> instruction: 0xf6ca22ab
   1b960:	blx	fe8a4412 <__read_chk@plt+0xfe89cee6>
   1b964:	subseq	r2, fp, r3, lsl #6
   1b968:	movweq	pc, #12355	; 0x3043	; <UNPREDICTABLE>
   1b96c:			; <UNDEFINED> instruction: 0xf7eb4418
   1b970:	strmi	lr, [r1], r8, ror #16
   1b974:	suble	r2, r9, r0, lsl #16
   1b978:			; <UNDEFINED> instruction: 0xf7ea9901
   1b97c:	svccs	0x0002ecce
   1b980:	ldmdble	r7!, {r2, r7, r9, sl, lr}
   1b984:			; <UNDEFINED> instruction: 0xf1084942
   1b988:	stcne	6, cr0, [r5, #-12]
   1b98c:	ldrbtmi	r2, [r9], #-0
   1b990:	stcge	8, cr15, [r2], {22}
   1b994:			; <UNDEFINED> instruction: 0xf8163f03
   1b998:	svccs	0x00022c03
   1b99c:	stcmi	8, cr15, [r1], {22}
   1b9a0:	b	13ed468 <__read_chk@plt+0x13e5f3c>
   1b9a4:	strtmi	r0, [ip], sl, lsl #7
   1b9a8:	vmlsne.f32	s28, s4, s30
   1b9ac:	teqeq	ip, #3	; <UNPREDICTABLE>
   1b9b0:	cdpeq	0, 3, cr15, cr0, cr14, {0}
   1b9b4:	orrsne	lr, r4, #274432	; 0x43000
   1b9b8:	vnmlane.f32	s28, s20, s28
   1b9bc:	ldrteq	pc, [pc], #-4	; 1b9c4 <__read_chk@plt+0x14498>	; <UNPREDICTABLE>
   1b9c0:	addseq	lr, r2, #1024	; 0x400
   1b9c4:	strmi	r4, [lr], #1035	; 0x40b
   1b9c8:			; <UNDEFINED> instruction: 0xf892440c
   1b9cc:			; <UNDEFINED> instruction: 0xf106a028
   1b9d0:			; <UNDEFINED> instruction: 0xf8930603
   1b9d4:			; <UNDEFINED> instruction: 0xf89e2028
   1b9d8:			; <UNDEFINED> instruction: 0xf894e028
   1b9dc:			; <UNDEFINED> instruction: 0xf8053028
   1b9e0:			; <UNDEFINED> instruction: 0xf805ac04
   1b9e4:			; <UNDEFINED> instruction: 0xf805ec03
   1b9e8:			; <UNDEFINED> instruction: 0xf8052c02
   1b9ec:			; <UNDEFINED> instruction: 0xf8053c01
   1b9f0:	stmiale	sp, {r2, r8, r9, fp}^
   1b9f4:	eorle	r2, r7, r2, lsl #30
   1b9f8:	andle	r2, fp, r1, lsl #30
   1b9fc:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
   1ba00:	ldmvc	fp, {r1, r3, r4, fp, pc}
   1ba04:	andcs	pc, r0, ip, lsr #17
   1ba08:	andcc	pc, r2, ip, lsl #17
   1ba0c:	andlt	r4, r2, r8, asr #12
   1ba10:			; <UNDEFINED> instruction: 0x87f0e8bd
   1ba14:	mulcs	r0, r8, r8
   1ba18:	blmi	7e3b14 <__read_chk@plt+0x7dc5e8>
   1ba1c:	stfeqd	f7, [r4], {12}
   1ba20:	stceq	8, cr15, [r2], {12}
   1ba24:	ldrbtmi	r0, [fp], #-273	; 0xfffffeef
   1ba28:	teqeq	r0, r1	; <UNPREDICTABLE>
   1ba2c:	addseq	lr, r2, #3072	; 0xc00
   1ba30:			; <UNDEFINED> instruction: 0xf80c440b
   1ba34:			; <UNDEFINED> instruction: 0xf8920c01
   1ba38:			; <UNDEFINED> instruction: 0xf8932028
   1ba3c:			; <UNDEFINED> instruction: 0xf80c3028
   1ba40:			; <UNDEFINED> instruction: 0xf80c2c04
   1ba44:	ldrb	r3, [r9, r3, lsl #24]
   1ba48:	muleq	r0, r8, r8
   1ba4c:			; <UNDEFINED> instruction: 0xf898213d
   1ba50:			; <UNDEFINED> instruction: 0xf10c4001
   1ba54:	blmi	45ea6c <__read_chk@plt+0x457540>
   1ba58:			; <UNDEFINED> instruction: 0xf80c0102
   1ba5c:			; <UNDEFINED> instruction: 0xf0021c01
   1ba60:	adceq	r0, r1, r0, lsr r2
   1ba64:	b	10acc58 <__read_chk@plt+0x10a572c>
   1ba68:			; <UNDEFINED> instruction: 0xf0011214
   1ba6c:	ldrmi	r0, [sl], #-316	; 0xfffffec4
   1ba70:	bl	ecadc <__read_chk@plt+0xe55b0>
   1ba74:			; <UNDEFINED> instruction: 0xf8920390
   1ba78:			; <UNDEFINED> instruction: 0xf8930028
   1ba7c:			; <UNDEFINED> instruction: 0xf8913028
   1ba80:			; <UNDEFINED> instruction: 0xf80c2028
   1ba84:			; <UNDEFINED> instruction: 0xf80c0c03
   1ba88:			; <UNDEFINED> instruction: 0xf80c3c04
   1ba8c:	ldr	r2, [r5, r2, lsl #24]!
   1ba90:	andeq	r2, r3, sl, ror #7
   1ba94:	ldrdeq	r2, [r3], -r6
   1ba98:	andeq	r2, r3, r2, asr r3
   1ba9c:	andeq	r2, r3, r4, lsl r3
   1baa0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1baa4:			; <UNDEFINED> instruction: 0x47706019
   1baa8:	ldrdeq	ip, [r4], -r2
   1baac:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1bab0:			; <UNDEFINED> instruction: 0x47706098
   1bab4:	andeq	ip, r4, r6, asr #13
   1bab8:			; <UNDEFINED> instruction: 0x4604b538
   1babc:	tstcs	r0, r8, ror #6
   1bac0:	svc	0x00d6f7ea
   1bac4:	ldmdami	r8, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   1bac8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1bacc:			; <UNDEFINED> instruction: 0xf018300c
   1bad0:	bvc	11a30c <__read_chk@plt+0x112de0>
   1bad4:	cmnlt	fp, r4, lsl #12
   1bad8:	streq	pc, [r8, #-256]	; 0xffffff00
   1badc:			; <UNDEFINED> instruction: 0xf7eb4628
   1bae0:	ldmdbmi	r2, {r3, r4, r9, fp, sp, lr, pc}
   1bae4:	stmdacc	r4, {r0, r3, r4, r5, r6, sl, lr}
   1bae8:			; <UNDEFINED> instruction: 0xf7eb4428
   1baec:	stmdblt	r8, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
   1baf0:	rsbvs	r2, r3, r1, lsl #6
   1baf4:	stmdbmi	lr, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1baf8:	andcs	r2, r0, r5, lsl #4
   1bafc:			; <UNDEFINED> instruction: 0xf7ea4479
   1bb00:			; <UNDEFINED> instruction: 0x4605effc
   1bb04:	svc	0x005af7ea
   1bb08:			; <UNDEFINED> instruction: 0xf7ebb280
   1bb0c:			; <UNDEFINED> instruction: 0x4621e95e
   1bb10:	strtmi	r4, [r8], -r2, lsl #12
   1bb14:	blx	1257b8a <__read_chk@plt+0x125065e>
   1bb18:	stcmi	7, cr14, [r6, #-852]	; 0xfffffcac
   1bb1c:	stmiavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1bb20:			; <UNDEFINED> instruction: 0xf9c2f018
   1bb24:	ldclt	0, cr6, [r8, #-944]!	; 0xfffffc50
   1bb28:	andeq	ip, r4, sl, lsr #13
   1bb2c:	andeq	pc, r2, r8, lsl #24
   1bb30:	andeq	r1, r3, r8, lsr fp
   1bb34:	andeq	ip, r4, r8, asr r6
   1bb38:			; <UNDEFINED> instruction: 0x4604b538
   1bb3c:	tstcs	r0, r8, ror #6
   1bb40:	svc	0x0096f7ea
   1bb44:	ldmdami	r8, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   1bb48:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1bb4c:			; <UNDEFINED> instruction: 0xf0183010
   1bb50:	bvc	11a28c <__read_chk@plt+0x112d60>
   1bb54:	cmnlt	fp, r4, lsl #12
   1bb58:	streq	pc, [r8, #-256]	; 0xffffff00
   1bb5c:			; <UNDEFINED> instruction: 0xf7eb4628
   1bb60:	ldmdbmi	r2, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1bb64:	stmdacc	r4, {r0, r3, r4, r5, r6, sl, lr}
   1bb68:			; <UNDEFINED> instruction: 0xf7eb4428
   1bb6c:	stmdblt	r8, {r1, r3, r8, r9, fp, sp, lr, pc}
   1bb70:	rsbvs	r2, r3, r1, lsl #6
   1bb74:	stmdbmi	lr, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1bb78:	andcs	r2, r0, r5, lsl #4
   1bb7c:			; <UNDEFINED> instruction: 0xf7ea4479
   1bb80:			; <UNDEFINED> instruction: 0x4605efbc
   1bb84:	svc	0x001af7ea
   1bb88:			; <UNDEFINED> instruction: 0xf7ebb280
   1bb8c:			; <UNDEFINED> instruction: 0x4621e91e
   1bb90:	strtmi	r4, [r8], -r2, lsl #12
   1bb94:	blx	257c0a <__read_chk@plt+0x2506de>
   1bb98:	stcmi	7, cr14, [r6, #-852]	; 0xfffffcac
   1bb9c:	stmdbvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1bba0:			; <UNDEFINED> instruction: 0xf982f018
   1bba4:	ldflts	f6, [r8, #-176]!	; 0xffffff50
   1bba8:	andeq	ip, r4, sl, lsr #12
   1bbac:	andeq	pc, r2, r8, lsl #23
   1bbb0:			; <UNDEFINED> instruction: 0x00031ab8
   1bbb4:	ldrdeq	ip, [r4], -r8
   1bbb8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   1bbbc:			; <UNDEFINED> instruction: 0x47706058
   1bbc0:			; <UNDEFINED> instruction: 0x0004c5ba
   1bbc4:	vmax.s8	d20, d0, d1
   1bbc8:	str	r2, [r5, #195]	; 0xc3
   1bbcc:	svcmi	0x00f0e92d
   1bbd0:	stmiami	r7!, {r0, r1, r2, r9, sl, lr}
   1bbd4:	stmibmi	r7!, {r0, r2, r3, r9, sl, lr}
   1bbd8:	ldrbtmi	fp, [r8], #-133	; 0xffffff7b
   1bbdc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bbe0:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   1bbe4:	stmdapl	r1, {r4, r7, r9, sl, lr}^
   1bbe8:	ldrmi	r2, [lr], -r1
   1bbec:	tstls	r3, r9, lsl #16
   1bbf0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1bbf4:			; <UNDEFINED> instruction: 0xf8c72134
   1bbf8:			; <UNDEFINED> instruction: 0xf7ea9000
   1bbfc:	stmdacs	r0, {r6, r8, sl, fp, sp, lr, pc}
   1bc00:	teqhi	r2, r0	; <UNPREDICTABLE>
   1bc04:	addvs	r4, r6, #4, 12	; 0x400000
   1bc08:	eorge	pc, ip, r0, asr #17
   1bc0c:	msrcc	SPSR_sc, #1879048196	; 0x70000004
   1bc10:	eorhi	pc, r4, r0, asr #17
   1bc14:	cmpeq	r4, #207618048	; 0xc600000	; <UNPREDICTABLE>
   1bc18:	eorsls	pc, r0, r0, asr #17
   1bc1c:	andcc	r2, r8, r1, lsl #12
   1bc20:	rsbvs	r6, r6, r3, lsr #32
   1bc24:	bcs	1058b4c <__read_chk@plt+0x1051620>
   1bc28:	ldmdb	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bc2c:	vmlal.s8	q9, d0, d0
   1bc30:	vst4.<illegal width 64>	{d8-d11}, [r8 :128], r5
   1bc34:	orrlt	r7, r5, r0, lsl #19
   1bc38:	strtmi	r4, [r8], -pc, lsl #19
   1bc3c:			; <UNDEFINED> instruction: 0xf0174479
   1bc40:	ldmdblt	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   1bc44:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
   1bc48:	stccs	8, cr6, [r0, #-884]	; 0xfffffc8c
   1bc4c:	adcshi	pc, r3, r0
   1bc50:	svceq	0x0000f1b9
   1bc54:	ldrtmi	sp, [r1], fp, lsr #32
   1bc58:			; <UNDEFINED> instruction: 0xf1b9e008
   1bc5c:	eorle	r0, r6, r0, lsl #30
   1bc60:			; <UNDEFINED> instruction: 0xf04f4b87
   1bc64:	ldrbtmi	r0, [fp], #-2304	; 0xfffff700
   1bc68:	tstlt	sp, #14483456	; 0xdd0000
   1bc6c:	andslt	pc, r4, #14614528	; 0xdf0000
   1bc70:	strd	r4, [r1], -fp
   1bc74:			; <UNDEFINED> instruction: 0xb1a5682d
   1bc78:			; <UNDEFINED> instruction: 0xf105686a
   1bc7c:	stmiavs	r0!, {r3, r9, sl}
   1bc80:	andeq	pc, r1, #2
   1bc84:			; <UNDEFINED> instruction: 0xf7eb4631
   1bc88:	stmdacs	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
   1bc8c:			; <UNDEFINED> instruction: 0xf7eadaf2
   1bc90:			; <UNDEFINED> instruction: 0x4631ee14
   1bc94:	ldrbmi	r4, [r8], -r2, lsl #12
   1bc98:	blx	fe1d7d0c <__read_chk@plt+0xfe1d07e0>
   1bc9c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1bca0:	blmi	1e90450 <__read_chk@plt+0x1e88f24>
   1bca4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1bca8:	movweq	lr, #14937	; 0x3a59
   1bcac:			; <UNDEFINED> instruction: 0xf1bad002
   1bcb0:	andle	r0, sl, r0, lsl #30
   1bcb4:			; <UNDEFINED> instruction: 0xf7ea68a0
   1bcb8:	vmlsne.f64	d14, d17, d28
   1bcbc:	adchi	pc, r6, r0, asr #5
   1bcc0:	ldrbtmi	r4, [fp], #-2930	; 0xfffff48e
   1bcc4:	bcs	36234 <__read_chk@plt+0x2ed08>
   1bcc8:			; <UNDEFINED> instruction: 0xf418d06b
   1bccc:	andsle	r6, lr, r0, lsl #31
   1bcd0:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
   1bcd4:	bicslt	r6, r5, sp, lsl r9
   1bcd8:			; <UNDEFINED> instruction: 0x81b8f8df
   1bcdc:	strd	r4, [r1], -r8
   1bce0:			; <UNDEFINED> instruction: 0xb1a5682d
   1bce4:			; <UNDEFINED> instruction: 0xf105686a
   1bce8:	stmiavs	r0!, {r3, r9, sl}
   1bcec:	andeq	pc, r1, #2
   1bcf0:			; <UNDEFINED> instruction: 0xf7eb4631
   1bcf4:	stmdacs	r0, {r1, r2, r3, r5, r7, fp, sp, lr, pc}
   1bcf8:			; <UNDEFINED> instruction: 0xf7eadaf2
   1bcfc:			; <UNDEFINED> instruction: 0x4631edde
   1bd00:	strbmi	r4, [r0], -r2, lsl #12
   1bd04:	blx	1457d78 <__read_chk@plt+0x145084c>
   1bd08:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1bd0c:			; <UNDEFINED> instruction: 0xf104d1ea
   1bd10:	tstcs	r2, ip
   1bd14:	b	259cc8 <__read_chk@plt+0x25279c>
   1bd18:	blle	a65d20 <__read_chk@plt+0xa5e7f4>
   1bd1c:	smlattcs	r0, r0, r8, r6
   1bd20:	mcrr	7, 14, pc, sl, cr10	; <UNPREDICTABLE>
   1bd24:	stmiavs	r0!, {r2, r3, r4, r6, r8, fp, lr}^
   1bd28:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
   1bd2c:	stmda	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bd30:	blle	ae5d38 <__read_chk@plt+0xade80c>
   1bd34:	smlatbcs	r1, r2, r8, r6
   1bd38:			; <UNDEFINED> instruction: 0xf7ea68e0
   1bd3c:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
   1bd40:	blmi	15d2b08 <__read_chk@plt+0x15cb5dc>
   1bd44:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1bd48:	vstrle	d2, [r4, #-4]
   1bd4c:			; <UNDEFINED> instruction: 0x46214854
   1bd50:			; <UNDEFINED> instruction: 0xf01b4478
   1bd54:	strdcs	pc, [r0], -r3
   1bd58:	bmi	14b3e50 <__read_chk@plt+0x14ac924>
   1bd5c:	ldrbtmi	r4, [sl], #-2885	; 0xfffff4bb
   1bd60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bd64:	subsmi	r9, sl, r3, lsl #22
   1bd68:	andlt	sp, r5, ip, ror r1
   1bd6c:	svchi	0x00f0e8bd
   1bd70:	stc	7, cr15, [r2, #936]!	; 0x3a8
   1bd74:	stmdami	ip, {r0, r9, sl, lr}^
   1bd78:			; <UNDEFINED> instruction: 0xf01b4478
   1bd7c:	vpmax.s8	<illegal reg q15.5>, q0, <illegal reg q3.5>
   1bd80:			; <UNDEFINED> instruction: 0x4621307d
   1bd84:	stc2	7, cr15, [r8], #1020	; 0x3fc
   1bd88:	strb	r2, [r6, r1]!
   1bd8c:	tstls	r1, r2, lsl #18
   1bd90:	ldc	7, cr15, [r2, #936]	; 0x3a8
   1bd94:	strmi	r9, [r2], -r1, lsl #18
   1bd98:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   1bd9c:	blx	dd7e10 <__read_chk@plt+0xdd08e4>
   1bda0:	stmdami	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1bda4:	cmpvs	sl, r1, lsl #4
   1bda8:			; <UNDEFINED> instruction: 0xf01b4478
   1bdac:	pldw	[r8], #-2557	; 0xfffff603
   1bdb0:	orrle	r6, sp, r0, lsl #31
   1bdb4:			; <UNDEFINED> instruction: 0xf01de7ab
   1bdb8:	ldmdbmi	lr!, {r0, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   1bdbc:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   1bdc0:	blx	ff257e26 <__read_chk@plt+0xff2508fa>
   1bdc4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1bdc8:			; <UNDEFINED> instruction: 0x4601d03d
   1bdcc:	stmiavs	r0!, {r1, r4, r5, r9, sl, lr}
   1bdd0:	ldmda	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bdd4:	blle	b65ddc <__read_chk@plt+0xb5e8b0>
   1bdd8:			; <UNDEFINED> instruction: 0xf7eb4628
   1bddc:			; <UNDEFINED> instruction: 0xf1b9e966
   1bde0:			; <UNDEFINED> instruction: 0xf43f0f00
   1bde4:	blmi	d47bb4 <__read_chk@plt+0xd40688>
   1bde8:	beq	57f2c <__read_chk@plt+0x50a00>
   1bdec:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bdf0:	ldmvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1bdf4:			; <UNDEFINED> instruction: 0xf47f2d00
   1bdf8:			; <UNDEFINED> instruction: 0xe766af39
   1bdfc:	ldcl	7, cr15, [ip, #-936]	; 0xfffffc58
   1be00:	stmdami	lr!, {r0, r9, sl, lr}
   1be04:			; <UNDEFINED> instruction: 0xf01b4478
   1be08:	ldr	pc, [r8, r1, lsl #20]!
   1be0c:	ldcl	7, cr15, [r4, #-936]	; 0xfffffc58
   1be10:	stmdami	fp!, {r0, r9, sl, lr}
   1be14:			; <UNDEFINED> instruction: 0xf01b4478
   1be18:	pldw	[r8], #-2503	; 0xfffff639
   1be1c:			; <UNDEFINED> instruction: 0xf47f6f80
   1be20:			; <UNDEFINED> instruction: 0xe774af57
   1be24:	stcl	7, cr15, [r8, #-936]	; 0xfffffc58
   1be28:	stmdami	r6!, {r0, r9, sl, lr}
   1be2c:			; <UNDEFINED> instruction: 0xf01b4478
   1be30:	str	pc, [r4, sp, ror #19]!
   1be34:	stcl	7, cr15, [r0, #-936]	; 0xfffffc58
   1be38:	strmi	r4, [r2], -r9, lsr #12
   1be3c:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   1be40:			; <UNDEFINED> instruction: 0xf9b2f01b
   1be44:			; <UNDEFINED> instruction: 0xf7eae7c8
   1be48:	addlt	lr, r0, #11904	; 0x2e80
   1be4c:	svc	0x00bcf7ea
   1be50:	strmi	r4, [r2], -r9, lsr #12
   1be54:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   1be58:			; <UNDEFINED> instruction: 0xf9d8f01b
   1be5c:	svceq	0x0000f1b9
   1be60:	ldr	sp, [r2, -r1, asr #3]!
   1be64:	ldc	7, cr15, [r6, #936]!	; 0x3a8
   1be68:	stc	7, cr15, [r8, #936]!	; 0x3a8
   1be6c:	ldrb	fp, [r4, -r0, lsl #5]!
   1be70:	andeq	sl, r4, r6, ror #24
   1be74:	andeq	r0, r0, r0, asr r7
   1be78:	andeq	fp, r2, ip, lsr #2
   1be7c:	andeq	ip, r4, lr, lsr #10
   1be80:	andeq	ip, r4, lr, lsl #10
   1be84:	andeq	r1, r3, r0, lsl sl
   1be88:	ldrdeq	ip, [r4], -r0
   1be8c:			; <UNDEFINED> instruction: 0x0004c4b2
   1be90:	andeq	ip, r4, r2, lsr #9
   1be94:	andeq	r1, r3, r0, lsl sl
   1be98:	andeq	r1, r3, r6, lsl #20
   1be9c:	andeq	ip, r4, r0, lsr r4
   1bea0:	andeq	r1, r3, ip, lsr sl
   1bea4:	andeq	sl, r4, r2, ror #21
   1bea8:	andeq	r1, r3, r0, lsr #19
   1beac:	muleq	r3, lr, r9
   1beb0:	andeq	r1, r3, r0, lsr #18
   1beb4:	andeq	pc, r2, sl, lsl r9	; <UNPREDICTABLE>
   1beb8:	andeq	ip, r4, r4, lsl #7
   1bebc:	andeq	r1, r3, r8, asr #16
   1bec0:	muleq	r3, r4, r8
   1bec4:	andeq	r1, r3, ip, lsr r9
   1bec8:	andeq	r1, r3, r2, asr #16
   1becc:	andeq	r1, r3, sl, lsr #16
   1bed0:			; <UNDEFINED> instruction: 0x4604b510
   1bed4:	blmi	2483bc <__read_chk@plt+0x240e90>
   1bed8:	ldrbtmi	r6, [fp], #-2114	; 0xfffff7be
   1bedc:	subvs	r3, r2, r1, lsl #4
   1bee0:	blcs	75f54 <__read_chk@plt+0x6ea28>
   1bee4:	strtmi	sp, [r0], -r1, lsl #24
   1bee8:			; <UNDEFINED> instruction: 0x4601bd10
   1beec:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   1bef0:	blx	957f64 <__read_chk@plt+0x950a38>
   1bef4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1bef8:	muleq	r4, sl, r2
   1befc:	andeq	r1, r3, r6, asr #17
   1bf00:	ldrbmi	r6, [r0, -r1, lsl #4]!
   1bf04:	ldrbmi	r6, [r0, -r1, lsl #6]!
   1bf08:	ldrbmi	lr, [r0, sp, lsr #18]!
   1bf0c:	bmi	fe5ad954 <__read_chk@plt+0xfe5a6428>
   1bf10:	blmi	fe5ad78c <__read_chk@plt+0xfe5a6260>
   1bf14:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   1bf18:	subsls	pc, r4, #14614528	; 0xdf0000
   1bf1c:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
   1bf20:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   1bf24:			; <UNDEFINED> instruction: 0x460f44f9
   1bf28:	movwls	r6, #22555	; 0x581b
   1bf2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bf30:	andvs	r2, r3, r0, lsl #6
   1bf34:	strle	r0, [lr, #-1899]	; 0xfffff895
   1bf38:	bge	12e578 <__read_chk@plt+0x12704c>
   1bf3c:	rscscc	pc, pc, pc, asr #32
   1bf40:			; <UNDEFINED> instruction: 0xf7ea4479
   1bf44:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
   1bf48:	addhi	pc, sp, r0, asr #32
   1bf4c:	blcs	42b64 <__read_chk@plt+0x3b638>
   1bf50:	addhi	pc, r9, r0
   1bf54:	teqcs	ip, pc
   1bf58:			; <UNDEFINED> instruction: 0xf7ea2001
   1bf5c:			; <UNDEFINED> instruction: 0x4604eb90
   1bf60:			; <UNDEFINED> instruction: 0xf0002800
   1bf64:	movtvs	r8, #20733	; 0x50fd
   1bf68:	vmax.s8	d20, d6, d26
   1bf6c:			; <UNDEFINED> instruction: 0xf6c63578
   1bf70:	eorvs	r0, r5, r4, asr r5
   1bf74:	adcvs	r2, r5, #4, 10	; 0x1000000
   1bf78:	stcls	6, cr4, [pc, #-332]	; 1be34 <__read_chk@plt+0x14908>
   1bf7c:	ldrtmi	r4, [r8], -r1, asr #12
   1bf80:	cfstr32ge	mvfx9, [r4, #-0]
   1bf84:			; <UNDEFINED> instruction: 0xf7fe9501
   1bf88:			; <UNDEFINED> instruction: 0x4605ffd3
   1bf8c:			; <UNDEFINED> instruction: 0xf0402800
   1bf90:	stmdbls	r4, {r4, r7, pc}
   1bf94:	andmi	pc, r9, r0, asr #4
   1bf98:	stc2	7, cr15, [lr], #1020	; 0x3fc
   1bf9c:	stmdacs	r0, {r5, r7, sp, lr}
   1bfa0:			; <UNDEFINED> instruction: 0x2120d07a
   1bfa4:			; <UNDEFINED> instruction: 0xf7ea2001
   1bfa8:	strmi	lr, [r7], -sl, ror #22
   1bfac:			; <UNDEFINED> instruction: 0xf0002800
   1bfb0:	stmiavs	r1!, {r0, r1, r2, r6, r7, pc}
   1bfb4:	andsmi	pc, r9, r0, asr #4
   1bfb8:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
   1bfbc:			; <UNDEFINED> instruction: 0x81b8f8df
   1bfc0:			; <UNDEFINED> instruction: 0xf10844f8
   1bfc4:	ldm	r8, {r3, r9, fp}
   1bfc8:	strmi	r0, [r4], ip
   1bfcc:	muleq	r3, sl, r8
   1bfd0:	andgt	pc, r0, r7, asr #17
   1bfd4:	andeq	lr, r3, sp, lsl #17
   1bfd8:	stmdbmi	r8!, {r3, r4, r5, r9, sl, lr}^
   1bfdc:			; <UNDEFINED> instruction: 0xf7ea4479
   1bfe0:	cmnvs	r0, r6, lsr #23
   1bfe4:	rsbsle	r2, r3, r0, lsl #16
   1bfe8:			; <UNDEFINED> instruction: 0x212061a7
   1bfec:			; <UNDEFINED> instruction: 0xf7ea2001
   1bff0:	strmi	lr, [r7], -r6, asr #22
   1bff4:			; <UNDEFINED> instruction: 0xf0002800
   1bff8:	stmiavs	r1!, {r0, r1, r5, r7, pc}
   1bffc:	eormi	pc, sl, r0, asr #4
   1c000:	stc2l	7, cr15, [r2, #1016]	; 0x3f8
   1c004:	ldm	sl, {r0, r1, r9, sl, lr}
   1c008:	eorsvs	r0, fp, r3
   1c00c:	muleq	ip, r8, r8
   1c010:	andeq	lr, r3, sp, lsl #17
   1c014:	ldmdbmi	sl, {r3, r4, r5, r9, sl, lr}^
   1c018:			; <UNDEFINED> instruction: 0xf7ea4479
   1c01c:	smlawbvs	r0, r8, fp, lr
   1c020:	rsbsle	r2, r0, r0, lsl #16
   1c024:			; <UNDEFINED> instruction: 0x46234a57
   1c028:	tstcs	r1, r0, ror #18
   1c02c:	mvnvs	r4, sl, ror r4
   1c030:			; <UNDEFINED> instruction: 0xf7ea9203
   1c034:	bls	1173c4 <__read_chk@plt+0x10fe98>
   1c038:	stmdacs	r0, {r7, r9, sl, lr}
   1c03c:	stmdbvs	r0!, {r0, r2, r3, r4, r5, ip, lr, pc}
   1c040:			; <UNDEFINED> instruction: 0xf7ebb108
   1c044:	stmdbvs	r0!, {r1, r2, r4, r6, r7, fp, sp, lr, pc}^
   1c048:			; <UNDEFINED> instruction: 0xf7ebb108
   1c04c:	movwcs	lr, #2258	; 0x8d2
   1c050:	ldrmi	r6, [sl], -r1, lsr #17
   1c054:	submi	pc, r2, r0, asr #4
   1c058:	blx	175a05c <__read_chk@plt+0x1752b30>
   1c05c:	strbmi	r4, [r5], -r0, lsr #12
   1c060:	stmda	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c064:	stmdami	r8, {r2, r3, sp, lr, pc}^
   1c068:			; <UNDEFINED> instruction: 0xf01b4478
   1c06c:	blmi	121a3b0 <__read_chk@plt+0x1212e84>
   1c070:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1c074:			; <UNDEFINED> instruction: 0x062d681d
   1c078:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   1c07c:	strbeq	pc, [r5, #-69]	; 0xffffffbb	; <UNPREDICTABLE>
   1c080:	blmi	eae994 <__read_chk@plt+0xea7468>
   1c084:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c088:	blls	1760f8 <__read_chk@plt+0x16ebcc>
   1c08c:	cmple	r5, sl, asr r0
   1c090:	andlt	r4, r6, r8, lsr #12
   1c094:			; <UNDEFINED> instruction: 0x87f0e8bd
   1c098:			; <UNDEFINED> instruction: 0xf8594b3c
   1c09c:	ldmdavs	lr, {r0, r1, ip, sp}
   1c0a0:	stc	7, cr15, [ip], {234}	; 0xea
   1c0a4:			; <UNDEFINED> instruction: 0xb1204605
   1c0a8:	addlt	r0, r5, #56623104	; 0x3600000
   1c0ac:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   1c0b0:			; <UNDEFINED> instruction: 0x46204335
   1c0b4:	svc	0x00f8f7ea
   1c0b8:	stmdbvs	r0!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1c0bc:	tstcs	r1, r3, lsr #12
   1c0c0:	ldc	7, cr15, [sl], {234}	; 0xea
   1c0c4:			; <UNDEFINED> instruction: 0xf1b84680
   1c0c8:			; <UNDEFINED> instruction: 0xd1b80f00
   1c0cc:			; <UNDEFINED> instruction: 0xe7d76034
   1c0d0:			; <UNDEFINED> instruction: 0xf8594b2e
   1c0d4:			; <UNDEFINED> instruction: 0xf8d33003
   1c0d8:			; <UNDEFINED> instruction: 0xf7ea9000
   1c0dc:	sxtab16mi	lr, r0, r0, ror #24
   1c0e0:	b	14085a8 <__read_chk@plt+0x140107c>
   1c0e4:	addlt	r6, r0, #147456	; 0x24000
   1c0e8:	ldmibmi	lr!, {r0, r3, ip, sp, lr, pc}^
   1c0ec:	stmdaeq	r0, {r0, r3, r6, r9, fp, sp, lr, pc}
   1c0f0:	ldmdavs	r9!, {r8, r9, sp}
   1c0f4:	vmin.s8	d20, d0, d10
   1c0f8:			; <UNDEFINED> instruction: 0xf7ff401e
   1c0fc:	ldrtmi	pc, [r8], -fp, lsl #20	; <UNPREDICTABLE>
   1c100:	svc	0x00d2f7ea
   1c104:	blmi	896088 <__read_chk@plt+0x88eb5c>
   1c108:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1c10c:	ldrdls	pc, [r0], -r3
   1c110:	mrrc	7, 14, pc, r4, cr10	; <UNPREDICTABLE>
   1c114:	teqlt	r0, r0, lsl #13
   1c118:	stmdbvs	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1c11c:			; <UNDEFINED> instruction: 0xf009b280
   1c120:	b	126e920 <__read_chk@plt+0x12673f4>
   1c124:	movwcs	r0, #2048	; 0x800
   1c128:			; <UNDEFINED> instruction: 0x461a6839
   1c12c:	eormi	pc, pc, r0, asr #4
   1c130:			; <UNDEFINED> instruction: 0xf9f0f7ff
   1c134:			; <UNDEFINED> instruction: 0xf7ea4638
   1c138:			; <UNDEFINED> instruction: 0xe7c4efb8
   1c13c:	mcrr	7, 14, pc, sl, cr10	; <UNPREDICTABLE>
   1c140:			; <UNDEFINED> instruction: 0xf8594b12
   1c144:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
   1c148:	ldc	7, cr15, [r8], #-936	; 0xfffffc58
   1c14c:	adcsle	r2, sp, r0, lsl #16
   1c150:	stmdavs	r7, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   1c154:			; <UNDEFINED> instruction: 0xf008b280
   1c158:	b	122e558 <__read_chk@plt+0x122702c>
   1c15c:	ldr	r0, [r2, r0, lsl #16]!
   1c160:	stc	7, cr15, [ip], #-936	; 0xfffffc58
   1c164:	str	fp, [fp, r5, lsl #5]
   1c168:	andeq	sl, r4, sl, lsr #18
   1c16c:	andeq	r0, r0, r0, asr r7
   1c170:	andeq	sl, r4, ip, lsl r9
   1c174:	andeq	r9, r2, r4, asr r9
   1c178:	andeq	sl, r4, ip, lsr #6
   1c17c:	andeq	fp, r2, r4, lsr r1
   1c180:	andeq	fp, r2, r8, ror r1
   1c184:			; <UNDEFINED> instruction: 0xfffff481
   1c188:	andeq	r1, r3, r4, ror r7
   1c18c:	andeq	r0, r0, r4, asr r7
   1c190:			; <UNDEFINED> instruction: 0x0004a7bc
   1c194:	ldrlt	r7, [r0, #-2819]	; 0xfffff4fd
   1c198:			; <UNDEFINED> instruction: 0x460407da
   1c19c:	blmi	411208 <__read_chk@plt+0x409cdc>
   1c1a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1c1a4:	blvs	110a5f8 <__read_chk@plt+0x11030cc>
   1c1a8:	strle	r0, [r5, #-1819]	; 0xfffff8e5
   1c1ac:	stmdami	sp, {r2, r3, r8, fp, lr}
   1c1b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1c1b4:			; <UNDEFINED> instruction: 0xf8f4f01b
   1c1b8:	stmdbvs	r1!, {r0, r1, r3, fp, lr}^
   1c1bc:			; <UNDEFINED> instruction: 0xf7ea4478
   1c1c0:	stmdbvs	r0!, {r3, r4, r7, r9, fp, sp, lr, pc}^
   1c1c4:	stmda	lr, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c1c8:			; <UNDEFINED> instruction: 0xf0437b23
   1c1cc:			; <UNDEFINED> instruction: 0x73230301
   1c1d0:	pop	{r4, r8, sl, fp, ip, sp, pc}
   1c1d4:	stmdbvs	r0, {r4, lr}^
   1c1d8:	stmdalt	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c1dc:	ldrdeq	fp, [r4], -r4
   1c1e0:	andeq	r1, r3, ip, asr #12
   1c1e4:	andeq	r1, r3, r2, lsr #30
   1c1e8:	andeq	r1, r3, r8, lsl pc
   1c1ec:	ldrbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1c1f0:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1c1f4:	push	{r1, r3, r4, r5, r6, sl, lr}
   1c1f8:			; <UNDEFINED> instruction: 0x46044ff0
   1c1fc:	ldrdlt	r5, [r9], r3
   1c200:	ldrbtpl	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   1c204:	movwls	r6, #30747	; 0x781b
   1c208:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c20c:			; <UNDEFINED> instruction: 0xffc2f7ff
   1c210:	ldrbtmi	r6, [sp], #-2467	; 0xfffff65d
   1c214:			; <UNDEFINED> instruction: 0xf0002b00
   1c218:	stmdbvs	r0!, {r3, r7, pc}^
   1c21c:			; <UNDEFINED> instruction: 0xf7ea689f
   1c220:	blvs	18d81c8 <__read_chk@plt+0x18d0c9c>
   1c224:	stmib	r4, {r8, r9, sp}^
   1c228:	ldreq	r3, [r2, r5, lsl #6]
   1c22c:	blvc	911410 <__read_chk@plt+0x909ee4>
   1c230:	andcs	r2, r1, r0, lsr #2
   1c234:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
   1c238:			; <UNDEFINED> instruction: 0xf7ea7323
   1c23c:	strmi	lr, [r6], -r0, lsr #20
   1c240:			; <UNDEFINED> instruction: 0xf0002800
   1c244:	stmiavs	r1!, {r1, r6, r9, pc}
   1c248:	rsbsmi	pc, lr, r0, asr #4
   1c24c:	ldc2	7, cr15, [ip], {254}	; 0xfe
   1c250:	bvs	82da64 <__read_chk@plt+0x826538>
   1c254:			; <UNDEFINED> instruction: 0xf7ff6033
   1c258:			; <UNDEFINED> instruction: 0xf8dffe3b
   1c25c:			; <UNDEFINED> instruction: 0x61e6349c
   1c260:	stmib	r6, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1c264:	ldmib	r3, {r0, r8, r9, sl}^
   1c268:	blgt	31c678 <__read_chk@plt+0x31514c>
   1c26c:	andeq	lr, r3, sp, lsl #17
   1c270:			; <UNDEFINED> instruction: 0xf8df4630
   1c274:	ldrbtmi	r1, [r9], #-1160	; 0xfffffb78
   1c278:	b	165a228 <__read_chk@plt+0x1652cfc>
   1c27c:	stmdacs	r0, {r5, r8, sp, lr}
   1c280:	tsthi	fp, r0	; <UNPREDICTABLE>
   1c284:	blvs	fe976a18 <__read_chk@plt+0xfe96f4ec>
   1c288:	cmplt	sp, r2, lsl #6
   1c28c:	stmdavs	sp!, {r0, r1, r3, r5, r9, sl, lr}
   1c290:			; <UNDEFINED> instruction: 0xf7ea6858
   1c294:	blvs	fe857ec4 <__read_chk@plt+0xfe850998>
   1c298:	svc	0x0006f7ea
   1c29c:	stccs	3, cr6, [r0, #-660]	; 0xfffffd6c
   1c2a0:	stmdbvs	r0!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1c2a4:	ldrblt	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c2a8:	streq	pc, [ip, -r4, lsl #2]!
   1c2ac:	ldrbls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1c2b0:	ldrteq	pc, [r0], -r4, lsl #2	; <UNPREDICTABLE>
   1c2b4:			; <UNDEFINED> instruction: 0xf10d44fb
   1c2b8:	ldrbtmi	r0, [r9], #2072	; 0x818
   1c2bc:	strvs	pc, [r0, #-1604]!	; 0xfffff9bc
   1c2c0:	ands	r4, r4, r2, lsr #13
   1c2c4:	stmdbcs	r0, {r1, r2, r8, fp, ip, pc}
   1c2c8:	stmdacs	r0, {r2, r6, ip, lr, pc}
   1c2cc:			; <UNDEFINED> instruction: 0xf8dbd044
   1c2d0:	ldmdblt	fp, {ip, sp}
   1c2d4:	ldrsbtcc	pc, [r4], -sl	; <UNPREDICTABLE>
   1c2d8:	strle	r0, [r3, #-1819]	; 0xfffff8e5
   1c2dc:	strtmi	r4, [r0], -r9, asr #12
   1c2e0:			; <UNDEFINED> instruction: 0xf85ef01b
   1c2e4:	blcs	3a378 <__read_chk@plt+0x32e4c>
   1c2e8:			; <UNDEFINED> instruction: 0xf8dad139
   1c2ec:			; <UNDEFINED> instruction: 0x46430010
   1c2f0:			; <UNDEFINED> instruction: 0x46394632
   1c2f4:			; <UNDEFINED> instruction: 0xf7ea9506
   1c2f8:			; <UNDEFINED> instruction: 0xf8daee3c
   1c2fc:	stccs	0, cr4, [r0], {44}	; 0x2c
   1c300:			; <UNDEFINED> instruction: 0xf7ead1e0
   1c304:			; <UNDEFINED> instruction: 0x4654eb5c
   1c308:	ldmiblt	r5!, {r0, r2, r9, sl, lr}
   1c30c:			; <UNDEFINED> instruction: 0x46234afe
   1c310:	tstcs	r1, r0, lsr #18
   1c314:			; <UNDEFINED> instruction: 0xf7ea447a
   1c318:			; <UNDEFINED> instruction: 0x4605eb70
   1c31c:	stmiavs	r3!, {r0, r2, r3, sp, lr, pc}
   1c320:	ldmdavs	r8, {r0, r8, sp}
   1c324:	stcl	7, cr15, [r0], {234}	; 0xea
   1c328:	blmi	ffe56134 <__read_chk@plt+0xffe4ec08>
   1c32c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1c330:			; <UNDEFINED> instruction: 0xf0000600
   1c334:			; <UNDEFINED> instruction: 0xf04040fe
   1c338:	bmi	ffd5d83c <__read_chk@plt+0xffd56310>
   1c33c:	ldrbtmi	r4, [sl], #-3052	; 0xfffff414
   1c340:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c344:	subsmi	r9, sl, r7, lsl #22
   1c348:			; <UNDEFINED> instruction: 0x81bdf040
   1c34c:	andlt	r4, r9, r8, lsr #12
   1c350:	svchi	0x00f0e8bd
   1c354:	ldrb	r2, [r0, sl, asr #10]!
   1c358:	ldrbvc	pc, [pc, #1603]!	; 1c9a3 <__read_chk@plt+0x15477>	; <UNPREDICTABLE>
   1c35c:	ldrbmi	lr, [r3], -sp, ror #15
   1c360:			; <UNDEFINED> instruction: 0x212f46a2
   1c364:			; <UNDEFINED> instruction: 0x461c4650
   1c368:	stmia	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c36c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1c370:	stmibmi	r8!, {r2, r3, r6, r7, ip, lr, pc}^
   1c374:	ldrbmi	r2, [r0], -r0, lsl #6
   1c378:	ldrbtmi	r7, [r9], #-43	; 0xffffffd5
   1c37c:	svc	0x0000f7ea
   1c380:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1c384:	stmibmi	r4!, {r1, r6, r7, r8, ip, lr, pc}^
   1c388:	ldrbtmi	r1, [r9], #-3176	; 0xfffff398
   1c38c:			; <UNDEFINED> instruction: 0xf7ea9103
   1c390:	stmdacs	r0, {r3, r5, r7, r8, fp, sp, lr, pc}
   1c394:			; <UNDEFINED> instruction: 0x4605d0ba
   1c398:			; <UNDEFINED> instruction: 0xf8059903
   1c39c:	strtmi	fp, [r8], -r1, lsl #22
   1c3a0:	ldm	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c3a4:	bl	1827b8 <__read_chk@plt+0x17b28c>
   1c3a8:	strmi	r0, [r2], r0, lsl #18
   1c3ac:			; <UNDEFINED> instruction: 0xf7ea4648
   1c3b0:			; <UNDEFINED> instruction: 0xb108e998
   1c3b4:	andlt	pc, r0, r0, lsl #17
   1c3b8:	ldc	7, cr15, [r0], {234}	; 0xea
   1c3bc:	andne	pc, sl, r5, lsl r8	; <UNPREDICTABLE>
   1c3c0:			; <UNDEFINED> instruction: 0xf8326802
   1c3c4:	streq	r1, [r8, #-17]	; 0xffffffef
   1c3c8:			; <UNDEFINED> instruction: 0xf899d570
   1c3cc:			; <UNDEFINED> instruction: 0xf8321001
   1c3d0:	streq	r1, [r9, #-17]	; 0xffffffef
   1c3d4:			; <UNDEFINED> instruction: 0xf899d56a
   1c3d8:			; <UNDEFINED> instruction: 0xf8321002
   1c3dc:	ldreq	r2, [r2, #-17]	; 0xffffffef
   1c3e0:			; <UNDEFINED> instruction: 0xf899d564
   1c3e4:	stmdbcs	r0, {r0, r1, ip}
   1c3e8:	blmi	ff350970 <__read_chk@plt+0xff349444>
   1c3ec:	andcs	r4, sl, #72, 12	; 0x4800000
   1c3f0:	msrlt	CPSR_fs, #14614528	; 0xdf0000
   1c3f4:	movwls	r4, #13435	; 0x347b
   1c3f8:	ldrbtmi	r4, [fp], #3018	; 0xbca
   1c3fc:	ldrbtmi	r4, [fp], #-1713	; 0xfffff94f
   1c400:			; <UNDEFINED> instruction: 0xf7e99305
   1c404:	rsbvs	lr, r0, r2, asr lr
   1c408:	strbmi	r6, [r3], -r0, lsr #18
   1c40c:	ldrtmi	r4, [r9], -sl, asr #12
   1c410:	strvs	pc, [r0, #-1604]!	; 0xfffff9bc
   1c414:			; <UNDEFINED> instruction: 0xf7ea9506
   1c418:	bvs	ff9d7ad0 <__read_chk@plt+0xff9d05a4>
   1c41c:			; <UNDEFINED> instruction: 0xf0002e00
   1c420:	stmdacs	r0, {r0, r2, r5, r8, pc}
   1c424:	ldmdavc	r5!, {r3, r4, r7, ip, lr, pc}
   1c428:	vstrcs	d9, [sp, #-12]
   1c42c:	rsbsle	r6, r0, sl, lsl r8
   1c430:	rsble	r2, r1, sl, lsl #26
   1c434:	blvs	190a884 <__read_chk@plt+0x1903358>
   1c438:	strle	r0, [ip, #-1819]	; 0xfffff8e5
   1c43c:			; <UNDEFINED> instruction: 0xf7ea4630
   1c440:	strmi	lr, [r1], -r8, ror #26
   1c444:	ldmdavc	r3!, {r0, r2, r4, r8, ip, sp, pc}^
   1c448:	stmdbcc	r2, {r0, r1, r8, ip, sp, pc}
   1c44c:			; <UNDEFINED> instruction: 0x46584632
   1c450:	mcr2	0, 5, pc, cr10, cr10, {0}	; <UNPREDICTABLE>
   1c454:	stccs	8, cr7, [r0, #-212]	; 0xffffff2c
   1c458:	bls	d0a04 <__read_chk@plt+0xc94d8>
   1c45c:	vacgt.f32	d23, d15, d3
   1c460:	ldrvc	r0, [r3], -r0, lsl #6
   1c464:	ldreq	r6, [r8], r3, ror #22
   1c468:	svcge	0x0050f53f
   1c46c:	vstrcs	d6, [r0, #-660]	; 0xfffffd6c
   1c470:	svcge	0x004cf43f
   1c474:	ldrbtmi	r4, [lr], #-3756	; 0xfffff154
   1c478:	stmdavs	sp!, {r0, r1, sp, lr, pc}
   1c47c:			; <UNDEFINED> instruction: 0xf43f2d00
   1c480:			; <UNDEFINED> instruction: 0xf105af45
   1c484:	ldrtmi	r0, [r1], -r8
   1c488:	cdp	7, 7, cr15, cr10, cr10, {7}
   1c48c:	mvnsle	r2, r0, lsl #16
   1c490:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
   1c494:	svcge	0x003af43f
   1c498:	cdpvc	13, 2, cr9, cr11, cr2, {0}
   1c49c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1c4a0:			; <UNDEFINED> instruction: 0xf017762b
   1c4a4:	stmib	r5, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c4a8:	str	r0, [pc, -r4, lsl #2]!
   1c4ac:	sbccs	r7, r8, #35840	; 0x8c00
   1c4b0:			; <UNDEFINED> instruction: 0xf0436062
   1c4b4:			; <UNDEFINED> instruction: 0x73230302
   1c4b8:	blmi	fe556160 <__read_chk@plt+0xfe54ec34>
   1c4bc:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1c4c0:	b	1f5a470 <__read_chk@plt+0x1f52f44>
   1c4c4:			; <UNDEFINED> instruction: 0xb1284605
   1c4c8:	addlt	r0, r0, #66060288	; 0x3f00000
   1c4cc:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   1c4d0:	streq	lr, [r0, #-2631]	; 0xfffff5b9
   1c4d4:	ldmdavs	r1!, {r8, r9, sp}
   1c4d8:	vmin.s8	d20, d0, d10
   1c4dc:			; <UNDEFINED> instruction: 0xf7ff4087
   1c4e0:	ldmdavs	r1!, {r0, r3, r4, fp, ip, sp, lr, pc}^
   1c4e4:	addsvs	pc, r1, pc, asr #8
   1c4e8:			; <UNDEFINED> instruction: 0xf8f6f7ff
   1c4ec:			; <UNDEFINED> instruction: 0xf7ea4630
   1c4f0:	movwcs	lr, #3548	; 0xddc
   1c4f4:	str	r6, [r0, -r3, ror #3]!
   1c4f8:	eorsvc	r2, r3, r0, lsl #6
   1c4fc:	blvs	190a98c <__read_chk@plt+0x1903460>
   1c500:	svclt	0x00580719
   1c504:	strle	r4, [r6, #1557]!	; 0x615
   1c508:			; <UNDEFINED> instruction: 0xf7ea4630
   1c50c:	strmi	lr, [r1], -r2, lsl #26
   1c510:	ldmdavc	r3!, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   1c514:	rscle	r2, pc, sl, lsl #22
   1c518:	blvs	18ca968 <__read_chk@plt+0x18c343c>
   1c51c:	ldrle	r0, [sl, #1810]	; 0x712
   1c520:	movwls	r4, #17968	; 0x4630
   1c524:	ldcl	7, cr15, [r4], #936	; 0x3a8
   1c528:	strmi	r9, [r1], -r4, lsl #22
   1c52c:	ldrtmi	lr, [r0], -ip, lsl #15
   1c530:	stcl	7, cr15, [lr], #936	; 0x3a8
   1c534:	cmplt	r8, #136314880	; 0x8200000
   1c538:	ldcpl	14, cr1, [r1], #264	; 0x108
   1c53c:	rsbsle	r2, pc, sl, lsl #18
   1c540:	svclt	0x00182d09
   1c544:			; <UNDEFINED> instruction: 0xd1252d20
   1c548:	bcs	373d8 <__read_chk@plt+0x2feac>
   1c54c:	addhi	pc, ip, r0
   1c550:			; <UNDEFINED> instruction: 0xf7ea6850
   1c554:			; <UNDEFINED> instruction: 0xf10aecde
   1c558:	ldrmi	r0, [r8], #-769	; 0xfffffcff
   1c55c:	b	1c5a50c <__read_chk@plt+0x1c52fe0>
   1c560:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1c564:	adchi	pc, r8, r0
   1c568:	ldrsbtge	pc, [r8], -r4	; <UNPREDICTABLE>
   1c56c:	ldrdne	pc, [r4], -sl
   1c570:	cdp	7, 13, cr15, cr2, cr9, {7}
   1c574:			; <UNDEFINED> instruction: 0xf7ea4631
   1c578:			; <UNDEFINED> instruction: 0xf8dae928
   1c57c:			; <UNDEFINED> instruction: 0xf7ea0004
   1c580:	blvs	fe917bd8 <__read_chk@plt+0xfe9106ac>
   1c584:	ldmdavc	r3!, {r0, r2, r3, r4, r6, sp, lr}
   1c588:			; <UNDEFINED> instruction: 0xf47f2b00
   1c58c:			; <UNDEFINED> instruction: 0xe764af3d
   1c590:			; <UNDEFINED> instruction: 0xe6d2253b
   1c594:	svclt	0x00182d00
   1c598:	svclt	0x001c2d3a
   1c59c:	andcs	r4, r1, #53477376	; 0x3300000
   1c5a0:	ands	sp, fp, pc, lsl #2
   1c5a4:	rsbeq	pc, r1, #1073741865	; 0x40000029
   1c5a8:	svclt	0x00882a19
   1c5ac:	stmdale	r2, {r9, sp}
   1c5b0:	sfmcc	f2, 4, [r0, #-0]
   1c5b4:			; <UNDEFINED> instruction: 0xf813701d
   1c5b8:	stccs	15, cr5, [r0, #-4]
   1c5bc:	ldccs	15, cr11, [sl, #-96]!	; 0xffffffa0
   1c5c0:	stccs	0, cr13, [sp, #-48]!	; 0xffffffd0
   1c5c4:	andcs	fp, r1, #8, 30
   1c5c8:	bcs	509a4 <__read_chk@plt+0x49478>
   1c5cc:			; <UNDEFINED> instruction: 0xf1a5d1ea
   1c5d0:	ldmdbcs	r9, {r0, r6, r8}
   1c5d4:	strcc	fp, [r0, #-3996]!	; 0xfffff064
   1c5d8:			; <UNDEFINED> instruction: 0xe7ec701d
   1c5dc:			; <UNDEFINED> instruction: 0x4630213a
   1c5e0:	svc	0x0068f7ea
   1c5e4:	eorsle	r2, pc, r0, lsl #16
   1c5e8:	movwcs	r4, #1666	; 0x682
   1c5ec:	blcc	9a61c <__read_chk@plt+0x930f0>
   1c5f0:	blcs	83a704 <__read_chk@plt+0x8331d8>
   1c5f4:	blcs	28c25c <__read_chk@plt+0x284d30>
   1c5f8:			; <UNDEFINED> instruction: 0xf81ad105
   1c5fc:	blcs	26c208 <__read_chk@plt+0x264cdc>
   1c600:	blcs	84c268 <__read_chk@plt+0x844d3c>
   1c604:	blvs	fe9909f0 <__read_chk@plt+0xfe9894c4>
   1c608:	eors	fp, r6, sp, lsl r9
   1c60c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1c610:			; <UNDEFINED> instruction: 0xf105d033
   1c614:	ldrtmi	r0, [r1], -r8
   1c618:	ldc	7, cr15, [r2, #936]!	; 0x3a8
   1c61c:	mvnsle	r2, r0, lsl #16
   1c620:	stmdbls	r5, {r0, r1, r9, sl, lr}
   1c624:	ldrbmi	r6, [r2], -r8, ror #16
   1c628:			; <UNDEFINED> instruction: 0xf9bcf017
   1c62c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1c630:	stmdavs	r8!, {r1, r6, ip, lr, pc}^
   1c634:			; <UNDEFINED> instruction: 0xf7ea9304
   1c638:	blls	157b20 <__read_chk@plt+0x1505f4>
   1c63c:	str	r6, [r2, fp, rrx]!
   1c640:	ldrtpl	r2, [r1], #256	; 0x100
   1c644:	adcle	r2, r3, r0, lsl #20
   1c648:	beq	d8cd0 <__read_chk@plt+0xd17a4>
   1c64c:	andeq	pc, sl, r6, lsl r8	; <UNPREDICTABLE>
   1c650:	andle	r2, r2, sp, lsl #16
   1c654:			; <UNDEFINED> instruction: 0x46927835
   1c658:			; <UNDEFINED> instruction: 0xf806e772
   1c65c:			; <UNDEFINED> instruction: 0xf1ba100a
   1c660:	addsle	r0, r5, r0, lsl #30
   1c664:			; <UNDEFINED> instruction: 0xe76b7835
   1c668:	strbt	r2, [r6], -r8, lsr #11
   1c66c:	stmib	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c670:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   1c674:	mcrge	4, 3, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   1c678:	ldrtmi	lr, [r0], -r8, asr #12
   1c67c:	mcrr	7, 14, pc, r8, cr10	; <UNPREDICTABLE>
   1c680:			; <UNDEFINED> instruction: 0xf7ea300c
   1c684:			; <UNDEFINED> instruction: 0x4605e9de
   1c688:			; <UNDEFINED> instruction: 0x4631b1b0
   1c68c:	andeq	pc, r8, r5, lsl #2
   1c690:	ldm	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c694:			; <UNDEFINED> instruction: 0xf7ea4650
   1c698:	andcc	lr, r1, ip, lsr ip
   1c69c:	ldmib	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c6a0:	teqlt	r0, r8, rrx
   1c6a4:			; <UNDEFINED> instruction: 0xf7ea4651
   1c6a8:	blvs	fe9168f0 <__read_chk@plt+0xfe90f3c4>
   1c6ac:	eorvs	r6, fp, r5, lsr #7
   1c6b0:	strtmi	lr, [r8], -r9, ror #14
   1c6b4:	ldcl	7, cr15, [r8], #936	; 0x3a8
   1c6b8:	stmib	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1c6bc:			; <UNDEFINED> instruction: 0xf43f2800
   1c6c0:	strmi	sl, [r5], -r2, ror #30
   1c6c4:			; <UNDEFINED> instruction: 0xf7eae639
   1c6c8:	blmi	456ce8 <__read_chk@plt+0x44f7bc>
   1c6cc:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1c6d0:	ldmdb	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c6d4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1c6d8:	mcrge	4, 1, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   1c6dc:	addlt	r0, r0, #36700160	; 0x2300000
   1c6e0:	mvnsmi	pc, #3
   1c6e4:	streq	lr, [r0, #-2627]	; 0xfffff5bd
   1c6e8:	svclt	0x0000e627
   1c6ec:	andeq	sl, r4, ip, asr #12
   1c6f0:	andeq	r0, r0, r0, asr r7
   1c6f4:	andeq	sl, r4, lr, lsr #12
   1c6f8:	andeq	sl, r4, ip, lsl #1
   1c6fc:	andeq	sl, r2, sl, lsl pc
   1c700:	andeq	fp, r4, r0, asr #29
   1c704:	andeq	r1, r3, sl, asr r5
   1c708:			; <UNDEFINED> instruction: 0xfffff199
   1c70c:	andeq	r0, r0, r4, asr r7
   1c710:	andeq	sl, r4, r2, lsl #10
   1c714:	andeq	lr, r2, r6, lsr pc
   1c718:	andeq	lr, r2, r6, rrx
   1c71c:	andeq	fp, r4, r0, lsl #27
   1c720:	andeq	r1, r3, lr, lsr #8
   1c724:	andeq	r1, r3, r2, asr r4
   1c728:	andeq	r1, r3, sl, asr #7
   1c72c:	stmdbvs	r0, {r8, ip, sp, pc}
   1c730:	svclt	0x00004770
   1c734:	stmdbvs	r0, {r8, ip, sp, pc}^
   1c738:	svclt	0x00004770
   1c73c:	stmdavs	r0, {r8, ip, sp, pc}^
   1c740:	svclt	0x00004770
   1c744:	bvs	1108c0c <__read_chk@plt+0x11016e0>
   1c748:			; <UNDEFINED> instruction: 0xf0107a18
   1c74c:	andle	r0, r1, r2
   1c750:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1c754:	svclt	0x00004770
   1c758:			; <UNDEFINED> instruction: 0x000325ba
   1c75c:	ldrlt	fp, [r8, #-432]!	; 0xfffffe50
   1c760:	bvs	12df7c <__read_chk@plt+0x126a50>
   1c764:	strtmi	fp, [r0], -ip, lsr #2
   1c768:			; <UNDEFINED> instruction: 0xf7ea6824
   1c76c:	stccs	12, cr14, [r0], {158}	; 0x9e
   1c770:	bvs	1b50f5c <__read_chk@plt+0x1b49a30>
   1c774:	strtmi	fp, [r0], -ip, lsr #2
   1c778:			; <UNDEFINED> instruction: 0xf7ea6824
   1c77c:	stccs	12, cr14, [r0], {150}	; 0x96
   1c780:			; <UNDEFINED> instruction: 0x4628d1f9
   1c784:	ldrhtmi	lr, [r8], -sp
   1c788:	stclt	7, cr15, [ip], {234}	; 0xea
   1c78c:	svclt	0x00004770
   1c790:	svcmi	0x00f0e92d
   1c794:	addlt	r4, r3, r7, lsl #12
   1c798:	strmi	r4, [lr], -r8, lsl #12
   1c79c:			; <UNDEFINED> instruction: 0x46984692
   1c7a0:	bl	fedda750 <__read_chk@plt+0xfedd3224>
   1c7a4:			; <UNDEFINED> instruction: 0x93a8f8df
   1c7a8:			; <UNDEFINED> instruction: 0x460144f9
   1c7ac:	addmi	r2, r1, r1
   1c7b0:			; <UNDEFINED> instruction: 0xf7e9312d
   1c7b4:	eorsvs	lr, r8, r4, ror #30
   1c7b8:			; <UNDEFINED> instruction: 0xf0002800
   1c7bc:			; <UNDEFINED> instruction: 0xf10081b4
   1c7c0:	strmi	r0, [r4], -r8, lsr #10
   1c7c4:			; <UNDEFINED> instruction: 0x46284631
   1c7c8:	svc	0x00fef7e9
   1c7cc:			; <UNDEFINED> instruction: 0xf7ea4630
   1c7d0:	ldrtmi	lr, [r1], -r0, lsr #23
   1c7d4:	stmiane	fp!, {r1, r6, sl, fp, ip}
   1c7d8:			; <UNDEFINED> instruction: 0xf7ea4618
   1c7dc:	eorvs	lr, r0, sl, ror #22
   1c7e0:			; <UNDEFINED> instruction: 0xf7ea4628
   1c7e4:	bvc	917644 <__read_chk@plt+0x910118>
   1c7e8:	eorseq	pc, pc, #35	; 0x23
   1c7ec:	eorvc	r2, r2, #0, 6
   1c7f0:	movwcc	lr, #35268	; 0x89c4
   1c7f4:			; <UNDEFINED> instruction: 0x83236163
   1c7f8:	stmibne	r9!, {r1, r2, r9, sl, lr}
   1c7fc:	strtmi	r6, [r8], -r1, ror #3
   1c800:	rsbvs	r6, r1, r1, lsr #2
   1c804:	ldrbtmi	r4, [r9], #-2515	; 0xfffff62d
   1c808:	cdp	7, 10, cr15, cr6, cr9, {7}
   1c80c:			; <UNDEFINED> instruction: 0xf0404286
   1c810:	teqcs	sl, r0, lsr r1
   1c814:			; <UNDEFINED> instruction: 0xf7ea4628
   1c818:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
   1c81c:	addmi	fp, r5, #24, 30	; 0x60
   1c820:	svclt	0x000c4606
   1c824:	movwcs	r2, #769	; 0x301
   1c828:	msrhi	CPSR_xc, r0
   1c82c:			; <UNDEFINED> instruction: 0xf8947003
   1c830:			; <UNDEFINED> instruction: 0xf1bbb028
   1c834:	andle	r0, fp, r0, lsl #30
   1c838:	stcl	7, cr15, [r2, #936]	; 0x3a8
   1c83c:	stmdavs	r3, {r1, r3, r5, r9, sl, lr}
   1c840:	eorcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   1c844:			; <UNDEFINED> instruction: 0xf8127013
   1c848:			; <UNDEFINED> instruction: 0xf1bbbf01
   1c84c:	mvnsle	r0, r0, lsl #30
   1c850:	strtmi	r4, [r8], -r1, asr #19
   1c854:	ldrbtmi	r6, [r9], #-101	; 0xffffff9b
   1c858:	ldc	7, cr15, [r2], {234}	; 0xea
   1c85c:	movweq	lr, #2648	; 0xa58
   1c860:	tstle	pc, r3, lsl #13
   1c864:	subscs	r7, r0, #143360	; 0x23000
   1c868:			; <UNDEFINED> instruction: 0xf04382a2
   1c86c:	eorvc	r0, r3, #67108864	; 0x4000000
   1c870:	blcs	bfaa44 <__read_chk@plt+0xbf3518>
   1c874:	bvc	910988 <__read_chk@plt+0x90945c>
   1c878:	streq	pc, [r1, #-19]	; 0xffffffed
   1c87c:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   1c880:			; <UNDEFINED> instruction: 0xf0431c70
   1c884:	mvnvs	r0, r4, lsl #6
   1c888:			; <UNDEFINED> instruction: 0xf7fd7223
   1c88c:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   1c890:	tsthi	r6, r0	; <UNPREDICTABLE>
   1c894:	andcs	r7, r0, r3, lsr #20
   1c898:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   1c89c:	andlt	r7, r3, r3, lsr #4
   1c8a0:	svchi	0x00f0e8bd
   1c8a4:	strtmi	r4, [r8], -sp, lsr #19
   1c8a8:			; <UNDEFINED> instruction: 0xf7ea4479
   1c8ac:	b	1657a5c <__read_chk@plt+0x1650530>
   1c8b0:			; <UNDEFINED> instruction: 0xf0000200
   1c8b4:	stmibmi	sl!, {r1, r2, r4, r5, r6, r7, pc}
   1c8b8:	strtmi	r9, [r8], -r1
   1c8bc:			; <UNDEFINED> instruction: 0xf7ea4479
   1c8c0:	orrlt	lr, r0, r0, ror #24
   1c8c4:	strtmi	r4, [r8], -r7, lsr #19
   1c8c8:			; <UNDEFINED> instruction: 0xf7ea4479
   1c8cc:	cmplt	r0, sl, asr ip
   1c8d0:	svceq	0x0000f1b8
   1c8d4:	sbcshi	pc, lr, r0
   1c8d8:			; <UNDEFINED> instruction: 0xf1bb9b01
   1c8dc:	svclt	0x00180f00
   1c8e0:			; <UNDEFINED> instruction: 0xf0402b00
   1c8e4:	bvc	8fcc48 <__read_chk@plt+0x8f571c>
   1c8e8:	adcsne	pc, fp, #64, 4
   1c8ec:			; <UNDEFINED> instruction: 0xf02382a2
   1c8f0:			; <UNDEFINED> instruction: 0xf0430303
   1c8f4:	eorvc	r0, r3, #201326592	; 0xc000000
   1c8f8:	blcs	bfaacc <__read_chk@plt+0xbf35a0>
   1c8fc:	ldmvc	r1!, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
   1c900:			; <UNDEFINED> instruction: 0xd1b8292f
   1c904:	beq	118d24 <__read_chk@plt+0x1117f8>
   1c908:			; <UNDEFINED> instruction: 0xf7ea4650
   1c90c:	pkhtbmi	lr, r0, r4, asr #27
   1c910:			; <UNDEFINED> instruction: 0xf0002800
   1c914:	blne	10fcc80 <__read_chk@plt+0x10f5754>
   1c918:	andsvc	pc, r0, #536870916	; 0x20000004
   1c91c:	svclt	0x00de4293
   1c920:	movwcs	r8, #803	; 0x323
   1c924:	blcc	9a94c <__read_chk@plt+0x93420>
   1c928:	adchi	pc, r0, r0, lsl #6
   1c92c:	ldrbmi	r2, [r0], -r0, asr #2
   1c930:	stcl	7, cr15, [r0, #936]	; 0x3a8
   1c934:			; <UNDEFINED> instruction: 0xf8c4b128
   1c938:	strmi	sl, [r2], ip
   1c93c:			; <UNDEFINED> instruction: 0xf80a2300
   1c940:			; <UNDEFINED> instruction: 0xf89a3b01
   1c944:	bl	feab494c <__read_chk@plt+0xfeaad420>
   1c948:	cmnlt	lr, r5, lsl #22
   1c94c:	ldc	7, cr15, [r8, #-936]!	; 0xfffffc58
   1c950:	stmdavs	r2, {r0, r1, r4, r6, r9, sl, lr}
   1c954:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   1c958:			; <UNDEFINED> instruction: 0xf813701a
   1c95c:	cdpcs	15, 0, cr6, cr0, cr1, {0}
   1c960:			; <UNDEFINED> instruction: 0xf89ad1f7
   1c964:	blcs	16e896c <__read_chk@plt+0x16e1440>
   1c968:	adcshi	pc, sl, r0
   1c96c:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
   1c970:			; <UNDEFINED> instruction: 0xf8c4459b
   1c974:	svclt	0x00d8a010
   1c978:	andslt	pc, r6, r4, lsr #17
   1c97c:			; <UNDEFINED> instruction: 0x4650dc76
   1c980:			; <UNDEFINED> instruction: 0xf7ea213a
   1c984:			; <UNDEFINED> instruction: 0xb150ed98
   1c988:	andcs	r2, sl, #0, 2
   1c98c:	blne	9a994 <__read_chk@plt+0x93468>
   1c990:	bl	fe2da93c <__read_chk@plt+0xfe2d3410>
   1c994:			; <UNDEFINED> instruction: 0xf0437a23
   1c998:	eorvc	r0, r3, #32, 6	; 0x80000000
   1c99c:	stmdbvs	r0!, {r5, r7, r9, pc}
   1c9a0:			; <UNDEFINED> instruction: 0xf90cf7fe
   1c9a4:	blle	18641c0 <__read_chk@plt+0x185cc94>
   1c9a8:	ldrtmi	r6, [r0], -r6, lsr #18
   1c9ac:	b	fec5a95c <__read_chk@plt+0xfec53430>
   1c9b0:	cmple	fp, r8, lsr #5
   1c9b4:	svceq	0x0000f1b8
   1c9b8:			; <UNDEFINED> instruction: 0xf898d07c
   1c9bc:	blcs	289c4 <__read_chk@plt+0x21498>
   1c9c0:	teqcs	pc, r8, ror r0	; <UNPREDICTABLE>
   1c9c4:			; <UNDEFINED> instruction: 0xf7ea4640
   1c9c8:			; <UNDEFINED> instruction: 0x4605ed76
   1c9cc:	movwcs	fp, #272	; 0x110
   1c9d0:	blcc	9a9ec <__read_chk@plt+0x934c0>
   1c9d4:			; <UNDEFINED> instruction: 0xf8c44640
   1c9d8:			; <UNDEFINED> instruction: 0xf7fe801c
   1c9dc:	cdpne	8, 0, cr15, cr6, cr15, {7}
   1c9e0:	strbmi	sp, [r0], -r4, asr #22
   1c9e4:	b	fe55a994 <__read_chk@plt+0xfe553468>
   1c9e8:	teqle	pc, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   1c9ec:	rsble	r2, r0, r0, lsl #26
   1c9f0:	blcs	3aaa4 <__read_chk@plt+0x33578>
   1c9f4:			; <UNDEFINED> instruction: 0xf104d05d
   1c9f8:	ands	r0, r8, r4, lsr #20
   1c9fc:	andcs	r2, r1, r4, lsl r1
   1ca00:	cdp	7, 3, cr15, cr12, cr9, {7}
   1ca04:	umaalvs	fp, r5, r0, r3
   1ca08:			; <UNDEFINED> instruction: 0xf1b89001
   1ca0c:	rsbsle	r0, pc, r0, lsl #30
   1ca10:			; <UNDEFINED> instruction: 0xf7fe4640
   1ca14:	blls	9ad68 <__read_chk@plt+0x9383c>
   1ca18:	vmlal.s8	q9, d0, d0
   1ca1c:	stmib	r3, {r1, r4, r7, pc}^
   1ca20:			; <UNDEFINED> instruction: 0xf8ca8002
   1ca24:	ldrmi	r3, [sl], r0
   1ca28:	suble	r2, r2, r0, lsl #28
   1ca2c:			; <UNDEFINED> instruction: 0x21264635
   1ca30:			; <UNDEFINED> instruction: 0xf7ea4628
   1ca34:	strmi	lr, [r6], -r0, asr #26
   1ca38:			; <UNDEFINED> instruction: 0xf04fb118
   1ca3c:			; <UNDEFINED> instruction: 0xf8060300
   1ca40:	teqcs	sp, r1, lsl #22
   1ca44:			; <UNDEFINED> instruction: 0xf7ea4628
   1ca48:			; <UNDEFINED> instruction: 0x4680ed36
   1ca4c:			; <UNDEFINED> instruction: 0xf04fb118
   1ca50:			; <UNDEFINED> instruction: 0xf8080300
   1ca54:	strtmi	r3, [r8], -r1, lsl #22
   1ca58:			; <UNDEFINED> instruction: 0xf8b0f7fe
   1ca5c:	bleq	59124 <__read_chk@plt+0x51bf8>
   1ca60:	strtmi	sp, [r8], -r4, lsl #22
   1ca64:	b	155aa14 <__read_chk@plt+0x15534e8>
   1ca68:	sbcle	r4, r7, r8, asr r5
   1ca6c:	strcs	r6, [lr, #-2108]!	; 0xfffff7c4
   1ca70:	strcs	lr, [lr, #-0]!
   1ca74:			; <UNDEFINED> instruction: 0xf7ff4620
   1ca78:	blmi	f1c444 <__read_chk@plt+0xf14f18>
   1ca7c:	eorsvs	r2, sl, r0, lsl #4
   1ca80:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1ca84:			; <UNDEFINED> instruction: 0x06006818
   1ca88:	rscsmi	pc, lr, r0
   1ca8c:	andlt	r4, r3, r8, lsr #6
   1ca90:	svchi	0x00f0e8bd
   1ca94:	svceq	0x0000f1ba
   1ca98:	mcrge	4, 7, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   1ca9c:	strcs	r6, [pc, #-2108]!	; 1c268 <__read_chk@plt+0x14d3c>
   1caa0:	bvc	916a48 <__read_chk@plt+0x90f51c>
   1caa4:	rsbmi	pc, fp, #69206016	; 0x4200000
   1caa8:			; <UNDEFINED> instruction: 0xf04382a2
   1caac:	eorvc	r0, r3, #67108864	; 0x4000000
   1cab0:	stmdbvs	r6!, {r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   1cab4:			; <UNDEFINED> instruction: 0xf7fd4630
   1cab8:	stmdacs	r0, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   1cabc:	mcrge	4, 7, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   1cac0:	andlt	r2, r3, r0
   1cac4:	svchi	0x00f0e8bd
   1cac8:			; <UNDEFINED> instruction: 0xf7ea4650
   1cacc:	bl	fead735c <__read_chk@plt+0xfeacfe30>
   1cad0:	vcgt.s8	d16, d2, d5
   1cad4:	ldrmi	r7, [r8], #-528	; 0xfffffdf0
   1cad8:	sfmle	f4, 2, [r7], {144}	; 0x90
   1cadc:	str	r8, [r5, -r0, lsr #6]!
   1cae0:			; <UNDEFINED> instruction: 0x4650215d
   1cae4:	stcl	7, cr15, [r6], #936	; 0x3a8
   1cae8:			; <UNDEFINED> instruction: 0xf43f2800
   1caec:	vrecps.f32	d26, d2, d31
   1caf0:	ldrmi	r7, [r3, #528]	; 0x210
   1caf4:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
   1caf8:	blvs	9ab00 <__read_chk@plt+0x935d4>
   1cafc:	ldfles	f6, [r5], #140	; 0x8c
   1cb00:	blne	16fb390 <__read_chk@plt+0x16f3e64>
   1cb04:	rschi	r4, r3, #136314880	; 0x8200000
   1cb08:	movweq	pc, #32834	; 0x8042	; <UNPREDICTABLE>
   1cb0c:	ldr	r7, [r6, -r3, lsr #4]!
   1cb10:			; <UNDEFINED> instruction: 0xf7ea4628
   1cb14:	blls	97314 <__read_chk@plt+0x8fde8>
   1cb18:			; <UNDEFINED> instruction: 0xf8c32201
   1cb1c:	tstvs	sl, ip
   1cb20:	addsvs	r4, r8, r8, lsr #8
   1cb24:	blmi	456920 <__read_chk@plt+0x44f3f4>
   1cb28:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1cb2c:			; <UNDEFINED> instruction: 0xf7e9681c
   1cb30:	stmdacs	r0, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
   1cb34:	strteq	sp, [r4], -r4, asr #1
   1cb38:			; <UNDEFINED> instruction: 0xf004b283
   1cb3c:	tstmi	r8, #254	; 0xfe
   1cb40:	ldrmi	lr, [r8], -r5, lsr #15
   1cb44:			; <UNDEFINED> instruction: 0xf7ea252e
   1cb48:	ldmdavs	ip!, {r4, r5, r7, r9, fp, sp, lr, pc}
   1cb4c:	svclt	0x0000e792
   1cb50:	muleq	r4, r8, r0
   1cb54:	andeq	r0, r3, lr, lsl #25
   1cb58:	andeq	r9, r2, r2, asr #29
   1cb5c:	andeq	r0, r3, ip, lsr #31
   1cb60:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   1cb64:	andeq	r1, r3, r8, ror #22
   1cb68:	andeq	r0, r0, r4, asr r7
   1cb6c:	str	r2, [pc], -r0, lsl #6
   1cb70:	subsle	r2, r1, r0, lsl #16
   1cb74:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
   1cb78:	cmncc	r8, #1610612740	; 0x60000004	; <UNPREDICTABLE>
   1cb7c:	cmpeq	r4, #207618048	; 0xc600000	; <UNPREDICTABLE>
   1cb80:	addsmi	r4, sl, #5242880	; 0x500000
   1cb84:	stmdbvs	r0, {r0, r3, r6, r8, ip, lr, pc}
   1cb88:			; <UNDEFINED> instruction: 0xb128460c
   1cb8c:	strtmi	r4, [fp], -r8, lsr #20
   1cb90:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   1cb94:	svc	0x0030f7e9
   1cb98:			; <UNDEFINED> instruction: 0xb1286968
   1cb9c:	strtmi	r4, [fp], -r5, lsr #20
   1cba0:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   1cba4:	svc	0x0028f7e9
   1cba8:	stmiavs	r9!, {r8, r9, sp}
   1cbac:	adcsmi	pc, pc, r0, asr #4
   1cbb0:			; <UNDEFINED> instruction: 0xf7fe461a
   1cbb4:	blx	fed5be78 <__read_chk@plt+0xfed5494c>
   1cbb8:	stmdbvs	r8!, {r2, r7, r8, ip, sp, lr, pc}
   1cbbc:	stmdacs	r0, {r0, r3, r6, r8, fp}
   1cbc0:	tstcs	r0, r8, lsl #30
   1cbc4:	stmdbvs	r8!, {r0, r3, r5, r8, r9, fp, ip, sp, pc}^
   1cbc8:			; <UNDEFINED> instruction: 0xf7eab108
   1cbcc:	bvs	a9781c <__read_chk@plt+0xa902f0>
   1cbd0:	sbcmi	pc, r4, r0, asr #4
   1cbd4:	stc2	7, cr15, [r0, #1016]	; 0x3f8
   1cbd8:			; <UNDEFINED> instruction: 0xf64b6a68
   1cbdc:			; <UNDEFINED> instruction: 0xf6cd63ef
   1cbe0:	eorvs	r6, fp, sp, lsr #7
   1cbe4:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
   1cbe8:	cmplt	r4, ip, lsr #23
   1cbec:	stmdavs	r4!, {r0, r1, r5, r9, sl, lr}
   1cbf0:			; <UNDEFINED> instruction: 0xf7ea6858
   1cbf4:	blvs	fea57564 <__read_chk@plt+0xfea50038>
   1cbf8:	b	15daba8 <__read_chk@plt+0x15d367c>
   1cbfc:	stccs	3, cr6, [r0], {172}	; 0xac
   1cc00:	bvs	ffa513d8 <__read_chk@plt+0xffa49eac>
   1cc04:	b	145abb4 <__read_chk@plt+0x1453688>
   1cc08:	pop	{r3, r5, r9, sl, lr}
   1cc0c:			; <UNDEFINED> instruction: 0xf7ea4038
   1cc10:			; <UNDEFINED> instruction: 0xf7eaba49
   1cc14:	ldrb	lr, [r6, lr, ror #21]
   1cc18:	blmi	1ee9e0 <__read_chk@plt+0x1e74b4>
   1cc1c:	adcsmi	pc, r6, #64, 4
   1cc20:	stmdami	r7, {r1, r2, r8, fp, lr}
   1cc24:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1cc28:	ldrbtmi	r3, [r8], #-876	; 0xfffffc94
   1cc2c:	ldc2l	0, cr15, [ip], #-104	; 0xffffff98
   1cc30:			; <UNDEFINED> instruction: 0xffffe91b
   1cc34:			; <UNDEFINED> instruction: 0xffffe90b
   1cc38:	andeq	r1, r3, r4, asr r1
   1cc3c:	ldrdeq	r0, [r3], -r6
   1cc40:	andeq	r0, r3, sl, ror #17
   1cc44:			; <UNDEFINED> instruction: 0x460fb5f8
   1cc48:			; <UNDEFINED> instruction: 0xf7ea4605
   1cc4c:	ldrtmi	lr, [fp], -r2, ror #18
   1cc50:	strmi	r4, [r2], -r9, lsr #12
   1cc54:			; <UNDEFINED> instruction: 0xf7fe2000
   1cc58:	strmi	pc, [r6], -r3, lsr #23
   1cc5c:			; <UNDEFINED> instruction: 0xf7e93001
   1cc60:			; <UNDEFINED> instruction: 0x4604eef0
   1cc64:			; <UNDEFINED> instruction: 0x4628b150
   1cc68:	ldmdb	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cc6c:			; <UNDEFINED> instruction: 0x4629463b
   1cc70:	strtmi	r4, [r0], -r2, lsl #12
   1cc74:	blx	fe55ac76 <__read_chk@plt+0xfe55374a>
   1cc78:	strpl	r2, [r3, #768]!	; 0x300
   1cc7c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1cc80:	strdlt	fp, [r3], r0
   1cc84:			; <UNDEFINED> instruction: 0x46064613
   1cc88:	strmi	r9, [pc], -r1, lsl #4
   1cc8c:	strmi	r4, [r1], -sl, lsl #12
   1cc90:			; <UNDEFINED> instruction: 0xf7fe2000
   1cc94:	strmi	pc, [r5], -r5, lsl #23
   1cc98:			; <UNDEFINED> instruction: 0xf7e93001
   1cc9c:			; <UNDEFINED> instruction: 0x4604eed2
   1cca0:	blls	89168 <__read_chk@plt+0x81c3c>
   1cca4:			; <UNDEFINED> instruction: 0x4631463a
   1cca8:	blx	1edacaa <__read_chk@plt+0x1ed377e>
   1ccac:	strbpl	r2, [r3, #-768]!	; 0xfffffd00
   1ccb0:	andlt	r4, r3, r0, lsr #12
   1ccb4:	svclt	0x0000bdf0
   1ccb8:	blvs	fe14a1a0 <__read_chk@plt+0xfe142c74>
   1ccbc:			; <UNDEFINED> instruction: 0x460db15c
   1ccc0:	stmdavs	r4!, {r0, sp, lr, pc}
   1ccc4:			; <UNDEFINED> instruction: 0xf104b13c
   1ccc8:	strtmi	r0, [r9], -r8
   1cccc:	b	165ac7c <__read_chk@plt+0x1653750>
   1ccd0:	mvnsle	r2, r0, lsl #16
   1ccd4:	strtmi	r6, [r0], -r4, ror #16
   1ccd8:	svclt	0x0000bd38
   1ccdc:	ldrlt	r6, [r0, #-2947]	; 0xfffff47d
   1cce0:			; <UNDEFINED> instruction: 0xb1ab4604
   1cce4:	ldmdavs	fp, {r9, sp}
   1cce8:	andcc	r4, r1, #17825792	; 0x1100000
   1ccec:	mvnsle	r2, r0, lsl #22
   1ccf0:	smlabbcs	r4, r8, ip, r1
   1ccf4:	stcl	7, cr15, [r2], {233}	; 0xe9
   1ccf8:	blvs	fe909220 <__read_chk@plt+0xfe901cf4>
   1ccfc:	svcne	0x0002b13b
   1cd00:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
   1cd04:			; <UNDEFINED> instruction: 0xf842681b
   1cd08:	blcs	24920 <__read_chk@plt+0x1d3f4>
   1cd0c:	ldfltd	f5, [r0, #-992]	; 0xfffffc20
   1cd10:	strb	r2, [lr, r1]!
   1cd14:	mvnsmi	lr, #737280	; 0xb4000
   1cd18:	orrvs	r2, r2, r0, lsl #4
   1cd1c:	msreq	CPSR_fx, #111	; 0x6f
   1cd20:	addslt	r4, sp, r1, lsl #21
   1cd24:	strcs	r6, [r1], -r3, asr #2
   1cd28:	ldrbtmi	r4, [sl], #-2944	; 0xfffff480
   1cd2c:	svcmi	0x00804604
   1cd30:	ldrbtmi	r5, [pc], #-2259	; 1cd38 <__read_chk@plt+0x1580c>
   1cd34:	tstls	fp, #1769472	; 0x1b0000
   1cd38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cd3c:	stmiavs	r0, {r1, r2, r8, sp, lr}^
   1cd40:	cdp	7, 8, cr15, cr10, cr9, {7}
   1cd44:			; <UNDEFINED> instruction: 0xd01942b0
   1cd48:			; <UNDEFINED> instruction: 0x4635497a
   1cd4c:	ldmdami	fp!, {r1, r3, r4, r5, r6, r9, fp, lr}^
   1cd50:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1cd54:	ldrbtmi	r3, [r8], #-376	; 0xfffffe88
   1cd58:	blx	1658dc8 <__read_chk@plt+0x165189c>
   1cd5c:	teqeq	ip, #111	; 0x6f	; <UNPREDICTABLE>
   1cd60:	bmi	1df52f4 <__read_chk@plt+0x1deddc8>
   1cd64:	ldrbtmi	r4, [sl], #-2929	; 0xfffff48f
   1cd68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cd6c:	subsmi	r9, sl, fp, lsl fp
   1cd70:	sbcshi	pc, r5, r0, asr #32
   1cd74:	andslt	r4, sp, r8, lsr #12
   1cd78:	mvnshi	lr, #12386304	; 0xbd0000
   1cd7c:	strmi	sl, [r5], -r3, lsl #18
   1cd80:			; <UNDEFINED> instruction: 0xf7ea68e0
   1cd84:	strmi	lr, [r6], -ip, lsl #23
   1cd88:	cmnle	r5, r0, lsl #16
   1cd8c:	ldrdhi	pc, [ip], -sp
   1cd90:	svceq	0x0000f1b8
   1cd94:	stmibvs	r7!, {r2, r3, r4, r5, r6, r8, ip, lr, pc}^
   1cd98:	subsle	r2, r7, r0, lsl #30
   1cd9c:	ldrtmi	r2, [r8], -lr, lsr #2
   1cda0:	bl	fe25ad50 <__read_chk@plt+0xfe253824>
   1cda4:	subsle	r2, r1, r0, lsl #16
   1cda8:	stmdbge	r4, {r5, r6, r7, fp, sp, lr}
   1cdac:	ldmdb	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cdb0:	strmi	r9, [r6], -r4, lsl #22
   1cdb4:	subsle	r2, r5, r0, lsl #22
   1cdb8:			; <UNDEFINED> instruction: 0xf7e9a805
   1cdbc:	stmdacs	r0, {r1, r4, r5, r7, fp, sp, lr, pc}
   1cdc0:	stmdals	r5, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, lr, pc}
   1cdc4:	ldrtmi	r2, [r1], -r0, lsl #4
   1cdc8:	ldmdb	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1cdcc:	vmlal.s8	q9, d0, d0
   1cdd0:	stmdals	r5, {r1, r7, pc}
   1cdd4:			; <UNDEFINED> instruction: 0xf7e94639
   1cdd8:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1cddc:	stmdals	r5, {r1, r2, r3, r5, r6, ip, lr, pc}
   1cde0:	b	9dad8c <__read_chk@plt+0x9d3860>
   1cde4:	svceq	0x0000f1b8
   1cde8:	addshi	pc, fp, r0, asr #32
   1cdec:			; <UNDEFINED> instruction: 0xf8c44645
   1cdf0:			; <UNDEFINED> instruction: 0xf8d48014
   1cdf4:			; <UNDEFINED> instruction: 0xf1b88020
   1cdf8:	adcsle	r0, r2, r0, lsl #30
   1cdfc:			; <UNDEFINED> instruction: 0xe010f8dd
   1ce00:	svceq	0x0000f1be
   1ce04:	addhi	pc, r9, r0
   1ce08:	bge	447228 <__read_chk@plt+0x43fcfc>
   1ce0c:	stmdbeq	r4, {r1, r2, r8, ip, sp, lr, pc}
   1ce10:			; <UNDEFINED> instruction: 0xf8562300
   1ce14:			; <UNDEFINED> instruction: 0xf859c033
   1ce18:	movwcc	r0, #4147	; 0x1033
   1ce1c:			; <UNDEFINED> instruction: 0xf841459e
   1ce20:			; <UNDEFINED> instruction: 0xf842cf04
   1ce24:	andle	r0, r1, r4, lsl #30
   1ce28:	mvnsle	r2, r9, lsl #22
   1ce2c:	tstcs	r0, ip, lsl sl
   1ce30:	orreq	lr, r3, #2048	; 0x800
   1ce34:	ldrtmi	r4, [sl], -r0, lsr #12
   1ce38:	mrrcne	8, 4, pc, r4, cr3	; <UNPREDICTABLE>
   1ce3c:	stcne	8, cr15, [ip], #-268	; 0xfffffef4
   1ce40:	blge	20728c <__read_chk@plt+0x1ffd60>
   1ce44:	strtmi	r9, [r9], -r0, lsl #2
   1ce48:	str	r4, [sl, r0, asr #15]
   1ce4c:			; <UNDEFINED> instruction: 0xf04f493d
   1ce50:	bmi	f5ee5c <__read_chk@plt+0xf57930>
   1ce54:	ldrbtmi	r4, [r9], #-2109	; 0xfffff7c3
   1ce58:	cmncc	r8, sl, ror r4
   1ce5c:			; <UNDEFINED> instruction: 0xf01a4478
   1ce60:	sbfx	pc, r5, #19, #2
   1ce64:	bmi	eef354 <__read_chk@plt+0xee7e28>
   1ce68:	ldrbtmi	r4, [r9], #-2107	; 0xfffff7c5
   1ce6c:	cmncc	r8, sl, ror r4
   1ce70:			; <UNDEFINED> instruction: 0xf01a4478
   1ce74:	ldrb	pc, [r4, -fp, asr #19]!	; <UNPREDICTABLE>
   1ce78:	ldc	7, cr15, [lr, #-932]	; 0xfffffc5c
   1ce7c:			; <UNDEFINED> instruction: 0x46a84937
   1ce80:	cmncc	r8, r9, ror r4
   1ce84:	ldmdami	r6!, {r1, r9, sl, lr}
   1ce88:			; <UNDEFINED> instruction: 0xf01a4478
   1ce8c:			; <UNDEFINED> instruction: 0xe782f9bf
   1ce90:			; <UNDEFINED> instruction: 0x46424b34
   1ce94:	ldrbtmi	r4, [fp], #-2100	; 0xfffff7cc
   1ce98:	ldmdaeq	r8!, {r0, r1, r8, ip, sp, lr, pc}^
   1ce9c:			; <UNDEFINED> instruction: 0x46414478
   1cea0:			; <UNDEFINED> instruction: 0xf9b4f01a
   1cea4:	bge	182eb8 <__read_chk@plt+0x17b98c>
   1cea8:			; <UNDEFINED> instruction: 0x46294633
   1ceac:	cdp	7, 13, cr15, cr8, cr9, {7}
   1ceb0:	blls	109b98 <__read_chk@plt+0x10266c>
   1ceb4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1ceb8:	strb	r6, [ip, -r3, lsr #3]!
   1cebc:	bmi	b2f370 <__read_chk@plt+0xb27e44>
   1cec0:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
   1cec4:	cmncc	r8, sl, ror r4
   1cec8:			; <UNDEFINED> instruction: 0xf01a4478
   1cecc:	stmdals	r5, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   1ced0:	stmib	lr!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ced4:			; <UNDEFINED> instruction: 0xf7e9e78d
   1ced8:	stmdbmi	r7!, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1cedc:	ldrbtmi	r4, [r9], #-2599	; 0xfffff5d9
   1cee0:	ldrbtmi	r3, [sl], #-376	; 0xfffffe88
   1cee4:	stmdami	r6!, {r0, r1, r9, sl, lr}
   1cee8:			; <UNDEFINED> instruction: 0xf01a4478
   1ceec:	stmdals	r5, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   1cef0:			; <UNDEFINED> instruction: 0xf7e94639
   1cef4:	stmdacs	r0, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   1cef8:	stmdals	r5, {r5, r6, r7, ip, lr, pc}
   1cefc:	ldmib	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1cf00:	stmdami	r0!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   1cf04:	bls	16e810 <__read_chk@plt+0x1672e4>
   1cf08:			; <UNDEFINED> instruction: 0xf01a4478
   1cf0c:	blmi	7db448 <__read_chk@plt+0x7d3f1c>
   1cf10:	ldmpl	fp!, {r0, r2, fp, ip, pc}^
   1cf14:			; <UNDEFINED> instruction: 0x4798681b
   1cf18:	ldrbtmi	lr, [r3], -fp, asr #15
   1cf1c:			; <UNDEFINED> instruction: 0xf7e9e786
   1cf20:			; <UNDEFINED> instruction: 0x4645ed5a
   1cf24:	svclt	0x0000e765
   1cf28:	andeq	r9, r4, r6, lsl fp
   1cf2c:	andeq	r0, r0, r0, asr r7
   1cf30:	andeq	r9, r4, lr, lsl #22
   1cf34:	andeq	r1, r3, r8, lsr #32
   1cf38:	andeq	r0, r3, lr, lsl #22
   1cf3c:	muleq	r3, r2, fp
   1cf40:	ldrdeq	r9, [r4], -sl
   1cf44:	andeq	r0, r3, r2, lsr #30
   1cf48:	andeq	r0, r3, r8, lsr sl
   1cf4c:	andeq	r0, r3, ip, lsl #21
   1cf50:	andeq	r0, r3, lr, lsl #30
   1cf54:	andeq	r0, r3, r8, lsr sl
   1cf58:	andeq	r0, r3, r8, ror sl
   1cf5c:	strdeq	r0, [r3], -r8
   1cf60:	andeq	r0, r3, r0, ror #20
   1cf64:	andeq	r0, r3, r2, ror #29
   1cf68:	andeq	r0, r3, r0, ror #19
   1cf6c:			; <UNDEFINED> instruction: 0x00030eb6
   1cf70:	andeq	r0, r3, ip, lsr #20
   1cf74:	andeq	r0, r3, r0, lsr #20
   1cf78:	muleq	r3, sl, lr
   1cf7c:	andeq	r0, r3, r6, ror #19
   1cf80:	strdeq	r0, [r3], -ip
   1cf84:	andeq	r0, r3, r0, ror #19
   1cf88:	andeq	r0, r0, r0, lsl #15
   1cf8c:	svcmi	0x00f0e92d
   1cf90:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   1cf94:	strmi	r8, [r4], -r2, lsl #22
   1cf98:	blcs	ff75b31c <__read_chk@plt+0xff753df0>
   1cf9c:	andcs	r4, r1, pc, lsl #12
   1cfa0:	ldrbtmi	r2, [sl], #-316	; 0xfffffec4
   1cfa4:	movwls	fp, #41117	; 0xa09d
   1cfa8:	blcc	ff45b32c <__read_chk@plt+0xff453e00>
   1cfac:	ldmib	sp, {r3, sl, ip, pc}^
   1cfb0:	ldmpl	r3, {r0, r1, r3, r5, r8, sl, sp, pc}^
   1cfb4:	ldrsbthi	pc, [r4], sp	; <UNPREDICTABLE>
   1cfb8:	tstls	fp, #1769472	; 0x1b0000
   1cfbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cfc0:	movwls	r9, #47912	; 0xbb28
   1cfc4:			; <UNDEFINED> instruction: 0x9329e9dd
   1cfc8:			; <UNDEFINED> instruction: 0xf7e99306
   1cfcc:			; <UNDEFINED> instruction: 0xf8dfeb58
   1cfd0:	ldrbtmi	r3, [fp], #-2992	; 0xfffff450
   1cfd4:	stmdacs	r0, {r0, r3, r8, r9, ip, pc}
   1cfd8:	ldrbthi	pc, [r6], -r0	; <UNPREDICTABLE>
   1cfdc:	addvs	r4, r7, #4, 12	; 0x400000
   1cfe0:	cmncc	r8, #1610612740	; 0x60000004	; <UNPREDICTABLE>
   1cfe4:			; <UNDEFINED> instruction: 0xf6c64650
   1cfe8:			; <UNDEFINED> instruction: 0xf8c40354
   1cfec:	eorvs	r9, r3, r4, lsr r0
   1cff0:			; <UNDEFINED> instruction: 0xff6ef7fe
   1cff4:	vqshlu.s8	d20, d17, #1
   1cff8:	andcs	r1, r0, #0, 6
   1cffc:			; <UNDEFINED> instruction: 0xf1046220
   1d000:			; <UNDEFINED> instruction: 0xf7ff0024
   1d004:	strmi	pc, [r6], -r5, asr #23
   1d008:			; <UNDEFINED> instruction: 0xf0402800
   1d00c:	ldmib	r4, {r0, r2, r4, r5, r6, r8, pc}^
   1d010:	bvc	6e5c38 <__read_chk@plt+0x6de70c>
   1d014:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
   1d018:			; <UNDEFINED> instruction: 0xf0002a00
   1d01c:	blvs	5fd9c0 <__read_chk@plt+0x5f6494>
   1d020:	ldmvs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}^
   1d024:			; <UNDEFINED> instruction: 0xf0002b00
   1d028:			; <UNDEFINED> instruction: 0xf8df84e0
   1d02c:	ldrbtmi	r3, [fp], #-2904	; 0xfffff4a8
   1d030:	blcs	370a4 <__read_chk@plt+0x2fb78>
   1d034:	addhi	pc, lr, #64	; 0x40
   1d038:	ldrbeq	r6, [r9, -r3, ror #22]
   1d03c:	rsbhi	pc, fp, #0, 2
   1d040:	ldmdbvs	sl, {r0, r1, r5, r6, r9, fp, sp, lr}
   1d044:	ldmdavc	r2, {r2, r3, r9, ip, pc}
   1d048:			; <UNDEFINED> instruction: 0xf0002a00
   1d04c:	bhi	fe6bd7a8 <__read_chk@plt+0xfe6b627c>
   1d050:	bcs	3b8c4 <__read_chk@plt+0x34398>
   1d054:	subscs	fp, r0, #8, 30
   1d058:	ldreq	r9, [sl, pc, lsl #4]
   1d05c:	addhi	pc, r7, #0, 2
   1d060:	blcs	43c80 <__read_chk@plt+0x3c754>
   1d064:	cmnhi	r0, r0	; <UNPREDICTABLE>
   1d068:	blcs	3b0dc <__read_chk@plt+0x33bb0>
   1d06c:	msrhi	SPSR_fs, r0
   1d070:	beq	11594ac <__read_chk@plt+0x1151f80>
   1d074:	ldrmi	r2, [sl], -r0, lsl #6
   1d078:	ldrbmi	r9, [r0], -r6, lsl #18
   1d07c:	blx	fe25b082 <__read_chk@plt+0xfe253b56>
   1d080:	strmi	fp, [r1], r3, lsl #5
   1d084:			; <UNDEFINED> instruction: 0xf0002b2f
   1d088:			; <UNDEFINED> instruction: 0xf1b98182
   1d08c:			; <UNDEFINED> instruction: 0xf0400f00
   1d090:	lfmls	f0, 1, [r1, #-640]	; 0xfffffd80
   1d094:	bne	ffc5b418 <__read_chk@plt+0xffc53eec>
   1d098:	ldrdge	pc, [r4], -r5
   1d09c:			; <UNDEFINED> instruction: 0x46504479
   1d0a0:	stmda	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d0a4:			; <UNDEFINED> instruction: 0xf0402800
   1d0a8:	stmiavs	fp!, {r0, r1, r3, r4, r5, sl, pc}^
   1d0ac:			; <UNDEFINED> instruction: 0xb1a3930e
   1d0b0:			; <UNDEFINED> instruction: 0xf7fd4618
   1d0b4:	blls	49c6c8 <__read_chk@plt+0x49519c>
   1d0b8:			; <UNDEFINED> instruction: 0x460868d9
   1d0bc:			; <UNDEFINED> instruction: 0xf7e99107
   1d0c0:	stmdbls	r7, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
   1d0c4:			; <UNDEFINED> instruction: 0xf8df4602
   1d0c8:	ldrbtmi	r0, [r8], #-2756	; 0xfffff53c
   1d0cc:	ldc2	7, cr15, [ip], #-1016	; 0xfffffc08
   1d0d0:	stmdacs	r0, {r1, r2, r3, ip, pc}
   1d0d4:	strhi	pc, [r8, #-0]
   1d0d8:	stmdbvs	r8!, {r0, r4, r8, sl, fp, ip, pc}
   1d0dc:	ldmdblt	r3, {r0, r1, fp, ip, sp, lr}
   1d0e0:	beq	feb5b464 <__read_chk@plt+0xfeb53f38>
   1d0e4:	bhi	fea6e2cc <__read_chk@plt+0xfea66da0>
   1d0e8:	smladls	r0, r0, fp, sl
   1d0ec:	stmdbcs	r0, {r0, r8, sl, sp}
   1d0f0:			; <UNDEFINED> instruction: 0xf04f9301
   1d0f4:	blvs	189dcfc <__read_chk@plt+0x18967d0>
   1d0f8:	cmpcs	r0, r8, lsl #30
   1d0fc:			; <UNDEFINED> instruction: 0xff18f7fd
   1d100:	ldmdals	r1, {r0, r1, r2, r9, sl, lr}
   1d104:	blx	adb10a <__read_chk@plt+0xad3bde>
   1d108:			; <UNDEFINED> instruction: 0xf0402f00
   1d10c:	ldmdbls	r0, {r0, r3, r7, r8, pc}
   1d110:	rsbvc	pc, lr, r0, asr #4
   1d114:	blx	ffc5b116 <__read_chk@plt+0xffc53bea>
   1d118:	stmdacs	r0, {r5, r7, sp, lr}
   1d11c:	mvnhi	pc, #0
   1d120:	bvc	6f7ab4 <__read_chk@plt+0x6f0588>
   1d124:	movweq	pc, #8195	; 0x2003	; <UNPREDICTABLE>
   1d128:	rsbsle	r2, lr, r0, lsl #26
   1d12c:			; <UNDEFINED> instruction: 0xf0002b00
   1d130:	blls	2bd728 <__read_chk@plt+0x2b61fc>
   1d134:	ldrmi	r9, [sl], -ip, lsl #18
   1d138:	svclt	0x00082b00
   1d13c:	blls	3ae96c <__read_chk@plt+0x3a7440>
   1d140:	blcs	2e9a4 <__read_chk@plt+0x27478>
   1d144:	strhi	pc, [r1], #0
   1d148:	bls	403d88 <__read_chk@plt+0x3fc85c>
   1d14c:			; <UNDEFINED> instruction: 0xf8df4639
   1d150:	movwls	r0, #6724	; 0x1a44
   1d154:	ldrbtmi	r4, [r8], #-1595	; 0xfffff9c5
   1d158:			; <UNDEFINED> instruction: 0xf7e99200
   1d15c:			; <UNDEFINED> instruction: 0x4605eb7c
   1d160:			; <UNDEFINED> instruction: 0xf7e9980e
   1d164:	stccs	15, cr14, [r0, #-648]	; 0xfffffd78
   1d168:	bichi	pc, fp, #0
   1d16c:	bcc	a5b4f0 <__read_chk@plt+0xa53fc4>
   1d170:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1d174:	blvs	190b5c8 <__read_chk@plt+0x190409c>
   1d178:	strle	r0, [r5, #-1819]	; 0xfffff8e5
   1d17c:	bne	75b500 <__read_chk@plt+0x753fd4>
   1d180:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1d184:			; <UNDEFINED> instruction: 0xf90cf01a
   1d188:	andcs	r2, r1, r0, lsr #2
   1d18c:	b	1ddb138 <__read_chk@plt+0x1dd3c0c>
   1d190:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1d194:	ldrhi	pc, [sp]
   1d198:	vadd.i8	d22, d16, d17
   1d19c:			; <UNDEFINED> instruction: 0xf7fd7093
   1d1a0:			; <UNDEFINED> instruction: 0xf8dffcf3
   1d1a4:			; <UNDEFINED> instruction: 0xf8c439fc
   1d1a8:	ldrbtmi	r9, [fp], #-24	; 0xffffffe8
   1d1ac:	andeq	pc, r0, r9, asr #17
   1d1b0:	ldrdeq	lr, [r2, -r3]
   1d1b4:	stm	sp, {r2, r3, r8, r9, fp, lr, pc}
   1d1b8:	strbmi	r0, [r8], -r3
   1d1bc:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d1c0:			; <UNDEFINED> instruction: 0xf7e94479
   1d1c4:			; <UNDEFINED> instruction: 0x4601eab4
   1d1c8:	stmdacs	r0, {r5, r6, r8, sp, lr}
   1d1cc:	strbthi	pc, [ip], #-0	; <UNPREDICTABLE>
   1d1d0:			; <UNDEFINED> instruction: 0xf7e94628
   1d1d4:	ldmdblt	r8, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
   1d1d8:			; <UNDEFINED> instruction: 0xf7ea6960
   1d1dc:	tstlt	r8, r4, lsl #16
   1d1e0:	bl	ffb5b18c <__read_chk@plt+0xffb53c60>
   1d1e4:			; <UNDEFINED> instruction: 0xf7e94628
   1d1e8:	blvs	1998f70 <__read_chk@plt+0x1991a44>
   1d1ec:			; <UNDEFINED> instruction: 0xf0254620
   1d1f0:	cmnvs	r3, #134217728	; 0x8000000
   1d1f4:			; <UNDEFINED> instruction: 0xfffaf7fe
   1d1f8:	strmi	r6, [r5], -r5, ror #6
   1d1fc:			; <UNDEFINED> instruction: 0xf7e96920
   1d200:	blvc	8d91e8 <__read_chk@plt+0x8d1cbc>
   1d204:			; <UNDEFINED> instruction: 0x61232300
   1d208:	andeq	pc, r0, #-1946157055	; 0x8c000001
   1d20c:			; <UNDEFINED> instruction: 0x732261e3
   1d210:			; <UNDEFINED> instruction: 0xf0402d00
   1d214:	stmdavs	r3!, {r5, sl, pc}^
   1d218:			; <UNDEFINED> instruction: 0xf0402bc8
   1d21c:	bvs	18fe468 <__read_chk@plt+0x18f6f3c>
   1d220:	strls	r9, [r6, #-1294]	; 0xfffffaf2
   1d224:			; <UNDEFINED> instruction: 0xf0037a1b
   1d228:	blcs	1de38 <__read_chk@plt+0x1690c>
   1d22c:	rscshi	pc, sp, r0
   1d230:	vst2.32	{d22-d23}, [pc :128], r1
   1d234:			; <UNDEFINED> instruction: 0xf7fd6004
   1d238:	bvs	91c4dc <__read_chk@plt+0x914fb0>
   1d23c:			; <UNDEFINED> instruction: 0xf8df68a1
   1d240:	ldmvs	r8, {r3, r5, r6, r8, fp, ip, sp, lr}^
   1d244:	ldmib	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d248:			; <UNDEFINED> instruction: 0xf8df6a23
   1d24c:	ldrbtmi	r1, [pc], #-2400	; 1d254 <__read_chk@plt+0x15d28>
   1d250:	ldmdbpl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d254:	ldrbtmi	r6, [r9], #-2264	; 0xfffff728
   1d258:	stmdb	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d25c:			; <UNDEFINED> instruction: 0xf8df6a23
   1d260:	ldrbtmi	r1, [sp], #-2388	; 0xfffff6ac
   1d264:	ldmdbls	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d268:	ldrbtmi	r6, [r9], #-2264	; 0xfffff728
   1d26c:	stmia	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d270:	bvs	8ee65c <__read_chk@plt+0x8e7130>
   1d274:			; <UNDEFINED> instruction: 0xf7e868d8
   1d278:			; <UNDEFINED> instruction: 0xf110ee7e
   1d27c:	svclt	0x00180f34
   1d280:	svceq	0x001cf110
   1d284:	svclt	0x000c4682
   1d288:	andcs	r2, r0, #268435456	; 0x10000000
   1d28c:	stmdacs	r0, {r0, r4, r5, r6, r7, ip, lr, pc}
   1d290:			; <UNDEFINED> instruction: 0x83b7f280
   1d294:	movweq	pc, #16416	; 0x4020	; <UNPREDICTABLE>
   1d298:			; <UNDEFINED> instruction: 0xf0403310
   1d29c:	bvs	8fe1c4 <__read_chk@plt+0x8f6c98>
   1d2a0:			; <UNDEFINED> instruction: 0xf7e968d8
   1d2a4:	ldrdls	lr, [r7], -sl
   1d2a8:	cdp	7, 4, cr15, cr6, cr8, {7}
   1d2ac:	svceq	0x0010f11a
   1d2b0:			; <UNDEFINED> instruction: 0xf000900d
   1d2b4:			; <UNDEFINED> instruction: 0xf8df81a8
   1d2b8:			; <UNDEFINED> instruction: 0xf8df1904
   1d2bc:	blls	1df6d4 <__read_chk@plt+0x1d81a8>
   1d2c0:	bls	36e4ac <__read_chk@plt+0x366f80>
   1d2c4:			; <UNDEFINED> instruction: 0xf0194478
   1d2c8:	blls	21d08c <__read_chk@plt+0x215b60>
   1d2cc:	tstle	r5, r0, ror fp
   1d2d0:	ldmeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d2d4:	ldrbtmi	r9, [r8], #-2316	; 0xfffff6f4
   1d2d8:			; <UNDEFINED> instruction: 0xff66f019
   1d2dc:			; <UNDEFINED> instruction: 0xf7e9980e
   1d2e0:			; <UNDEFINED> instruction: 0xf8dfeee4
   1d2e4:	bls	26b67c <__read_chk@plt+0x264150>
   1d2e8:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1d2ec:			; <UNDEFINED> instruction: 0xf007063f
   1d2f0:			; <UNDEFINED> instruction: 0xf04747fe
   1d2f4:			; <UNDEFINED> instruction: 0x463e0730
   1d2f8:	vcgt.s8	d18, d0, d0
   1d2fc:	stmiavs	r1!, {r0, r2, r3, r6, r7, ip, sp}
   1d300:			; <UNDEFINED> instruction: 0xf7fe461a
   1d304:	stmdbvs	r0!, {r0, r1, r2, r8, fp, ip, sp, lr, pc}
   1d308:			; <UNDEFINED> instruction: 0xf7e9b108
   1d30c:	stmdbvs	r0!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
   1d310:			; <UNDEFINED> instruction: 0xf7e9b108
   1d314:	vmax.f32	q15, q0, q15
   1d318:	bvs	869668 <__read_chk@plt+0x86213c>
   1d31c:			; <UNDEFINED> instruction: 0xf9dcf7fe
   1d320:			; <UNDEFINED> instruction: 0xf7e94620
   1d324:			; <UNDEFINED> instruction: 0xf8dfeec2
   1d328:			; <UNDEFINED> instruction: 0xf8df28a4
   1d32c:	ldrbtmi	r3, [sl], #-2128	; 0xfffff7b0
   1d330:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d334:	subsmi	r9, sl, fp, lsl fp
   1d338:	strbhi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
   1d33c:	andslt	r4, sp, r0, lsr r6
   1d340:	blhi	d863c <__read_chk@plt+0xd1110>
   1d344:	svchi	0x00f0e8bd
   1d348:			; <UNDEFINED> instruction: 0xf0126b62
   1d34c:	subsle	r0, r8, r1, lsl #6
   1d350:	ldmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1d354:			; <UNDEFINED> instruction: 0xf7ea4478
   1d358:	strmi	lr, [r3], r0, ror #16
   1d35c:			; <UNDEFINED> instruction: 0xf0002800
   1d360:	stmdavc	r3, {r0, r6, r7, pc}
   1d364:			; <UNDEFINED> instruction: 0xf0002b00
   1d368:	blls	1bd664 <__read_chk@plt+0x1b6138>
   1d36c:			; <UNDEFINED> instruction: 0xf47f2b00
   1d370:			; <UNDEFINED> instruction: 0xf10dae7f
   1d374:	ldrmi	r0, [sl], -r4, asr #20
   1d378:	ldrbmi	r4, [r0], -r1, lsl #12
   1d37c:	blx	25b380 <__read_chk@plt+0x253e54>
   1d380:	andslt	pc, r8, sp, asr #17
   1d384:	strmi	fp, [r1], r3, lsl #5
   1d388:			; <UNDEFINED> instruction: 0xf47f2b2f
   1d38c:	blls	1c8d8c <__read_chk@plt+0x1c1860>
   1d390:	stccs	8, cr7, [r0, #-116]	; 0xffffff8c
   1d394:	tsthi	sp, r0	; <UNPREDICTABLE>
   1d398:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1d39c:	cdp	3, 0, cr2, cr8, cr0, {0}
   1d3a0:			; <UNDEFINED> instruction: 0x4629aa10
   1d3a4:	sxtahmi	r4, sl, sl, ror #8
   1d3a8:			; <UNDEFINED> instruction: 0xb018f8dd
   1d3ac:			; <UNDEFINED> instruction: 0x4615461f
   1d3b0:	ldmiblt	pc, {r0, r2, r3, sp, lr, pc}^	; <UNPREDICTABLE>
   1d3b4:			; <UNDEFINED> instruction: 0xf7ea4628
   1d3b8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
   1d3bc:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
   1d3c0:	mulne	r1, fp, r8
   1d3c4:	bleq	997f8 <__read_chk@plt+0x922cc>
   1d3c8:			; <UNDEFINED> instruction: 0xf0002900
   1d3cc:	ldmdbcs	sl!, {r0, r2, r3, r4, r7, r8, r9, pc}
   1d3d0:	svccs	0x0000d1ef
   1d3d4:	rscshi	pc, sp, r0, asr #32
   1d3d8:	mulne	r1, fp, r8
   1d3dc:			; <UNDEFINED> instruction: 0xf0002900
   1d3e0:	ldmdbcs	sl!, {r3, r4, r5, r6, r7, pc}
   1d3e4:	rscshi	pc, r5, r0
   1d3e8:	bleq	9981c <__read_chk@plt+0x922f0>
   1d3ec:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   1d3f0:	rschi	pc, pc, r0, lsl #4
   1d3f4:	strb	r2, [r3, r1, lsl #14]!
   1d3f8:			; <UNDEFINED> instruction: 0x27dcf8df
   1d3fc:	andls	r4, ip, #2046820352	; 0x7a000000
   1d400:	movwls	lr, #26149	; 0x6625
   1d404:			; <UNDEFINED> instruction: 0x462ba810
   1d408:	strcs	r9, [r0, #-1792]	; 0xfffff900
   1d40c:	stmdbls	pc, {r0, ip, pc}	; <UNPREDICTABLE>
   1d410:			; <UNDEFINED> instruction: 0xf7fd980c
   1d414:	strls	pc, [lr, #-3469]	; 0xfffff273
   1d418:	svccs	0x00004607
   1d41c:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {1}
   1d420:	ldrtmi	r9, [lr], -lr, lsl #16
   1d424:	cdp	7, 4, cr15, cr0, cr9, {7}
   1d428:	blls	3171c8 <__read_chk@plt+0x30fc9c>
   1d42c:			; <UNDEFINED> instruction: 0xf0002b00
   1d430:	stmdals	fp, {r0, r1, r2, r4, r7, r9, pc}
   1d434:	svc	0x0004f7e9
   1d438:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1d43c:	subshi	pc, lr, #0
   1d440:	blx	fef5b43e <__read_chk@plt+0xfef53f12>
   1d444:			; <UNDEFINED> instruction: 0xf7e94628
   1d448:	strtmi	lr, [r9], -r4, ror #26
   1d44c:			; <UNDEFINED> instruction: 0xf8df4602
   1d450:	ldrbtmi	r0, [r8], #-1932	; 0xfffff874
   1d454:	blx	1e5b454 <__read_chk@plt+0x1e53f28>
   1d458:	strtmi	r4, [r8], -r3, lsl #12
   1d45c:			; <UNDEFINED> instruction: 0xf7e9930b
   1d460:	blls	318cf8 <__read_chk@plt+0x3117cc>
   1d464:			; <UNDEFINED> instruction: 0xf0002b00
   1d468:			; <UNDEFINED> instruction: 0xf8d48249
   1d46c:			; <UNDEFINED> instruction: 0xf8daa024
   1d470:			; <UNDEFINED> instruction: 0x4608101c
   1d474:			; <UNDEFINED> instruction: 0xf7e99107
   1d478:			; <UNDEFINED> instruction: 0xf8dfed4c
   1d47c:	stmdbls	r7, {r2, r5, r6, r8, r9, sl, ip, sp}
   1d480:			; <UNDEFINED> instruction: 0x4602447b
   1d484:			; <UNDEFINED> instruction: 0xf7fd2000
   1d488:			; <UNDEFINED> instruction: 0xf8daff8b
   1d48c:	strmi	r7, [r5], -r4, lsr #32
   1d490:			; <UNDEFINED> instruction: 0xf0002f00
   1d494:			; <UNDEFINED> instruction: 0xf8df80c9
   1d498:	strtmi	fp, [r1], ip, asr #14
   1d49c:	strd	r4, [r3], -fp
   1d4a0:	svccs	0x0000683f
   1d4a4:	adcshi	pc, lr, r0
   1d4a8:	mcrrne	8, 7, r6, r5, cr9
   1d4ac:	tstls	r7, r8, lsl #12
   1d4b0:	stc	7, cr15, [lr, #-932]!	; 0xfffffc5c
   1d4b4:	ldrbmi	r9, [fp], -r7, lsl #18
   1d4b8:	andcs	r4, r0, r2, lsl #12
   1d4bc:			; <UNDEFINED> instruction: 0xff70f7fd
   1d4c0:	strtmi	r6, [r8], #-2364	; 0xfffff6c4
   1d4c4:	mvnle	r2, r0, lsl #24
   1d4c8:	mcrrne	8, 11, r6, r5, cr9
   1d4cc:	tstls	r7, r8, lsl #12
   1d4d0:	ldc	7, cr15, [lr, #-932]	; 0xfffffc5c
   1d4d4:	ldrbmi	r9, [fp], -r7, lsl #18
   1d4d8:	strtmi	r4, [r0], -r2, lsl #12
   1d4dc:			; <UNDEFINED> instruction: 0xff60f7fd
   1d4e0:	ldrb	r4, [sp, r8, lsr #8]
   1d4e4:			; <UNDEFINED> instruction: 0xf8cd6b62
   1d4e8:	usada8	fp, r8, r0, fp
   1d4ec:	blcs	2ed10 <__read_chk@plt+0x277e4>
   1d4f0:	cfldrsge	mvf15, [fp, #252]	; 0xfc
   1d4f4:	usateq	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   1d4f8:			; <UNDEFINED> instruction: 0xf0194478
   1d4fc:			; <UNDEFINED> instruction: 0xf8dffe87
   1d500:	bls	26b028 <__read_chk@plt+0x263afc>
   1d504:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1d508:			; <UNDEFINED> instruction: 0xf007063f
   1d50c:			; <UNDEFINED> instruction: 0xf04747fe
   1d510:			; <UNDEFINED> instruction: 0x463e073f
   1d514:			; <UNDEFINED> instruction: 0xf8dfe6f0
   1d518:	bge	463070 <__read_chk@plt+0x45bb44>
   1d51c:	rscscc	pc, pc, pc, asr #32
   1d520:			; <UNDEFINED> instruction: 0xf7e84479
   1d524:	stmdblt	r0!, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1d528:			; <UNDEFINED> instruction: 0x46079b11
   1d52c:			; <UNDEFINED> instruction: 0xf47f2b00
   1d530:			; <UNDEFINED> instruction: 0xf8dfad87
   1d534:	ldrbtmi	r0, [r8], #-1724	; 0xfffff944
   1d538:	mcr2	0, 3, pc, cr8, cr9, {0}	; <UNPREDICTABLE>
   1d53c:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
   1d540:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
   1d544:			; <UNDEFINED> instruction: 0x063f681f
   1d548:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   1d54c:	strbeq	pc, [r5, -r7, asr #32]	; <UNPREDICTABLE>
   1d550:			; <UNDEFINED> instruction: 0xe6d1463e
   1d554:			; <UNDEFINED> instruction: 0xf7e92000
   1d558:			; <UNDEFINED> instruction: 0xf8dfed5c
   1d55c:	ldrbtmi	r1, [r9], #-1688	; 0xfffff968
   1d560:			; <UNDEFINED> instruction: 0xf8df4602
   1d564:	ldrbtmi	r0, [r8], #-1684	; 0xfffff96c
   1d568:	mcr2	0, 7, pc, cr8, cr9, {0}	; <UNPREDICTABLE>
   1d56c:	bvs	916b04 <__read_chk@plt+0x90f5d8>
   1d570:			; <UNDEFINED> instruction: 0xf7e969d8
   1d574:	blls	2d8be4 <__read_chk@plt+0x2d16b8>
   1d578:			; <UNDEFINED> instruction: 0xf8d4990c
   1d57c:	ldrmi	sl, [sl], -r0, lsr #32
   1d580:	svclt	0x00082b00
   1d584:	ldrmi	r4, [r0], -sl, lsl #12
   1d588:	cdp	7, 5, cr15, cr10, cr9, {7}
   1d58c:	ldrdls	pc, [r0], -r4	; <UNPREDICTABLE>
   1d590:	andseq	pc, ip, sl, asr #17
   1d594:			; <UNDEFINED> instruction: 0xa01cf8d9
   1d598:	svceq	0x0000f1ba
   1d59c:			; <UNDEFINED> instruction: 0x81b1f000
   1d5a0:			; <UNDEFINED> instruction: 0xf7e94650
   1d5a4:			; <UNDEFINED> instruction: 0x4652ecb6
   1d5a8:	strmi	r2, [r3], -r1, lsl #2
   1d5ac:	ldrdeq	pc, [ip], -r9
   1d5b0:	b	5db55c <__read_chk@plt+0x5d4030>
   1d5b4:			; <UNDEFINED> instruction: 0xf6bf2800
   1d5b8:			; <UNDEFINED> instruction: 0xf7e9ad53
   1d5bc:			; <UNDEFINED> instruction: 0x4601e97e
   1d5c0:			; <UNDEFINED> instruction: 0x0638f8df
   1d5c4:			; <UNDEFINED> instruction: 0xf0194478
   1d5c8:	strb	pc, [r9, #-3567]	; 0xfffff211	; <UNPREDICTABLE>
   1d5cc:			; <UNDEFINED> instruction: 0xf7e94658
   1d5d0:			; <UNDEFINED> instruction: 0xf8dfed6c
   1d5d4:	bls	26adac <__read_chk@plt+0x263880>
   1d5d8:			; <UNDEFINED> instruction: 0x464858d5
   1d5dc:	bl	ffd5b588 <__read_chk@plt+0xffd5405c>
   1d5e0:	strmi	r9, [r2], -r6, lsl #18
   1d5e4:			; <UNDEFINED> instruction: 0x0618f8df
   1d5e8:			; <UNDEFINED> instruction: 0xf0194478
   1d5ec:	stmdavs	pc!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1d5f0:			; <UNDEFINED> instruction: 0xf007063f
   1d5f4:			; <UNDEFINED> instruction: 0xf04747fe
   1d5f8:	svccs	0x00000773
   1d5fc:	mrcge	4, 3, APSR_nzcv, cr11, cr15, {3}
   1d600:	andsvs	r9, ip, r8, lsl #22
   1d604:	blls	217048 <__read_chk@plt+0x20fb1c>
   1d608:	bls	36eef4 <__read_chk@plt+0x3679c8>
   1d60c:			; <UNDEFINED> instruction: 0xf0194628
   1d610:	blls	21cd44 <__read_chk@plt+0x215818>
   1d614:			; <UNDEFINED> instruction: 0xf47f2b70
   1d618:	stmdbls	ip, {r2, r3, r5, r9, sl, fp, sp, pc}
   1d61c:			; <UNDEFINED> instruction: 0xf0194648
   1d620:	strt	pc, [r6], -r3, asr #27
   1d624:	strmi	r4, [r5], -ip, asr #12
   1d628:			; <UNDEFINED> instruction: 0xf7e91c68
   1d62c:	strmi	lr, [r3], sl, lsl #20
   1d630:			; <UNDEFINED> instruction: 0xf0002800
   1d634:			; <UNDEFINED> instruction: 0xf8da8166
   1d638:			; <UNDEFINED> instruction: 0x4608101c
   1d63c:			; <UNDEFINED> instruction: 0xf7e99107
   1d640:			; <UNDEFINED> instruction: 0xf8dfec68
   1d644:	stmdbls	r7, {r6, r7, r8, sl, ip, sp}
   1d648:			; <UNDEFINED> instruction: 0x4602447b
   1d64c:			; <UNDEFINED> instruction: 0xf7fd4658
   1d650:			; <UNDEFINED> instruction: 0xf8dafea7
   1d654:	bl	2f16ec <__read_chk@plt+0x2ea1c0>
   1d658:	cmnlt	sp, #0, 6
   1d65c:	strls	pc, [r8, #2271]!	; 0x8df
   1d660:	ldrbtmi	r2, [r9], #575	; 0x23f
   1d664:	stmdavs	sp!, {r0, r1, r2, sp, lr, pc}
   1d668:			; <UNDEFINED> instruction: 0xf8dab345
   1d66c:	addsmi	r2, r5, #36	; 0x24
   1d670:	eorscs	fp, pc, #12, 30	; 0x30
   1d674:	ldrmi	r2, [pc], -r6, lsr #4
   1d678:	blcs	9b69c <__read_chk@plt+0x94170>
   1d67c:	strmi	r6, [r8], -r9, ror #16
   1d680:			; <UNDEFINED> instruction: 0xf7e99107
   1d684:	strbmi	lr, [fp], -r6, asr #24
   1d688:	strmi	r9, [r2], -r7, lsl #18
   1d68c:			; <UNDEFINED> instruction: 0xf7fd4638
   1d690:	stmdbvs	sl!, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
   1d694:	bcs	23788 <__read_chk@plt+0x1c25c>
   1d698:			; <UNDEFINED> instruction: 0xf04fd1e5
   1d69c:	ldrtpl	r0, [sl], #-573	; 0xfffffdc3
   1d6a0:	mrrcne	8, 10, r6, pc, cr9	; <UNPREDICTABLE>
   1d6a4:	tstls	r7, r8, lsl #12
   1d6a8:	ldc	7, cr15, [r2], #-932	; 0xfffffc5c
   1d6ac:	stmdbls	r7, {r0, r1, r3, r6, r9, sl, lr}
   1d6b0:	ldrtmi	r4, [r8], -r2, lsl #12
   1d6b4:	mrc2	7, 3, pc, cr4, cr13, {7}
   1d6b8:			; <UNDEFINED> instruction: 0xe7d4183b
   1d6bc:	andsvc	r2, sl, r0, lsl #4
   1d6c0:	blcs	442e0 <__read_chk@plt+0x3cdb4>
   1d6c4:	rschi	pc, r1, r0
   1d6c8:	ldmdavc	fp, {r1, r2, r8, r9, fp, ip, pc}
   1d6cc:			; <UNDEFINED> instruction: 0xf0002b00
   1d6d0:	bvs	fe8fda48 <__read_chk@plt+0xfe8f651c>
   1d6d4:			; <UNDEFINED> instruction: 0xf0002b01
   1d6d8:	blcs	bdde4 <__read_chk@plt+0xb68b8>
   1d6dc:	mvnhi	pc, r0
   1d6e0:			; <UNDEFINED> instruction: 0xf0002b03
   1d6e4:			; <UNDEFINED> instruction: 0xf8df820e
   1d6e8:	ldrbtmi	r1, [r9], #-1316	; 0xfffffadc
   1d6ec:	bvc	6f8080 <__read_chk@plt+0x6f0b54>
   1d6f0:			; <UNDEFINED> instruction: 0xf1000798
   1d6f4:			; <UNDEFINED> instruction: 0xf8df81a4
   1d6f8:	ldrbtmi	r2, [sl], #-1304	; 0xfffffae8
   1d6fc:			; <UNDEFINED> instruction: 0xf89b980a
   1d700:	svcls	0x000c3000
   1d704:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1d708:	ldrtmi	fp, [sp], -r8, lsl #30
   1d70c:	strls	r2, [sl, #-2863]	; 0xfffff4d1
   1d710:			; <UNDEFINED> instruction: 0x81a7f000
   1d714:	ldrbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1d718:	blls	2ee900 <__read_chk@plt+0x2e73d4>
   1d71c:	blcs	44b50 <__read_chk@plt+0x3d624>
   1d720:			; <UNDEFINED> instruction: 0x81a2f000
   1d724:	blcs	44364 <__read_chk@plt+0x3ce38>
   1d728:			; <UNDEFINED> instruction: 0x81a1f000
   1d72c:	andls	r9, r1, lr, lsl #22
   1d730:	movwls	r9, #18447	; 0x480f
   1d734:	strlt	lr, [r2, #-2509]	; 0xfffff633
   1d738:			; <UNDEFINED> instruction: 0xf8df9000
   1d73c:	blls	29eab4 <__read_chk@plt+0x297588>
   1d740:			; <UNDEFINED> instruction: 0xf7e94478
   1d744:	strmi	lr, [r1], r8, lsl #17
   1d748:			; <UNDEFINED> instruction: 0xf7e94658
   1d74c:			; <UNDEFINED> instruction: 0xf1b9ecae
   1d750:			; <UNDEFINED> instruction: 0xf0000f00
   1d754:			; <UNDEFINED> instruction: 0xf8df818f
   1d758:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
   1d75c:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   1d760:	ldreq	r6, [sl, -r3, ror #22]
   1d764:			; <UNDEFINED> instruction: 0xf8dfd505
   1d768:			; <UNDEFINED> instruction: 0x464814b8
   1d76c:			; <UNDEFINED> instruction: 0xf0194479
   1d770:	msrcs	R8_usr, r7
   1d774:			; <UNDEFINED> instruction: 0xf7e82001
   1d778:	strmi	lr, [r5], -r2, lsl #31
   1d77c:	rsble	r2, ip, r0, lsl #16
   1d780:			; <UNDEFINED> instruction: 0xf64068a1
   1d784:			; <UNDEFINED> instruction: 0xf7fd00d2
   1d788:	bvs	191bf8c <__read_chk@plt+0x1914a60>
   1d78c:	bvc	6f5e28 <__read_chk@plt+0x6ee8fc>
   1d790:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   1d794:	eorvs	r6, r8, fp, lsr #1
   1d798:			; <UNDEFINED> instruction: 0xf7fe6a20
   1d79c:			; <UNDEFINED> instruction: 0xf8dffb99
   1d7a0:	ldrbtmi	r3, [fp], #-1156	; 0xfffffb7c
   1d7a4:	ldmib	r3, {r3, r5, r6, sp, lr}^
   1d7a8:	blgt	31dbb8 <__read_chk@plt+0x31668c>
   1d7ac:	andeq	lr, r3, sp, lsl #17
   1d7b0:			; <UNDEFINED> instruction: 0xf8df4628
   1d7b4:	ldrbtmi	r1, [r9], #-1140	; 0xfffffb8c
   1d7b8:	svc	0x00b8f7e8
   1d7bc:	cmnvs	r0, r1, lsl #12
   1d7c0:			; <UNDEFINED> instruction: 0xf0002800
   1d7c4:			; <UNDEFINED> instruction: 0x464880f3
   1d7c8:	svc	0x0092f7e8
   1d7cc:	stmdbvs	r0!, {r3, r4, r8, fp, ip, sp, pc}^
   1d7d0:	stc	7, cr15, [r8, #-932]	; 0xfffffc5c
   1d7d4:	blmi	fff49d7c <__read_chk@plt+0xfff42850>
   1d7d8:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
   1d7dc:			; <UNDEFINED> instruction: 0xf7e9681f
   1d7e0:	teqlt	r0, lr, ror #17
   1d7e4:	addlt	r0, r0, #66060288	; 0x3f00000
   1d7e8:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   1d7ec:	svccs	0x00004307
   1d7f0:			; <UNDEFINED> instruction: 0xf1b8d141
   1d7f4:			; <UNDEFINED> instruction: 0xf0000f00
   1d7f8:			; <UNDEFINED> instruction: 0xf8df80cf
   1d7fc:			; <UNDEFINED> instruction: 0xf8df5430
   1d800:	ldrbtmi	sl, [sp], #-1072	; 0xfffffbd0
   1d804:	strtvc	pc, [ip], #-2271	; 0xfffff721
   1d808:			; <UNDEFINED> instruction: 0x462b44fa
   1d80c:			; <UNDEFINED> instruction: 0x4645447f
   1d810:	muls	r0, r8, r6
   1d814:			; <UNDEFINED> instruction: 0xf7e96960
   1d818:	ldmiblt	r0!, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}^
   1d81c:	ldrtmi	r6, [r8], -r1, ror #18
   1d820:	svc	0x0066f7e8
   1d824:	stmdbvs	r0!, {r3, r6, r7, r8, fp, ip, sp, pc}^
   1d828:	ldcl	7, cr15, [ip], {233}	; 0xe9
   1d82c:	stmdavs	sp!, {r3, r5, r7, r8, fp, ip, sp, pc}
   1d830:			; <UNDEFINED> instruction: 0xf0002d00
   1d834:			; <UNDEFINED> instruction: 0xf8d8810e
   1d838:			; <UNDEFINED> instruction: 0xf1053000
   1d83c:	ldmdblt	r3, {r3}
   1d840:	ldreq	r6, [fp, -r3, ror #22]
   1d844:	ldrbmi	sp, [r1], -r4, lsl #10
   1d848:			; <UNDEFINED> instruction: 0xf0199006
   1d84c:	stmdals	r6, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1d850:			; <UNDEFINED> instruction: 0xf7e86961
   1d854:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   1d858:	blmi	ff711bd0 <__read_chk@plt+0xff70a6a4>
   1d85c:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
   1d860:			; <UNDEFINED> instruction: 0xf7e9681f
   1d864:	stmdacs	r0, {r2, r3, r5, r7, fp, sp, lr, pc}
   1d868:	addshi	pc, r6, r0
   1d86c:	addlt	r0, r0, #66060288	; 0x3f00000
   1d870:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   1d874:	strbmi	r4, [r8], -r7, lsl #6
   1d878:	bl	fe0db820 <__read_chk@plt+0xfe0d42f4>
   1d87c:			; <UNDEFINED> instruction: 0xf7e9980b
   1d880:	stmdals	lr, {r2, r4, sl, fp, sp, lr, pc}
   1d884:	ldc	7, cr15, [r0], {233}	; 0xe9
   1d888:	bvs	18d736c <__read_chk@plt+0x18cfe40>
   1d88c:			; <UNDEFINED> instruction: 0x13bbf240
   1d890:			; <UNDEFINED> instruction: 0xf0127a12
   1d894:	bls	3e14a4 <__read_chk@plt+0x3d9f78>
   1d898:	cmpcs	r0, #8, 30
   1d89c:			; <UNDEFINED> instruction: 0xd156429a
   1d8a0:	movwcs	sl, #3346	; 0xd12
   1d8a4:	subcc	pc, r8, sp, lsl #17
   1d8a8:	blcs	7833c <__read_chk@plt+0x70e10>
   1d8ac:	adchi	pc, r3, r0
   1d8b0:			; <UNDEFINED> instruction: 0xf0002b02
   1d8b4:	blcs	fdbd8 <__read_chk@plt+0xf66ac>
   1d8b8:	rscshi	pc, r0, r0
   1d8bc:	ldrbtmi	r4, [r9], #-2526	; 0xfffff622
   1d8c0:	mulcc	r0, fp, r8
   1d8c4:			; <UNDEFINED> instruction: 0xf0002b2f
   1d8c8:	bmi	ff73db1c <__read_chk@plt+0xff7365f0>
   1d8cc:	blls	2aeabc <__read_chk@plt+0x2a7590>
   1d8d0:	ldrmi	r9, [r8], -ip, lsl #30
   1d8d4:	svclt	0x00082b00
   1d8d8:	blls	2ef1c0 <__read_chk@plt+0x2e7c94>
   1d8dc:	blcs	4190c <__read_chk@plt+0x3a3e0>
   1d8e0:	addhi	pc, ip, r0
   1d8e4:	stmib	sp, {r0, r1, r3, r8, r9, fp, ip, pc}^
   1d8e8:	blls	2b24f4 <__read_chk@plt+0x2aafc8>
   1d8ec:	movwls	r4, #2260	; 0x8d4
   1d8f0:			; <UNDEFINED> instruction: 0x465b4478
   1d8f4:	svc	0x00aef7e8
   1d8f8:	str	r4, [r5, -r1, lsl #13]!
   1d8fc:			; <UNDEFINED> instruction: 0xf7e9980e
   1d900:	blmi	fec98858 <__read_chk@plt+0xfec9132c>
   1d904:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
   1d908:			; <UNDEFINED> instruction: 0xf7e9681f
   1d90c:	stmdacs	r0, {r3, r4, r6, fp, sp, lr, pc}
   1d910:	mrcge	4, 3, APSR_nzcv, cr6, cr15, {1}
   1d914:	addlt	r0, r0, #66060288	; 0x3f00000
   1d918:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   1d91c:	strbt	r4, [ip], -r7, lsl #6
   1d920:	ldrbmi	r4, [r0], -r8, asr #19
   1d924:			; <UNDEFINED> instruction: 0xf7e94479
   1d928:	blmi	fea189e0 <__read_chk@plt+0xfea114b4>
   1d92c:	ldmpl	r5, {r0, r3, r9, fp, ip, pc}^
   1d930:	b	13f79e4 <__read_chk@plt+0x13f04b8>
   1d934:			; <UNDEFINED> instruction: 0xf0096903
   1d938:	cmplt	r0, #4161536	; 0x3f8000
   1d93c:	ldrbmi	r4, [r0], -r2, asr #19
   1d940:			; <UNDEFINED> instruction: 0xf7e94479
   1d944:			; <UNDEFINED> instruction: 0xb320ec1e
   1d948:	stmdbeq	pc!, {r0, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1d94c:	ldcge	6, cr14, [r2, #-276]	; 0xfffffeec
   1d950:	blls	3f0450 <__read_chk@plt+0x3e8f24>
   1d954:	ldrbtmi	r2, [sl], #-291	; 0xfffffedd
   1d958:			; <UNDEFINED> instruction: 0xf7e84628
   1d95c:	str	lr, [r3, r4, lsr #30]!
   1d960:	ldrdge	pc, [r4], -r4	; <UNPREDICTABLE>
   1d964:	ldrdcc	pc, [ip], -sl
   1d968:	blcs	4259c <__read_chk@plt+0x3b070>
   1d96c:	cfldrdge	mvd15, [pc, #-252]!	; 1d878 <__read_chk@plt+0x1634c>
   1d970:			; <UNDEFINED> instruction: 0xf7fd980b
   1d974:	bvs	191be08 <__read_chk@plt+0x19148dc>
   1d978:			; <UNDEFINED> instruction: 0x460868d9
   1d97c:			; <UNDEFINED> instruction: 0xf7e99107
   1d980:	stmdbls	r7, {r3, r6, r7, r9, fp, sp, lr, pc}
   1d984:	ldmmi	r2!, {r1, r9, sl, lr}
   1d988:			; <UNDEFINED> instruction: 0xf7fd4478
   1d98c:	ldrdls	pc, [fp], -sp
   1d990:			; <UNDEFINED> instruction: 0xf049e567
   1d994:	strt	r0, [r0], -r5, asr #18
   1d998:			; <UNDEFINED> instruction: 0xf7e84648
   1d99c:	stmdals	fp, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   1d9a0:	bl	fe0db94c <__read_chk@plt+0xfe0d4420>
   1d9a4:			; <UNDEFINED> instruction: 0xf7e9980e
   1d9a8:	strt	lr, [r9], -r0, lsl #23
   1d9ac:	blmi	fe1c41d8 <__read_chk@plt+0xfe1bccac>
   1d9b0:			; <UNDEFINED> instruction: 0xf8d358d3
   1d9b4:			; <UNDEFINED> instruction: 0xf7e9a000
   1d9b8:	strmi	lr, [r7], -r2, lsl #16
   1d9bc:	b	1409e64 <__read_chk@plt+0x1402938>
   1d9c0:	addlt	r6, r7, #671088640	; 0x28000000
   1d9c4:	mvnsmi	pc, #3
   1d9c8:	movwcs	r4, #799	; 0x31f
   1d9cc:	ldrmi	r6, [sl], -r9, lsr #16
   1d9d0:	sbcseq	pc, fp, r0, asr #12
   1d9d4:	ldc2	7, cr15, [lr, #1012]	; 0x3f4
   1d9d8:			; <UNDEFINED> instruction: 0xf7e94628
   1d9dc:	movwcs	lr, #2918	; 0xb66
   1d9e0:	svccs	0x000061a3
   1d9e4:	svcge	0x0005f43f
   1d9e8:	ldmmi	sl, {r0, r2, r6, r8, r9, sl, sp, lr, pc}
   1d9ec:	str	r4, [r4, #1144]	; 0x478
   1d9f0:	ldrbtmi	r4, [sl], #-2713	; 0xfffff567
   1d9f4:	ldmibmi	r9, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1d9f8:			; <UNDEFINED> instruction: 0xe7614479
   1d9fc:	ldrbtmi	r4, [fp], #-2968	; 0xfffff468
   1da00:	blmi	fe6577cc <__read_chk@plt+0xfe6502a0>
   1da04:	ldrbtmi	r6, [fp], #-2593	; 0xfffff5df
   1da08:			; <UNDEFINED> instruction: 0x610a689b
   1da0c:			; <UNDEFINED> instruction: 0xf0002b00
   1da10:			; <UNDEFINED> instruction: 0x46208152
   1da14:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   1da18:	cfstrsge	mvf15, [r7, #-252]	; 0xffffff04
   1da1c:			; <UNDEFINED> instruction: 0xf7e94607
   1da20:			; <UNDEFINED> instruction: 0x4601e9d4
   1da24:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
   1da28:	blx	fefd9a96 <__read_chk@plt+0xfefd256a>
   1da2c:			; <UNDEFINED> instruction: 0xf7e8e4f8
   1da30:	strmi	lr, [r1], -r4, asr #30
   1da34:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
   1da38:	blx	fedd9aa6 <__read_chk@plt+0xfedd257a>
   1da3c:	bmi	fe356b7c <__read_chk@plt+0xfe34f650>
   1da40:			; <UNDEFINED> instruction: 0xe65b447a
   1da44:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
   1da48:	blmi	fe317738 <__read_chk@plt+0xfe31020c>
   1da4c:			; <UNDEFINED> instruction: 0xf7ff447b
   1da50:			; <UNDEFINED> instruction: 0x462fbb7c
   1da54:	strtmi	lr, [pc], -pc, lsl #14
   1da58:	strb	r4, [sp], #-1598	; 0xfffff9c2
   1da5c:	ldrbtmi	r4, [r9], #-2439	; 0xfffff679
   1da60:	stmmi	r7, {r2, r6, r9, sl, sp, lr, pc}
   1da64:			; <UNDEFINED> instruction: 0xe6584478
   1da68:	ldrbtmi	r4, [sp], #-3462	; 0xfffff27a
   1da6c:	blmi	fe1d73dc <__read_chk@plt+0xfe1cfeb0>
   1da70:			; <UNDEFINED> instruction: 0xe65c447b
   1da74:	bls	2707cc <__read_chk@plt+0x2692a0>
   1da78:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1da7c:	svc	0x009ef7e8
   1da80:	addle	r2, ip, r0, lsl #16
   1da84:	addlt	r0, r3, #66060288	; 0x3f00000
   1da88:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   1da8c:	tstmi	pc, #720896	; 0xb0000
   1da90:	bl	2dba3c <__read_chk@plt+0x2d4510>
   1da94:			; <UNDEFINED> instruction: 0xf7e9980e
   1da98:	str	lr, [lr, #2824]!	; 0xb08
   1da9c:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
   1daa0:	ldmdbmi	fp!, {r1, r2, r3, r8, r9, sl, sp, lr, pc}^
   1daa4:			; <UNDEFINED> instruction: 0xe6214479
   1daa8:	blmi	12042d4 <__read_chk@plt+0x11fcda8>
   1daac:			; <UNDEFINED> instruction: 0xf8d358d3
   1dab0:			; <UNDEFINED> instruction: 0xf7e88000
   1dab4:	strmi	lr, [r7], -r4, lsl #31
   1dab8:	b	1409f60 <__read_chk@plt+0x1402a34>
   1dabc:	addlt	r6, r7, #8, 6	; 0x20000000
   1dac0:	mvnsmi	pc, #3
   1dac4:	movwcs	r4, #799	; 0x31f
   1dac8:	ldrdne	pc, [r0], -r9
   1dacc:	vmin.s8	d20, d0, d10
   1dad0:			; <UNDEFINED> instruction: 0xf7fd709a
   1dad4:			; <UNDEFINED> instruction: 0x4648fd1f
   1dad8:	b	ff9dba84 <__read_chk@plt+0xff9d4558>
   1dadc:			; <UNDEFINED> instruction: 0xf7e94628
   1dae0:	movwcs	lr, #2788	; 0xae4
   1dae4:	str	r6, [r8, #419]	; 0x1a3
   1dae8:	bls	2707cc <__read_chk@plt+0x2692a0>
   1daec:	ldmdavs	pc, {r0, r1, r4, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1daf0:	svc	0x0064f7e8
   1daf4:			; <UNDEFINED> instruction: 0xf0402800
   1daf8:	ldmdals	r1, {r0, r2, r4, r6, r7, pc}
   1dafc:	mcr2	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   1db00:	stmdbmi	r4!, {r1, r2, r3, r4, r5, r6, r8, sl, sp, lr, pc}^
   1db04:	ldrb	r4, [r1, #1145]!	; 0x479
   1db08:	strmi	r4, [sl], -r3, ror #16
   1db0c:	stmdbls	r6, {r0, r2, r3, r9, sl, lr}
   1db10:			; <UNDEFINED> instruction: 0x46574478
   1db14:			; <UNDEFINED> instruction: 0xff46f015
   1db18:	bge	459380 <__read_chk@plt+0x451e54>
   1db1c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1db20:	cfldrdge	mvd15, [r4, #-252]	; 0xffffff04
   1db24:			; <UNDEFINED> instruction: 0x462b4650
   1db28:	ldrbmi	r4, [r9], -sl, lsr #12
   1db2c:	mrc2	7, 1, pc, cr0, cr14, {7}
   1db30:			; <UNDEFINED> instruction: 0xf47f2800
   1db34:	ldrbmi	sl, [r8], -fp, asr #26
   1db38:	b	feddbae4 <__read_chk@plt+0xfedd45b8>
   1db3c:	blt	fea9bb40 <__read_chk@plt+0xfea94614>
   1db40:			; <UNDEFINED> instruction: 0x46394856
   1db44:	ldrbtmi	r9, [r8], #-2575	; 0xfffff5f1
   1db48:	cdp	7, 8, cr15, cr4, cr8, {7}
   1db4c:	andcs	r4, r5, #84, 18	; 0x150000
   1db50:			; <UNDEFINED> instruction: 0x46034479
   1db54:	ldrmi	r4, [sp], -r8, lsr #12
   1db58:	svc	0x00cef7e8
   1db5c:	stccs	6, cr4, [r0, #-164]	; 0xffffff5c
   1db60:	adchi	pc, sp, r0
   1db64:	ldrtcs	r6, [sl], -r2, ror #16
   1db68:	blx	1459bd6 <__read_chk@plt+0x14526aa>
   1db6c:			; <UNDEFINED> instruction: 0xf7e94628
   1db70:			; <UNDEFINED> instruction: 0xf7ffea9c
   1db74:	svclt	0x0000bbc1
   1db78:	muleq	r4, lr, r8
   1db7c:	andeq	r0, r0, r0, asr r7
   1db80:	andeq	r9, r4, lr, ror #16
   1db84:	andeq	fp, r4, r6, asr #2
   1db88:	andeq	r9, r2, ip, ror r6
   1db8c:	andeq	r0, r3, sl, lsr r9
   1db90:	andeq	r0, r3, r4, lsr #16
   1db94:	andeq	r0, r3, sl, asr #17
   1db98:	andeq	fp, r4, r4
   1db9c:	andeq	r0, r3, sl, asr #17
   1dba0:	andeq	r9, r4, r2, asr #2
   1dba4:	andeq	r9, r2, r0, asr pc
   1dba8:	strdeq	r0, [r3], -r6
   1dbac:			; <UNDEFINED> instruction: 0xffffda57
   1dbb0:	andeq	r0, r3, sl, ror #17
   1dbb4:			; <UNDEFINED> instruction: 0xffffda3b
   1dbb8:	andeq	r0, r3, r8, lsl #18
   1dbbc:			; <UNDEFINED> instruction: 0x000308b0
   1dbc0:	andeq	r0, r3, r8, lsl #17
   1dbc4:	andeq	r0, r3, r2, lsr #17
   1dbc8:	andeq	r0, r0, r4, asr r7
   1dbcc:	andeq	r9, r4, r2, lsl r5
   1dbd0:	andeq	r0, r3, r8, lsl #13
   1dbd4:	andeq	r0, r3, r4, asr #12
   1dbd8:	andeq	r0, r3, ip, lsl #10
   1dbdc:	andeq	r0, r3, r2, ror #12
   1dbe0:	andeq	r0, r3, ip, asr #12
   1dbe4:	andeq	sl, r2, r8, asr #7
   1dbe8:	andeq	r0, r3, r0, asr #8
   1dbec:	andeq	r8, r2, r4, ror r3
   1dbf0:	andeq	r0, r3, r6, lsr #5
   1dbf4:	andeq	r0, r3, r6, lsr r4
   1dbf8:	andeq	r0, r3, r6, lsr r4
   1dbfc:	strdeq	r0, [r3], -r4
   1dc00:	andeq	r0, r3, r4, lsr r5
   1dc04:	andeq	r0, r3, r4, lsl #9
   1dc08:	andeq	sl, r2, r2, lsl #4
   1dc0c:	andeq	r0, r3, r6, asr #4
   1dc10:	andeq	r9, r2, lr, lsl r0
   1dc14:	andeq	lr, r2, ip, lsl #5
   1dc18:	muleq	r3, r4, r3
   1dc1c:	andeq	sl, r4, sl, lsl sl
   1dc20:	andeq	r0, r3, r0, ror #5
   1dc24:	andeq	r8, r4, sl, asr #22
   1dc28:	andeq	r9, r2, sl, asr r9
   1dc2c:	andeq	sl, r4, r2, ror r9
   1dc30:	strdeq	pc, [r2], -r4
   1dc34:	andeq	r0, r3, r8, asr #17
   1dc38:	andeq	r0, r3, r2, ror r0
   1dc3c:	ldrdeq	lr, [r2], -r8
   1dc40:	andeq	r0, r3, r8, lsl #4
   1dc44:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1dc48:	strheq	r0, [r3], -ip
   1dc4c:	andeq	r1, r3, sl, lsr r4
   1dc50:	andeq	r0, r3, ip, lsr #2
   1dc54:	andeq	pc, r2, ip, ror pc	; <UNPREDICTABLE>
   1dc58:	andeq	r1, r3, sl, lsl r3
   1dc5c:	ldrdeq	r9, [r2], -ip
   1dc60:	andeq	r1, r3, lr, lsl #6
   1dc64:	andeq	sl, r4, lr, ror #14
   1dc68:	andeq	r0, r3, r2, rrx
   1dc6c:	andeq	r0, r3, r6, lsr r0
   1dc70:	andeq	pc, r2, r8, lsl lr	; <UNPREDICTABLE>
   1dc74:	andeq	pc, r2, r2, ror #29
   1dc78:	andeq	r1, r3, r0, asr #5
   1dc7c:	andeq	r9, r2, r6, ror lr
   1dc80:	andeq	r1, r3, r8, lsr #5
   1dc84:	andeq	r1, r3, r2, lsr #5
   1dc88:	muleq	r3, ip, r2
   1dc8c:	andeq	pc, r2, r2, lsl #29
   1dc90:	andeq	pc, r2, r4, lsl #29
   1dc94:	andeq	pc, r2, ip, lsl lr	; <UNPREDICTABLE>
   1dc98:	andeq	r0, r3, ip, lsr #32
   1dc9c:	andeq	pc, r2, r6, lsl pc	; <UNPREDICTABLE>
   1dca0:	andeq	lr, r2, ip, ror r8
   1dca4:	addlt	r0, r3, #66060288	; 0x3f00000
   1dca8:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   1dcac:	tstmi	pc, #1114112	; 0x110000
   1dcb0:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   1dcb4:	strmi	lr, [r8], -r1, lsr #9
   1dcb8:			; <UNDEFINED> instruction: 0xf82cf7ff
   1dcbc:	stmdbmi	pc, {r0, r1, r3, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1dcc0:	smlsldx	r4, pc, r9, r4	; <UNPREDICTABLE>
   1dcc4:	cdp	7, 8, cr15, cr6, cr8, {7}
   1dcc8:	cdp	7, 7, cr15, cr8, cr8, {7}
   1dccc:			; <UNDEFINED> instruction: 0xf7ffb286
   1dcd0:	blmi	30c980 <__read_chk@plt+0x305454>
   1dcd4:	ldmpl	r3, {r0, r3, r9, fp, ip, pc}^
   1dcd8:			; <UNDEFINED> instruction: 0xf7e8681f
   1dcdc:	ldmdblt	r8, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   1dce0:			; <UNDEFINED> instruction: 0xf7e94628
   1dce4:	str	lr, [fp], #2530	; 0x9e2
   1dce8:	addlt	r0, r3, #66060288	; 0x3f00000
   1dcec:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   1dcf0:	tstmi	pc, #40, 12	; 0x2800000
   1dcf4:	ldmib	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dcf8:	svclt	0x0000e47f
   1dcfc:	andeq	pc, r2, r4, asr ip	; <UNPREDICTABLE>
   1dd00:	andeq	r0, r0, r4, asr r7
   1dd04:			; <UNDEFINED> instruction: 0xf021b470
   1dd08:	cfstrsmi	mvf0, [sl, #-8]
   1dd0c:			; <UNDEFINED> instruction: 0xf04f2c01
   1dd10:	andvs	r0, r6, r0, lsl #12
   1dd14:	andle	r4, r9, sp, ror r4
   1dd18:	stmiapl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
   1dd1c:	ldmdavs	r8, {r4, r5, r6, sl, fp, ip, sp, pc}
   1dd20:			; <UNDEFINED> instruction: 0xf0000600
   1dd24:			; <UNDEFINED> instruction: 0xf04040fe
   1dd28:	ldrbmi	r0, [r0, -sp, lsr #32]!
   1dd2c:			; <UNDEFINED> instruction: 0xf7ffbc70
   1dd30:	svclt	0x0000b92d
   1dd34:	andeq	r8, r4, ip, lsr #22
   1dd38:	andeq	r0, r0, r4, asr r7
   1dd3c:	strdlt	fp, [r7], r0
   1dd40:	strmi	r2, [r5], -r0, lsl #12
   1dd44:			; <UNDEFINED> instruction: 0x470ce9dd
   1dd48:	strmi	r9, [sl], -r0, lsl #4
   1dd4c:	ldrtmi	r9, [r3], -r1, lsl #6
   1dd50:	stmdbls	lr, {r1, r2, sp, lr}
   1dd54:	cfstrsls	mvf9, [pc], {2}
   1dd58:	tstcs	r1, r4, lsl #2
   1dd5c:	strls	r9, [r5], #-1795	; 0xfffff8fd
   1dd60:			; <UNDEFINED> instruction: 0xf914f7ff
   1dd64:	tstlt	r0, r4, lsl #12
   1dd68:	andlt	r4, r7, r0, lsr #12
   1dd6c:	stmdavs	r8!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1dd70:	blx	f5bd70 <__read_chk@plt+0xf54844>
   1dd74:	stmdacs	r0, {r2, r9, sl, lr}
   1dd78:	stmdavs	r8!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   1dd7c:			; <UNDEFINED> instruction: 0xf7fe4631
   1dd80:			; <UNDEFINED> instruction: 0x4620fef7
   1dd84:	ldcllt	0, cr11, [r0, #28]!
   1dd88:	bvs	114b270 <__read_chk@plt+0x1143d44>
   1dd8c:	strmi	fp, [sp], -ip, asr #2
   1dd90:	stmdavs	r4!, {r0, sp, lr, pc}
   1dd94:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
   1dd98:			; <UNDEFINED> instruction: 0xf7e94629
   1dd9c:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   1dda0:			; <UNDEFINED> instruction: 0x4620d1f7
   1dda4:	svclt	0x0000bd38
   1dda8:	svcmi	0x00f0e92d
   1ddac:	bmi	ff12f608 <__read_chk@plt+0xff1280dc>
   1ddb0:	blmi	ff12f630 <__read_chk@plt+0xff128104>
   1ddb4:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   1ddb8:	andcs	r5, r0, #13828096	; 0xd30000
   1ddbc:	movwls	r6, #30747	; 0x781b
   1ddc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ddc4:	stmdacs	r0, {r1, r4, r5, sp, lr}
   1ddc8:	stmvs	r3, {r1, r2, r3, r4, r5, r6, ip, lr, pc}
   1ddcc:	blcs	2f5e4 <__read_chk@plt+0x280b8>
   1ddd0:	blvc	51fc0 <__read_chk@plt+0x4aa94>
   1ddd4:	andeq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
   1ddd8:	stmdavs	r3!, {r1, r2, r4, r6, ip, lr, pc}
   1dddc:	rsble	r2, r5, r0, lsl #22
   1dde0:	eorvs	r3, r3, r1, lsl #22
   1dde4:	rsble	r2, r1, r0, lsl #26
   1dde8:	blcs	3be9c <__read_chk@plt+0x34970>
   1ddec:	movwcs	sp, #94	; 0x5e
   1ddf0:	strtmi	sl, [r9], -r5, lsl #16
   1ddf4:			; <UNDEFINED> instruction: 0xf7fe461a
   1ddf8:	strmi	pc, [r7], -fp, asr #25
   1ddfc:	cmple	r6, r0, lsl #16
   1de00:	ldrbeq	r7, [r8, r3, lsr #22]
   1de04:	bls	19321c <__read_chk@plt+0x18bcf0>
   1de08:			; <UNDEFINED> instruction: 0x06d17a12
   1de0c:	tsthi	sl, r0, asr #2	; <UNPREDICTABLE>
   1de10:	andeq	pc, sl, #3
   1de14:	rsbsle	r2, r9, r2, lsl #20
   1de18:	tsteq	r0, #19	; <UNPREDICTABLE>
   1de1c:	stmiavs	r1!, {r1, r3, r5, r6, r8, ip, lr, pc}
   1de20:	ldrmi	sl, [sl], -r6, lsl #16
   1de24:	ldc2	7, cr15, [r4], #1016	; 0x3f8
   1de28:	stmdacs	r0, {r1, r7, r9, sl, lr}
   1de2c:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   1de30:	stmdals	r5, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   1de34:			; <UNDEFINED> instruction: 0x0010f8d8
   1de38:			; <UNDEFINED> instruction: 0xf0002800
   1de3c:			; <UNDEFINED> instruction: 0xf8d980ac
   1de40:	stmdbcs	r0, {r4, ip}
   1de44:	adchi	pc, r7, r0
   1de48:	stc2l	0, cr15, [r4], {21}
   1de4c:	suble	r2, lr, r0, lsl #16
   1de50:	rsbslt	pc, r4, #14614528	; 0xdf0000
   1de54:	blmi	fe76f79c <__read_chk@plt+0xfe768270>
   1de58:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
   1de5c:	beq	45a270 <__read_chk@plt+0x452d44>
   1de60:	movwls	r3, #13104	; 0x3330
   1de64:	svceq	0x0000f1bb
   1de68:	rscshi	pc, r9, r0
   1de6c:			; <UNDEFINED> instruction: 0x1010f8d8
   1de70:			; <UNDEFINED> instruction: 0xf0154658
   1de74:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   1de78:			; <UNDEFINED> instruction: 0x4658d031
   1de7c:	ldrbmi	r9, [r3, #-2819]	; 0xfffff4fd
   1de80:			; <UNDEFINED> instruction: 0xf85ad065
   1de84:	strb	fp, [sp, r8, lsl #30]!
   1de88:	ldmibmi	r1, {r0, r1, r2, r3, r9, sl, lr}
   1de8c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1de90:	cdp	7, 3, cr15, cr2, cr8, {7}
   1de94:	stmiblt	sp, {r0, r5, r7, fp, sp, lr}^
   1de98:	ldrtmi	r4, [fp], -lr, lsl #21
   1de9c:			; <UNDEFINED> instruction: 0xf019447a
   1dea0:	stmdavs	r3!, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
   1dea4:	suble	r2, r5, r0, lsl #22
   1dea8:	eorvs	r3, r3, r1, lsl #22
   1deac:	bmi	fe2a7b9c <__read_chk@plt+0xfe2a0670>
   1deb0:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
   1deb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1deb8:	subsmi	r9, sl, r7, lsl #22
   1debc:	rschi	pc, sl, r0, asr #32
   1dec0:	andlt	r4, r9, r8, lsr r6
   1dec4:	svchi	0x00f0e8bd
   1dec8:	ldrb	r2, [r0, sp, lsr #14]!
   1decc:			; <UNDEFINED> instruction: 0x462a463b
   1ded0:			; <UNDEFINED> instruction: 0xf96af019
   1ded4:	cmnlt	fp, #2293760	; 0x230000
   1ded8:	eorvs	r3, r3, r1, lsl #22
   1dedc:			; <UNDEFINED> instruction: 0xf8d9e784
   1dee0:			; <UNDEFINED> instruction: 0xf8da1010
   1dee4:			; <UNDEFINED> instruction: 0xf0150004
   1dee8:	stmdacs	r0, {r0, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   1deec:	stmdals	r6, {r0, r2, r6, r7, r8, ip, lr, pc}
   1def0:	ldc2	7, cr15, [r4], #-1016	; 0xfffffc08
   1def4:			; <UNDEFINED> instruction: 0xf7fe9805
   1def8:			; <UNDEFINED> instruction: 0x4628fc31
   1defc:	stmib	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1df00:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1df04:	sbchi	pc, r8, r0
   1df08:			; <UNDEFINED> instruction: 0xe7d06035
   1df0c:	bvc	4c4728 <__read_chk@plt+0x4bd1fc>
   1df10:	strle	r0, [r1], #1938	; 0x792
   1df14:	mvnscs	r6, #10616832	; 0xa20000
   1df18:	ldrmi	r9, [pc], -r1, lsl #10
   1df1c:	stmdbmi	pc!, {r5, r6, fp, sp, lr}^	; <UNPREDICTABLE>
   1df20:	bmi	1c02728 <__read_chk@plt+0x1bfb1fc>
   1df24:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1df28:			; <UNDEFINED> instruction: 0xf8d2f7ef
   1df2c:			; <UNDEFINED> instruction: 0xf7fe9805
   1df30:			; <UNDEFINED> instruction: 0xe7bcfc15
   1df34:			; <UNDEFINED> instruction: 0xf0107b20
   1df38:			; <UNDEFINED> instruction: 0xd1b70004
   1df3c:	andcs	r4, r5, #1720320	; 0x1a4000
   1df40:	ldrbtmi	r2, [r9], #-1850	; 0xfffff8c6
   1df44:	ldcl	7, cr15, [r8, #928]	; 0x3a0
   1df48:			; <UNDEFINED> instruction: 0xf960f019
   1df4c:	stmdbmi	r6!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   1df50:			; <UNDEFINED> instruction: 0xf8d8220b
   1df54:	ldrbtmi	r0, [r9], #-16
   1df58:	ldc2l	0, cr15, [sl], #-84	; 0xffffffac
   1df5c:			; <UNDEFINED> instruction: 0xf8d8b940
   1df60:			; <UNDEFINED> instruction: 0xf8d90010
   1df64:	andcc	r1, fp, r0, lsl r0
   1df68:	ldc2	0, cr15, [r4], #-84	; 0xffffffac
   1df6c:	adcsle	r2, lr, r0, lsl #16
   1df70:	andcs	r4, fp, #1540096	; 0x178000
   1df74:			; <UNDEFINED> instruction: 0x0010f8d9
   1df78:			; <UNDEFINED> instruction: 0xf0154479
   1df7c:	stmdblt	r0, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
   1df80:			; <UNDEFINED> instruction: 0x0010f8d9
   1df84:			; <UNDEFINED> instruction: 0x1010f8d8
   1df88:			; <UNDEFINED> instruction: 0xf015300b
   1df8c:	stmdacs	r0, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
   1df90:	ldmib	sp, {r0, r2, r3, r5, r7, ip, lr, pc}^
   1df94:			; <UNDEFINED> instruction: 0xf8b99805
   1df98:			; <UNDEFINED> instruction: 0xf8b95018
   1df9c:	strbmi	r9, [sp, #-22]	; 0xffffffea
   1dfa0:			; <UNDEFINED> instruction: 0xf8b8d070
   1dfa4:			; <UNDEFINED> instruction: 0xf8b82018
   1dfa8:	addsmi	r3, sl, #22
   1dfac:			; <UNDEFINED> instruction: 0xf8d8d06a
   1dfb0:	bl	fe95dfb8 <__read_chk@plt+0xfe956a8c>
   1dfb4:			; <UNDEFINED> instruction: 0xf7e80509
   1dfb8:	strcc	lr, [r1, #-4012]	; 0xfffff054
   1dfbc:			; <UNDEFINED> instruction: 0xf7e84428
   1dfc0:	strmi	lr, [r5], -r0, asr #26
   1dfc4:	rsble	r2, pc, r0, lsl #16
   1dfc8:			; <UNDEFINED> instruction: 0x8018f8dd
   1dfcc:			; <UNDEFINED> instruction: 0x2016f8b8
   1dfd0:	ldrdne	pc, [r0], -r8
   1dfd4:	svc	0x006cf7e8
   1dfd8:			; <UNDEFINED> instruction: 0x9014f8dd
   1dfdc:			; <UNDEFINED> instruction: 0x3016f8b8
   1dfe0:			; <UNDEFINED> instruction: 0xc016f8b9
   1dfe4:			; <UNDEFINED> instruction: 0xf8b9442b
   1dfe8:			; <UNDEFINED> instruction: 0xf8d92018
   1dfec:	ldrmi	r1, [r8], -r0
   1dff0:	andeq	lr, ip, #165888	; 0x28800
   1dff4:			; <UNDEFINED> instruction: 0xf7e84461
   1dff8:			; <UNDEFINED> instruction: 0xf8b9ef5c
   1dffc:			; <UNDEFINED> instruction: 0xf8d8c016
   1e000:			; <UNDEFINED> instruction: 0xf8b82000
   1e004:	ldrmi	r1, [r1], #-24	; 0xffffffe8
   1e008:			; <UNDEFINED> instruction: 0xf8b94603
   1e00c:	bl	fe81e074 <__read_chk@plt+0xfe816b48>
   1e010:	ldrmi	r0, [r8], #-12
   1e014:	bl	ff65bfbc <__read_chk@plt+0xff654a90>
   1e018:			; <UNDEFINED> instruction: 0xf7fe4640
   1e01c:	stmdals	r5, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1e020:	blx	fe75c022 <__read_chk@plt+0xfe754af6>
   1e024:			; <UNDEFINED> instruction: 0xf0107b20
   1e028:	eorle	r0, r2, r4
   1e02c:	movwcs	r6, #2210	; 0x8a2
   1e030:	stmdbmi	pc!, {r0, r8, sl, ip, pc}	; <UNPREDICTABLE>
   1e034:	andls	r6, r0, #96, 16	; 0x600000
   1e038:	bmi	baf224 <__read_chk@plt+0xba7cf8>
   1e03c:			; <UNDEFINED> instruction: 0xf7ef447a
   1e040:	strb	pc, [r1, -r7, asr #16]!	; <UNPREDICTABLE>
   1e044:	ldrtmi	r4, [fp], -ip, lsr #20
   1e048:	ldrbcs	r4, [fp, ip, lsr #18]!
   1e04c:	ldrbtmi	r6, [sl], #-2144	; 0xfffff7a0
   1e050:			; <UNDEFINED> instruction: 0xf7ef4479
   1e054:	stmdals	r5, {r0, r2, r3, r4, r5, fp, ip, sp, lr, pc}
   1e058:	blx	fe05c05a <__read_chk@plt+0xfe054b2e>
   1e05c:	stmdacs	r0, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}
   1e060:	svcge	0x000cf43f
   1e064:	str	r4, [r1, -r3, lsl #13]
   1e068:	ldrbmi	r9, [r7], -r5, lsl #16
   1e06c:	blx	1ddc06e <__read_chk@plt+0x1dd4b42>
   1e070:	stmdbmi	r3!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   1e074:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1e078:	ldc	7, cr15, [lr, #-928]!	; 0xfffffc60
   1e07c:			; <UNDEFINED> instruction: 0xf0194629
   1e080:	bfi	pc, r3, #17, #3	; <UNPREDICTABLE>
   1e084:	strcs	r4, [lr, -r0, asr #12]!
   1e088:	blx	1a5c08a <__read_chk@plt+0x1a54b5e>
   1e08c:			; <UNDEFINED> instruction: 0xf7fe9805
   1e090:	str	pc, [ip, -r5, ror #22]
   1e094:	ldc	7, cr15, [lr], {232}	; 0xe8
   1e098:	ldc	7, cr15, [r0], {232}	; 0xe8
   1e09c:	stmdals	r5, {r0, r1, r2, r9, sl, lr}
   1e0a0:			; <UNDEFINED> instruction: 0xf7feb2bf
   1e0a4:	smusd	r2, fp, fp
   1e0a8:	stc	7, cr15, [r8], {232}	; 0xe8
   1e0ac:	stmdals	r6, {r0, r1, r2, r9, sl, lr}
   1e0b0:	blx	155c0b2 <__read_chk@plt+0x1554b86>
   1e0b4:	adcslt	r9, pc, #327680	; 0x50000
   1e0b8:	blx	145c0ba <__read_chk@plt+0x1454b8e>
   1e0bc:	svclt	0x0000e6f7
   1e0c0:	andeq	r8, r4, sl, lsl #21
   1e0c4:	andeq	r0, r0, r0, asr r7
   1e0c8:	strdeq	pc, [r2], -r4
   1e0cc:	muleq	r4, r2, r4
   1e0d0:	andeq	lr, r2, r2, lsl #10
   1e0d4:			; <UNDEFINED> instruction: 0x000296b4
   1e0d8:	andeq	r8, r4, lr, lsl #19
   1e0dc:			; <UNDEFINED> instruction: 0x0002fcb4
   1e0e0:			; <UNDEFINED> instruction: 0x0002fcba
   1e0e4:	andeq	lr, r2, r2, ror r4
   1e0e8:	andeq	r9, r2, sl, ror #16
   1e0ec:	andeq	r9, r2, r8, asr #16
   1e0f0:	andeq	pc, r2, r0, lsr #23
   1e0f4:	strdeq	pc, [r2], -r4
   1e0f8:	andeq	pc, r2, r6, asr #22
   1e0fc:	andeq	pc, r2, r8, lsl #23
   1e100:	muleq	r2, sl, fp
   1e104:	rscsvc	pc, sl, r0, lsr #11
   1e108:	stmdale	r8!, {r0, r1, r3, fp, sp}
   1e10c:			; <UNDEFINED> instruction: 0xf000e8df
   1e110:	svceq	0x000c0906
   1e114:	blne	623564 <__read_chk@plt+0x61c038>
   1e118:	strtcs	r2, [r1], #-1822	; 0xfffff8e2
   1e11c:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   1e120:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
   1e124:			; <UNDEFINED> instruction: 0x47704478
   1e128:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   1e12c:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
   1e130:			; <UNDEFINED> instruction: 0x47704478
   1e134:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   1e138:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
   1e13c:			; <UNDEFINED> instruction: 0x47704478
   1e140:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   1e144:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
   1e148:			; <UNDEFINED> instruction: 0x47704478
   1e14c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   1e150:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
   1e154:			; <UNDEFINED> instruction: 0x47704478
   1e158:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   1e15c:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
   1e160:			; <UNDEFINED> instruction: 0x47704478
   1e164:	andeq	pc, r2, r6, asr #22
   1e168:	andeq	pc, r2, r4, lsl ip	; <UNPREDICTABLE>
   1e16c:	andeq	pc, r2, r2, asr fp	; <UNPREDICTABLE>
   1e170:	andeq	pc, r2, r8, asr fp	; <UNPREDICTABLE>
   1e174:	andeq	pc, r2, r6, ror #22
   1e178:	andeq	pc, r2, r0, ror fp	; <UNPREDICTABLE>
   1e17c:	andeq	pc, r2, r6, lsl #23
   1e180:	muleq	r2, r8, fp
   1e184:	andeq	pc, r2, sl, lsr #23
   1e188:			; <UNDEFINED> instruction: 0x0002fbb4
   1e18c:			; <UNDEFINED> instruction: 0x0002fbbe
   1e190:	andeq	r0, r3, ip, lsr #23
   1e194:	blmi	1ca61c <__read_chk@plt+0x1c30f0>
   1e198:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e19c:			; <UNDEFINED> instruction: 0x4770b118
   1e1a0:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   1e1a4:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   1e1a8:	andcc	r4, r7, r8, ror r4
   1e1ac:			; <UNDEFINED> instruction: 0x47706018
   1e1b0:	strdeq	r9, [r4], -r4
   1e1b4:	andeq	r8, r2, r6, asr #26
   1e1b8:	andeq	r8, r2, r0, asr #26
   1e1bc:			; <UNDEFINED> instruction: 0xf6c02045
   1e1c0:	ldrbmi	r2, [r0, -r0]!
   1e1c4:	cdplt	7, 14, cr15, cr4, cr14, {7}
   1e1c8:	ldrblt	fp, [r0, #-1038]!	; 0xfffffbf2
   1e1cc:	stmdbge	r7, {r0, r1, r7, ip, sp, pc}
   1e1d0:	ldmdami	r8, {r1, r2, r9, sl, lr}
   1e1d4:			; <UNDEFINED> instruction: 0xf8514a18
   1e1d8:	ldrbtmi	r3, [r8], #-2820	; 0xfffff4fc
   1e1dc:	ldrmi	r5, [r8], -r2, lsl #17
   1e1e0:	andls	r6, r1, #1179648	; 0x120000
   1e1e4:	andeq	pc, r0, #79	; 0x4f
   1e1e8:			; <UNDEFINED> instruction: 0xf7e89100
   1e1ec:	strmi	lr, [r4], -r2, lsl #22
   1e1f0:	ldrtmi	fp, [r0], -r8, lsr #3
   1e1f4:			; <UNDEFINED> instruction: 0xf7ee4621
   1e1f8:	strmi	pc, [r5], -fp, asr #29
   1e1fc:			; <UNDEFINED> instruction: 0xf7e74620
   1e200:	bmi	3d9d08 <__read_chk@plt+0x3d27dc>
   1e204:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   1e208:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e20c:	subsmi	r9, sl, r1, lsl #22
   1e210:	strtmi	sp, [r8], -sp, lsl #2
   1e214:	pop	{r0, r1, ip, sp, pc}
   1e218:	andlt	r4, r3, r0, ror r0
   1e21c:			; <UNDEFINED> instruction: 0xf7e84770
   1e220:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   1e224:	addlt	sp, r5, #229	; 0xe5
   1e228:	strvs	pc, [r0, #-69]!	; 0xffffffbb
   1e22c:			; <UNDEFINED> instruction: 0xf7e8e7e6
   1e230:	svclt	0x0000ebd2
   1e234:	andeq	r8, r4, r6, ror #12
   1e238:	andeq	r0, r0, r0, asr r7
   1e23c:	andeq	r8, r4, sl, lsr r6
   1e240:	blmi	cb0b0c <__read_chk@plt+0xca95e0>
   1e244:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1e248:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1e24c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   1e250:			; <UNDEFINED> instruction: 0xf04f9301
   1e254:	tstlt	r9, r0, lsl #6
   1e258:	strmi	r7, [ip], -fp, lsl #16
   1e25c:	teqle	lr, r0, lsl #22
   1e260:	strtmi	r4, [r8], -fp, lsr #18
   1e264:			; <UNDEFINED> instruction: 0xf7ee4479
   1e268:	movwcs	pc, #3731	; 0xe93	; <UNPREDICTABLE>
   1e26c:	movwls	r4, #1561	; 0x619
   1e270:			; <UNDEFINED> instruction: 0xf0014628
   1e274:	strmi	pc, [r4], -r1, lsl #31
   1e278:	stmdals	r0, {r4, r5, r6, r8, ip, sp, pc}
   1e27c:			; <UNDEFINED> instruction: 0xf7feb348
   1e280:	bmi	95cc3c <__read_chk@plt+0x955710>
   1e284:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   1e288:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e28c:	subsmi	r9, sl, r1, lsl #22
   1e290:			; <UNDEFINED> instruction: 0x4620d138
   1e294:	ldclt	0, cr11, [r0, #-12]!
   1e298:	strtmi	r9, [r8], -r0, lsl #18
   1e29c:	blx	1e5a2ae <__read_chk@plt+0x1e52d82>
   1e2a0:	stmdacs	r0, {r2, r9, sl, lr}
   1e2a4:	stmdbls	r0, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   1e2a8:			; <UNDEFINED> instruction: 0xf0024628
   1e2ac:	strmi	pc, [r4], -pc, lsl #27
   1e2b0:	mvnle	r2, r0, lsl #16
   1e2b4:	strtmi	r9, [r8], -r0, lsl #18
   1e2b8:	cdp2	0, 8, cr15, cr8, cr2, {0}
   1e2bc:	stmdacs	r0, {r2, r9, sl, lr}
   1e2c0:	stmdbls	r0, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
   1e2c4:			; <UNDEFINED> instruction: 0xf0114628
   1e2c8:			; <UNDEFINED> instruction: 0x4604ff59
   1e2cc:	stmdacs	r0, {fp, ip, pc}
   1e2d0:	ldmdbmi	r1, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
   1e2d4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1e2d8:	cdp2	7, 5, cr15, cr10, cr14, {7}
   1e2dc:			; <UNDEFINED> instruction: 0x4608e7d1
   1e2e0:			; <UNDEFINED> instruction: 0xffa8f010
   1e2e4:	teqlt	r8, r1, lsr #12
   1e2e8:			; <UNDEFINED> instruction: 0xf0104668
   1e2ec:			; <UNDEFINED> instruction: 0x4604fffd
   1e2f0:	bicle	r2, r6, r0, lsl #24
   1e2f4:	ldr	r9, [fp, r0, lsl #18]!
   1e2f8:	strbtmi	r2, [r8], -r1, lsl #4
   1e2fc:	ldc2	7, cr15, [r6], #-1016	; 0xfffffc08
   1e300:	ldrb	r4, [r5, r4, lsl #12]!
   1e304:	bl	19dc2ac <__read_chk@plt+0x19d4d80>
   1e308:	strdeq	r8, [r4], -ip
   1e30c:	andeq	r0, r0, r0, asr r7
   1e310:	andeq	pc, r2, ip, lsr #23
   1e314:			; <UNDEFINED> instruction: 0x000485ba
   1e318:	andeq	pc, r2, lr, asr #22
   1e31c:	ldrlt	fp, [r8, #-449]!	; 0xfffffe3f
   1e320:	strmi	r2, [r5], -r0, lsl #4
   1e324:	and	r4, r1, ip, lsl #12
   1e328:	cmplt	r4, r4, lsr #16
   1e32c:	bvc	2f84b8 <__read_chk@plt+0x2f0f8c>
   1e330:	ldrble	r0, [r9, #2011]!	; 0x7db
   1e334:			; <UNDEFINED> instruction: 0xf0014628
   1e338:	andcs	pc, r1, #460	; 0x1cc
   1e33c:	rscsle	r2, r3, r0, lsl #16
   1e340:	adcscs	fp, sl, r8, lsr sp
   1e344:	andcs	pc, r0, r0, asr #13
   1e348:	rscsle	r2, r9, r0, lsl #20
   1e34c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1e350:			; <UNDEFINED> instruction: 0xf6c020ba
   1e354:	ldrbmi	r2, [r0, -r0]!
   1e358:	svcmi	0x00f0e92d
   1e35c:	strmi	fp, [sp], -fp, lsl #1
   1e360:	movwls	r4, #22855	; 0x5947
   1e364:	ldrbtmi	r4, [r9], #-2887	; 0xfffff4b9
   1e368:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   1e36c:			; <UNDEFINED> instruction: 0xf04f9309
   1e370:	andls	r0, r4, #0, 6
   1e374:	rsbsle	r2, sp, r0, lsl #20
   1e378:	subsle	r2, ip, r0, lsl #26
   1e37c:			; <UNDEFINED> instruction: 0xf04f4e42
   1e380:			; <UNDEFINED> instruction: 0xf8df093a
   1e384:	movwcs	fp, #264	; 0x108
   1e388:			; <UNDEFINED> instruction: 0xf6c0447e
   1e38c:	ldrbtmi	r2, [fp], #2304	; 0x900
   1e390:	movwls	r4, #13952	; 0x3680
   1e394:	bls	1563e8 <__read_chk@plt+0x14eebc>
   1e398:	ldrtmi	sl, [r9], -r7, lsl #22
   1e39c:	andcc	r4, r8, #64, 12	; 0x4000000
   1e3a0:			; <UNDEFINED> instruction: 0xf9f6f012
   1e3a4:	eorsle	r4, r5, r8, asr #10
   1e3a8:	subsle	r2, sl, r0, lsl #16
   1e3ac:	andcs	r2, r1, #0, 6
   1e3b0:	stmdavs	sp!, {r0, r1, r9, ip, pc}
   1e3b4:	svclt	0x00082d00
   1e3b8:	blcs	26fc0 <__read_chk@plt+0x1fa94>
   1e3bc:	stmdavs	pc!, {r3, r4, r5, ip, lr, pc}^	; <UNPREDICTABLE>
   1e3c0:	andcs	r4, r0, #51380224	; 0x3100000
   1e3c4:	ldmdavs	ip!, {r3, r9, ip, pc}^
   1e3c8:	mulge	r8, r7, r8
   1e3cc:			; <UNDEFINED> instruction: 0xf00a4620
   1e3d0:			; <UNDEFINED> instruction: 0xf7e80a01
   1e3d4:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   1e3d8:			; <UNDEFINED> instruction: 0x4659d0dd
   1e3dc:			; <UNDEFINED> instruction: 0xf7e84620
   1e3e0:	stmdacs	r0, {r4, r6, r7, r9, sl, fp, sp, lr, pc}
   1e3e4:	stmdbmi	sl!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
   1e3e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e3ec:	cdp	7, 12, cr15, cr8, cr8, {7}
   1e3f0:	sbcsle	r2, r0, r0, lsl #16
   1e3f4:	movwcs	r4, #5712	; 0x1650
   1e3f8:	svceq	0x0000f1ba
   1e3fc:	bge	252768 <__read_chk@plt+0x24b23c>
   1e400:	bls	142c08 <__read_chk@plt+0x13b6dc>
   1e404:	ldrtmi	sl, [r9], -r7, lsl #22
   1e408:	andcc	r4, r8, #64, 12	; 0x4000000
   1e40c:			; <UNDEFINED> instruction: 0xff82f001
   1e410:	bicle	r4, r9, r8, asr #10
   1e414:			; <UNDEFINED> instruction: 0xf5b39b08
   1e418:	svclt	0x00027fca
   1e41c:	andcs	r2, r0, r1, lsl #6
   1e420:	bicle	r9, r3, r3, lsl #6
   1e424:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1e428:	movwcs	fp, #3848	; 0xf08
   1e42c:	bicle	r2, r6, r0, lsl #22
   1e430:	strmi	r9, [r4], -r3, lsl #22
   1e434:	ldrtcs	fp, [sl], #2419	; 0x973
   1e438:	strcs	pc, [r0], #-1728	; 0xfffff940
   1e43c:	blmi	470c98 <__read_chk@plt+0x46976c>
   1e440:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e444:	blls	2784b4 <__read_chk@plt+0x270f88>
   1e448:	tstle	r7, sl, asr r0
   1e44c:	andlt	r4, fp, r0, lsr #12
   1e450:	svchi	0x00f0e8bd
   1e454:			; <UNDEFINED> instruction: 0xf6c0233a
   1e458:	stmdacs	r0, {r8, r9, sp}
   1e45c:	ldrmi	fp, [ip], -r8, lsl #30
   1e460:	stmdbls	r5, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1e464:			; <UNDEFINED> instruction: 0xf7f79807
   1e468:			; <UNDEFINED> instruction: 0x4604fd9d
   1e46c:			; <UNDEFINED> instruction: 0xf7e89807
   1e470:	strb	lr, [r3, r0, asr #29]!
   1e474:			; <UNDEFINED> instruction: 0xf6c02410
   1e478:	ldrb	r2, [pc, r0, lsl #8]
   1e47c:	b	feadc424 <__read_chk@plt+0xfead4ef8>
   1e480:	ldrdeq	r8, [r4], -sl
   1e484:	andeq	r0, r0, r0, asr r7
   1e488:			; <UNDEFINED> instruction: 0x000283b8
   1e48c:			; <UNDEFINED> instruction: 0x0002fabe
   1e490:	andeq	pc, r2, sl, ror #20
   1e494:	andeq	r8, r4, r0, lsl #8
   1e498:	svcmi	0x00f0e92d
   1e49c:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   1e4a0:	ldmdbmi	r2!, {r2, r8, r9, fp, pc}^
   1e4a4:	bcc	459ccc <__read_chk@plt+0x4527a0>
   1e4a8:	ldrbtmi	r4, [r9], #-2929	; 0xfffff48f
   1e4ac:	stmiapl	fp, {r0, r1, r2, r7, ip, sp, pc}^
   1e4b0:	movwls	r6, #22555	; 0x581b
   1e4b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e4b8:	bcs	42ccc <__read_chk@plt+0x3b7a0>
   1e4bc:	sbchi	pc, r4, r0
   1e4c0:			; <UNDEFINED> instruction: 0xf0002d00
   1e4c4:	blmi	1afe760 <__read_chk@plt+0x1af7234>
   1e4c8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e4cc:			; <UNDEFINED> instruction: 0xf8cd4681
   1e4d0:	ldrbtmi	r8, [fp], #-4
   1e4d4:	bcc	fe459cfc <__read_chk@plt+0xfe4527d0>
   1e4d8:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
   1e4dc:	bcc	fe459d08 <__read_chk@plt+0xfe4527dc>
   1e4e0:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
   1e4e4:	bcc	459d10 <__read_chk@plt+0x4527e4>
   1e4e8:	stmdbmi	r5!, {r0, r1, r2, r4, sp, lr, pc}^
   1e4ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e4f0:	cdp	7, 4, cr15, cr6, cr8, {7}
   1e4f4:	stmdbmi	r3!, {r3, r7, r8, r9, ip, sp, pc}^
   1e4f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e4fc:	cdp	7, 4, cr15, cr0, cr8, {7}
   1e500:	b	15cb268 <__read_chk@plt+0x15c3d3c>
   1e504:			; <UNDEFINED> instruction: 0xf0400107
   1e508:	andcs	r8, r1, #172	; 0xac
   1e50c:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1e510:	sadd16mi	fp, r3, r4
   1e514:	blcs	2711c <__read_chk@plt+0x1fbf0>
   1e518:	stmdavs	fp!, {r1, r2, r4, r5, r6, ip, lr, pc}^
   1e51c:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx1
   1e520:	ldmdavs	ip, {r4, r7, r9, fp, ip}^
   1e524:			; <UNDEFINED> instruction: 0xf7e84620
   1e528:	teqlt	r8, ip, lsr #28
   1e52c:	bne	fe459d98 <__read_chk@plt+0xfe45286c>
   1e530:			; <UNDEFINED> instruction: 0xf7e84620
   1e534:	blx	fec59dd4 <__read_chk@plt+0xfec528a8>
   1e538:	ldmdbeq	r6!, {r7, r9, sl, ip, sp, lr, pc}^
   1e53c:	bne	459da8 <__read_chk@plt+0x45287c>
   1e540:			; <UNDEFINED> instruction: 0xf7e84620
   1e544:	smladcs	r1, lr, lr, lr
   1e548:	cmple	r4, r0, lsl #16
   1e54c:	strtmi	r4, [r0], -lr, asr #18
   1e550:			; <UNDEFINED> instruction: 0xf7e84479
   1e554:	stmdacs	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
   1e558:			; <UNDEFINED> instruction: 0xf04fd1c7
   1e55c:	stcls	8, cr0, [r3], {1}
   1e560:	bleq	45a99c <__read_chk@plt+0x453470>
   1e564:			; <UNDEFINED> instruction: 0xf04f9702
   1e568:	ldrtmi	r0, [r7], -r0, lsl #20
   1e56c:	cfmadd32cs	mvax2, mvfx4, mvfx0, mvfx6
   1e570:	svccs	0x0000d131
   1e574:	blls	d2a58 <__read_chk@plt+0xcb52c>
   1e578:	rsble	r2, sl, r0, lsl #22
   1e57c:	ldrbmi	r6, [fp], -r9, ror #16
   1e580:	strbmi	r2, [r8], -r1, lsl #4
   1e584:			; <UNDEFINED> instruction: 0xf0026809
   1e588:	orrlt	pc, r8, r1, asr sl	; <UNPREDICTABLE>
   1e58c:			; <UNDEFINED> instruction: 0xf04f2201
   1e590:	andls	r0, r1, r0, lsl #16
   1e594:	stccs	8, cr6, [r0], {36}	; 0x24
   1e598:	sadd16mi	fp, r0, r4
   1e59c:	stmdacs	r0, {sp}
   1e5a0:	strbmi	sp, [r1], -r5, ror #3
   1e5a4:	svceq	0x0000f1ba
   1e5a8:			; <UNDEFINED> instruction: 0xf04fd144
   1e5ac:	str	r0, [sp, r1, lsl #16]!
   1e5b0:	bne	459e18 <__read_chk@plt+0x4528ec>
   1e5b4:			; <UNDEFINED> instruction: 0xf7f79804
   1e5b8:			; <UNDEFINED> instruction: 0xf1b0fcf5
   1e5bc:	stmdals	r4, {fp}
   1e5c0:			; <UNDEFINED> instruction: 0xf04fbf08
   1e5c4:			; <UNDEFINED> instruction: 0xf7e80a01
   1e5c8:	blx	fee59e20 <__read_chk@plt+0xfee528f4>
   1e5cc:	movwcs	pc, #648	; 0x288	; <UNPREDICTABLE>
   1e5d0:	ldmdbeq	r2, {r2, r8, r9, ip, pc}^
   1e5d4:	stmdavs	r9!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1e5d8:	andeq	pc, r8, #4, 2
   1e5dc:			; <UNDEFINED> instruction: 0x4648465b
   1e5e0:	mcr2	0, 1, pc, cr2, cr1, {0}	; <UNPREDICTABLE>
   1e5e4:	stmdavs	r9!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   1e5e8:	andeq	pc, r8, #4, 2
   1e5ec:			; <UNDEFINED> instruction: 0x4648465b
   1e5f0:			; <UNDEFINED> instruction: 0xffdef001
   1e5f4:	stmdbmi	r5!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1e5f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e5fc:	stcl	7, cr15, [r0, #928]	; 0x3a0
   1e600:			; <UNDEFINED> instruction: 0xf780fab0
   1e604:			; <UNDEFINED> instruction: 0xe7a1097f
   1e608:			; <UNDEFINED> instruction: 0xf1b8468b
   1e60c:	tstle	r3, r0, lsl #30
   1e610:	bleq	feeda754 <__read_chk@plt+0xfeed3228>
   1e614:	blcs	5c11c <__read_chk@plt+0x54bf0>
   1e618:	blmi	570e94 <__read_chk@plt+0x569968>
   1e61c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e620:	blls	178690 <__read_chk@plt+0x171164>
   1e624:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   1e628:	andlt	r4, r7, r8, asr r6
   1e62c:	blhi	159928 <__read_chk@plt+0x1523fc>
   1e630:	svchi	0x00f0e8bd
   1e634:	strb	r4, [pc, r3, asr #13]!
   1e638:	blcs	45244 <__read_chk@plt+0x3dd18>
   1e63c:	andcs	fp, r0, #8, 30
   1e640:	svclt	0x00182a00
   1e644:			; <UNDEFINED> instruction: 0xe7e7469b
   1e648:	bleq	45a78c <__read_chk@plt+0x453260>
   1e64c:	blcs	5c154 <__read_chk@plt+0x54c28>
   1e650:	bmi	4585e0 <__read_chk@plt+0x4510b4>
   1e654:	orrvc	pc, r4, pc, asr #8
   1e658:	ldrbtmi	r4, [sl], #-2063	; 0xfffff7f1
   1e65c:			; <UNDEFINED> instruction: 0xf0184478
   1e660:			; <UNDEFINED> instruction: 0xf04fff53
   1e664:	ldrb	r0, [sl, -r0, lsl #16]!
   1e668:	ldmib	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e66c:	muleq	r4, r6, r3
   1e670:	andeq	r0, r0, r0, asr r7
   1e674:	andeq	pc, r2, r2, lsl #7
   1e678:	andeq	pc, r2, r6, asr pc	; <UNPREDICTABLE>
   1e67c:	andeq	r8, r2, r6, lsr r2
   1e680:	andeq	pc, r2, lr, asr r9	; <UNPREDICTABLE>
   1e684:	andeq	pc, r2, sl, asr r9	; <UNPREDICTABLE>
   1e688:	strdeq	r8, [r2], -r0
   1e68c:	andeq	pc, r2, lr, asr r2	; <UNPREDICTABLE>
   1e690:	andeq	r8, r4, r4, lsr #4
   1e694:	andeq	pc, r2, lr, lsr #16
   1e698:	andeq	pc, r2, r0, lsl #16
   1e69c:	mvnsmi	lr, sp, lsr #18
   1e6a0:	bmi	c6ff00 <__read_chk@plt+0xc689d4>
   1e6a4:	blmi	c8a8bc <__read_chk@plt+0xc83390>
   1e6a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e6ac:	movwls	r6, #14363	; 0x381b
   1e6b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e6b4:	suble	r2, r8, r0, lsl #18
   1e6b8:	andcs	r4, r1, #128, 12	; 0x8000000
   1e6bc:	strmi	sl, [sp], -r2, lsl #16
   1e6c0:	blx	155c6c0 <__read_chk@plt+0x1555194>
   1e6c4:	ldmdblt	r8, {r2, r9, sl, lr}^
   1e6c8:	bvc	f062d8 <__read_chk@plt+0xefedac>
   1e6cc:	ldrtle	r0, [r1], #-2010	; 0xfffff826
   1e6d0:	ldrle	r0, [r1], #-1883	; 0xfffff8a5
   1e6d4:			; <UNDEFINED> instruction: 0xf6c0242f
   1e6d8:	ldrtmi	r2, [r8], -r0, lsl #8
   1e6dc:			; <UNDEFINED> instruction: 0xf83ef7fe
   1e6e0:	blmi	8b0f74 <__read_chk@plt+0x8a9a48>
   1e6e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e6e8:	blls	f8758 <__read_chk@plt+0xf122c>
   1e6ec:	teqle	r9, sl, asr r0
   1e6f0:	andlt	r4, r4, r0, lsr #12
   1e6f4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1e6f8:	ldmdbmi	lr, {r2, r3, r4, r5, r6, fp, sp, lr}
   1e6fc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e700:	ldc	7, cr15, [lr, #-928]!	; 0xfffffc60
   1e704:	ldmdbmi	ip, {r3, r5, r8, r9, ip, sp, pc}
   1e708:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e70c:	ldc	7, cr15, [r8, #-928]!	; 0xfffffc60
   1e710:	bicsle	r2, pc, r0, lsl #16
   1e714:	ldrtmi	sl, [r9], -r1, lsl #20
   1e718:			; <UNDEFINED> instruction: 0xf0024640
   1e71c:			; <UNDEFINED> instruction: 0x4604fc9b
   1e720:	stmdals	r1, {r3, r7, r8, fp, ip, sp, pc}
   1e724:			; <UNDEFINED> instruction: 0xf7f74631
   1e728:			; <UNDEFINED> instruction: 0x4604fc3d
   1e72c:			; <UNDEFINED> instruction: 0xf7e89801
   1e730:	and	lr, r8, r0, ror #26
   1e734:	strtmi	sl, [r9], -r1, lsl #22
   1e738:	andcs	r4, r1, #64, 12	; 0x4000000
   1e73c:			; <UNDEFINED> instruction: 0xf976f002
   1e740:	stmdacs	r0, {r2, r9, sl, lr}
   1e744:	svcls	0x0002d0ed
   1e748:	strtcs	lr, [pc], #-1991	; 1e750 <__read_chk@plt+0x17224>
   1e74c:	strcs	pc, [r0], #-1728	; 0xfffff940
   1e750:	bge	98670 <__read_chk@plt+0x91144>
   1e754:			; <UNDEFINED> instruction: 0x46404639
   1e758:	blx	1e5a76a <__read_chk@plt+0x1e5323e>
   1e75c:	stmdacs	r0, {r2, r9, sl, lr}
   1e760:			; <UNDEFINED> instruction: 0xe7ded1f1
   1e764:	ldmdb	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e768:	muleq	r4, r8, r1
   1e76c:	andeq	r0, r0, r0, asr r7
   1e770:	andeq	r8, r4, ip, asr r1
   1e774:	andeq	pc, r2, sl, ror r7	; <UNPREDICTABLE>
   1e778:	andeq	pc, r2, r6, ror r7	; <UNPREDICTABLE>
   1e77c:	svcmi	0x00f0e92d
   1e780:	blhi	d9c3c <__read_chk@plt+0xd2710>
   1e784:	stmdbcs	r0, {r0, r2, r7, ip, sp, pc}
   1e788:			; <UNDEFINED> instruction: 0xf8dfd055
   1e78c:			; <UNDEFINED> instruction: 0xf04f80bc
   1e790:	svcmi	0x002e0900
   1e794:	beq	459fbc <__read_chk@plt+0x452a90>
   1e798:	ldrsbtlt	pc, [r4], pc	; <UNPREDICTABLE>
   1e79c:	bcs	fe459fc4 <__read_chk@plt+0xfe452a98>
   1e7a0:	ldrbtmi	r4, [pc], #-1272	; 1e7a8 <__read_chk@plt+0x1727c>
   1e7a4:			; <UNDEFINED> instruction: 0x460c44fb
   1e7a8:			; <UNDEFINED> instruction: 0xf8cd469a
   1e7ac:	ands	r9, r4, ip
   1e7b0:			; <UNDEFINED> instruction: 0x46299b11
   1e7b4:	bcs	fe45a01c <__read_chk@plt+0xfe452af0>
   1e7b8:	beq	45a020 <__read_chk@plt+0x452af4>
   1e7bc:	blls	4433c8 <__read_chk@plt+0x43be9c>
   1e7c0:	ldrbmi	r9, [r3], -r0, lsl #6
   1e7c4:	blx	1d5a816 <__read_chk@plt+0x1d532ea>
   1e7c8:			; <UNDEFINED> instruction: 0xf04f9b03
   1e7cc:	stmdacs	r0, {r0, r8, fp}
   1e7d0:			; <UNDEFINED> instruction: 0x4603bf18
   1e7d4:	stmdavs	r4!, {r0, r1, r8, r9, ip, pc}
   1e7d8:	stmdavs	r5!, {r2, r3, r4, r8, r9, ip, sp, pc}^
   1e7dc:	stmdavs	lr!, {r0, r6, r9, sl, lr}^
   1e7e0:			; <UNDEFINED> instruction: 0xf7e84630
   1e7e4:	ldrtmi	lr, [r9], -lr, asr #25
   1e7e8:	ldrtmi	r4, [r0], -r2, lsl #12
   1e7ec:	sbcsle	r2, pc, r0, lsl #20
   1e7f0:	stcl	7, cr15, [r6], {232}	; 0xe8
   1e7f4:			; <UNDEFINED> instruction: 0x46024659
   1e7f8:	bcs	300c0 <__read_chk@plt+0x28b94>
   1e7fc:			; <UNDEFINED> instruction: 0xf7e8d0d8
   1e800:	stmdacs	r0, {r6, r7, sl, fp, sp, lr, pc}
   1e804:			; <UNDEFINED> instruction: 0xf895d0d4
   1e808:	ldrbmi	ip, [r3], -r8
   1e80c:	bcs	fe45a074 <__read_chk@plt+0xfe452b48>
   1e810:			; <UNDEFINED> instruction: 0xf01c4629
   1e814:	cdp	15, 1, cr0, cr8, cr1, {0}
   1e818:	sbcsle	r0, ip, r0, lsl sl
   1e81c:			; <UNDEFINED> instruction: 0xfff8f001
   1e820:	mcrls	7, 0, lr, cr3, cr2, {6}
   1e824:	svceq	0x0000f1b9
   1e828:	ldrtmi	sp, [r0], -r5
   1e82c:	ldc	0, cr11, [sp], #20
   1e830:	pop	{r1, r8, r9, fp, pc}
   1e834:			; <UNDEFINED> instruction: 0x26ba8ff0
   1e838:	strcs	pc, [r0], -r0, asr #13
   1e83c:	andlt	r4, r5, r0, lsr r6
   1e840:	blhi	d9b3c <__read_chk@plt+0xd2610>
   1e844:	svchi	0x00f0e8bd
   1e848:	andeq	r7, r2, r0, lsr #31
   1e84c:	andeq	pc, r2, sl, lsr #13
   1e850:			; <UNDEFINED> instruction: 0x0002f6b0
   1e854:	cfstr32mi	mvfx11, [sp, #-992]	; 0xfffffc20
   1e858:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1e85c:	vldrle	d2, [r1, #-0]
   1e860:	strmi	r4, [r6], -fp, lsl #30
   1e864:	ldrbtmi	r2, [pc], #-1024	; 1e86c <__read_chk@plt+0x17340>
   1e868:	ldrtmi	r6, [r1], -fp, ror #16
   1e86c:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1e870:	eoreq	pc, ip, r3, lsl #2
   1e874:			; <UNDEFINED> instruction: 0xf014b113
   1e878:	msrlt	(UNDEF: 56), sp
   1e87c:	strcc	r6, [r1], #-2107	; 0xfffff7c5
   1e880:	lfmle	f4, 2, [r1], #652	; 0x28c
   1e884:	ldrbtcc	pc, [pc], #79	; 1e88c <__read_chk@plt+0x17360>	; <UNPREDICTABLE>
   1e888:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   1e88c:	andeq	r9, r4, r8, lsr r9
   1e890:	andeq	r9, r4, sl, lsr #18
   1e894:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
   1e898:	blcs	388c8 <__read_chk@plt+0x3139c>
   1e89c:	ldmdami	sp, {r0, r2, r4, r8, r9, fp, ip, lr, pc}
   1e8a0:	stmdavs	r1, {r3, r4, r5, r6, sl, lr}
   1e8a4:	lfmle	f4, 4, [r0, #-612]	; 0xfffffd9c
   1e8a8:	svclt	0x00a82a00
   1e8ac:	lfmle	f4, 4, [r5, #-580]	; 0xfffffdbc
   1e8b0:			; <UNDEFINED> instruction: 0xf8516841
   1e8b4:	tstlt	r8, #35	; 0x23
   1e8b8:	eorne	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   1e8bc:	pop	{r0, r3, r4, r5, r7, r8, ip, sp, pc}
   1e8c0:			; <UNDEFINED> instruction: 0x312c4008
   1e8c4:			; <UNDEFINED> instruction: 0xf014302c
   1e8c8:	blmi	50e6e4 <__read_chk@plt+0x5071b8>
   1e8cc:	ldmdbmi	r3, {r3, r6, r7, r9, sp}
   1e8d0:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
   1e8d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e8d8:	svc	0x009ef7e7
   1e8dc:	sbccs	r4, r9, #17408	; 0x4400
   1e8e0:	ldmdami	r2, {r0, r4, r8, fp, lr}
   1e8e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1e8e8:			; <UNDEFINED> instruction: 0xf7e74478
   1e8ec:	blmi	45a74c <__read_chk@plt+0x453220>
   1e8f0:	ldmdbmi	r0, {r0, r1, r3, r6, r7, r9, sp}
   1e8f4:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   1e8f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e8fc:	svc	0x008cf7e7
   1e900:	sbccs	r4, sl, #14336	; 0x3800
   1e904:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
   1e908:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1e90c:			; <UNDEFINED> instruction: 0xf7e74478
   1e910:	svclt	0x0000ef84
   1e914:	strdeq	r9, [r4], -r0
   1e918:	muleq	r2, r2, ip
   1e91c:	andeq	pc, r2, r4, asr #11
   1e920:	andeq	pc, r2, r2, ror #11
   1e924:	andeq	pc, r2, r0, lsl #25
   1e928:			; <UNDEFINED> instruction: 0x0002f5b2
   1e92c:	strdeq	pc, [r2], -r0
   1e930:	andeq	pc, r2, lr, ror #24
   1e934:	andeq	pc, r2, r0, lsr #11
   1e938:	andeq	pc, r2, lr, lsl #12
   1e93c:	andeq	pc, r2, ip, asr ip	; <UNPREDICTABLE>
   1e940:	andeq	pc, r2, lr, lsl #11
   1e944:	andeq	pc, r2, ip, ror #11
   1e948:	addlt	fp, r2, r0, ror r5
   1e94c:			; <UNDEFINED> instruction: 0xf7e89001
   1e950:	eorscc	lr, r0, r0, ror #21
   1e954:	ldmda	r4!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e958:	suble	r2, r8, r0, lsl #16
   1e95c:	stmdbls	r1, {r1, r2, r9, sl, lr}
   1e960:			; <UNDEFINED> instruction: 0xf7e7302c
   1e964:	bmi	91a634 <__read_chk@plt+0x913108>
   1e968:			; <UNDEFINED> instruction: 0xf04f2300
   1e96c:	ldrbtmi	r3, [sl], #-511	; 0xfffffe01
   1e970:	rsbsvs	r6, r1, r1, lsr r0
   1e974:	ldrdpl	lr, [r0], -r2
   1e978:	addsmi	r6, sp, #1073741852	; 0x4000001c
   1e97c:	movwcc	lr, #10694	; 0x29c6
   1e980:			; <UNDEFINED> instruction: 0x76336133
   1e984:	movwcc	lr, #31174	; 0x79c6
   1e988:	movwcc	lr, #39366	; 0x99c6
   1e98c:	strmi	sp, [r2], -sp, lsl #26
   1e990:	movwcc	lr, #4098	; 0x1002
   1e994:	andle	r4, r8, fp, lsr #5
   1e998:	andcc	r4, r4, #17825792	; 0x1100000
   1e99c:	stccs	8, cr6, [r0], {12}
   1e9a0:	strdvs	sp, [lr], -r7
   1e9a4:	andlt	r4, r2, r8, lsl r6
   1e9a8:	ldrcc	fp, [r2, #-3440]!	; 0xfffff290
   1e9ac:	strtmi	r0, [r1], -ip, lsr #1
   1e9b0:	stcl	7, cr15, [r8, #-924]!	; 0xfffffc64
   1e9b4:	bmi	44b05c <__read_chk@plt+0x443b30>
   1e9b8:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   1e9bc:	mrrcne	0, 5, r6, r9, cr0
   1e9c0:	addmi	r6, sp, #21
   1e9c4:	eorvs	pc, r3, r0, asr #16
   1e9c8:	svcne	0x0021ddec
   1e9cc:	addeq	lr, r3, #0, 22
   1e9d0:	andcs	r4, r0, r1, lsl #8
   1e9d4:	svceq	0x0004f842
   1e9d8:	mvnsle	r4, sl, lsl #5
   1e9dc:	andlt	r4, r2, r8, lsl r6
   1e9e0:			; <UNDEFINED> instruction: 0x4630bd70
   1e9e4:	bl	185c98c <__read_chk@plt+0x1855460>
   1e9e8:	mvnscc	pc, #79	; 0x4f
   1e9ec:			; <UNDEFINED> instruction: 0xf04fe7da
   1e9f0:			; <UNDEFINED> instruction: 0xe7d733ff
   1e9f4:	andeq	r9, r4, r2, lsr #16
   1e9f8:	ldrdeq	r9, [r4], -r8
   1e9fc:	mvnsmi	lr, #737280	; 0xb4000
   1ea00:	bmi	fe07025c <__read_chk@plt+0xfe068d30>
   1ea04:	blmi	fe07046c <__read_chk@plt+0xfe068f40>
   1ea08:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   1ea0c:			; <UNDEFINED> instruction: 0xf8bd460c
   1ea10:	ldmpl	r3, {r4, r5, ip, pc}^
   1ea14:	movwls	r6, #14363	; 0x381b
   1ea18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ea1c:			; <UNDEFINED> instruction: 0xf7ff9001
   1ea20:	bmi	1f1e68c <__read_chk@plt+0x1f17160>
   1ea24:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ea28:			; <UNDEFINED> instruction: 0xf8534606
   1ea2c:	stccs	0, cr7, [r0], {32}
   1ea30:	stmdbvs	r9!, {r0, r1, r3, r6, ip, lr, pc}
   1ea34:			; <UNDEFINED> instruction: 0xf105ab02
   1ea38:	andcs	r0, r3, #20
   1ea3c:			; <UNDEFINED> instruction: 0xff48f7fa
   1ea40:			; <UNDEFINED> instruction: 0xf0402800
   1ea44:	ldmvs	fp!, {r1, r4, r7, pc}^
   1ea48:	blcs	1feb654 <__read_chk@plt+0x1fe4128>
   1ea4c:	stccs	8, cr13, [r0], {76}	; 0x4c
   1ea50:	stmdals	r2, {r1, r2, r3, r4, r6, ip, lr, pc}
   1ea54:	mrc2	7, 7, pc, cr14, cr15, {7}
   1ea58:	strmi	r9, [r4], -r2, lsl #20
   1ea5c:	rsble	r1, r0, r1, ror #24
   1ea60:	stmdami	sp!, {r2, r3, r5, r6, r8, r9, fp, lr}^
   1ea64:	ldrbtmi	r9, [fp], #-2305	; 0xfffff6ff
   1ea68:			; <UNDEFINED> instruction: 0xf0184478
   1ea6c:			; <UNDEFINED> instruction: 0xf1b9fb9d
   1ea70:	andle	r0, r8, r0, lsl #30
   1ea74:			; <UNDEFINED> instruction: 0xf1084a69
   1ea78:	ldrbtmi	r0, [sl], #-2068	; 0xfffff7ec
   1ea7c:			; <UNDEFINED> instruction: 0xf8536853
   1ea80:			; <UNDEFINED> instruction: 0xf8222024
   1ea84:	stmdavs	fp!, {r3, r4, ip, pc}^
   1ea88:			; <UNDEFINED> instruction: 0xf0002b0a
   1ea8c:	blcs	beccc <__read_chk@plt+0xb77a0>
   1ea90:	addshi	pc, ip, r0, asr #32
   1ea94:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
   1ea98:			; <UNDEFINED> instruction: 0xf853685b
   1ea9c:	cdpvc	0, 1, cr2, cr3, cr4, {1}
   1eaa0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1eaa4:	adcmi	r7, r6, #19922944	; 0x1300000
   1eaa8:	ldmvs	sp!, {r2, r5, ip, lr, pc}^
   1eaac:			; <UNDEFINED> instruction: 0xf0002d00
   1eab0:	ldmvs	sl!, {r0, r3, r7, pc}
   1eab4:	bcc	1276bc <__read_chk@plt+0x120190>
   1eab8:	movwcc	lr, #4098	; 0x1002
   1eabc:	subsle	r4, sp, fp, lsr #5
   1eac0:	svcne	0x0004f852
   1eac4:	mvnsle	r4, r1, lsr #5
   1eac8:	stmdals	r1, {r2, r4, sp, lr, pc}
   1eacc:			; <UNDEFINED> instruction: 0xffbef7fa
   1ead0:	cmple	r0, r0, lsl #16
   1ead4:			; <UNDEFINED> instruction: 0xf7e89801
   1ead8:			; <UNDEFINED> instruction: 0x9002ebb4
   1eadc:	rsbsle	r2, lr, r0, lsl #16
   1eae0:	movwcc	r6, #6395	; 0x18fb
   1eae4:	ldmdble	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   1eae8:	ldmib	sp, {r1, r2, r3, r6, fp, lr}^
   1eaec:	ldrbtmi	r1, [r8], #-513	; 0xfffffdff
   1eaf0:	blx	fe35ab5a <__read_chk@plt+0xfe35362e>
   1eaf4:			; <UNDEFINED> instruction: 0xf7e89802
   1eaf8:	bmi	1319660 <__read_chk@plt+0x1312134>
   1eafc:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   1eb00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eb04:	subsmi	r9, sl, r3, lsl #22
   1eb08:	andlt	sp, r5, lr, asr r1
   1eb0c:	mvnshi	lr, #12386304	; 0xbd0000
   1eb10:			; <UNDEFINED> instruction: 0xf7fa9801
   1eb14:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1eb18:			; <UNDEFINED> instruction: 0x4634d09b
   1eb1c:	bls	a5ca8 <__read_chk@plt+0x9e77c>
   1eb20:	blmi	10d31a0 <__read_chk@plt+0x10cbc74>
   1eb24:	ldrbtmi	r4, [fp], #-2114	; 0xfffff7be
   1eb28:	ldrbtmi	r9, [r8], #-2305	; 0xfffff6ff
   1eb2c:	blx	f5ab96 <__read_chk@plt+0xf5366a>
   1eb30:			; <UNDEFINED> instruction: 0xf7ff9802
   1eb34:	mcrrne	15, 0, pc, r3, cr9	; <UNPREDICTABLE>
   1eb38:	orrsle	r4, r8, r4, lsl #12
   1eb3c:	bl	19dcae4 <__read_chk@plt+0x19d55b8>
   1eb40:			; <UNDEFINED> instruction: 0xf7e76800
   1eb44:	ldmib	sp, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
   1eb48:	strmi	r1, [r2], -r1, lsl #6
   1eb4c:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   1eb50:	blx	175abba <__read_chk@plt+0x175368e>
   1eb54:	stmdbvs	r9!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1eb58:			; <UNDEFINED> instruction: 0xf105ab02
   1eb5c:	andcs	r0, r2, #20
   1eb60:	mrc2	7, 5, pc, cr6, cr10, {7}
   1eb64:			; <UNDEFINED> instruction: 0xf43f2800
   1eb68:			; <UNDEFINED> instruction: 0xf7e8af6e
   1eb6c:	stmdbls	r1, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
   1eb70:	ldmdami	r1!, {r1, r9, sl, lr}
   1eb74:			; <UNDEFINED> instruction: 0xf0184478
   1eb78:			; <UNDEFINED> instruction: 0xe7bbfb17
   1eb7c:	ldmdbvs	lr!, {r0, r1, r3, r5, r6, sl, fp, ip}
   1eb80:	andle	r4, sl, #-536870903	; 0xe0000009
   1eb84:	ldrsbteq	fp, [r1], #30
   1eb88:	ldmvs	r8!, {r1, r2, r4, r5, r6}
   1eb8c:	ldcl	7, cr15, [sl], #-924	; 0xfffffc64
   1eb90:	adcle	r2, pc, r0, lsl #16
   1eb94:	ldrshtvs	r6, [r8], sp
   1eb98:	adcsmi	r6, r5, #-2147483633	; 0x8000000f
   1eb9c:	ldmvs	fp!, {r3, r5, r9, ip, lr, pc}
   1eba0:	rscsvs	r1, sl, sl, ror #24
   1eba4:	eormi	pc, r5, r3, asr #16
   1eba8:	blmi	958a40 <__read_chk@plt+0x951514>
   1ebac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1ebb0:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   1ebb4:			; <UNDEFINED> instruction: 0xf0437e13
   1ebb8:	ldrvc	r0, [r3], -r2, lsl #6
   1ebbc:	tstcs	r0, r3, ror r7
   1ebc0:	strb	r2, [r2, r4, lsl #12]!
   1ebc4:	ldrb	r2, [sl, r1, lsl #6]
   1ebc8:	svc	0x0004f7e7
   1ebcc:	vst1.8	{d20-d21}, [pc :64], ip
   1ebd0:	ldmdami	ip, {r2, r3, r6, r7, r8, ip, sp, lr}
   1ebd4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1ebd8:			; <UNDEFINED> instruction: 0xf0183210
   1ebdc:			; <UNDEFINED> instruction: 0xf7e7fc95
   1ebe0:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1ebe4:	svcge	0x007cf43f
   1ebe8:			; <UNDEFINED> instruction: 0xf040b280
   1ebec:	ldr	r6, [ip, r0, lsr #32]!
   1ebf0:			; <UNDEFINED> instruction: 0xf44f4b15
   1ebf4:	ldmdbmi	r5, {r0, r2, r3, r4, r6, r7, r9, ip, sp, lr}
   1ebf8:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
   1ebfc:	tstcc	r0, #2030043136	; 0x79000000
   1ec00:			; <UNDEFINED> instruction: 0xf0184478
   1ec04:	svclt	0x0000fc91
   1ec08:	andeq	r7, r4, r6, lsr lr
   1ec0c:	andeq	r0, r0, r0, asr r7
   1ec10:	andeq	r9, r4, ip, ror #14
   1ec14:	andeq	pc, r2, sl, ror r5	; <UNPREDICTABLE>
   1ec18:	andeq	pc, r2, ip, lsl #11
   1ec1c:	andeq	r9, r4, r6, lsl r7
   1ec20:	strdeq	r9, [r4], -sl
   1ec24:	andeq	pc, r2, lr, asr r4	; <UNPREDICTABLE>
   1ec28:	andeq	r7, r4, r2, asr #26
   1ec2c:	andeq	r0, r3, r6, ror #3
   1ec30:	andeq	pc, r2, sl, asr #9
   1ec34:	andeq	pc, r2, lr, lsr r4	; <UNPREDICTABLE>
   1ec38:	andeq	pc, r2, r4, lsr #7
   1ec3c:	andeq	r9, r4, r4, ror #11
   1ec40:	muleq	r2, r0, r9
   1ec44:	andeq	pc, r2, r2, asr #5
   1ec48:	andeq	pc, r2, sl, ror #18
   1ec4c:	muleq	r2, ip, r2
   1ec50:			; <UNDEFINED> instruction: 0x0002f3bc
   1ec54:	svcmi	0x00f0e92d
   1ec58:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   1ec5c:	strcs	r8, [r0, -r2, lsl #22]
   1ec60:			; <UNDEFINED> instruction: 0xf04f4abd
   1ec64:	addslt	r0, r9, r2, lsl #24
   1ec68:	strls	r9, [sl], #-3111	; 0xfffff3d9
   1ec6c:	strmi	r4, [r4], -r6, lsr #12
   1ec70:	ldrbtmi	r4, [r8], #-2234	; 0xfffff746
   1ec74:	ldmdage	r2, {r1, r7, fp, ip, lr}
   1ec78:	andsls	r6, r7, #1179648	; 0x120000
   1ec7c:	andeq	pc, r0, #79	; 0x4f
   1ec80:			; <UNDEFINED> instruction: 0x461e6037
   1ec84:	ldrtmi	r9, [sl], -r5, lsr #22
   1ec88:	strls	r9, [pc, -fp, lsl #10]
   1ec8c:	movwls	r4, #26125	; 0x660d
   1ec90:	ldrls	r9, [r0, -r6, lsr #22]
   1ec94:	movwls	r9, #38676	; 0x9714
   1ec98:	stmib	sp, {r3, r5, r8, r9, fp, ip, pc}^
   1ec9c:	stmib	sp, {r0, r4, r8, r9, sl, ip, sp, lr}^
   1eca0:			; <UNDEFINED> instruction: 0xf8cd7715
   1eca4:	movwls	ip, #28748	; 0x704c
   1eca8:			; <UNDEFINED> instruction: 0xff60f7fd
   1ecac:	ldrbtmi	r4, [pc], #-4012	; 1ecb4 <__read_chk@plt+0x17788>
   1ecb0:	cmnle	sp, r0, lsl #16
   1ecb4:			; <UNDEFINED> instruction: 0xf10d9b12
   1ecb8:			; <UNDEFINED> instruction: 0xf89d0a3c
   1ecbc:			; <UNDEFINED> instruction: 0xf10d1058
   1ecc0:	bls	1a0dc8 <__read_chk@plt+0x19989c>
   1ecc4:			; <UNDEFINED> instruction: 0xf0217a1b
   1ecc8:	bcs	1f0f4 <__read_chk@plt+0x17bc8>
   1eccc:	vmlal.u8	q10, d19, d21
   1ecd0:	bmi	fe9638d8 <__read_chk@plt+0xfe95c3ac>
   1ecd4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   1ecd8:	b	10efec0 <__read_chk@plt+0x10e8994>
   1ecdc:			; <UNDEFINED> instruction: 0xf88d0301
   1ece0:	blmi	fe8aae48 <__read_chk@plt+0xfe8a391c>
   1ece4:			; <UNDEFINED> instruction: 0xf04fbf18
   1ece8:	ldrls	r0, [r4], #-2307	; 0xfffff6fd
   1ecec:			; <UNDEFINED> instruction: 0xf04fbf08
   1ecf0:	ldrbtmi	r0, [fp], #-2305	; 0xfffff6ff
   1ecf4:	andls	r9, ip, r5, lsl r5
   1ecf8:	ldmpl	fp!, {r0, r2, r3, r8, r9, ip, pc}
   1ecfc:	bcc	45a524 <__read_chk@plt+0x452ff8>
   1ed00:	mlacs	ip, r4, r8, pc	; <UNPREDICTABLE>
   1ed04:	mrc	6, 0, r4, cr8, cr1, {1}
   1ed08:			; <UNDEFINED> instruction: 0x46503a10
   1ed0c:	sbcseq	r9, r2, #0, 8
   1ed10:	andvs	pc, r0, #33554432	; 0x2000000
   1ed14:	addvc	pc, r0, #1107296256	; 0x42000000
   1ed18:			; <UNDEFINED> instruction: 0xff58f7fc
   1ed1c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1ed20:	blmi	fe51322c <__read_chk@plt+0xfe50bd00>
   1ed24:	ldmpl	r9!, {r0, r1, r2, r3, fp, ip, pc}^
   1ed28:			; <UNDEFINED> instruction: 0xf8eaf7fd
   1ed2c:	stmdals	pc, {r0, r5, r7, r9, fp, sp, lr}	; <UNPREDICTABLE>
   1ed30:			; <UNDEFINED> instruction: 0xf8e8f7fd
   1ed34:	ldmpl	fp!, {r0, r1, r2, r3, r7, r8, r9, fp, lr}^
   1ed38:	movwls	r6, #35994	; 0x8c9a
   1ed3c:	bcs	459d4 <__read_chk@plt+0x3e4a8>
   1ed40:			; <UNDEFINED> instruction: 0xf043bf18
   1ed44:	ldrmi	r0, [fp], r1, lsl #6
   1ed48:	ldc2l	7, cr15, [lr], #936	; 0x3a8
   1ed4c:	tstlt	r8, r8, lsl #22
   1ed50:	bleq	15ae84 <__read_chk@plt+0x153958>
   1ed54:	tstlt	sl, sl, lsl ip
   1ed58:	bleq	105ae8c <__read_chk@plt+0x1053960>
   1ed5c:	bllt	8f9ed0 <__read_chk@plt+0x8f29a4>
   1ed60:			; <UNDEFINED> instruction: 0xf04f6a60
   1ed64:	stmdbls	pc, {sl, fp}	; <UNPREDICTABLE>
   1ed68:			; <UNDEFINED> instruction: 0xf8cd4633
   1ed6c:	strtmi	fp, [sl], -r4
   1ed70:	strbmi	r9, [r0], -r2
   1ed74:	strbmi	r9, [r9], -r3, lsl #2
   1ed78:			; <UNDEFINED> instruction: 0xcc04e9cd
   1ed7c:	andgt	pc, r0, sp, asr #17
   1ed80:			; <UNDEFINED> instruction: 0xffc0f7fe
   1ed84:	orrlt	r4, r0, #137363456	; 0x8300000
   1ed88:	andcs	r4, r5, #2015232	; 0x1ec000
   1ed8c:	andcs	r4, r0, r9, ror r4
   1ed90:	cdp	7, 11, cr15, cr2, cr7, {7}
   1ed94:	ldrbmi	r4, [r8], -r4, lsl #12
   1ed98:	ldmda	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ed9c:	strmi	r9, [r2], -fp, lsl #18
   1eda0:			; <UNDEFINED> instruction: 0xf0184620
   1eda4:	ldmdals	r0, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}
   1eda8:			; <UNDEFINED> instruction: 0xf04be004
   1edac:	ldrb	r0, [r7, r0, lsl #23]
   1edb0:	ldmdals	r0, {r0, r1, r7, r9, sl, lr}
   1edb4:			; <UNDEFINED> instruction: 0xf7fd2100
   1edb8:	stmdals	pc, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1edbc:			; <UNDEFINED> instruction: 0xff02f7fc
   1edc0:			; <UNDEFINED> instruction: 0xf7e89811
   1edc4:	ldmdals	r2, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
   1edc8:	stc2l	7, cr15, [r8], {253}	; 0xfd
   1edcc:	blmi	18b1780 <__read_chk@plt+0x18aa254>
   1edd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1edd4:	blls	5f8e44 <__read_chk@plt+0x5f1918>
   1edd8:			; <UNDEFINED> instruction: 0xf040405a
   1eddc:			; <UNDEFINED> instruction: 0x465880ba
   1ede0:	ldc	0, cr11, [sp], #100	; 0x64
   1ede4:	pop	{r1, r8, r9, fp, pc}
   1ede8:	ldmdals	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1edec:	stc2	7, cr15, [r2], #1012	; 0x3f4
   1edf0:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx1
   1edf4:	stmdals	ip, {r4, r7, r9, fp}
   1edf8:	ldcl	7, cr15, [sl], #-924	; 0xfffffc64
   1edfc:	teqlt	r3, r6, lsl #22
   1ee00:	stmdals	r9, {r4, r8, fp, ip, pc}
   1ee04:	ldrmi	r9, [r8, r6, lsl #22]
   1ee08:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1ee0c:	ldmdals	r0, {r2, r3, r4, r5, r7, r8, ip, lr, pc}
   1ee10:			; <UNDEFINED> instruction: 0xf9c0f7fd
   1ee14:	beq	fe45a67c <__read_chk@plt+0xfe453150>
   1ee18:	svc	0x00b2f7e7
   1ee1c:			; <UNDEFINED> instruction: 0xf0402800
   1ee20:	strtmi	r8, [r0], -fp, lsl #1
   1ee24:	ldc2	7, cr15, [r0], #952	; 0x3b8
   1ee28:			; <UNDEFINED> instruction: 0xf7fd9810
   1ee2c:	pkhtbmi	pc, r3, pc, asr #19	; <UNPREDICTABLE>
   1ee30:			; <UNDEFINED> instruction: 0xf0402800
   1ee34:	strmi	r8, [r1], -sl, lsl #1
   1ee38:			; <UNDEFINED> instruction: 0xf7fd9810
   1ee3c:	tstlt	r8, r3, lsl #25	; <UNPREDICTABLE>
   1ee40:			; <UNDEFINED> instruction: 0xf0439b24
   1ee44:			; <UNDEFINED> instruction: 0x93240310
   1ee48:			; <UNDEFINED> instruction: 0xf7fd9810
   1ee4c:	bls	21e030 <__read_chk@plt+0x216b04>
   1ee50:	ldmdals	r0, {r0, r1, r9, sl, lr}
   1ee54:			; <UNDEFINED> instruction: 0xf7fd6013
   1ee58:	vfma.f32	<illegal reg q15.5>, q0, <illegal reg q8.5>
   1ee5c:	addsmi	r1, r8, #1946157058	; 0x74000002
   1ee60:			; <UNDEFINED> instruction: 0xf5b0d049
   1ee64:	eorsle	r7, ip, #828	; 0x33c
   1ee68:	svcvc	0x0097f5b0
   1ee6c:			; <UNDEFINED> instruction: 0xf5b0d813
   1ee70:	ldmdale	r4, {r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr}
   1ee74:	smlalbtle	r2, r4, r8, r8
   1ee78:			; <UNDEFINED> instruction: 0xf7fd9810
   1ee7c:	stmdacs	r0, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   1ee80:	blls	2d2fd8 <__read_chk@plt+0x2cbaac>
   1ee84:	andsvs	r2, r8, r1, lsl #2
   1ee88:			; <UNDEFINED> instruction: 0xf7fd9810
   1ee8c:	andcs	pc, r0, #1808	; 0x710
   1ee90:	andsls	r4, r0, #16, 12	; 0x1000000
   1ee94:	vabd.s8	d30, d16, d14
   1ee98:	addsmi	r1, r8, #-872415232	; 0xcc000000
   1ee9c:	ldmdals	r1, {r0, r4, r5, r8, ip, lr, pc}
   1eea0:	stmdb	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eea4:			; <UNDEFINED> instruction: 0xf7fd9810
   1eea8:	stmdbls	sp, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
   1eeac:	ldmdals	r0, {r0, r2, r9, sl, lr}
   1eeb0:			; <UNDEFINED> instruction: 0xff02f7fd
   1eeb4:			; <UNDEFINED> instruction: 0x4629ab11
   1eeb8:	ldmdage	r3, {r1, r9, sl, lr}
   1eebc:			; <UNDEFINED> instruction: 0xff74f7fe
   1eec0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   1eec4:	svcge	0x006ff47f
   1eec8:	ldmib	sp, {r0, r9, sl, lr}^
   1eecc:			; <UNDEFINED> instruction: 0xf7fd0510
   1eed0:	stmdals	pc, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1eed4:	sublt	pc, r0, sp, asr #17
   1eed8:	mrc2	7, 3, pc, cr4, cr12, {7}
   1eedc:	eorslt	pc, ip, sp, asr #17
   1eee0:	vabd.s8	d30, d0, d14
   1eee4:	addsmi	r1, r8, #-738197501	; 0xd4000003
   1eee8:			; <UNDEFINED> instruction: 0xf04fd10b
   1eeec:	ldmdals	r0, {r0, r2, r6, r8, r9, fp}
   1eef0:	blcs	5c9f8 <__read_chk@plt+0x554cc>
   1eef4:			; <UNDEFINED> instruction: 0xf04fe75e
   1eef8:	ldmdals	r0, {r0, r1, r6, r8, r9, fp}
   1eefc:	blcs	5ca04 <__read_chk@plt+0x554d8>
   1ef00:	ldmdbmi	pc, {r3, r4, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1ef04:	andcs	r2, r0, r5, lsl #4
   1ef08:	bleq	edb04c <__read_chk@plt+0xed3b20>
   1ef0c:			; <UNDEFINED> instruction: 0xf6c04479
   1ef10:			; <UNDEFINED> instruction: 0xf7e72b00
   1ef14:			; <UNDEFINED> instruction: 0x4604edf2
   1ef18:			; <UNDEFINED> instruction: 0xf7fd9810
   1ef1c:	strtmi	pc, [r9], -pc, lsl #24
   1ef20:	strtmi	r4, [r0], -r2, lsl #12
   1ef24:			; <UNDEFINED> instruction: 0xf972f018
   1ef28:	smlald	r9, r3, r0, r8
   1ef2c:	bleq	f1b070 <__read_chk@plt+0xf13b44>
   1ef30:			; <UNDEFINED> instruction: 0xf6c09810
   1ef34:	ldr	r2, [sp, -r0, lsl #22]!
   1ef38:	stcl	7, cr15, [r0, #-924]	; 0xfffffc64
   1ef3c:			; <UNDEFINED> instruction: 0xf43f2800
   1ef40:	addlt	sl, r3, #112, 30	; 0x1c0
   1ef44:	blvs	85b058 <__read_chk@plt+0x853b2c>
   1ef48:	stmdbmi	lr, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   1ef4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1ef50:			; <UNDEFINED> instruction: 0xf7e7e71d
   1ef54:	svclt	0x0000ed40
   1ef58:	andeq	r0, r0, r0, asr r7
   1ef5c:	andeq	r7, r4, lr, asr #23
   1ef60:	muleq	r4, r2, fp
   1ef64:	andeq	pc, r2, r0, asr #6
   1ef68:	andeq	r0, r0, r8, lsr #15
   1ef6c:	muleq	r2, r2, r6
   1ef70:	andeq	r0, r0, r0, ror r7
   1ef74:	andeq	r0, r0, r8, ror r7
   1ef78:	andeq	sp, r2, r4, ror r5
   1ef7c:	andeq	r7, r4, r0, ror sl
   1ef80:	andeq	sp, r2, r0, asr #9
   1ef84:	andeq	sp, r2, sl, lsr #10
   1ef88:	blmi	1071890 <__read_chk@plt+0x106a364>
   1ef8c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1ef90:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1ef94:	strmi	r2, [r4], -r0, lsl #10
   1ef98:	movwls	r6, #6171	; 0x181b
   1ef9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1efa0:	teqlt	r8, #0, 10
   1efa4:	stmiblt	r8, {fp, ip, sp, lr}
   1efa8:	strmi	r4, [r5], -r4, lsl #12
   1efac:	blx	ff5dcfaa <__read_chk@plt+0xff5d5a7e>
   1efb0:			; <UNDEFINED> instruction: 0xf7e84620
   1efb4:	bmi	e191a4 <__read_chk@plt+0xe11c78>
   1efb8:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
   1efbc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1efc0:	subsmi	r9, sl, r1, lsl #22
   1efc4:			; <UNDEFINED> instruction: 0x4628d15f
   1efc8:	ldcllt	0, cr11, [r0, #-8]!
   1efcc:	strtmi	r2, [r1], -r1, lsl #4
   1efd0:			; <UNDEFINED> instruction: 0xf7fd4668
   1efd4:	strmi	pc, [r3], -fp, asr #27
   1efd8:			; <UNDEFINED> instruction: 0x4626b170
   1efdc:	ldmdavc	r5!, {r2, r3, r5, r9, sl, lr}
   1efe0:	pushmi	{r0, r2, r4, r5, r8, ip, sp, pc}
   1efe4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1efe8:	stmia	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1efec:	ldmdblt	r0!, {r0, r2, r9, sl, lr}^
   1eff0:	ldrb	r9, [fp, r0, lsl #16]
   1eff4:	ldrb	r4, [r9, r5, lsl #12]
   1eff8:	bvc	145000 <__read_chk@plt+0x13dad4>
   1effc:			; <UNDEFINED> instruction: 0xf0146906
   1f000:			; <UNDEFINED> instruction: 0xd12a0408
   1f004:	mvnle	r2, r0, lsl #28
   1f008:			; <UNDEFINED> instruction: 0x46354634
   1f00c:	ldrtmi	lr, [r0], -lr, asr #15
   1f010:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
   1f014:	svclt	0x00041c42
   1f018:	strcs	r9, [r0, #-2048]	; 0xfffff800
   1f01c:	blmi	81333c <__read_chk@plt+0x80be10>
   1f020:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1f024:	eorvs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   1f028:	msreq	CPSR_fs, r6, lsl #2
   1f02c:			; <UNDEFINED> instruction: 0x071b7e33
   1f030:	bmi	714078 <__read_chk@plt+0x70cb4c>
   1f034:	ldmdami	fp, {r1, r3, r4, r5, r6, sl, lr}
   1f038:			; <UNDEFINED> instruction: 0xf0184478
   1f03c:	mrcvc	8, 1, APSR_nzcv, cr3, cr5, {5}
   1f040:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   1f044:			; <UNDEFINED> instruction: 0xf01a7633
   1f048:	mvnsvs	pc, r1, lsl lr	; <UNPREDICTABLE>
   1f04c:	stmdals	r0, {r3, r4, r5, r7, r8, ip, sp, pc}
   1f050:	str	r2, [fp, r1, lsl #10]!
   1f054:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
   1f058:	bmi	559014 <__read_chk@plt+0x551ae8>
   1f05c:	ldmdami	r4, {r0, r4, r5, r9, sl, lr}
   1f060:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   1f064:	ldc2	0, cr15, [lr], {20}
   1f068:	strmi	r4, [r4], -r6, lsl #12
   1f06c:			; <UNDEFINED> instruction: 0xd1b62800
   1f070:			; <UNDEFINED> instruction: 0x46354810
   1f074:			; <UNDEFINED> instruction: 0xf0184478
   1f078:	stmdals	r0, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
   1f07c:	strcs	lr, [r1, #-1942]	; 0xfffff86a
   1f080:	mvnsvs	r9, r0, lsl #16
   1f084:			; <UNDEFINED> instruction: 0xf7e7e792
   1f088:	svclt	0x0000eca6
   1f08c:			; <UNDEFINED> instruction: 0x000478b4
   1f090:	andeq	r0, r0, r0, asr r7
   1f094:	andeq	r7, r4, r6, lsl #17
   1f098:	andeq	lr, r2, r2, lsr #18
   1f09c:	andeq	r9, r4, r0, ror r1
   1f0a0:	ldrdeq	pc, [r2], -r8
   1f0a4:	andeq	pc, r2, r8, lsr r0	; <UNPREDICTABLE>
   1f0a8:	andeq	lr, r2, lr, ror #31
   1f0ac:	andeq	ip, r2, r4, lsr #22
   1f0b0:	andeq	pc, r2, sl, lsl #31
   1f0b4:	ldrdeq	lr, [r2], -ip
   1f0b8:			; <UNDEFINED> instruction: 0x4606b5f8
   1f0bc:	strmi	r4, [sp], -r8, lsl #12
   1f0c0:	blx	e5d0be <__read_chk@plt+0xe55b92>
   1f0c4:	ldmdavs	r0!, {r2, r9, sl, lr}
   1f0c8:	svc	0x0022f7e7
   1f0cc:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   1f0d0:	strtmi	r4, [r0], -r7, lsl #12
   1f0d4:	andeq	pc, r8, #-1073741823	; 0xc0000001
   1f0d8:	svc	0x00c4f7e7
   1f0dc:			; <UNDEFINED> instruction: 0xf7fd4628
   1f0e0:	stmdami	ip, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
   1f0e4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1f0e8:	bl	dd08c <__read_chk@plt+0xd5b60>
   1f0ec:			; <UNDEFINED> instruction: 0x4603b930
   1f0f0:			; <UNDEFINED> instruction: 0x463a6831
   1f0f4:			; <UNDEFINED> instruction: 0xf7e74620
   1f0f8:	teqlt	r0, r4	; <illegal shifter operand>
   1f0fc:	mrrc	7, 14, pc, lr, cr7	; <UNPREDICTABLE>
   1f100:	addlt	fp, r0, #24, 2
   1f104:	eorvs	pc, r0, r0, asr #32
   1f108:	strdcs	fp, [r0], -r8
   1f10c:	svclt	0x0000bdf8
   1f110:	andeq	lr, r2, r2, asr #31
   1f114:	strdeq	lr, [r2], -r2
   1f118:			; <UNDEFINED> instruction: 0x4603b538
   1f11c:	mvfvcdp	f3, f0
   1f120:	svclt	0x00580720
   1f124:	strle	r2, [pc, #-1]	; 1f12b <__read_chk@plt+0x17bff>
   1f128:	ldrdlt	r6, [r8, #-152]!	; 0xffffff68
   1f12c:			; <UNDEFINED> instruction: 0xf5004288
   1f130:			; <UNDEFINED> instruction: 0xf10555a8
   1f134:	svclt	0x00d40517
   1f138:	andcs	r2, r1, #0, 4
   1f13c:	svclt	0x00ac428d
   1f140:			; <UNDEFINED> instruction: 0xf0424610
   1f144:	stmdblt	r0, {r0}
   1f148:	stmdami	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   1f14c:	msreq	CPSR_fs, r3, lsl #2
   1f150:	strbeq	pc, [r3], #879	; 0x36f	; <UNPREDICTABLE>
   1f154:	ldrbtmi	r7, [r8], #-1564	; 0xfffff9e4
   1f158:			; <UNDEFINED> instruction: 0xf826f018
   1f15c:	ldclt	0, cr2, [r8, #-4]!
   1f160:	andeq	lr, r2, lr, lsl #31
   1f164:	addlt	fp, r3, r0, lsr r5
   1f168:			; <UNDEFINED> instruction: 0xf7ea4604
   1f16c:	stmdblt	r8, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1f170:	ldclt	0, cr11, [r0, #-12]!
   1f174:	strcs	r2, [r2, #-768]	; 0xfffffd00
   1f178:			; <UNDEFINED> instruction: 0x4619461a
   1f17c:	strls	r4, [r0, #-1560]	; 0xfffff9e8
   1f180:	ldcl	7, cr15, [r0, #-924]	; 0xfffffc64
   1f184:	andle	r1, r4, r3, asr #24
   1f188:	ldmda	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f18c:	andlt	r2, r3, r0
   1f190:	stmdami	r9, {r4, r5, r8, sl, fp, ip, sp, pc}
   1f194:			; <UNDEFINED> instruction: 0xf0184478
   1f198:	andcs	pc, r0, #458752	; 0x70000
   1f19c:	strtmi	r4, [r0], -r7, lsl #22
   1f1a0:	stmdbmi	r7, {r9, ip, pc}
   1f1a4:	bmi	1f0398 <__read_chk@plt+0x1e8e6c>
   1f1a8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1f1ac:	stc2l	7, cr15, [sl, #-948]!	; 0xfffffc4c
   1f1b0:	andlt	r2, r3, r1
   1f1b4:	svclt	0x0000bd30
   1f1b8:	andeq	lr, r2, r8, ror #30
   1f1bc:	andeq	lr, r2, r8, ror pc
   1f1c0:	andeq	lr, r2, r0, lsr sl
   1f1c4:	andeq	lr, r2, lr, lsr #31
   1f1c8:	addlt	fp, ip, #240, 10	; 0x3c000000
   1f1cc:	ldrmi	fp, [r6], -r5, lsl #1
   1f1d0:	andseq	pc, r9, #72, 4	; 0x80000004
   1f1d4:	sfmls	f4, 4, [sl, #-592]	; 0xfffffdb0
   1f1d8:			; <UNDEFINED> instruction: 0xf5b4d83c
   1f1dc:	stmdale	r4!, {r8, r9, sl, fp, lr}
   1f1e0:	stmdble	lr!, {r0, r4, r5, sl, fp, sp}^
   1f1e4:	cmple	r0, sl, lsr ip
   1f1e8:	svcvc	0x00fbf5b3
   1f1ec:	vld4.16	{d29-d32}, [pc :256], lr
   1f1f0:	ldmne	sl, {r0, r1, r3, r4, r5, r6, r7, r9, ip, sp, lr}
   1f1f4:	stmdale	r8, {r0, r9, fp, sp}^
   1f1f8:	ldmdavs	r0, {r0, r1, r3, r9, fp, ip, pc}
   1f1fc:	rsbsle	r2, r1, r0, lsl #16
   1f200:	movwls	r4, #13848	; 0x3618
   1f204:			; <UNDEFINED> instruction: 0xff7ef7fe
   1f208:	ldrmi	r9, [r9], -r3, lsl #22
   1f20c:	stmdami	r6, {r1, r9, sl, lr}^
   1f210:			; <UNDEFINED> instruction: 0xf0174478
   1f214:	blls	31f140 <__read_chk@plt+0x317c14>
   1f218:	ldmdavs	fp, {r1, sp}
   1f21c:	bls	30b690 <__read_chk@plt+0x304164>
   1f220:	blcc	67230 <__read_chk@plt+0x5fd04>
   1f224:	andlt	r6, r5, r3, lsl r0
   1f228:			; <UNDEFINED> instruction: 0xf5a4bdf0
   1f22c:	strmi	r4, [r7], -r0, lsl #8
   1f230:	ldccs	12, cr3, [r8], {1}
   1f234:	ldm	pc, {r0, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1f238:	ldmdacs	r2, {r2, ip, sp, lr, pc}^
   1f23c:	ldmdacs	r8!, {r3, r4, r5, fp, sp}
   1f240:	stmdacs	r8!, {r3, r5, fp, sp}
   1f244:	stmdacs	r8!, {r3, r5, fp, sp}
   1f248:	stmdacs	r8!, {r3, r5, fp, sp}
   1f24c:	stmdacs	r8!, {r3, r5, fp, sp}
   1f250:	subeq	r2, sp, r8, lsr #16
   1f254:	movteq	pc, #41544	; 0xa248	; <UNPREDICTABLE>
   1f258:	ldmdble	r2, {r2, r3, r4, r7, r9, lr}
   1f25c:	orreq	pc, r4, #72, 4	; 0x80000004
   1f260:			; <UNDEFINED> instruction: 0xd112429c
   1f264:	stmdacs	r0, {r3, r5, fp, sp, lr}
   1f268:	ldmdami	r0!, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
   1f26c:			; <UNDEFINED> instruction: 0xf0174478
   1f270:	stmdavs	fp!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f274:	blcs	27280 <__read_chk@plt+0x1fd54>
   1f278:	blcc	935d4 <__read_chk@plt+0x8c0a8>
   1f27c:	andlt	r6, r5, fp, lsr #32
   1f280:	vmla.f32	<illegal reg q13.5>, q12, q8
   1f284:	addsmi	r0, ip, #48, 6	; 0xc0000000
   1f288:	stmdavs	fp!, {r2, fp, ip, lr, pc}
   1f28c:	blcs	27294 <__read_chk@plt+0x1fd68>
   1f290:			; <UNDEFINED> instruction: 0xe7c8d1f3
   1f294:	strmi	pc, [r0], #-1444	; 0xfffffa5c
   1f298:	ldfccs	f2, [r1], #-4
   1f29c:	blx	70ad0 <__read_chk@plt+0x695a4>
   1f2a0:	vaddhn.i16	d31, q0, q2
   1f2a4:	andsmi	r2, ip, #128, 6
   1f2a8:	ldrtmi	sp, [r0], -pc, ror #1
   1f2ac:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1f2b0:	stmdacs	r0, {r0, r1, r3, r5, fp, sp, lr}
   1f2b4:	mrcne	0, 0, sp, cr8, cr15, {6}
   1f2b8:	andcs	fp, r1, r8, lsl pc
   1f2bc:	bicsle	r2, ip, r0, lsl #22
   1f2c0:	stccs	7, cr14, [pc], #-708	; 1f004 <__read_chk@plt+0x17ad8>
   1f2c4:	ldrtmi	sp, [r0], -r1, ror #19
   1f2c8:	mrc2	7, 2, pc, cr14, cr15, {7}
   1f2cc:	stmdacs	r0, {r0, r1, r3, r5, fp, sp, lr}
   1f2d0:			; <UNDEFINED> instruction: 0xe7d0d1f1
   1f2d4:			; <UNDEFINED> instruction: 0xff46f7ff
   1f2d8:	rscle	r2, r6, r0, lsl #16
   1f2dc:			; <UNDEFINED> instruction: 0xf7eae7d5
   1f2e0:	ldmdblt	r8!, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}^
   1f2e4:	blcs	39398 <__read_chk@plt+0x31e6c>
   1f2e8:	ldr	sp, [ip, r7, asr #3]
   1f2ec:	movwls	r4, #13848	; 0x3618
   1f2f0:			; <UNDEFINED> instruction: 0xff08f7fe
   1f2f4:	ldrmi	r9, [r9], -r3, lsl #22
   1f2f8:	stmdami	sp, {r1, r9, sl, lr}
   1f2fc:			; <UNDEFINED> instruction: 0xf0174478
   1f300:			; <UNDEFINED> instruction: 0xe7d2ff53
   1f304:	strcs	r4, [r0], #-2059	; 0xfffff7f5
   1f308:			; <UNDEFINED> instruction: 0xf0174478
   1f30c:	blmi	2df048 <__read_chk@plt+0x2d7b1c>
   1f310:	ldrtmi	r4, [r8], -sl, lsl #20
   1f314:	ldrbtmi	r4, [fp], #-2314	; 0xfffff6f6
   1f318:	strls	r4, [r0], #-1146	; 0xfffffb86
   1f31c:			; <UNDEFINED> instruction: 0xf7ed4479
   1f320:			; <UNDEFINED> instruction: 0x4620fcb1
   1f324:	svclt	0x0000e7de
   1f328:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   1f32c:	andeq	lr, r2, r0, lsl #30
   1f330:	andeq	lr, r2, r0, lsr #30
   1f334:	muleq	r2, r4, lr
   1f338:	andeq	lr, r2, r6, lsr #29
   1f33c:	andeq	lr, r2, ip, ror #29
   1f340:			; <UNDEFINED> instruction: 0x0002e8bc
   1f344:	svcmi	0x00f0e92d
   1f348:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   1f34c:	strmi	r8, [r9], r2, lsl #22
   1f350:	sbfxeq	pc, pc, #17, #13
   1f354:			; <UNDEFINED> instruction: 0xf8df2500
   1f358:	ldrmi	r1, [r4], -ip, lsr #15
   1f35c:	addslt	r4, r7, r8, ror r4
   1f360:	strbmi	r5, [r8], -r1, asr #16
   1f364:			; <UNDEFINED> instruction: 0x8090f8dd
   1f368:	tstls	r5, r9, lsl #16
   1f36c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1f370:			; <UNDEFINED> instruction: 0x1794f8df
   1f374:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
   1f378:	andpl	pc, r0, r8, asr #17
   1f37c:	svc	0x0000f7e7
   1f380:			; <UNDEFINED> instruction: 0x3788f8df
   1f384:			; <UNDEFINED> instruction: 0x7625e9dd
   1f388:	movwls	r4, #25723	; 0x647b
   1f38c:			; <UNDEFINED> instruction: 0xf8dfb140
   1f390:	strbmi	r1, [r8], -r0, lsl #15
   1f394:			; <UNDEFINED> instruction: 0xf7e74479
   1f398:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   1f39c:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   1f3a0:	blcs	46034 <__read_chk@plt+0x3eb08>
   1f3a4:	rscshi	pc, r7, r0
   1f3a8:	movwls	r2, #21249	; 0x5301
   1f3ac:			; <UNDEFINED> instruction: 0x3764f8df
   1f3b0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f3b4:	movwls	r4, #13435	; 0x347b
   1f3b8:			; <UNDEFINED> instruction: 0xf88d2300
   1f3bc:	tstlt	r7, r8, asr #32
   1f3c0:	tstlt	lr, fp, lsr r0
   1f3c4:	eorsvs	r2, r3, r0, lsl #6
   1f3c8:			; <UNDEFINED> instruction: 0xf0002c00
   1f3cc:	stmdavc	r3!, {r0, r1, r3, r4, r5, r6, r7, pc}
   1f3d0:			; <UNDEFINED> instruction: 0xf0002b00
   1f3d4:			; <UNDEFINED> instruction: 0x462080f7
   1f3d8:	blx	f5d3dc <__read_chk@plt+0xf55eb0>
   1f3dc:			; <UNDEFINED> instruction: 0xf0001c45
   1f3e0:			; <UNDEFINED> instruction: 0xf8df821b
   1f3e4:	ldrbtmi	r3, [fp], #-1844	; 0xfffff8cc
   1f3e8:			; <UNDEFINED> instruction: 0xf853685b
   1f3ec:			; <UNDEFINED> instruction: 0xf01a5020
   1f3f0:			; <UNDEFINED> instruction: 0xf8d5fc3d
   1f3f4:			; <UNDEFINED> instruction: 0xf1baa008
   1f3f8:	svclt	0x00180300
   1f3fc:	movwls	r2, #33537	; 0x8301
   1f400:	beq	45ac28 <__read_chk@plt+0x4536fc>
   1f404:	svceq	0x0000f1b9
   1f408:			; <UNDEFINED> instruction: 0x81acf000
   1f40c:			; <UNDEFINED> instruction: 0xf7fa4620
   1f410:	andls	pc, r7, sp, lsl fp	; <UNPREDICTABLE>
   1f414:			; <UNDEFINED> instruction: 0xf0402800
   1f418:	absvcep	f0, #0.5
   1f41c:	strle	r0, [r7], #-1882	; 0xfffff8a6
   1f420:	ldmibeq	sl, {r0, r2, r8, fp, ip, pc}
   1f424:			; <UNDEFINED> instruction: 0xf012410a
   1f428:	andls	r0, sl, #268435456	; 0x10000000
   1f42c:	adchi	pc, sp, #0
   1f430:	svceq	0x0024f013
   1f434:	msrhi	CPSR_s, r0, asr #32
   1f438:	movwls	sl, #39696	; 0x9b10
   1f43c:	andcs	r9, r0, #9216	; 0x2400
   1f440:	ldrmi	sl, [r1], -pc, lsl #16
   1f444:	strtmi	r9, [r0], -r1
   1f448:	movwcs	r9, #4864	; 0x1300
   1f44c:	blx	65d440 <__read_chk@plt+0x655f14>
   1f450:			; <UNDEFINED> instruction: 0xf0402800
   1f454:	bls	240050 <__read_chk@plt+0x238b24>
   1f458:	bcs	460a0 <__read_chk@plt+0x3eb74>
   1f45c:	eorshi	pc, r3, #0
   1f460:	tstlt	r2, pc, lsl #20
   1f464:	andcs	r6, r0, #-1610612734	; 0xa0000002
   1f468:	movwls	r9, #57871	; 0xe20f
   1f46c:	eorsle	r2, r7, r0, lsl #22
   1f470:	andcs	r9, r1, #37748736	; 0x2400000
   1f474:	ldrmi	r9, [r2], r7, lsl #26
   1f478:			; <UNDEFINED> instruction: 0x9018f8dd
   1f47c:	ldmdavs	sl, {r3, r9, sl, ip, pc}^
   1f480:	movweq	pc, #32802	; 0x8022	; <UNPREDICTABLE>
   1f484:			; <UNDEFINED> instruction: 0xd1232b02
   1f488:			; <UNDEFINED> instruction: 0x1690f8df
   1f48c:	movweq	pc, #8610	; 0x21a2	; <UNPREDICTABLE>
   1f490:			; <UNDEFINED> instruction: 0xf383fab3
   1f494:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   1f498:			; <UNDEFINED> instruction: 0x6c08095b
   1f49c:	svclt	0x00082800
   1f4a0:	stmiblt	fp!, {r8, r9, sp}
   1f4a4:	andeq	pc, sl, #-2147483608	; 0x80000028
   1f4a8:	blx	fecba5e8 <__read_chk@plt+0xfecb30bc>
   1f4ac:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   1f4b0:	svclt	0x00142e00
   1f4b4:			; <UNDEFINED> instruction: 0x26004616
   1f4b8:			; <UNDEFINED> instruction: 0x4658b956
   1f4bc:			; <UNDEFINED> instruction: 0xf7ee2501
   1f4c0:	bls	3dda54 <__read_chk@plt+0x3d6528>
   1f4c4:			; <UNDEFINED> instruction: 0x46514633
   1f4c8:	strls	r4, [r0], -r0, lsr #12
   1f4cc:	blx	fe5dd4d0 <__read_chk@plt+0xfe5d5fa4>
   1f4d0:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   1f4d4:	blcs	44114 <__read_chk@plt+0x3cbe8>
   1f4d8:	strls	sp, [r7, #-465]	; 0xfffffe2f
   1f4dc:	strvs	lr, [r8, #-2525]	; 0xfffff623
   1f4e0:			; <UNDEFINED> instruction: 0xf0437e2b
   1f4e4:	strtvc	r0, [fp], -r0, lsr #6
   1f4e8:			; <UNDEFINED> instruction: 0xf7e7980f
   1f4ec:	ldmdals	r0, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1f4f0:	mrc2	7, 0, pc, cr2, cr9, {7}
   1f4f4:			; <UNDEFINED> instruction: 0xf8d59b07
   1f4f8:	cmplt	fp, r8
   1f4fc:			; <UNDEFINED> instruction: 0x3620f8df
   1f500:	stmiavs	r9!, {r4, r6, r9, sl, lr}^
   1f504:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
   1f508:	cdp	7, 3, cr15, cr12, cr6, {7}
   1f50c:	ldrdge	pc, [r8], -r5
   1f510:	svceq	0x0000f1ba
   1f514:	adcshi	pc, sl, r0
   1f518:			; <UNDEFINED> instruction: 0xf105b13e
   1f51c:			; <UNDEFINED> instruction: 0xf7e7002c
   1f520:	mlasvs	r0, r0, lr, lr
   1f524:			; <UNDEFINED> instruction: 0xf0002800
   1f528:	blls	8bffb0 <__read_chk@plt+0x8b8a84>
   1f52c:			; <UNDEFINED> instruction: 0xf0402b00
   1f530:			; <UNDEFINED> instruction: 0xf8d58121
   1f534:			; <UNDEFINED> instruction: 0xf1b99014
   1f538:			; <UNDEFINED> instruction: 0xf2c00f00
   1f53c:			; <UNDEFINED> instruction: 0xf8df818f
   1f540:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
   1f544:	ldrmi	r6, [r1, #2074]	; 0x81a
   1f548:	rschi	pc, r3, r0, lsl #5
   1f54c:			; <UNDEFINED> instruction: 0xf853685b
   1f550:	stmdacs	r0, {r0, r3, r5}
   1f554:	sbcshi	pc, sp, r0
   1f558:	bne	45adc0 <__read_chk@plt+0x453894>
   1f55c:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   1f560:			; <UNDEFINED> instruction: 0xf0002800
   1f564:			; <UNDEFINED> instruction: 0xf8d58107
   1f568:			; <UNDEFINED> instruction: 0xf1b99014
   1f56c:			; <UNDEFINED> instruction: 0xf0003fff
   1f570:			; <UNDEFINED> instruction: 0xf1b98104
   1f574:			; <UNDEFINED> instruction: 0xf2800f00
   1f578:			; <UNDEFINED> instruction: 0xf8df80cc
   1f57c:	vrshl.s8	d19, d28, d16
   1f580:			; <UNDEFINED> instruction: 0xf8df227e
   1f584:			; <UNDEFINED> instruction: 0xf8df15a8
   1f588:	ldrbtmi	r0, [fp], #-1448	; 0xfffffa58
   1f58c:	tstcc	ip, #2030043136	; 0x79000000
   1f590:			; <UNDEFINED> instruction: 0xf7e74478
   1f594:	movwcs	lr, #6466	; 0x1942
   1f598:	ldrls	pc, [r8, #2271]	; 0x8df
   1f59c:			; <UNDEFINED> instruction: 0xf8df9305
   1f5a0:	ldrbtmi	r3, [r9], #1432	; 0x598
   1f5a4:	movwls	r4, #13435	; 0x347b
   1f5a8:	blls	9191c8 <__read_chk@plt+0x911c9c>
   1f5ac:	cmple	fp, r0, lsl #22
   1f5b0:			; <UNDEFINED> instruction: 0xf8df9b23
   1f5b4:	movwls	r9, #21896	; 0x5588
   1f5b8:			; <UNDEFINED> instruction: 0xf8df44f9
   1f5bc:	ldrbtmi	r3, [fp], #-1412	; 0xfffffa7c
   1f5c0:	ldrbt	r9, [r9], r3, lsl #6
   1f5c4:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1f5c8:			; <UNDEFINED> instruction: 0xf7e74478
   1f5cc:			; <UNDEFINED> instruction: 0x4604ee3a
   1f5d0:			; <UNDEFINED> instruction: 0xf0002800
   1f5d4:	lfmge	f0, 1, [r2, #-296]	; 0xfffffed8
   1f5d8:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   1f5dc:	blls	14dc10 <__read_chk@plt+0x1466e4>
   1f5e0:			; <UNDEFINED> instruction: 0xf0402b00
   1f5e4:			; <UNDEFINED> instruction: 0xf8df8112
   1f5e8:	stmdals	r3, {r5, r6, r8, sl, ip}
   1f5ec:			; <UNDEFINED> instruction: 0xf7e74479
   1f5f0:	stmdacs	r0, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
   1f5f4:	addhi	pc, r4, r0, asr #32
   1f5f8:	teqmi	r4, #805306372	; 0x30000004	; <UNPREDICTABLE>
   1f5fc:	teqeq	r3, #192, 4	; <UNPREDICTABLE>
   1f600:	stmdavc	r3!, {r1, r4, r8, r9, ip, pc}
   1f604:	andle	r2, r5, fp, asr fp
   1f608:			; <UNDEFINED> instruction: 0xf7fa4620
   1f60c:	stmdacs	r6, {r0, r1, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   1f610:	tsthi	r6, r0	; <UNPREDICTABLE>
   1f614:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
   1f618:			; <UNDEFINED> instruction: 0xf8df2200
   1f61c:	andls	r1, r1, #52, 10	; 0xd000000
   1f620:	stmdals	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   1f624:			; <UNDEFINED> instruction: 0x46224479
   1f628:			; <UNDEFINED> instruction: 0xf0149500
   1f62c:			; <UNDEFINED> instruction: 0xf8c8f9bb
   1f630:	strtmi	r0, [r0], -r0
   1f634:	ldc	7, cr15, [r8, #-924]!	; 0xfffffc64
   1f638:	ldrdmi	pc, [r0], -r8
   1f63c:			; <UNDEFINED> instruction: 0xf0002c00
   1f640:			; <UNDEFINED> instruction: 0xf04f80d6
   1f644:			; <UNDEFINED> instruction: 0xf8df0900
   1f648:			; <UNDEFINED> instruction: 0xf8df250c
   1f64c:	ldrbtmi	r3, [sl], #-1208	; 0xfffffb48
   1f650:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f654:	subsmi	r9, sl, r5, lsl fp
   1f658:	eorhi	pc, r9, #64	; 0x40
   1f65c:	andslt	r4, r7, r8, asr #12
   1f660:	blhi	da95c <__read_chk@plt+0xd3430>
   1f664:	svchi	0x00f0e8bd
   1f668:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1f66c:	strls	r4, [r5, #-1705]	; 0xfffff957
   1f670:	movwls	r4, #13435	; 0x347b
   1f674:	cfmadda32vc	mvax5, mvax14, mvfx8, mvfx0
   1f678:	eoreq	pc, r4, r0, lsl r0	; <UNPREDICTABLE>
   1f67c:	mvnshi	pc, r0
   1f680:	ldrdge	pc, [r8], -r5
   1f684:	svceq	0x0000f1ba
   1f688:	svcge	0x0046f47f
   1f68c:	strteq	pc, [ip], #-261	; 0xfffffefb
   1f690:			; <UNDEFINED> instruction: 0xf0002e00
   1f694:	strtmi	r8, [r0], -r7, ror #1
   1f698:			; <UNDEFINED> instruction: 0xf9d8f7fa
   1f69c:			; <UNDEFINED> instruction: 0xf0402800
   1f6a0:	mrc	1, 0, r8, cr8, cr10, {1}
   1f6a4:			; <UNDEFINED> instruction: 0x46281a10
   1f6a8:	ldc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
   1f6ac:			; <UNDEFINED> instruction: 0xf0002800
   1f6b0:	cmnlt	pc, r9, asr #3
   1f6b4:	ldrbeq	r7, [sl, fp, lsr #28]
   1f6b8:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
   1f6bc:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   1f6c0:	mcrvc	0, 1, r6, cr11, cr11, {1}
   1f6c4:	svclt	0x005e079b
   1f6c8:			; <UNDEFINED> instruction: 0xf043683b
   1f6cc:	eorsvs	r0, fp, r0, lsl #7
   1f6d0:			; <UNDEFINED> instruction: 0xf7e74620
   1f6d4:			; <UNDEFINED> instruction: 0x4604edb6
   1f6d8:			; <UNDEFINED> instruction: 0xf0002800
   1f6dc:	blls	17feb8 <__read_chk@plt+0x17898c>
   1f6e0:	beq	55baf4 <__read_chk@plt+0x5545c8>
   1f6e4:	andscc	pc, sl, r5, lsr r8	; <UNPREDICTABLE>
   1f6e8:	blcs	4ab38 <__read_chk@plt+0x4360c>
   1f6ec:	svcge	0x0074f43f
   1f6f0:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1f6f4:	strtmi	r2, [r8], -r6, lsl #2
   1f6f8:			; <UNDEFINED> instruction: 0xf7e7447a
   1f6fc:			; <UNDEFINED> instruction: 0xe76be854
   1f700:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1f704:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   1f708:	andsls	r0, r2, r3
   1f70c:	subne	pc, ip, sp, lsr #17
   1f710:			; <UNDEFINED> instruction: 0xf8dfe777
   1f714:	ldrbtmi	r3, [fp], #-1104	; 0xfffffbb0
   1f718:	ldrmi	r6, [r1, #2074]	; 0x81a
   1f71c:	svcge	0x002df6bf
   1f720:			; <UNDEFINED> instruction: 0xf853685b
   1f724:	stccs	0, cr5, [r0, #-164]	; 0xffffff5c
   1f728:	bichi	pc, r3, r0
   1f72c:	bne	45af94 <__read_chk@plt+0x453a68>
   1f730:			; <UNDEFINED> instruction: 0xf7ff4628
   1f734:			; <UNDEFINED> instruction: 0xf105fcf1
   1f738:	stmdacs	r0, {r2, r3, r5, sl}
   1f73c:			; <UNDEFINED> instruction: 0xf8dfd1b9
   1f740:	strtmi	r0, [r1], -r8, lsr #8
   1f744:			; <UNDEFINED> instruction: 0xf0174478
   1f748:	cdpcs	13, 0, cr15, cr0, cr1, {3}
   1f74c:	adcshi	pc, r6, r0
   1f750:			; <UNDEFINED> instruction: 0xf04f6830
   1f754:			; <UNDEFINED> instruction: 0xf7e709ba
   1f758:			; <UNDEFINED> instruction: 0xf6c0eca8
   1f75c:	movwcs	r2, #2304	; 0x900
   1f760:			; <UNDEFINED> instruction: 0xe7706033
   1f764:			; <UNDEFINED> instruction: 0xf0137e2b
   1f768:			; <UNDEFINED> instruction: 0xf47f0f24
   1f76c:			; <UNDEFINED> instruction: 0xf8cdaed1
   1f770:			; <UNDEFINED> instruction: 0xe661901c
   1f774:	mvnscc	pc, #79	; 0x4f
   1f778:			; <UNDEFINED> instruction: 0xf01a616b
   1f77c:	stmiavs	r9!, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
   1f780:	stmdbcs	r0, {r1, r9, sl, lr}
   1f784:	orrhi	pc, r6, r0
   1f788:	mvnlt	pc, #14614528	; 0xdf0000
   1f78c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f790:	strbmi	r9, [sl], r6, lsl #8
   1f794:			; <UNDEFINED> instruction: 0xf8cd44fb
   1f798:	strls	r8, [r9, -r0, lsr #32]
   1f79c:	ldrbmi	r4, [ip], -r8, asr #13
   1f7a0:	ldrmi	r9, [r3], r7, lsl #12
   1f7a4:	stmiavs	r9!, {r2, sp, lr, pc}^
   1f7a8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   1f7ac:	stmdble	r7!, {r0, r3, r6, r8, sl, lr}^
   1f7b0:			; <UNDEFINED> instruction: 0xf85068a8
   1f7b4:	ldclne	0, cr7, [r8], #-164	; 0xffffff5c
   1f7b8:	stmdavs	r0!, {r1, r5, r6, ip, lr, pc}^
   1f7bc:	eoreq	pc, r7, r0, asr r8	; <UNPREDICTABLE>
   1f7c0:	rscsle	r2, r1, r0, lsl #16
   1f7c4:			; <UNDEFINED> instruction: 0xf7ff4659
   1f7c8:	stmdacs	r0, {r0, r1, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   1f7cc:			; <UNDEFINED> instruction: 0xf108d0eb
   1f7d0:	ldrbmi	r0, [r0], -r1, lsl #16
   1f7d4:	streq	lr, [r8], pc, asr #20
   1f7d8:			; <UNDEFINED> instruction: 0xf7e64631
   1f7dc:	pkhtbmi	lr, r2, r4, asr #28
   1f7e0:			; <UNDEFINED> instruction: 0xf0002800
   1f7e4:	stmibne	r1, {r0, r2, r4, r6, r8, pc}
   1f7e8:	stcvc	8, cr15, [r4], {65}	; 0x41
   1f7ec:			; <UNDEFINED> instruction: 0xb11ee7db
   1f7f0:			; <UNDEFINED> instruction: 0xf7e76830
   1f7f4:	eorsvs	lr, r4, sl, asr ip
   1f7f8:	stmia	r0!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f7fc:			; <UNDEFINED> instruction: 0xf43f2800
   1f800:	addlt	sl, r0, #32, 30	; 0x80
   1f804:	stmdbvs	r0!, {r6, ip, sp, lr, pc}
   1f808:	bmi	ff699484 <__read_chk@plt+0xff691f58>
   1f80c:	strtmi	r2, [r8], -sl, lsl #2
   1f810:			; <UNDEFINED> instruction: 0xf7e6447a
   1f814:	ldrbt	lr, [r4], r8, asr #31
   1f818:			; <UNDEFINED> instruction: 0xf7ff4620
   1f81c:	mcrrne	8, 9, pc, r1, cr5	; <UNPREDICTABLE>
   1f820:			; <UNDEFINED> instruction: 0xf0004603
   1f824:	bmi	ff4ffcb4 <__read_chk@plt+0xff4f8788>
   1f828:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   1f82c:			; <UNDEFINED> instruction: 0xf8526852
   1f830:			; <UNDEFINED> instruction: 0xf7fa5023
   1f834:			; <UNDEFINED> instruction: 0x7e2bfadb
   1f838:	orreq	pc, r2, #96, 6	; 0x80000001
   1f83c:	ldrb	r7, [r6, #1579]	; 0x62b
   1f840:	andcs	r4, r0, #209920	; 0x33400
   1f844:	andls	r4, r1, #3358720	; 0x334000
   1f848:	stmdals	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   1f84c:			; <UNDEFINED> instruction: 0x46224479
   1f850:			; <UNDEFINED> instruction: 0xf0149500
   1f854:			; <UNDEFINED> instruction: 0xf8c8f8a7
   1f858:	strbt	r0, [sl], r0
   1f85c:	svccc	0x00fff1b9
   1f860:	str	sp, [sl], fp, lsl #1
   1f864:	bne	45b0cc <__read_chk@plt+0x453ba0>
   1f868:			; <UNDEFINED> instruction: 0xf7ff4628
   1f86c:	stmdacs	r0, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   1f870:	svcge	0x001ff47f
   1f874:	strtmi	r4, [r1], -r2, asr #17
   1f878:			; <UNDEFINED> instruction: 0xf0174478
   1f87c:	ands	pc, sp, r7, asr #25
   1f880:	stcls	6, cr4, [r6], {193}	; 0xc1
   1f884:	ldmib	sp, {r0, r1, r3, r6, r9, sl, lr}^
   1f888:	cdpls	7, 0, cr8, cr7, cr8, {0}
   1f88c:			; <UNDEFINED> instruction: 0xf0002b00
   1f890:	blcs	7fc9c <__read_chk@plt+0x78770>
   1f894:			; <UNDEFINED> instruction: 0xf8dad137
   1f898:	ldrbmi	r9, [r0], -r0
   1f89c:	stc	7, cr15, [r4], {231}	; 0xe7
   1f8a0:	svccc	0x00fff1b9
   1f8a4:	andsls	pc, r4, r5, asr #17
   1f8a8:	mcrge	4, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   1f8ac:			; <UNDEFINED> instruction: 0x462148b5
   1f8b0:			; <UNDEFINED> instruction: 0xf0174478
   1f8b4:	cdpcs	12, 0, cr15, cr0, cr11, {5}
   1f8b8:	svcge	0x004af47f
   1f8bc:	ldmibeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1f8c0:	stmdbcs	r0, {r6, r7, r9, sl, ip, sp, lr, pc}
   1f8c4:	blcs	593c8 <__read_chk@plt+0x51e9c>
   1f8c8:	rschi	pc, r8, r0
   1f8cc:			; <UNDEFINED> instruction: 0x46104694
   1f8d0:	ldmdavs	r1, {r1, r3, r4, r9, sl, lr}^
   1f8d4:	svclt	0x0008290a
   1f8d8:	andle	r3, r3, r1
   1f8dc:	svclt	0x00082902
   1f8e0:	stfeqd	f7, [r1], {12}
   1f8e4:	bcs	39934 <__read_chk@plt+0x32408>
   1f8e8:			; <UNDEFINED> instruction: 0xf1bcd1f3
   1f8ec:	svclt	0x00d80f01
   1f8f0:	vsub.i8	d2, d0, d1
   1f8f4:	strls	r8, [r9, #-255]	; 0xffffff01
   1f8f8:			; <UNDEFINED> instruction: 0x9018f8dd
   1f8fc:	bpl	21a078 <__read_chk@plt+0x212b4c>
   1f900:	strls	r9, [r8], -lr, lsl #6
   1f904:			; <UNDEFINED> instruction: 0xf018e5bb
   1f908:			; <UNDEFINED> instruction: 0x4649febb
   1f90c:	blx	1ddb9aa <__read_chk@plt+0x1dd447e>
   1f910:	eorls	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   1f914:	bge	459820 <__read_chk@plt+0x4522f4>
   1f918:	andls	r2, r0, #67108864	; 0x4000000
   1f91c:			; <UNDEFINED> instruction: 0x46524651
   1f920:			; <UNDEFINED> instruction: 0xf8cd4620
   1f924:			; <UNDEFINED> instruction: 0xf7faa004
   1f928:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1f92c:	adchi	pc, r4, r0, asr #32
   1f930:			; <UNDEFINED> instruction: 0x46039810
   1f934:			; <UNDEFINED> instruction: 0xb320900e
   1f938:			; <UNDEFINED> instruction: 0xf10d4b78
   1f93c:	bls	1a2254 <__read_chk@plt+0x19ad28>
   1f940:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1f944:			; <UNDEFINED> instruction: 0xf8d9e00b
   1f948:	ldmdblt	r3, {r6, ip, sp}
   1f94c:	blcs	b9a60 <__read_chk@plt+0xb2534>
   1f950:	bls	3d3988 <__read_chk@plt+0x3cc45c>
   1f954:	andls	r6, lr, r0, lsl r8
   1f958:			; <UNDEFINED> instruction: 0xf0002800
   1f95c:			; <UNDEFINED> instruction: 0xf8d9808d
   1f960:	bcs	27a78 <__read_chk@plt+0x2054c>
   1f964:	stmdavs	r3, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   1f968:	mvnle	r2, sl, lsl #22
   1f96c:	ldrbmi	r6, [r3], -r1, lsl #18
   1f970:	andcs	r3, r0, #20
   1f974:			; <UNDEFINED> instruction: 0xffacf7f9
   1f978:	mvnle	r2, r0, lsl #16
   1f97c:	andscc	lr, r0, #3620864	; 0x374000
   1f980:			; <UNDEFINED> instruction: 0x46186032
   1f984:	blx	ff25d972 <__read_chk@plt+0xff256446>
   1f988:	blge	4593bc <__read_chk@plt+0x451e90>
   1f98c:			; <UNDEFINED> instruction: 0x4649a811
   1f990:	bls	2c3998 <__read_chk@plt+0x2bc46c>
   1f994:	movwls	r4, #38432	; 0x9620
   1f998:	blx	ff95d98a <__read_chk@plt+0xff95645e>
   1f99c:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1f9a0:	blls	493f58 <__read_chk@plt+0x48ca2c>
   1f9a4:	eorsle	r2, lr, r0, lsl #22
   1f9a8:	svceq	0x0000f1ba
   1f9ac:	blge	413b98 <__read_chk@plt+0x40c66c>
   1f9b0:	strls	sl, [ip, -lr, lsl #20]
   1f9b4:	beq	5baf8 <__read_chk@plt+0x545cc>
   1f9b8:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   1f9bc:			; <UNDEFINED> instruction: 0xf8cd9f05
   1f9c0:	strtmi	r8, [r0], ip, lsr #32
   1f9c4:	ldrmi	r9, [r4], -sp, lsl #12
   1f9c8:	strls	r4, [r7, #-1566]	; 0xfffff9e2
   1f9cc:	orrvs	pc, r2, #1325400064	; 0x4f000000
   1f9d0:	blx	105a1a <__read_chk@plt+0xfe4ee>
   1f9d4:	andcs	pc, r0, #41943040	; 0x2800000
   1f9d8:	movwcs	r4, #5649	; 0x1611
   1f9dc:	strmi	lr, [r0], -sp, asr #19
   1f9e0:	andcc	r4, ip, r8, lsr #8
   1f9e4:			; <UNDEFINED> instruction: 0xff4cf7fa
   1f9e8:			; <UNDEFINED> instruction: 0x4658b970
   1f9ec:	movwls	r2, #41729	; 0xa301
   1f9f0:	cdp2	7, 12, cr15, cr10, cr13, {7}
   1f9f4:			; <UNDEFINED> instruction: 0x463b9910
   1f9f8:	strbmi	r9, [r0], -lr, lsl #20
   1f9fc:	strbmi	r4, [r9], -sp, lsl #8
   1fa00:	strls	r8, [r0, #-2221]	; 0xfffff753
   1fa04:			; <UNDEFINED> instruction: 0xfffaf7fe
   1fa08:			; <UNDEFINED> instruction: 0xf10a9b11
   1fa0c:	ldrbmi	r0, [r3, #-2561]	; 0xfffff5ff
   1fa10:	blls	2d5d88 <__read_chk@plt+0x2ce85c>
   1fa14:	ldmdals	r0, {r2, r6, r9, sl, lr}
   1fa18:	ldmib	sp, {r0, r1, r2, r8, sl, fp, ip, pc}^
   1fa1c:	cdpls	7, 0, cr8, cr13, cr11, {0}
   1fa20:			; <UNDEFINED> instruction: 0xf7e79307
   1fa24:	vnmulvc.f64	d14, d11, d2
   1fa28:	stmdbls	r5, {r0, r9, sp}
   1fa2c:	b	10afc5c <__read_chk@plt+0x10a8730>
   1fa30:	vqsub.u32	d17, d18, d3
   1fa34:	strtvc	r1, [fp], -r7, lsl #7
   1fa38:	msreq	CPSR_s, #3
   1fa3c:			; <UNDEFINED> instruction: 0xf47f2b00
   1fa40:	ldrbt	sl, [fp], #3417	; 0xd59
   1fa44:			; <UNDEFINED> instruction: 0x46214850
   1fa48:			; <UNDEFINED> instruction: 0xf0174478
   1fa4c:			; <UNDEFINED> instruction: 0xe67ffbdf
   1fa50:	ldmib	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1fa54:	strmi	r4, [r2], -r1, lsr #12
   1fa58:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   1fa5c:	blx	ff5dbac2 <__read_chk@plt+0xff5d4596>
   1fa60:	blge	458f70 <__read_chk@plt+0x451a44>
   1fa64:	movwls	r9, #36871	; 0x9007
   1fa68:			; <UNDEFINED> instruction: 0xf7e6e4e8
   1fa6c:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1fa70:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   1fa74:	str	r2, [lr, #1024]!	; 0x400
   1fa78:	usada8	r2, r0, fp, r9
   1fa7c:	vhsub.s8	d27, d24, d2
   1fa80:	addsmi	r0, sl, #1677721600	; 0x64000000
   1fa84:	cfldrdge	mvd15, [pc, #508]	; 1fc88 <__read_chk@plt+0x1875c>
   1fa88:			; <UNDEFINED> instruction: 0xf7ff4658
   1fa8c:	ldrb	pc, [sl, #2923]	; 0xb6b	; <UNPREDICTABLE>
   1fa90:			; <UNDEFINED> instruction: 0x4606e9dd
   1fa94:	mvnscc	pc, #79	; 0x4f
   1fa98:	str	r6, [r7, -fp, ror #2]
   1fa9c:	movwls	r9, #60168	; 0xeb08
   1faa0:	blcs	98f20 <__read_chk@plt+0x919f4>
   1faa4:	movwcs	fp, #3988	; 0xf94
   1faa8:	movwls	r2, #33537	; 0x8301
   1faac:			; <UNDEFINED> instruction: 0xf7e6e77f
   1fab0:	blmi	e1b900 <__read_chk@plt+0xe143d4>
   1fab4:	eorvc	pc, r0, #1325400064	; 0x4f000000
   1fab8:	ldmdami	r7!, {r1, r2, r4, r5, r8, fp, lr}
   1fabc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1fac0:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   1fac4:	cdp	7, 10, cr15, cr8, cr6, {7}
   1fac8:	svc	0x0078f7e6
   1facc:	addlt	fp, r0, #80, 2
   1fad0:	stmdbvs	r0!, {r6, ip, sp, lr, pc}
   1fad4:			; <UNDEFINED> instruction: 0xf43f2e00
   1fad8:	ldmdavs	r0!, {r1, r2, r4, r5, r7, r8, sl, fp, sp, pc}
   1fadc:	b	ff95da80 <__read_chk@plt+0xff956554>
   1fae0:	ldr	r6, [r0, #52]!	; 0x34
   1fae4:	sbcle	r2, r5, r0, lsl #28
   1fae8:	ldcge	8, cr6, [r2, #-192]	; 0xffffff40
   1faec:	b	ff75da90 <__read_chk@plt+0xff756564>
   1faf0:	ldrb	r6, [r1, #-52]!	; 0xffffffcc
   1faf4:	bcs	46338 <__read_chk@plt+0x3ee0c>
   1faf8:	cfldrsge	mvf15, [r4], #508	; 0x1fc
   1fafc:	ldrt	r9, [r7], #782	; 0x30e
   1fb00:	andeq	r7, r4, r4, ror #9
   1fb04:	andeq	r0, r0, r0, asr r7
   1fb08:	strheq	pc, [r2], -sl	; <UNPREDICTABLE>
   1fb0c:			; <UNDEFINED> instruction: 0x000474b8
   1fb10:	andeq	lr, r2, r4, asr #9
   1fb14:	andeq	lr, r2, r4, lsr #9
   1fb18:	andeq	r8, r4, sl, lsr #27
   1fb1c:	andeq	r0, r0, r8, ror r7
   1fb20:			; <UNDEFINED> instruction: 0xfffff38b
   1fb24:	andeq	r8, r4, lr, asr #24
   1fb28:	ldrdeq	lr, [r2], -sl
   1fb2c:	andeq	lr, r2, ip, lsl #18
   1fb30:	andeq	lr, r2, ip, lsl sp
   1fb34:	andeq	lr, r2, sl, asr #25
   1fb38:			; <UNDEFINED> instruction: 0x0002e2b4
   1fb3c:	andeq	lr, r2, r4, asr #25
   1fb40:	andeq	r7, r2, sl, asr r1
   1fb44:	andeq	lr, r2, r0, asr #6
   1fb48:	andeq	lr, r2, ip, ror #4
   1fb4c:	andeq	ip, r2, r0, ror #15
   1fb50:	andeq	r1, r3, r8, ror #8
   1fb54:	strdeq	r7, [r4], -r2
   1fb58:	andeq	r7, r2, r8, lsr #1
   1fb5c:	andeq	sp, r2, r0, ror #22
   1fb60:	strdeq	lr, [r2], -ip
   1fb64:	andeq	r8, r4, sl, ror sl
   1fb68:	andeq	lr, r2, r0, lsr #23
   1fb6c:	strdeq	r8, [r4], -ip
   1fb70:	andeq	sp, r2, r8, asr #20
   1fb74:	andeq	r8, r4, r6, ror #18
   1fb78:	andeq	lr, r2, r0, asr #21
   1fb7c:	andeq	lr, r2, r0, asr #21
   1fb80:	andeq	lr, r2, ip, ror #20
   1fb84:	ldrdeq	lr, [r2], -r8
   1fb88:	muleq	r2, ip, r8
   1fb8c:	ldrdeq	sp, [r2], -r2
   1fb90:	andeq	lr, r2, r8, lsr #21
   1fb94:	ldrdeq	lr, [r2], -sl
   1fb98:	andeq	lr, r2, lr, lsl r8
   1fb9c:	svcmi	0x00f0e92d
   1fba0:	blhi	db05c <__read_chk@plt+0xd3b30>
   1fba4:	andls	fp, r2, r5, lsl #1
   1fba8:	stmdavc	fp, {r0, r3, r6, r8, ip, sp, pc}
   1fbac:	teqlt	r3, ip, lsl #12
   1fbb0:			; <UNDEFINED> instruction: 0x46204976
   1fbb4:	ldrbtmi	r4, [r9], #-1680	; 0xfffff970
   1fbb8:	b	ff8ddb5c <__read_chk@plt+0xff8d6630>
   1fbbc:	andcs	fp, r0, r8, lsr #18
   1fbc0:	ldc	0, cr11, [sp], #20
   1fbc4:	pop	{r1, r8, r9, fp, pc}
   1fbc8:	qsub8mi	r8, r0, r0
   1fbcc:	mcr2	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   1fbd0:	svccc	0x00fff1b0
   1fbd4:			; <UNDEFINED> instruction: 0xf0004681
   1fbd8:			; <UNDEFINED> instruction: 0xf01a80b7
   1fbdc:	blmi	1b5dd00 <__read_chk@plt+0x1b567d4>
   1fbe0:	streq	pc, [r0, #-440]	; 0xfffffe48
   1fbe4:	svclt	0x0018447b
   1fbe8:	strls	r2, [r3, #-1281]	; 0xfffffaff
   1fbec:			; <UNDEFINED> instruction: 0xf853685b
   1fbf0:	strmi	sl, [r1], -r9, lsr #32
   1fbf4:	beq	45b41c <__read_chk@plt+0x453ef0>
   1fbf8:			; <UNDEFINED> instruction: 0xf7ff4650
   1fbfc:	stmdacs	r0, {r0, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   1fc00:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
   1fc04:	cmple	r1, r0, lsl #26
   1fc08:	svclt	0x00183800
   1fc0c:			; <UNDEFINED> instruction: 0xf1b82001
   1fc10:	svclt	0x00180f00
   1fc14:	stmdacs	r0, {sp}
   1fc18:	addshi	pc, sl, r0, asr #32
   1fc1c:	ldrdcc	pc, [r8], -sl
   1fc20:	sbcle	r2, ip, r0, lsl #22
   1fc24:	smlsdcs	r0, fp, fp, r4
   1fc28:	ldrdlt	pc, [ip, #-143]!	; 0xffffff71
   1fc2c:			; <UNDEFINED> instruction: 0xf8cd447b
   1fc30:	ldrbtmi	r8, [fp], #4
   1fc34:	bcc	fe45b45c <__read_chk@plt+0xfe453f30>
   1fc38:	ldrdhi	pc, [ip], -sl
   1fc3c:	adcsle	r4, lr, #297795584	; 0x11c00000
   1fc40:	ldrdcc	pc, [r8], -sl
   1fc44:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   1fc48:	adcsle	r1, r8, fp, asr #24
   1fc4c:	vqdmlal.s<illegal width 8>	q9, d0, d0
   1fc50:			; <UNDEFINED> instruction: 0xf8db8091
   1fc54:	strmi	lr, [lr]
   1fc58:	addhi	pc, ip, r0, asr #6
   1fc5c:			; <UNDEFINED> instruction: 0xf8db9b01
   1fc60:	tstlt	r3, #4
   1fc64:	eormi	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   1fc68:	mnfez	f3, f4
   1fc6c:			; <UNDEFINED> instruction: 0x46201a10
   1fc70:	blx	14ddc74 <__read_chk@plt+0x14d6748>
   1fc74:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, pc}
   1fc78:	movwcs	fp, #3864	; 0xf18
   1fc7c:	cmple	r3, r0, lsl #22
   1fc80:	ldrdhi	pc, [ip], -sl
   1fc84:	ldrmi	r3, [r8, #1793]!	; 0x701
   1fc88:			; <UNDEFINED> instruction: 0xe798d8da
   1fc8c:	mulscc	r8, sl, r8
   1fc90:	stmdbmi	r2, {r1, r5, r9, sl, lr}^
   1fc94:	biceq	pc, r3, #-1140850687	; 0xbc000001
   1fc98:	ldrbtmi	r9, [r9], #-2050	; 0xfffff7fe
   1fc9c:	andscc	pc, r8, sl, lsl #17
   1fca0:	blx	fe4ddca0 <__read_chk@plt+0xfe4d6774>
   1fca4:	adcsle	r2, r9, r0, lsl #16
   1fca8:			; <UNDEFINED> instruction: 0xf1ace78a
   1fcac:	ldrmi	r0, [r8], -r4, lsl #12
   1fcb0:	andcc	lr, r1, r2
   1fcb4:	cfldr32le	mvfx4, [lr, #-536]	; 0xfffffde8
   1fcb8:	svccc	0x0004f856
   1fcbc:	rscsle	r2, r8, r0, lsl #22
   1fcc0:	bcs	39f30 <__read_chk@plt+0x32a04>
   1fcc4:	strmi	fp, [r1, #3864]	; 0xf18
   1fcc8:	ldmvs	ip, {r0, r1, r4, r5, r6, r7, ip, lr, pc}^
   1fccc:	rscsle	r2, r0, r0, lsl #24
   1fcd0:	movwcs	r3, #2564	; 0xa04
   1fcd4:	movwcc	lr, #4098	; 0x1002
   1fcd8:	rscle	r4, sl, r3, lsr #5
   1fcdc:	svcpl	0x0004f852
   1fce0:	svccc	0x00fff1b5
   1fce4:	adcmi	sp, r9, #229	; 0xe5
   1fce8:			; <UNDEFINED> instruction: 0xf85cd1f5
   1fcec:	stccs	0, cr5, [r0, #-132]	; 0xffffff7c
   1fcf0:	strmi	sp, [r6, #241]	; 0xf1
   1fcf4:			; <UNDEFINED> instruction: 0xf85cdcc6
   1fcf8:	stccs	0, cr4, [r0], {33}	; 0x21
   1fcfc:	cdp	0, 1, cr13, cr8, cr2, {6}
   1fd00:			; <UNDEFINED> instruction: 0x46201a10
   1fd04:	blx	25dd08 <__read_chk@plt+0x2567dc>
   1fd08:	adcsle	r2, r9, r0, lsl #16
   1fd0c:	andcs	r7, r0, #560	; 0x230
   1fd10:			; <UNDEFINED> instruction: 0xf0434923
   1fd14:	mvnvs	r0, r8, lsl #6
   1fd18:			; <UNDEFINED> instruction: 0xf1049802
   1fd1c:	ldrbtmi	r0, [r9], #-556	; 0xfffffdd4
   1fd20:			; <UNDEFINED> instruction: 0xf7fe7623
   1fd24:	and	pc, sl, r1, asr sl	; <UNPREDICTABLE>
   1fd28:			; <UNDEFINED> instruction: 0xf1047e23
   1fd2c:	cdp	2, 1, cr0, cr8, cr12, {1}
   1fd30:	vpmin.u32	d17, d31, d0
   1fd34:	stmdals	r2, {r0, r1, r6, r7, r8, r9}
   1fd38:			; <UNDEFINED> instruction: 0xf7fe7623
   1fd3c:	strcc	pc, [r1, -r5, asr #20]
   1fd40:			; <UNDEFINED> instruction: 0xf43f2800
   1fd44:			; <UNDEFINED> instruction: 0xe73baf79
   1fd48:			; <UNDEFINED> instruction: 0xf6c0201b
   1fd4c:	ldr	r2, [r7, -r0]!
   1fd50:	mulscc	r8, sl, r8
   1fd54:	ldmdbmi	r3, {r1, r5, r9, sl, lr}
   1fd58:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   1fd5c:	ldrbtmi	r9, [r9], #-2050	; 0xfffff7fe
   1fd60:	andspl	pc, ip, sl, asr #17
   1fd64:	andscc	pc, r8, sl, lsl #17
   1fd68:	blx	bddd68 <__read_chk@plt+0xbd683c>
   1fd6c:			; <UNDEFINED> instruction: 0xf43f2800
   1fd70:			; <UNDEFINED> instruction: 0xe725af55
   1fd74:			; <UNDEFINED> instruction: 0xf44f4b0c
   1fd78:	stmdbmi	ip, {r1, r3, r6, r9, ip, sp, lr}
   1fd7c:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   1fd80:			; <UNDEFINED> instruction: 0x33284479
   1fd84:			; <UNDEFINED> instruction: 0xf7e64478
   1fd88:	svclt	0x0000ed48
   1fd8c:	andeq	sp, r2, r2, asr sp
   1fd90:	andeq	r8, r4, ip, lsr #11
   1fd94:	andeq	lr, r2, r8, ror #13
   1fd98:	andeq	r8, r4, lr, asr r5
   1fd9c:	andeq	lr, r2, sl, ror r6
   1fda0:	andeq	lr, r2, lr, lsl #12
   1fda4:	andeq	lr, r2, lr, asr #11
   1fda8:	andeq	lr, r2, r6, ror #15
   1fdac:	andeq	lr, r2, r8, lsl r1
   1fdb0:	andeq	lr, r2, r0, asr #11
   1fdb4:	svcmi	0x00f0e92d
   1fdb8:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   1fdbc:	bmi	ff5429d4 <__read_chk@plt+0xff53b4a8>
   1fdc0:	ldrbtmi	r4, [sl], #-3028	; 0xfffff42c
   1fdc4:			; <UNDEFINED> instruction: 0xb09749d4
   1fdc8:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   1fdcc:	tstls	r5, #1769472	; 0x1b0000
   1fdd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1fdd4:			; <UNDEFINED> instruction: 0xf9f6f7fe
   1fdd8:	cmnlt	r0, ip
   1fddc:	blmi	ff372920 <__read_chk@plt+0xff36b3f4>
   1fde0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1fde4:	blls	579e54 <__read_chk@plt+0x572928>
   1fde8:			; <UNDEFINED> instruction: 0xf040405a
   1fdec:	stmdals	ip, {r0, r1, r2, r3, r7, r8, pc}
   1fdf0:	ldc	0, cr11, [sp], #92	; 0x5c
   1fdf4:	pop	{r2, r8, r9, fp, pc}
   1fdf8:			; <UNDEFINED> instruction: 0x46068ff0
   1fdfc:			; <UNDEFINED> instruction: 0xff36f019
   1fe00:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
   1fe04:	bcs	39e74 <__read_chk@plt+0x32948>
   1fe08:	beq	45b634 <__read_chk@plt+0x454108>
   1fe0c:	ldrmi	sp, [r9], r6, ror #27
   1fe10:	blmi	ff172928 <__read_chk@plt+0xff16b3fc>
   1fe14:	tsthi	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   1fe18:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1fe1c:	eorls	pc, ip, sp, asr #17
   1fe20:	bcs	45b648 <__read_chk@plt+0x45411c>
   1fe24:	mcr	4, 0, r4, cr8, cr8, {7}
   1fe28:	blls	2ee870 <__read_chk@plt+0x2e7344>
   1fe2c:			; <UNDEFINED> instruction: 0xf853685b
   1fe30:	stccs	0, cr4, [r0], {38}	; 0x26
   1fe34:	mcrvc	0, 1, sp, cr2, cr1, {2}
   1fe38:	streq	pc, [r8, #-18]	; 0xffffffee
   1fe3c:	stmibvs	r5!, {r1, ip, lr, pc}^
   1fe40:	cmple	r1, r0, lsl #26
   1fe44:			; <UNDEFINED> instruction: 0xf01246a9
   1fe48:			; <UNDEFINED> instruction: 0xf1040a10
   1fe4c:	bvs	19e0b04 <__read_chk@plt+0x19d95d8>
   1fe50:	rsble	r9, sp, sl, lsl #6
   1fe54:	strbtle	r0, [r8], #-1875	; 0xfffff8ad
   1fe58:			; <UNDEFINED> instruction: 0xf1000790
   1fe5c:	blmi	fed40170 <__read_chk@plt+0xfed38c44>
   1fe60:			; <UNDEFINED> instruction: 0x07d1447b
   1fe64:			; <UNDEFINED> instruction: 0xf8dfd45d
   1fe68:	ldrbtmi	ip, [ip], #716	; 0x2cc
   1fe6c:	strble	r0, [r8], #-1810	; 0xfffff8ee
   1fe70:	sbc	pc, r4, #14614528	; 0xdf0000
   1fe74:	svccs	0x000044fe
   1fe78:			; <UNDEFINED> instruction: 0xf8dfd048
   1fe7c:	ldmmi	r0!, {r6, r7, r9, sp, pc}
   1fe80:	ldrbtmi	r4, [r8], #-1274	; 0xfffffb06
   1fe84:	suble	r2, r7, r0, lsl #26
   1fe88:	bmi	febf2548 <__read_chk@plt+0xfebeb01c>
   1fe8c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   1fe90:	andpl	lr, r7, #3358720	; 0x334000
   1fe94:	stcls	6, cr4, [sl, #-200]	; 0xffffff38
   1fe98:	andls	r9, r5, r6, lsl #2
   1fe9c:	stmib	sp, {r3, r4, r6, r9, sl, lr}^
   1fea0:	cfmul32	mvfx14, mvfx8, mvfx1
   1fea4:	stmib	sp, {r4, r9, fp, ip}^
   1fea8:			; <UNDEFINED> instruction: 0xf8cda703
   1feac:			; <UNDEFINED> instruction: 0xf7fec000
   1feb0:	strmi	pc, [r5], -fp, lsl #19
   1feb4:			; <UNDEFINED> instruction: 0xf7e74648
   1feb8:	stccs	8, cr14, [r0, #-992]	; 0xfffffc20
   1febc:	addshi	pc, r0, r0, asr #32
   1fec0:	teqlt	sl, r2, lsr #20
   1fec4:	ldrbmi	r4, [r8], -r1, lsr #19
   1fec8:			; <UNDEFINED> instruction: 0xf7fe4479
   1fecc:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   1fed0:	addhi	pc, fp, r0, asr #32
   1fed4:	blcs	3a168 <__read_chk@plt+0x32c3c>
   1fed8:	blmi	fe7943d8 <__read_chk@plt+0xfe78ceac>
   1fedc:	ldrbtmi	r3, [fp], #-1537	; 0xfffff9ff
   1fee0:	adcsmi	r6, r3, #1769472	; 0x1b0000
   1fee4:	ldrb	sp, [r9, -r1, lsr #25]!
   1fee8:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx8
   1feec:			; <UNDEFINED> instruction: 0xf01a1a10
   1fef0:	vnmulvc.f32	s30, s4, s27
   1fef4:	strmi	r4, [r5], -r1, lsl #13
   1fef8:			; <UNDEFINED> instruction: 0xd1a42800
   1fefc:	ldrbtmi	r4, [sp], #-3477	; 0xfffff26b
   1ff00:			; <UNDEFINED> instruction: 0xf8dfe7a1
   1ff04:	ldrbtmi	lr, [lr], #596	; 0x254
   1ff08:			; <UNDEFINED> instruction: 0xd1b62f00
   1ff0c:	ldrbtmi	r4, [pc], #-3987	; 1ff14 <__read_chk@plt+0x189e8>
   1ff10:			; <UNDEFINED> instruction: 0x463846ba
   1ff14:			; <UNDEFINED> instruction: 0xd1b72d00
   1ff18:	ldrbtmi	r4, [sp], #-3473	; 0xfffff26f
   1ff1c:	strtmi	r4, [sl], -r9, lsr #12
   1ff20:			; <UNDEFINED> instruction: 0xf8dfe7b6
   1ff24:	ldrbtmi	ip, [ip], #576	; 0x240
   1ff28:	blmi	fe419db0 <__read_chk@plt+0xfe412884>
   1ff2c:			; <UNDEFINED> instruction: 0xe798447b
   1ff30:			; <UNDEFINED> instruction: 0xf8cd4638
   1ff34:			; <UNDEFINED> instruction: 0xf7e7a03c
   1ff38:	mcrvc	8, 1, lr, cr3, cr8, {5}
   1ff3c:	eorge	pc, r4, r4, asr #17
   1ff40:	strle	r0, [r2], #-1882	; 0xfffff8a6
   1ff44:	svccs	0x000068a7
   1ff48:	svcls	0x000fd051
   1ff4c:	rsbvs	r7, r7, #544	; 0x220
   1ff50:	andseq	pc, r0, #66	; 0x42
   1ff54:	ldrb	r7, [sp, -r2, lsr #12]!
   1ff58:			; <UNDEFINED> instruction: 0xf44faf11
   1ff5c:	muf<illegal precision>	f7, f0, f0
   1ff60:	strcs	r9, [r0, #-2704]	; 0xfffff570
   1ff64:			; <UNDEFINED> instruction: 0xf01c4638
   1ff68:	stmibmi	r0, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   1ff6c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1ff70:	stc2l	0, cr15, [ip, #112]	; 0x70
   1ff74:	stmdblt	r3!, {r0, r1, r5, r6, r7, fp, sp, lr}
   1ff78:	stmiavs	r3!, {r1, r3, r4, sp, lr, pc}^
   1ff7c:	adcmi	r3, fp, #4194304	; 0x400000
   1ff80:	stmiavs	r3!, {r1, r2, r4, r8, fp, ip, lr, pc}
   1ff84:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   1ff88:	andsle	r1, r1, r3, asr ip
   1ff8c:	ldrtmi	r4, [r8], -r1, asr #12
   1ff90:	ldc2	0, cr15, [ip, #112]!	; 0x70
   1ff94:	stmdbvs	r2!, {r0, r1, r5, r7, fp, sp, lr}^
   1ff98:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   1ff9c:			; <UNDEFINED> instruction: 0xd1ec429a
   1ffa0:	ldrtmi	r4, [r8], -r9, asr #12
   1ffa4:	ldc2	0, cr15, [r2, #112]!	; 0x70
   1ffa8:	strcc	r6, [r1, #-2275]	; 0xfffff71d
   1ffac:	stmiale	r8!, {r0, r1, r3, r5, r7, r9, lr}^
   1ffb0:	andcs	r4, r1, #1818624	; 0x1bc000
   1ffb4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1ffb8:	ldc2l	0, cr15, [lr, #-112]	; 0xffffff90
   1ffbc:	tstcs	r0, r8, lsr r6
   1ffc0:	stc2l	0, cr15, [r6, #112]!	; 0x70
   1ffc4:	stmdacs	r0, {r2, r9, sl, lr}
   1ffc8:	strmi	sp, [r1], -pc, rrx
   1ffcc:			; <UNDEFINED> instruction: 0xf7fe4658
   1ffd0:			; <UNDEFINED> instruction: 0x4605f8f9
   1ffd4:			; <UNDEFINED> instruction: 0xf7e74620
   1ffd8:	stccs	8, cr14, [r0, #-416]	; 0xfffffe60
   1ffdc:	svcge	0x007df43f
   1ffe0:	ldrbt	r9, [fp], ip, lsl #10
   1ffe4:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
   1ffe8:	andls	lr, ip, fp, lsr r7
   1ffec:	stmdals	sl, {r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   1fff0:	stc2	7, cr15, [ip, #-996]!	; 0xfffffc1c
   1fff4:	ldmiblt	r8, {r0, r9, sl, lr}
   1fff8:	andls	r7, r1, r3, lsr #28
   1fffc:	svceq	0x0002f013
   20000:	blge	446030 <__read_chk@plt+0x43eb04>
   20004:	svclt	0x00149300
   20008:	andcs	r2, r2, #-1610612736	; 0xa0000000
   2000c:			; <UNDEFINED> instruction: 0xf7fa2301
   20010:	svcls	0x0010fc37
   20014:	subsle	r2, r2, r0, lsl #16
   20018:			; <UNDEFINED> instruction: 0xf7f94638
   2001c:			; <UNDEFINED> instruction: 0xe794f87d
   20020:			; <UNDEFINED> instruction: 0x4639aa10
   20024:			; <UNDEFINED> instruction: 0xf10d9200
   20028:			; <UNDEFINED> instruction: 0x463a0a3c
   2002c:	movwcs	r9, #6154	; 0x180a
   20030:	andge	pc, r4, sp, asr #17
   20034:	stc2	7, cr15, [r4], #-1000	; 0xfffffc18
   20038:	tstlt	r8, r7, lsl #12
   2003c:			; <UNDEFINED> instruction: 0xe7eb9f10
   20040:	movwcs	r9, #6159	; 0x180f
   20044:			; <UNDEFINED> instruction: 0xf7f9b138
   20048:	stmdacs	r0, {r0, r8, sl, fp, ip, sp, lr, pc}
   2004c:	blls	4145b4 <__read_chk@plt+0x40d088>
   20050:			; <UNDEFINED> instruction: 0xf383fab3
   20054:	svcls	0x0010095b
   20058:	svclt	0x00082f00
   2005c:	blcs	28c64 <__read_chk@plt+0x21738>
   20060:			; <UNDEFINED> instruction: 0x960dd0da
   20064:	ldrmi	r4, [ip], -r6, lsr #12
   20068:	bls	418094 <__read_chk@plt+0x410b68>
   2006c:			; <UNDEFINED> instruction: 0xf282fab2
   20070:	ldmdavs	pc!, {r1, r4, r6, r8, fp}	; <UNPREDICTABLE>
   20074:	svclt	0x00082f00
   20078:	bcs	28880 <__read_chk@plt+0x21354>
   2007c:	andcs	sp, r2, #60	; 0x3c
   20080:			; <UNDEFINED> instruction: 0xf1076939
   20084:			; <UNDEFINED> instruction: 0x46530014
   20088:	stc2	7, cr15, [r2], #-996	; 0xfffffc1c
   2008c:	strtmi	r9, [r2], -pc, lsl #16
   20090:	rscle	r2, lr, r0, lsl #16
   20094:	ldc2l	7, cr15, [sl], {249}	; 0xf9
   20098:	rscle	r2, r6, r0, lsl #16
   2009c:			; <UNDEFINED> instruction: 0xf7e7980f
   200a0:	movwcs	lr, #2052	; 0x804
   200a4:	movwls	r4, #63010	; 0xf622
   200a8:			; <UNDEFINED> instruction: 0xf7e6e7e3
   200ac:	stmdacs	r0, {r3, r7, sl, fp, sp, lr, pc}
   200b0:	mrcge	4, 4, APSR_nzcv, cr4, cr15, {1}
   200b4:			; <UNDEFINED> instruction: 0xf040b280
   200b8:	movwls	r6, #49952	; 0xc320
   200bc:	cfmsuba32ne	mvax4, mvax14, mvfx11, mvfx14
   200c0:	svclt	0x00189a0f
   200c4:	bcs	28cd0 <__read_chk@plt+0x217a4>
   200c8:	movwcs	fp, #3864	; 0xf18
   200cc:	adcle	r2, r3, r0, lsl #22
   200d0:	beq	f5c50c <__read_chk@plt+0xf54fe0>
   200d4:			; <UNDEFINED> instruction: 0xf1076939
   200d8:	andcs	r0, r3, #20
   200dc:			; <UNDEFINED> instruction: 0xf7f94653
   200e0:	ldmdavs	pc!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   200e4:	vaddne.f16	s18, s20, s30	; <UNPREDICTABLE>
   200e8:	andcs	fp, r1, #24, 30	; 0x60
   200ec:	svclt	0x00182900
   200f0:	bcs	288f8 <__read_chk@plt+0x213cc>
   200f4:	str	sp, [r1, lr, ror #3]!
   200f8:	svcls	0x00104634
   200fc:	str	r9, [fp, sp, lsl #28]
   20100:			; <UNDEFINED> instruction: 0xf7e6980f
   20104:	movwcs	lr, #8146	; 0x1fd2
   20108:	str	r9, [r4, pc, lsl #14]!
   2010c:	stcl	7, cr15, [r2], #-920	; 0xfffffc68
   20110:	andeq	r6, r4, lr, ror sl
   20114:	andeq	r0, r0, r0, asr r7
   20118:	andeq	lr, r2, r2, lsr #11
   2011c:	andeq	r6, r4, r0, ror #20
   20120:	andeq	r8, r4, lr, lsl #7
   20124:	andeq	lr, r2, r4, lsl #11
   20128:	ldrdeq	r0, [r3], -sl
   2012c:	andeq	lr, r2, r0, asr r6
   20130:	andeq	r2, r3, ip, asr #15
   20134:	andeq	r2, r3, r2, asr #15
   20138:			; <UNDEFINED> instruction: 0x000327b8
   2013c:	andeq	lr, r2, r4, ror #9
   20140:	andeq	fp, r2, lr, ror #26
   20144:	ldrdeq	lr, [r2], -ip
   20148:	andeq	fp, r2, r2, ror #26
   2014c:	strdeq	lr, [r2], -r4
   20150:			; <UNDEFINED> instruction: 0x000482b2
   20154:	muleq	r2, lr, fp
   20158:	andeq	r5, r3, r2, lsr #6
   2015c:	strdeq	lr, [r2], -lr	; <UNPREDICTABLE>
   20160:	strdeq	lr, [r2], -r2
   20164:	andeq	r5, r2, r6, lsr #25
   20168:	ldrdeq	r7, [r2], -r8
   2016c:	andeq	lr, r2, lr, asr r4
   20170:	andeq	lr, r2, r6, asr sp
   20174:	andeq	r5, r2, r6, asr r5
   20178:			; <UNDEFINED> instruction: 0xb09bb5f0
   2017c:	svcge	0x00054c21
   20180:	strmi	r4, [sp], -r1, lsr #22
   20184:	stmdbmi	r1!, {r2, r3, r4, r5, r6, sl, lr}
   20188:	strmi	r2, [r6], -lr, asr #4
   2018c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   20190:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
   20194:			; <UNDEFINED> instruction: 0xf04f9319
   20198:			; <UNDEFINED> instruction: 0xf7e60300
   2019c:	blmi	75bbcc <__read_chk@plt+0x7546a0>
   201a0:	stfeqd	f7, [r4], {13}
   201a4:			; <UNDEFINED> instruction: 0x4664447b
   201a8:	strgt	ip, [r7], #-2831	; 0xfffff4f1
   201ac:	movwlt	r7, #53283	; 0xd023
   201b0:			; <UNDEFINED> instruction: 0xf0137a2b
   201b4:	tstle	sl, r1, lsl #6
   201b8:	bmi	5a81c0 <__read_chk@plt+0x5a0c94>
   201bc:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   201c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   201c4:	subsmi	r9, sl, r9, lsl fp
   201c8:	andslt	sp, fp, r9, lsl r1
   201cc:	stmdavs	ip!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   201d0:			; <UNDEFINED> instruction: 0x46204911
   201d4:			; <UNDEFINED> instruction: 0xf7e64479
   201d8:	teqlt	r0, r4	; <illegal shifter operand>
   201dc:	strtmi	r4, [r0], -pc, lsl #18
   201e0:			; <UNDEFINED> instruction: 0xf7e64479
   201e4:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   201e8:	ldrtmi	sp, [r9], -r6, ror #3
   201ec:			; <UNDEFINED> instruction: 0xf7fd4630
   201f0:	strb	pc, [r2, r9, ror #31]!	; <UNPREDICTABLE>
   201f4:	ldrtmi	r4, [r0], -r1, ror #12
   201f8:			; <UNDEFINED> instruction: 0xffe4f7fd
   201fc:			; <UNDEFINED> instruction: 0xf7e6e7dd
   20200:	svclt	0x0000ebea
   20204:			; <UNDEFINED> instruction: 0x000466bc
   20208:	andeq	r0, r0, r0, asr r7
   2020c:	andeq	lr, r2, sl, asr #4
   20210:	andeq	lr, r2, r4, lsl #5
   20214:	andeq	r6, r4, r2, lsl #13
   20218:	andeq	sp, r2, r0, lsl #13
   2021c:	andeq	lr, r2, r0, asr r2
   20220:			; <UNDEFINED> instruction: 0x460cb5f0
   20224:	addlt	r4, fp, r2, lsr #26
   20228:	svcge	0x00084a22
   2022c:	bvc	271428 <__read_chk@plt+0x269efc>
   20230:	strcs	r8, [r0], -r3, lsr #21
   20234:	vmlal.u8	<illegal reg q10.5>, d17, d26
   20238:	strmi	r1, [r5], -r0, asr #2
   2023c:	andls	r6, r9, #1179648	; 0x120000
   20240:	andeq	pc, r0, #79	; 0x4f
   20244:	tstls	r1, r2, lsr #18
   20248:	strls	r6, [r2, -r1, ror #16]
   2024c:	stmib	sp, {r0, r8, r9, sl, sp}^
   20250:	strls	r6, [r0, -r3, lsl #12]
   20254:			; <UNDEFINED> instruction: 0xf7ff9608
   20258:	mvnlt	pc, r5, ror r8	; <UNPREDICTABLE>
   2025c:	stmdbvs	r3!, {r1, r5, r6, fp, sp, lr}
   20260:	andls	r8, r7, #164, 20	; 0xa4000
   20264:			; <UNDEFINED> instruction: 0xf7e69306
   20268:	ldmdbmi	r3, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
   2026c:	andcc	lr, r6, #3620864	; 0x374000
   20270:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   20274:	strtmi	r4, [r8], -r0
   20278:			; <UNDEFINED> instruction: 0xffa6f7fd
   2027c:	andls	r4, r6, r4, lsl #12
   20280:	blmi	332ac0 <__read_chk@plt+0x32b594>
   20284:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20288:	blls	27a2f8 <__read_chk@plt+0x272dcc>
   2028c:	qaddle	r4, sl, sp
   20290:	andlt	r4, fp, r0, lsr #12
   20294:	stmdbmi	sl, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   20298:	bls	231b40 <__read_chk@plt+0x22a614>
   2029c:			; <UNDEFINED> instruction: 0xf7fd4479
   202a0:			; <UNDEFINED> instruction: 0x4604ff93
   202a4:			; <UNDEFINED> instruction: 0xf7e69808
   202a8:	strb	lr, [r9, r0, lsl #30]!
   202ac:	bl	fe4de24c <__read_chk@plt+0xfe4d6d20>
   202b0:	andeq	r6, r4, r4, lsl r6
   202b4:	andeq	r0, r0, r0, asr r7
   202b8:	andeq	lr, r2, r8, asr #3
   202bc:			; <UNDEFINED> instruction: 0x000465bc
   202c0:	andeq	r7, r2, r8, asr #6
   202c4:	ldrtlt	r4, [r0], #-2833	; 0xfffff4ef
   202c8:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   202cc:	ldcle	13, cr2, [r5, #-0]
   202d0:	tstcs	r0, r8, asr r8
   202d4:	streq	lr, [r5, #2816]	; 0xb00
   202d8:	blcc	15e420 <__read_chk@plt+0x156ef4>
   202dc:	mrcvc	1, 0, fp, cr10, cr11, {2}
   202e0:	andne	pc, r4, #-1140850687	; 0xbc000001
   202e4:	sbcslt	r7, r4, #27262976	; 0x1a00000
   202e8:	svclt	0x00410712
   202ec:	strtmi	r3, [r2], -r1, lsl #2
   202f0:	sbceq	pc, r3, #-1140850687	; 0xbc000001
   202f4:	adcmi	r7, r8, #27262976	; 0x1a00000
   202f8:	stmdblt	r9, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   202fc:			; <UNDEFINED> instruction: 0x4770bc30
   20300:	ldclt	8, cr4, [r0], #-12
   20304:			; <UNDEFINED> instruction: 0xf0164478
   20308:	svclt	0x0000bf4f
   2030c:	andeq	r7, r4, r8, asr #29
   20310:	andeq	lr, r2, r4, asr r1
   20314:	svcmi	0x00f0e92d
   20318:	strmi	fp, [r7], -sp, lsr #1
   2031c:	bmi	fe6b1b64 <__read_chk@plt+0xfe6aa638>
   20320:	movwls	r4, #46620	; 0xb61c
   20324:	blmi	fe671b64 <__read_chk@plt+0xfe66a638>
   20328:	ldmdbge	r4, {r1, r3, r4, r5, r6, sl, lr}
   2032c:	andcs	r5, r1, #13828096	; 0xd30000
   20330:			; <UNDEFINED> instruction: 0x932b681b
   20334:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20338:	eorvs	r2, r3, r0, lsl #6
   2033c:	stmib	sp, {r0, r1, sl, sp}^
   20340:	tstls	r0, #872415232	; 0x34000000
   20344:	stmib	sp, {r0, r2, r8, r9, sp}^
   20348:	blls	db0f98 <__read_chk@plt+0xda9a6c>
   2034c:			; <UNDEFINED> instruction: 0xf020930a
   20350:			; <UNDEFINED> instruction: 0x4604fb97
   20354:	blls	54f15c <__read_chk@plt+0x547c30>
   20358:	blcs	2aef64 <__read_chk@plt+0x2a7a38>
   2035c:	sbchi	pc, fp, r0, lsl #4
   20360:			; <UNDEFINED> instruction: 0xf013e8df
   20364:	eorseq	r0, r7, r7, lsr r0
   20368:	eorseq	r0, r7, r7, lsr r0
   2036c:	sbceq	r0, r9, r9, asr #1
   20370:	ldrhteq	r0, [lr], r5
   20374:	addseq	r0, fp, r8, lsr #1
   20378:	stmdals	lr, {r0, r1, r3, r4, r7}
   2037c:	ldrbtvc	pc, [pc], #1603	; 20384 <__read_chk@plt+0x18e58>	; <UNPREDICTABLE>
   20380:	ldcl	7, cr15, [lr], #920	; 0x398
   20384:			; <UNDEFINED> instruction: 0xf0402800
   20388:			; <UNDEFINED> instruction: 0xf6c080f6
   2038c:	strtmi	r2, [r0], -r0, lsl #8
   20390:	ldc	7, cr15, [sl, #-920]	; 0xfffffc68
   20394:	ldmdami	lr!, {r0, r9, sl, lr}^
   20398:			; <UNDEFINED> instruction: 0xf0164478
   2039c:	stmdbls	lr, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   203a0:			; <UNDEFINED> instruction: 0xf7e64608
   203a4:	strtmi	lr, [r8], -r6, lsr #30
   203a8:	cdp	7, 7, cr15, cr14, cr6, {7}
   203ac:			; <UNDEFINED> instruction: 0xf7e6980d
   203b0:	ldmdals	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   203b4:	cdp	7, 7, cr15, cr8, cr6, {7}
   203b8:	blmi	1d32d98 <__read_chk@plt+0x1d2b86c>
   203bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   203c0:	blls	afa430 <__read_chk@plt+0xaf2f04>
   203c4:			; <UNDEFINED> instruction: 0xf040405a
   203c8:			; <UNDEFINED> instruction: 0x462080dd
   203cc:	pop	{r0, r2, r3, r5, ip, sp, pc}
   203d0:			; <UNDEFINED> instruction: 0xf8dd8ff0
   203d4:			; <UNDEFINED> instruction: 0xf8dfa064
   203d8:			; <UNDEFINED> instruction: 0xf04fb1c0
   203dc:			; <UNDEFINED> instruction: 0xf8df0800
   203e0:	blge	444ad8 <__read_chk@plt+0x43d5ac>
   203e4:	movwls	r4, #38139	; 0x94fb
   203e8:	blge	3f17d4 <__read_chk@plt+0x3ea2a8>
   203ec:	movwls	r4, #34373	; 0x8645
   203f0:	movwls	sl, #31501	; 0x7b0d
   203f4:			; <UNDEFINED> instruction: 0x4659e032
   203f8:			; <UNDEFINED> instruction: 0xf7fc4650
   203fc:	strmi	pc, [r0], r3, lsr #24
   20400:	rsbsle	r2, ip, r0, lsl #16
   20404:			; <UNDEFINED> instruction: 0xf7e64628
   20408:	stmdals	sp, {r4, r6, r9, sl, fp, sp, lr, pc}
   2040c:	strbmi	r4, [r2], -r3, lsr #12
   20410:			; <UNDEFINED> instruction: 0xf0134649
   20414:	strmi	pc, [r5], -r7, asr #21
   20418:			; <UNDEFINED> instruction: 0xf7e64640
   2041c:	stccs	14, cr14, [r0, #-280]	; 0xfffffee8
   20420:	blls	4145dc <__read_chk@plt+0x40d0b0>
   20424:	bls	371cd0 <__read_chk@plt+0x36a7a4>
   20428:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   2042c:			; <UNDEFINED> instruction: 0xf04f4401
   20430:	movwls	r0, #2049	; 0x801
   20434:	movwls	sl, #19217	; 0x4b11
   20438:	movwls	sl, #15118	; 0x3b0e
   2043c:			; <UNDEFINED> instruction: 0xf7fe9b10
   20440:	blge	51f46c <__read_chk@plt+0x517f40>
   20444:	movwls	sl, #6674	; 0x1a12
   20448:	strtmi	r9, [sl], -r0, lsl #4
   2044c:			; <UNDEFINED> instruction: 0x46049b11
   20450:	ldrtmi	r4, [r8], -r1, lsl #12
   20454:	mrc2	7, 5, pc, cr8, cr14, {7}
   20458:	subsle	r2, sl, r0, lsl #16
   2045c:	strcs	r9, [r0], #-2061	; 0xfffff7f3
   20460:	cdp	7, 2, cr15, cr2, cr6, {7}
   20464:	movwcs	r9, #2064	; 0x810
   20468:			; <UNDEFINED> instruction: 0xf7e6930d
   2046c:	bls	29bcec <__read_chk@plt+0x2947c0>
   20470:			; <UNDEFINED> instruction: 0x46387a33
   20474:	andls	r9, r4, #16, 8	; 0x10000000
   20478:	movtne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   2047c:	stmib	sp, {r3, r9, fp, ip, pc}^
   20480:	andls	r8, r3, #0, 6
   20484:	andls	r9, r2, #28672	; 0x7000
   20488:	ldmdbvs	r2!, {r0, r1, r4, r5, r7, r9, fp, pc}
   2048c:			; <UNDEFINED> instruction: 0xf7fe6871
   20490:			; <UNDEFINED> instruction: 0x4604ff59
   20494:	adcle	r2, lr, r0, lsl #16
   20498:			; <UNDEFINED> instruction: 0xf10de781
   2049c:	ldmdage	r9, {r1, r7, r9}
   204a0:			; <UNDEFINED> instruction: 0xf6472114
   204a4:			; <UNDEFINED> instruction: 0xf10d0330
   204a8:			; <UNDEFINED> instruction: 0xf8ad0a80
   204ac:			; <UNDEFINED> instruction: 0xf01b3080
   204b0:	ldr	pc, [r0, r5, lsr #23]
   204b4:	addeq	pc, r2, #1073741827	; 0x40000003
   204b8:	tstcs	r0, r9, lsl r8
   204bc:	teqeq	r0, #74448896	; 0x4700000	; <UNPREDICTABLE>
   204c0:	beq	fe05c8fc <__read_chk@plt+0xfe0553d0>
   204c4:	addcc	pc, r0, sp, lsr #17
   204c8:	blx	fe65c53e <__read_chk@plt+0xfe655012>
   204cc:	bmi	d5a2e0 <__read_chk@plt+0xd52db4>
   204d0:	blls	6ca558 <__read_chk@plt+0x6c302c>
   204d4:	ldrbtmi	r2, [sl], #-299	; 0xfffffed5
   204d8:			; <UNDEFINED> instruction: 0xf7e64682
   204dc:	ldrb	lr, [sl, -r4, ror #18]!
   204e0:	ldrcc	lr, [r9], #-2525	; 0xfffff623
   204e4:	bmi	c0a56c <__read_chk@plt+0xc03040>
   204e8:	strmi	r2, [r2], fp, lsr #2
   204ec:	strls	r4, [r0], #-1146	; 0xfffffb86
   204f0:	ldmdb	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   204f4:	strtcs	lr, [r5], #-1903	; 0xfffff891
   204f8:	strcs	pc, [r0], #-1728	; 0xfffff940
   204fc:			; <UNDEFINED> instruction: 0xf7e6e75c
   20500:			; <UNDEFINED> instruction: 0x4604ea5e
   20504:			; <UNDEFINED> instruction: 0xf43f2800
   20508:	stmdbls	lr, {r1, r3, r6, r8, r9, sl, fp, sp, pc}
   2050c:	strcs	pc, [r0], #-1728	; 0xfffff940
   20510:	bls	2da230 <__read_chk@plt+0x2d2d04>
   20514:	blls	48c944 <__read_chk@plt+0x485418>
   20518:	cmnlt	r4, r3, lsl r0
   2051c:	blcs	eccfb0 <__read_chk@plt+0xec5a84>
   20520:	svcge	0x003df47f
   20524:	ldrtmi	r4, [r8], -r0, lsr #18
   20528:	movwcs	r9, #2573	; 0xa0d
   2052c:			; <UNDEFINED> instruction: 0xf7ec4479
   20530:	stmdbls	lr, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   20534:	ldmdbmi	sp, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   20538:	bls	371dcc <__read_chk@plt+0x36a8a0>
   2053c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   20540:	blx	fe85e4fa <__read_chk@plt+0xfe856fce>
   20544:	stmdacs	r0, {r2, r9, sl, lr}
   20548:	svcge	0x0029f47f
   2054c:			; <UNDEFINED> instruction: 0xf7e6980e
   20550:	mcrrne	15, 1, lr, r2, cr4
   20554:	svcge	0x0011f43f
   20558:	stmdbls	lr, {r2, r3, r4, r5, fp, sp}
   2055c:			; <UNDEFINED> instruction: 0xf7e6d007
   20560:	blls	3dab20 <__read_chk@plt+0x3d35f4>
   20564:	strtmi	r9, [r1], -fp, lsl #20
   20568:	andsvs	r9, r3, lr, lsl #8
   2056c:	ldrcs	lr, [r3], #1816	; 0x718
   20570:	strcs	pc, [r0], #-1728	; 0xfffff940
   20574:			; <UNDEFINED> instruction: 0xf7e6e714
   20578:	strmi	lr, [r4], -r2, lsr #20
   2057c:			; <UNDEFINED> instruction: 0xf43f2800
   20580:	str	sl, [r2, -r6, lsl #30]
   20584:	b	9de524 <__read_chk@plt+0x9d6ff8>
   20588:	andeq	r6, r4, r8, lsl r5
   2058c:	andeq	r0, r0, r0, asr r7
   20590:	andeq	lr, r2, r0, asr #2
   20594:	andeq	r6, r4, r4, lsl #9
   20598:	andeq	lr, r2, ip, lsr #1
   2059c:	andeq	lr, r2, r8, asr #1
   205a0:	andeq	sp, r2, r2, lsr #31
   205a4:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   205a8:	andeq	r7, r2, r8, asr r3
   205ac:	andeq	r7, r2, r6, asr #6
   205b0:	svcmi	0x00f0e92d
   205b4:	strmi	fp, [r7], -sp, lsr #1
   205b8:	bmi	fe271e00 <__read_chk@plt+0xfe26a8d4>
   205bc:	movwls	r4, #46620	; 0xb61c
   205c0:	blmi	fe231e00 <__read_chk@plt+0xfe22a8d4>
   205c4:	ldmdbge	r4, {r1, r3, r4, r5, r6, sl, lr}
   205c8:	andcs	r5, r1, #13828096	; 0xd30000
   205cc:			; <UNDEFINED> instruction: 0x932b681b
   205d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   205d4:	eorvs	r2, r3, r0, lsl #6
   205d8:	stmib	sp, {r0, r1, sl, sp}^
   205dc:	movwls	r3, #62221	; 0xf30d
   205e0:	stmib	sp, {r0, r2, r8, r9, sp}^
   205e4:			; <UNDEFINED> instruction: 0xf0204312
   205e8:	strmi	pc, [r4], -fp, asr #20
   205ec:	blls	54f1f4 <__read_chk@plt+0x547cc8>
   205f0:	blcs	2af1fc <__read_chk@plt+0x2a7cd0>
   205f4:	ldm	pc, {r0, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   205f8:	stmiacs	r8!, {r0, r1, ip, sp, lr, pc}
   205fc:	stmdacs	r8!, {r3, r5, fp, sp}
   20600:			; <UNDEFINED> instruction: 0x2ca0b9ae
   20604:			; <UNDEFINED> instruction: 0xf7e6002c
   20608:			; <UNDEFINED> instruction: 0x4604e9da
   2060c:			; <UNDEFINED> instruction: 0xf6c0b108
   20610:	stmdals	lr, {sl, sp}
   20614:	stcl	7, cr15, [ip, #920]!	; 0x398
   20618:			; <UNDEFINED> instruction: 0xf7e64628
   2061c:	stmdals	sp, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
   20620:	stcl	7, cr15, [r2, #-920]	; 0xfffffc68
   20624:			; <UNDEFINED> instruction: 0xf7e6980f
   20628:	ldrbmi	lr, [r0], -r0, asr #26
   2062c:	ldc	7, cr15, [ip, #-920]!	; 0xfffffc68
   20630:	blmi	1b32fec <__read_chk@plt+0x1b2bac0>
   20634:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20638:	blls	afa6a8 <__read_chk@plt+0xaf317c>
   2063c:			; <UNDEFINED> instruction: 0xf040405a
   20640:	strtmi	r8, [r0], -ip, asr #1
   20644:	pop	{r0, r2, r3, r5, ip, sp, pc}
   20648:	strtcs	r8, [r5], #-4080	; 0xfffff010
   2064c:	strcs	pc, [r0], #-1728	; 0xfffff940
   20650:			; <UNDEFINED> instruction: 0xf10de7ee
   20654:	ldmdage	r9, {r1, r7, r9}
   20658:			; <UNDEFINED> instruction: 0xf6472114
   2065c:			; <UNDEFINED> instruction: 0xf8ad0330
   20660:			; <UNDEFINED> instruction: 0xf01b3080
   20664:	stmdage	r0!, {r0, r1, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   20668:	stmdbmi	r0!, {sl, sp}^
   2066c:			; <UNDEFINED> instruction: 0xf7fc4479
   20670:	strmi	pc, [r2], r9, ror #21
   20674:			; <UNDEFINED> instruction: 0xf0002800
   20678:	bmi	1780910 <__read_chk@plt+0x17793e4>
   2067c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20680:	stmdbge	pc, {r2, r3, r4, r6, r8, r9, fp, lr}	; <UNPREDICTABLE>
   20684:	ldrsblt	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   20688:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   2068c:	strbmi	r9, [r4, #-264]	; 0xfffffef8
   20690:			; <UNDEFINED> instruction: 0x4691bf14
   20694:	ldmdbge	r0, {r0, r3, r4, r7, r9, sl, lr}
   20698:	ldrbtmi	sl, [fp], #2829	; 0xb0d
   2069c:	strbmi	r9, [r5], -r7, lsl #6
   206a0:	tstls	r9, r1, lsl fp
   206a4:	eor	r9, r9, sl, lsl #6
   206a8:			; <UNDEFINED> instruction: 0xf7e64628
   206ac:	stmdals	sp, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   206b0:	ldrbmi	r4, [r2], -fp, asr #12
   206b4:	strls	r4, [r0], #-1625	; 0xfffff9a7
   206b8:			; <UNDEFINED> instruction: 0xf974f013
   206bc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   206c0:	blls	45494c <__read_chk@plt+0x44d420>
   206c4:	bls	2b1ed0 <__read_chk@plt+0x2aa9a4>
   206c8:	strls	r4, [r2], #-1592	; 0xfffff9c8
   206cc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   206d0:	andls	r9, r4, #16777216	; 0x1000000
   206d4:	blge	3c52dc <__read_chk@plt+0x3bddb0>
   206d8:	movwls	r9, #14861	; 0x3a0d
   206dc:			; <UNDEFINED> instruction: 0xf7fe9b0f
   206e0:	blge	51f1cc <__read_chk@plt+0x517ca0>
   206e4:	movwls	sl, #6674	; 0x1a12
   206e8:	strtmi	r9, [sl], -r0, lsl #4
   206ec:			; <UNDEFINED> instruction: 0x46049b11
   206f0:	ldrtmi	r4, [r8], -r1, lsl #12
   206f4:	stc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
   206f8:	suble	r2, r4, r0, lsl #16
   206fc:	strcs	r9, [r0], #-2061	; 0xfffff7f3
   20700:	ldcl	7, cr15, [r2], {230}	; 0xe6
   20704:	movwcs	r9, #2063	; 0x80f
   20708:			; <UNDEFINED> instruction: 0xf7e6930d
   2070c:	bls	25ba4c <__read_chk@plt+0x254520>
   20710:			; <UNDEFINED> instruction: 0x46387a33
   20714:	andls	r9, r4, #251658240	; 0xf000000
   20718:	movtne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   2071c:	stmib	sp, {r0, r3, r9, fp, ip, pc}^
   20720:	andls	r8, r3, #0, 6
   20724:	andls	r9, r2, #28672	; 0x7000
   20728:	ldmdbvs	r2!, {r0, r1, r4, r5, r7, r9, fp, pc}
   2072c:			; <UNDEFINED> instruction: 0xf7fe6871
   20730:	strmi	pc, [r4], -r9, lsl #28
   20734:	adcsle	r2, r7, r0, lsl #16
   20738:	ldmdami	r0!, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   2073c:			; <UNDEFINED> instruction: 0xf6c02425
   20740:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   20744:	stc2l	0, cr15, [r2, #-88]!	; 0xffffffa8
   20748:	ldcls	7, cr14, [r9], {114}	; 0x72
   2074c:	stccs	6, cr4, [r0], {32}
   20750:	stmdage	r0!, {r0, r1, r3, r7, r8, ip, lr, pc}
   20754:	stcge	7, cr14, [r0, #-548]!	; 0xfffffddc
   20758:	blls	6b3004 <__read_chk@plt+0x6abad8>
   2075c:	ldrbtmi	r2, [sl], #-299	; 0xfffffed5
   20760:			; <UNDEFINED> instruction: 0xf7e64628
   20764:	strcs	lr, [r0], #-2080	; 0xfffff7e0
   20768:	ldrb	r4, [lr, -r8, lsr #12]!
   2076c:	ldrcc	lr, [r9], #-2525	; 0xfffff623
   20770:	bmi	94bbf8 <__read_chk@plt+0x9446cc>
   20774:	strtmi	r2, [r8], -fp, lsr #2
   20778:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   2077c:	ldmda	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20780:	strtmi	r2, [r8], -r0, lsl #8
   20784:	smclt	20081	; 0x4e71
   20788:	blcs	ecd21c <__read_chk@plt+0xec5cf0>
   2078c:	svcge	0x0041f47f
   20790:			; <UNDEFINED> instruction: 0x4603491d
   20794:	ldrtmi	r9, [r8], -sp, lsl #20
   20798:			; <UNDEFINED> instruction: 0xf7ec4479
   2079c:	stmdals	lr, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   207a0:	ldmdbmi	sl, {r3, r4, r5, r8, r9, sl, sp, lr, pc}
   207a4:	bls	372038 <__read_chk@plt+0x36ab0c>
   207a8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   207ac:	blx	1ade764 <__read_chk@plt+0x1ad7238>
   207b0:	stmdacs	r0, {r2, r9, sl, lr}
   207b4:	svcge	0x002df47f
   207b8:	bls	3073f8 <__read_chk@plt+0x2ffecc>
   207bc:	andsvs	r9, r3, lr
   207c0:			; <UNDEFINED> instruction: 0xf7e6e728
   207c4:			; <UNDEFINED> instruction: 0x4604e8fc
   207c8:	stmdals	lr, {r4, r8, fp, ip, sp, pc}
   207cc:	str	r4, [r1, -r5, lsr #12]!
   207d0:			; <UNDEFINED> instruction: 0xf6c0980e
   207d4:	ldrbmi	r2, [r5], -r0, lsl #8
   207d8:			; <UNDEFINED> instruction: 0xf7e6e71c
   207dc:	svclt	0x0000e8fc
   207e0:	andeq	r6, r4, ip, ror r2
   207e4:	andeq	r0, r0, r0, asr r7
   207e8:	andeq	r6, r4, ip, lsl #4
   207ec:	andeq	sp, r2, r4, lsr #28
   207f0:	muleq	r2, ip, lr
   207f4:	andeq	lr, r2, r2, lsl #13
   207f8:	muleq	r2, r6, lr
   207fc:			; <UNDEFINED> instruction: 0x0002ddb2
   20800:	andeq	sp, r2, sl, lsl sp
   20804:	andeq	sp, r2, r6, lsl #26
   20808:	andeq	r7, r2, ip, ror #1
   2080c:	ldrdeq	r7, [r2], -sl
   20810:	svcmi	0x00f0e92d
   20814:			; <UNDEFINED> instruction: 0x460d4614
   20818:	mrrcmi	6, 2, r4, r7, cr1
   2081c:	blmi	15f208c <__read_chk@plt+0x15eab60>
   20820:	ldrbtmi	fp, [ip], #-151	; 0xffffff69
   20824:	stmdage	pc, {r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
   20828:	strcs	r5, [r0], #-2275	; 0xfffff71d
   2082c:	tstls	r5, #1769472	; 0x1b0000
   20830:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20834:	stmib	sp, {r0, r1, r8, r9, sp}^
   20838:	tstls	r3, #12, 8	; 0xc000000
   2083c:	stmib	sp, {r0, r2, r8, r9, sp}^
   20840:	strls	r4, [lr], #-1039	; 0xfffffbf1
   20844:			; <UNDEFINED> instruction: 0xf7f59314
   20848:			; <UNDEFINED> instruction: 0x4681fb39
   2084c:	stmdals	sp, {r3, r5, r6, r7, r8, ip, sp, pc}
   20850:	stcl	7, cr15, [lr], {230}	; 0xe6
   20854:			; <UNDEFINED> instruction: 0xf7e6980e
   20858:	stmdals	pc, {r3, r5, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   2085c:	stc	7, cr15, [r4], #-920	; 0xfffffc68
   20860:			; <UNDEFINED> instruction: 0xf7e64620
   20864:	stmdals	ip, {r1, r5, sl, fp, sp, lr, pc}
   20868:	ldc	7, cr15, [lr], {230}	; 0xe6
   2086c:			; <UNDEFINED> instruction: 0xf7e69810
   20870:	bmi	111b8e8 <__read_chk@plt+0x11143bc>
   20874:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
   20878:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2087c:	subsmi	r9, sl, r5, lsl fp
   20880:			; <UNDEFINED> instruction: 0x4648d177
   20884:	pop	{r0, r1, r2, r4, ip, sp, pc}
   20888:	ldmdbmi	lr!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2088c:	ldrbtmi	r9, [r9], #-2063	; 0xfffff7f1
   20890:			; <UNDEFINED> instruction: 0xf9d8f7fc
   20894:	andls	r4, lr, r4, lsl #12
   20898:	rsble	r2, r1, r0, lsl #16
   2089c:	ldrdlt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   208a0:	bmi	ecb4e8 <__read_chk@plt+0xec3fbc>
   208a4:	stmdals	pc, {r3, r6, r7, r9, sl, lr}	; <UNPREDICTABLE>
   208a8:	ldrbtmi	r4, [sl], #-1275	; 0xfffffb05
   208ac:	andls	r9, r9, #671088640	; 0x28000000
   208b0:	bge	4721e8 <__read_chk@plt+0x46acbc>
   208b4:	andls	r4, r7, #82837504	; 0x4f00000
   208b8:	andls	sl, r8, #12, 20	; 0xc000
   208bc:	bl	ffd5e85c <__read_chk@plt+0xffd57330>
   208c0:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
   208c4:	eorsls	pc, ip, sp, asr #17
   208c8:	eorls	pc, ip, sp, asr #17
   208cc:	strtmi	lr, [r0], -r8, lsr #32
   208d0:	bl	ffade870 <__read_chk@plt+0xffad7344>
   208d4:	strbmi	r9, [r2], -ip, lsl #16
   208d8:			; <UNDEFINED> instruction: 0xf0134659
   208dc:	strmi	pc, [r4], -r3, ror #16
   208e0:	eorsle	r2, fp, r0, lsl #16
   208e4:	strmi	r9, [r1], -r9, lsl #22
   208e8:	ldrtmi	r9, [r0], -ip, lsl #20
   208ec:	movwhi	lr, #2509	; 0x9cd
   208f0:	movwls	sl, #19218	; 0x4b12
   208f4:	movwls	sl, #15117	; 0x3b0d
   208f8:	movwls	sl, #11022	; 0x2b0e
   208fc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20900:			; <UNDEFINED> instruction: 0xf7fe9b10
   20904:	blge	55efa8 <__read_chk@plt+0x557a7c>
   20908:	movwls	sl, #6675	; 0x1a13
   2090c:	strtmi	r9, [r2], -r0, lsl #4
   20910:	pkhbtmi	r9, r1, r2, lsl #22
   20914:	ldrtmi	r4, [r0], -r1, lsl #12
   20918:	mrrc2	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
   2091c:	addsle	r2, r6, r0, lsl #16
   20920:			; <UNDEFINED> instruction: 0xf7e6980c
   20924:	ldmdals	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
   20928:			; <UNDEFINED> instruction: 0xf7e6970c
   2092c:	bls	21b82c <__read_chk@plt+0x214300>
   20930:	bvc	af21f8 <__read_chk@plt+0xaeaccc>
   20934:	andsge	pc, r0, sp, asr #17
   20938:	vsubl.u8	<illegal reg q12.5>, d3, d3
   2093c:	bls	225644 <__read_chk@plt+0x21e118>
   20940:	movwhi	lr, #2509	; 0x9cd
   20944:	andls	r9, r2, #16, 14	; 0x400000
   20948:	stmdbvs	sl!, {r0, r1, r3, r5, r7, r9, fp, pc}
   2094c:			; <UNDEFINED> instruction: 0xf7fe6869
   20950:			; <UNDEFINED> instruction: 0x4680fcf9
   20954:	adcsle	r2, sl, r0, lsl #16
   20958:	ldrb	r4, [r8, -r1, lsl #13]!
   2095c:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   20960:	stmda	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20964:	addlt	fp, r0, #24, 2
   20968:	stmdbvs	r0!, {r6, ip, sp, lr, pc}
   2096c:	strcs	lr, [r0], #-1903	; 0xfffff891
   20970:			; <UNDEFINED> instruction: 0xf7e6e76d
   20974:	svclt	0x0000e830
   20978:	andeq	r6, r4, lr, lsl r0
   2097c:	andeq	r0, r0, r0, asr r7
   20980:	andeq	r5, r4, sl, asr #31
   20984:	andeq	sp, r2, r2, lsl #24
   20988:			; <UNDEFINED> instruction: 0x0002dcb0
   2098c:			; <UNDEFINED> instruction: 0xffffe80b
   20990:			; <UNDEFINED> instruction: 0xb099b5f0
   20994:	mcrge	12, 0, r4, cr5, cr15, {0}
   20998:			; <UNDEFINED> instruction: 0x460f4b1f
   2099c:	ldmdbmi	pc, {r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   209a0:	strmi	r2, [r5], -r6, asr #4
   209a4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   209a8:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   209ac:			; <UNDEFINED> instruction: 0xf04f9317
   209b0:			; <UNDEFINED> instruction: 0xf7e60300
   209b4:	blmi	6db3b4 <__read_chk@plt+0x6d3e88>
   209b8:	stfeqd	f7, [r4], {13}
   209bc:			; <UNDEFINED> instruction: 0x4664447b
   209c0:	strgt	ip, [r7], #-2831	; 0xfffff4f1
   209c4:			; <UNDEFINED> instruction: 0xf8240c1a
   209c8:	eorvc	r3, r2, r2, lsl #22
   209cc:	bvc	f0d150 <__read_chk@plt+0xf05c24>
   209d0:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   209d4:	ldrmi	sp, [r8], -sl, lsl #2
   209d8:	blmi	3f3228 <__read_chk@plt+0x3ebcfc>
   209dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   209e0:	blls	5faa50 <__read_chk@plt+0x5f3524>
   209e4:	tstle	r3, sl, asr r0
   209e8:	ldcllt	0, cr11, [r0, #100]!	; 0x64
   209ec:	ldmdavs	r8!, {r1, r2, r3, r8, fp, lr}^
   209f0:			; <UNDEFINED> instruction: 0xf7e64479
   209f4:	strmi	lr, [r3], -r6, asr #23
   209f8:	rscle	r2, ip, r0, lsl #16
   209fc:			; <UNDEFINED> instruction: 0x46284631
   20a00:	blx	ff85e9fe <__read_chk@plt+0xff8574d2>
   20a04:	strbtmi	lr, [r1], -r8, ror #15
   20a08:			; <UNDEFINED> instruction: 0xf7fd4628
   20a0c:	ubfx	pc, fp, #23, #4
   20a10:	svc	0x00e0f7e5
   20a14:	andeq	r5, r4, r4, lsr #29
   20a18:	andeq	r0, r0, r0, asr r7
   20a1c:	strdeq	sp, [r2], -sl
   20a20:	andeq	sp, r2, ip, lsr #24
   20a24:	andeq	r5, r4, r4, ror #28
   20a28:	andeq	ip, r2, r4, ror #28
   20a2c:	svcmi	0x00f0e92d
   20a30:	stc	6, cr4, [sp, #-16]!
   20a34:	strcs	r8, [r0, -r2, lsl #22]
   20a38:			; <UNDEFINED> instruction: 0x461548d3
   20a3c:			; <UNDEFINED> instruction: 0x460e463a
   20a40:	addslt	r4, r5, r8, ror r4
   20a44:	blmi	ff485664 <__read_chk@plt+0xff47e138>
   20a48:	stmdage	sp, {r0, r1, r6, r7, fp, ip, lr}
   20a4c:	tstls	r3, #1769472	; 0x1b0000
   20a50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20a54:	stmib	sp, {r1, r8, r9, sp}^
   20a58:	ldrls	r7, [r0, -sl, lsl #14]
   20a5c:	strvc	lr, [ip, -sp, asr #19]
   20a60:	stmib	sp, {r1, r2, r3, r8, r9, sl, ip, pc}^
   20a64:	movwls	r7, #63249	; 0xf711
   20a68:			; <UNDEFINED> instruction: 0xf880f7fc
   20a6c:	ldrbtmi	r4, [pc], #-4040	; 20a74 <__read_chk@plt+0x19548>
   20a70:			; <UNDEFINED> instruction: 0xf0402800
   20a74:	blls	380cd0 <__read_chk@plt+0x3797a4>
   20a78:	andeq	pc, r8, r5
   20a7c:	umaalne	pc, r8, sp, r8	; <UNPREDICTABLE>
   20a80:	ldrmi	lr, [r0], -sp, asr #19
   20a84:	vmov.i16	d23, #47872	; 0xbb00
   20a88:	vqdmulh.s<illegal width 8>	q8, <illegal reg q1.5>, d0[0]
   20a8c:	strmi	r1, [r3], -r0, lsl #4
   20a90:	b	10a2838 <__read_chk@plt+0x109b30c>
   20a94:	b	10e13cc <__read_chk@plt+0x10d9ea0>
   20a98:			; <UNDEFINED> instruction: 0xf0210302
   20a9c:	b	10e12d0 <__read_chk@plt+0x10d9da4>
   20aa0:	svclt	0x00480302
   20aa4:	stmdbvs	r0!, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   20aa8:	subcc	pc, r8, sp, lsl #17
   20aac:	bmi	fee9606c <__read_chk@plt+0xfee8eb40>
   20ab0:	blmi	fee6295c <__read_chk@plt+0xfee5b430>
   20ab4:			; <UNDEFINED> instruction: 0xf449bf48
   20ab8:	ldrbtmi	r6, [sl], #-2432	; 0xfffff680
   20abc:	bmi	fee052e8 <__read_chk@plt+0xfedfddbc>
   20ac0:	bleq	a5cefc <__read_chk@plt+0xa559d0>
   20ac4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20ac8:	andls	r4, r8, #2046820352	; 0x7a000000
   20acc:	strls	r5, [r7, #-2299]	; 0xfffff705
   20ad0:	bcc	45c2f8 <__read_chk@plt+0x454dcc>
   20ad4:	bcc	45c33c <__read_chk@plt+0x454e10>
   20ad8:	tstcs	r0, sl, asr #12
   20adc:	strls	r4, [r0], #-1624	; 0xfffff9a8
   20ae0:			; <UNDEFINED> instruction: 0xf874f7fb
   20ae4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20ae8:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   20aec:	stmdals	sl, {r2, r3, r5, r7, r9, fp, lr}
   20af0:			; <UNDEFINED> instruction: 0xf7fb58b9
   20af4:	bvs	fe89f310 <__read_chk@plt+0xfe897de4>
   20af8:			; <UNDEFINED> instruction: 0xf7fb980a
   20afc:	blls	1df310 <__read_chk@plt+0x1d7de4>
   20b00:	andsvs	r4, sp, r8, lsr #21
   20b04:	stmdavs	fp!, {r0, r2, r3, r4, r5, r7, fp, ip, lr}
   20b08:	beq	fe67bdb0 <__read_chk@plt+0xfe674884>
   20b0c:	tsteq	r8, r1	; <UNPREDICTABLE>
   20b10:	svclt	0x000c2800
   20b14:			; <UNDEFINED> instruction: 0xf041468a
   20b18:			; <UNDEFINED> instruction: 0xf7e80a01
   20b1c:	tstlt	r8, r5, lsl lr	; <UNPREDICTABLE>
   20b20:	beq	15cc50 <__read_chk@plt+0x155724>
   20b24:	tstlt	fp, fp, lsr #24
   20b28:	beq	105cc58 <__read_chk@plt+0x105572c>
   20b2c:	bllt	14fbce0 <__read_chk@plt+0x14f47b4>
   20b30:	movwcs	r6, #2661	; 0xa65
   20b34:	ldrtmi	r9, [r2], -sl, lsl #16
   20b38:	stmib	sp, {r0, r8, sp}^
   20b3c:			; <UNDEFINED> instruction: 0xf8cd8804
   20b40:	andls	sl, r3, r4
   20b44:			; <UNDEFINED> instruction: 0xf8cda80b
   20b48:	strls	r8, [r2, #-0]
   20b4c:			; <UNDEFINED> instruction: 0xf8daf7fd
   20b50:	suble	r2, r5, r0, lsl #16
   20b54:	pkhbtmi	r4, r2, r4, lsl #19
   20b58:	andcs	r2, r0, r5, lsl #4
   20b5c:			; <UNDEFINED> instruction: 0xf7e54479
   20b60:	strmi	lr, [r5], -ip, asr #31
   20b64:			; <UNDEFINED> instruction: 0xf7e64650
   20b68:			; <UNDEFINED> instruction: 0x4631e930
   20b6c:	strtmi	r4, [r8], -r2, lsl #12
   20b70:	blx	135cbd2 <__read_chk@plt+0x13556a6>
   20b74:			; <UNDEFINED> instruction: 0xf18afa1f
   20b78:	eorsne	pc, r9, #64, 4
   20b7c:			; <UNDEFINED> instruction: 0xf0004291
   20b80:	stmdals	fp, {r0, r1, r2, r3, r4, r6, r7, pc}
   20b84:			; <UNDEFINED> instruction: 0xf04ae00e
   20b88:	ldrb	r0, [r1, r0, lsl #21]
   20b8c:	mlacc	ip, r4, r8, pc	; <UNPREDICTABLE>
   20b90:	svceq	0x0001f013
   20b94:			; <UNDEFINED> instruction: 0xf44fbf0c
   20b98:	vst2.8	{d23,d25}, [pc], r0
   20b9c:	str	r6, [r6, r0, lsr #18]
   20ba0:	stmdals	fp, {r1, r7, r9, sl, lr}
   20ba4:			; <UNDEFINED> instruction: 0xf7fb2100
   20ba8:	stmdals	sl, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   20bac:			; <UNDEFINED> instruction: 0xf80af7fb
   20bb0:			; <UNDEFINED> instruction: 0xf7e6980c
   20bb4:	stmdals	sp, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   20bb8:	ldc2l	7, cr15, [r0, #1004]	; 0x3ec
   20bbc:			; <UNDEFINED> instruction: 0xf7fb980e
   20bc0:	bmi	1ee02fc <__read_chk@plt+0x1ed8dd0>
   20bc4:	ldrbtmi	r4, [sl], #-2929	; 0xfffff48f
   20bc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20bcc:	subsmi	r9, sl, r3, lsl fp
   20bd0:	sbcshi	pc, r4, r0, asr #32
   20bd4:	andslt	r4, r5, r0, asr r6
   20bd8:	blhi	dbed4 <__read_chk@plt+0xd49a8>
   20bdc:	svchi	0x00f0e8bd
   20be0:			; <UNDEFINED> instruction: 0xf7fb980b
   20be4:	blls	220288 <__read_chk@plt+0x218d5c>
   20be8:			; <UNDEFINED> instruction: 0x460507da
   20bec:	addhi	pc, r8, r0, lsl #2
   20bf0:			; <UNDEFINED> instruction: 0xf7fb980b
   20bf4:	strtmi	pc, [r8], -pc, asr #21
   20bf8:	stmia	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20bfc:	cmnle	r7, r0, lsl #16
   20c00:			; <UNDEFINED> instruction: 0xf7ec4620
   20c04:	stmdals	fp, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   20c08:	blx	ffc5ebfc <__read_chk@plt+0xffc576d0>
   20c0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20c10:	addhi	pc, r4, r0, asr #32
   20c14:			; <UNDEFINED> instruction: 0xf7fb980b
   20c18:	vmla.f32	d31, d16, d1
   20c1c:	addsmi	r1, r0, #805306371	; 0x30000003
   20c20:			; <UNDEFINED> instruction: 0xf5b0d022
   20c24:	andsle	r7, r0, #616	; 0x268
   20c28:	tstle	r8, r8, asr #17
   20c2c:	strtmi	r9, [sl], fp, lsl #16
   20c30:	ldc2l	7, cr15, [ip, #-1004]!	; 0xfffffc14
   20c34:	rsble	r2, r8, r0, lsl #16
   20c38:	tstcs	r1, r6, lsl #22
   20c3c:	stmdals	fp, {r3, r4, sp, lr}
   20c40:			; <UNDEFINED> instruction: 0xff96f7fb
   20c44:	strls	r4, [fp, #-1576]	; 0xfffff9d8
   20c48:	vabd.s8	d30, d16, d28
   20c4c:	addsmi	r1, r8, #1946157058	; 0x74000002
   20c50:			; <UNDEFINED> instruction: 0xf04fd129
   20c54:	stmdals	fp, {r0, r1, r6, r9, fp}
   20c58:	bcs	5e760 <__read_chk@plt+0x57234>
   20c5c:	vld1.32	{d30}, [pc :128], r2
   20c60:	ldrmi	r7, [r8], #-918	; 0xfffffc6a
   20c64:	ldmdale	lr, {r0, fp, sp}
   20c68:			; <UNDEFINED> instruction: 0xf7e6980c
   20c6c:	stmdals	fp, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
   20c70:	stc2l	7, cr15, [r4, #-1004]!	; 0xfffffc14
   20c74:	strmi	r9, [r6], -r8, lsl #18
   20c78:			; <UNDEFINED> instruction: 0xf7fc980b
   20c7c:	blge	35ecf8 <__read_chk@plt+0x3577cc>
   20c80:			; <UNDEFINED> instruction: 0x46024631
   20c84:			; <UNDEFINED> instruction: 0xf7fda80f
   20c88:	strmi	pc, [r5], -pc, lsl #17
   20c8c:	cmple	r2, r0, lsl #16
   20c90:	ldmib	sp, {r0, r9, sl, lr}^
   20c94:			; <UNDEFINED> instruction: 0xf7fb060b
   20c98:	stmdals	sl, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   20c9c:			; <UNDEFINED> instruction: 0xf7fa950b
   20ca0:	strls	pc, [sl, #-3985]	; 0xfffff06f
   20ca4:	stmdbmi	r2, {r1, r2, r4, r8, r9, sl, sp, lr, pc}^
   20ca8:	andcs	r2, r0, r5, lsl #4
   20cac:	beq	edcdf0 <__read_chk@plt+0xed58c4>
   20cb0:			; <UNDEFINED> instruction: 0xf6c04479
   20cb4:			; <UNDEFINED> instruction: 0xf7e52a00
   20cb8:	strmi	lr, [r4], -r0, lsr #30
   20cbc:			; <UNDEFINED> instruction: 0xf7fb980b
   20cc0:			; <UNDEFINED> instruction: 0x4631fd3d
   20cc4:	strtmi	r4, [r0], -r2, lsl #12
   20cc8:	blx	fe85cd28 <__read_chk@plt+0xfe8557fc>
   20ccc:	strb	r9, [r9, -fp, lsl #16]!
   20cd0:	cdp	7, 7, cr15, cr4, cr5, {7}
   20cd4:	addsle	r2, r3, r0, lsl #16
   20cd8:	addlt	r4, r0, #884736	; 0xd8000
   20cdc:			; <UNDEFINED> instruction: 0xf0402205
   20ce0:	ldrbtmi	r6, [r9], #-2592	; 0xfffff5e0
   20ce4:			; <UNDEFINED> instruction: 0xf7e52000
   20ce8:	strmi	lr, [r4], -r8, lsl #30
   20cec:			; <UNDEFINED> instruction: 0xf7e64650
   20cf0:	ldrtmi	lr, [r1], -ip, ror #16
   20cf4:	strtmi	r4, [r0], -r2, lsl #12
   20cf8:	blx	fe25cd58 <__read_chk@plt+0xfe25582c>
   20cfc:	ldrb	r9, [r1, -fp, lsl #16]
   20d00:	stmdals	r9, {r0, r9, sl, lr}
   20d04:	ldcl	7, cr15, [r4], #916	; 0x394
   20d08:			; <UNDEFINED> instruction: 0xf04fe772
   20d0c:	stmdals	fp, {r0, r1, r3, r4, r5, r9, fp}
   20d10:	bcs	5e818 <__read_chk@plt+0x572ec>
   20d14:	stmdals	fp, {r1, r2, r6, r8, r9, sl, sp, lr, pc}
   20d18:	strb	r4, [r3, -sl, lsr #13]
   20d1c:	andcs	r4, r5, #622592	; 0x98000
   20d20:	andcs	r4, r0, r2, lsl #13
   20d24:			; <UNDEFINED> instruction: 0xf7e54479
   20d28:	andls	lr, r6, r8, ror #29
   20d2c:			; <UNDEFINED> instruction: 0xf7e64628
   20d30:	ldrtmi	lr, [r1], -ip, asr #16
   20d34:	stmdals	r6, {r1, r9, sl, lr}
   20d38:	blx	1a5cd98 <__read_chk@plt+0x1a5586c>
   20d3c:	ldr	r9, [r1, -fp, lsl #16]!
   20d40:	andvs	pc, r6, #671088643	; 0x28000003
   20d44:			; <UNDEFINED> instruction: 0xf47f2a11
   20d48:	stmdals	lr, {r2, r3, r4, r8, r9, sl, fp, sp, pc}
   20d4c:	stc2	7, cr15, [r6, #-1004]	; 0xfffffc14
   20d50:	andcs	sl, r0, #917504	; 0xe0000
   20d54:			; <UNDEFINED> instruction: 0xf7fb4631
   20d58:	ldmdblt	r0, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   20d5c:	ldmdbvs	r6, {r1, r2, r3, r9, fp, ip, pc}
   20d60:	ldmdbmi	r6, {r1, r2, r4, r5, r6, r8, ip, sp, pc}
   20d64:	bmi	5b25ec <__read_chk@plt+0x5ab0c0>
   20d68:	ldrbtmi	r4, [r9], #-1619	; 0xfffff9ad
   20d6c:	ldmdbmi	r5, {r0, r8, ip, pc}
   20d70:			; <UNDEFINED> instruction: 0x9600447a
   20d74:			; <UNDEFINED> instruction: 0xf7ec4479
   20d78:	str	pc, [r2, -fp, lsr #19]
   20d7c:	cdp	7, 2, cr15, cr10, cr5, {7}
   20d80:	ldrbtmi	r4, [lr], #-3601	; 0xfffff1ef
   20d84:	svclt	0x0000e7ed
   20d88:	andeq	r5, r4, r0, lsl #28
   20d8c:	andeq	r0, r0, r0, asr r7
   20d90:	ldrdeq	r5, [r4], -r2
   20d94:	andeq	sp, r2, lr, asr r5
   20d98:	andeq	r0, r0, r8, lsr #15
   20d9c:			; <UNDEFINED> instruction: 0x0002b8bc
   20da0:	andeq	r0, r0, r0, ror r7
   20da4:	andeq	r0, r0, r8, ror r7
   20da8:	andeq	fp, r2, r4, lsr #15
   20dac:	andeq	r5, r4, sl, ror ip
   20db0:	andeq	fp, r2, ip, lsl r7
   20db4:	andeq	fp, r2, lr, lsl r6
   20db8:	andeq	fp, r2, r4, asr r7
   20dbc:			; <UNDEFINED> instruction: 0x0002d8b6
   20dc0:	andeq	sp, r2, r8, lsl #17
   20dc4:	andeq	r6, r2, r4, asr #20
   20dc8:	strdeq	pc, [r2], -r2
   20dcc:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   20dd0:	blmi	669774 <__read_chk@plt+0x662248>
   20dd4:	ldrbtmi	fp, [ip], #1392	; 0x570
   20dd8:			; <UNDEFINED> instruction: 0x460cb09c
   20ddc:	ldmdbmi	r7, {r0, r9, sl, fp, sp, pc}
   20de0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   20de4:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
   20de8:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   20dec:			; <UNDEFINED> instruction: 0xf04f931b
   20df0:			; <UNDEFINED> instruction: 0xf7e60300
   20df4:			; <UNDEFINED> instruction: 0xb1ace85e
   20df8:	stmdavs	r0!, {r0, r4, r8, fp, lr}^
   20dfc:			; <UNDEFINED> instruction: 0xf7e64479
   20e00:	cmplt	r0, r0, asr #19
   20e04:	bmi	3e8e0c <__read_chk@plt+0x3e18e0>
   20e08:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   20e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20e10:	subsmi	r9, sl, fp, lsl fp
   20e14:	andslt	sp, ip, ip, lsl #2
   20e18:			; <UNDEFINED> instruction: 0x4631bd70
   20e1c:			; <UNDEFINED> instruction: 0xf7fd4628
   20e20:	ubfx	pc, r1, #19, #17
   20e24:	strtmi	r4, [r8], -r8, lsl #18
   20e28:			; <UNDEFINED> instruction: 0xf7fd4479
   20e2c:	strb	pc, [sl, fp, asr #19]!	; <UNPREDICTABLE>
   20e30:	ldcl	7, cr15, [r0, #916]	; 0x394
   20e34:	andeq	r5, r4, sl, ror #20
   20e38:	andeq	r0, r0, r0, asr r7
   20e3c:	andeq	sp, r2, lr, ror #16
   20e40:	andeq	sp, r2, ip, ror r0
   20e44:	andeq	r5, r4, r6, lsr sl
   20e48:	andeq	sp, r2, r0, lsr #16
   20e4c:	mvnsmi	lr, #737280	; 0xb4000
   20e50:	bmi	15f26b0 <__read_chk@plt+0x15eb184>
   20e54:	blmi	15f268c <__read_chk@plt+0x15eb160>
   20e58:	ldrbtmi	r4, [sl], #-1664	; 0xfffff980
   20e5c:	ldmdbmi	r6, {r3, r6, fp, sp, lr}^
   20e60:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   20e64:			; <UNDEFINED> instruction: 0xf8df4479
   20e68:	ldmdavs	fp, {r2, r4, r6, r8, ip, pc}
   20e6c:			; <UNDEFINED> instruction: 0xf04f9303
   20e70:	movwcs	r0, #768	; 0x300
   20e74:	ldrbtmi	r6, [r9], #51	; 0x33
   20e78:	stmib	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20e7c:	cmple	r1, r0, lsl #16
   20e80:	ldrbeq	r7, [fp, -r3, lsr #20]
   20e84:	strmi	sp, [r5], -lr, asr #10
   20e88:	stmdacs	r0, {r5, r6, r7, r8, fp, sp, lr}
   20e8c:			; <UNDEFINED> instruction: 0xf7e6d04a
   20e90:			; <UNDEFINED> instruction: 0x4607e9d8
   20e94:			; <UNDEFINED> instruction: 0xf0002800
   20e98:	smlalbbcs	r8, r0, r4, r0
   20e9c:	bl	2dee3c <__read_chk@plt+0x2d7910>
   20ea0:	subsle	r2, r1, r0, lsl #16
   20ea4:			; <UNDEFINED> instruction: 0xf8044604
   20ea8:			; <UNDEFINED> instruction: 0xf7e85b01
   20eac:	bmi	115ffe8 <__read_chk@plt+0x1158abc>
   20eb0:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   20eb4:	mcrne	12, 0, r6, cr3, cr1, {0}
   20eb8:	movwcs	fp, #20248	; 0x4f18
   20ebc:			; <UNDEFINED> instruction: 0xf043b109
   20ec0:	mrrcvs	3, 4, r0, r2, cr0
   20ec4:			; <UNDEFINED> instruction: 0xf043b10a
   20ec8:			; <UNDEFINED> instruction: 0xf8d80380
   20ecc:	strtmi	r0, [r1], -r8, lsr #32
   20ed0:	andls	r2, r0, #0, 4
   20ed4:	andls	r2, r1, pc, asr #4
   20ed8:			; <UNDEFINED> instruction: 0xf7fba802
   20edc:			; <UNDEFINED> instruction: 0x4604f815
   20ee0:	stmdals	r2, {r5, r6, r7, r8, fp, ip, sp, pc}
   20ee4:	stc2	7, cr15, [r6], #-1004	; 0xfffffc14
   20ee8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20eec:	strmi	sp, [r1], -r4, asr #32
   20ef0:			; <UNDEFINED> instruction: 0xf7e54638
   20ef4:	stmdblt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
   20ef8:			; <UNDEFINED> instruction: 0x46294832
   20efc:			; <UNDEFINED> instruction: 0xf7e54478
   20f00:	ldmdblt	r8, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   20f04:			; <UNDEFINED> instruction: 0xf7e64628
   20f08:			; <UNDEFINED> instruction: 0xb320e96e
   20f0c:	ldcl	7, cr15, [r6, #-916]	; 0xfffffc6c
   20f10:	ldmiblt	r0!, {r2, r9, sl, lr}
   20f14:	tstcs	r0, r2, lsl #16
   20f18:	mcr2	7, 1, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
   20f1c:			; <UNDEFINED> instruction: 0xf7e64638
   20f20:	and	lr, r2, r4, asr #17
   20f24:			; <UNDEFINED> instruction: 0xf6c0242d
   20f28:	bmi	9e9f30 <__read_chk@plt+0x9e2a04>
   20f2c:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   20f30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20f34:	subsmi	r9, sl, r3, lsl #22
   20f38:			; <UNDEFINED> instruction: 0x4620d131
   20f3c:	pop	{r0, r2, ip, sp, pc}
   20f40:			; <UNDEFINED> instruction: 0xf6c083f0
   20f44:	strb	r2, [r5, r0, lsl #8]!
   20f48:	strtcs	r4, [pc], #-1592	; 20f50 <__read_chk@plt+0x19a24>
   20f4c:	stmia	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20f50:	strcs	pc, [r0], #-1728	; 0xfffff940
   20f54:	ldrtmi	lr, [r8], -r9, ror #15
   20f58:	stmia	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20f5c:			; <UNDEFINED> instruction: 0xf7e64628
   20f60:	stmdals	r2, {r3, r6, r8, fp, sp, lr, pc}
   20f64:	blx	ff8def5a <__read_chk@plt+0xff8d7a2e>
   20f68:	orrlt	r4, r0, r5, lsl #12
   20f6c:	tstcs	r1, r2, lsl #16
   20f70:	ldc2l	7, cr15, [lr, #1004]!	; 0x3ec
   20f74:			; <UNDEFINED> instruction: 0xe7d86035
   20f78:	stmdals	r2, {r0, r5, r9, sl, lr}
   20f7c:	ldc2l	7, cr15, [r8, #1004]!	; 0x3ec
   20f80:	ldrtcs	r4, [pc], #-1592	; 20f88 <__read_chk@plt+0x19a5c>
   20f84:	ldm	r0, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20f88:	strcs	pc, [r0], #-1728	; 0xfffff940
   20f8c:	strtmi	lr, [r1], -sp, asr #15
   20f90:	ldrtcs	r9, [pc], #-2050	; 20f98 <__read_chk@plt+0x19a6c>
   20f94:	stc2l	7, cr15, [ip, #1004]!	; 0x3ec
   20f98:	strcs	pc, [r0], #-1728	; 0xfffff940
   20f9c:			; <UNDEFINED> instruction: 0xf7e5e7c5
   20fa0:			; <UNDEFINED> instruction: 0xf7e5ed1a
   20fa4:	strmi	lr, [r4], -ip, lsl #26
   20fa8:	adcsle	r2, lr, r0, lsl #16
   20fac:	svclt	0x0000e7bb
   20fb0:	andeq	r5, r4, r6, ror #19
   20fb4:	andeq	r0, r0, r0, asr r7
   20fb8:	andeq	sp, r2, r4, lsl r0
   20fbc:	andeq	r5, r4, sl, asr #19
   20fc0:	andeq	r0, r0, r8, ror r7
   20fc4:	ldrdeq	sp, [r2], -r8
   20fc8:	andeq	r5, r4, r2, lsl r9
   20fcc:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   20fd0:	andsvc	pc, r3, #1325400064	; 0x4f000000
   20fd4:	ldrblt	r4, [r0, #-2842]!	; 0xfffff4e6
   20fd8:			; <UNDEFINED> instruction: 0xf5ad44fc
   20fdc:			; <UNDEFINED> instruction: 0x460c7d14
   20fe0:			; <UNDEFINED> instruction: 0x46054918
   20fe4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   20fe8:	ldrbtmi	r4, [r9], #-1646	; 0xfffff992
   20fec:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   20ff0:			; <UNDEFINED> instruction: 0xf04f9393
   20ff4:			; <UNDEFINED> instruction: 0xf7e50300
   20ff8:			; <UNDEFINED> instruction: 0xb1b4ef5c
   20ffc:	stmdavs	r0!, {r1, r4, r8, fp, lr}^
   21000:			; <UNDEFINED> instruction: 0xf7e64479
   21004:	ldrhlt	lr, [r8, #-142]	; 0xffffff72
   21008:	bmi	429010 <__read_chk@plt+0x421ae4>
   2100c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   21010:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21014:			; <UNDEFINED> instruction: 0x405a9b93
   21018:			; <UNDEFINED> instruction: 0xf50dd10d
   2101c:	ldcllt	13, cr7, [r0, #-80]!	; 0xffffffb0
   21020:			; <UNDEFINED> instruction: 0x46284631
   21024:			; <UNDEFINED> instruction: 0xf8cef7fd
   21028:	stmdbmi	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2102c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   21030:			; <UNDEFINED> instruction: 0xf8c8f7fd
   21034:			; <UNDEFINED> instruction: 0xf7e5e7e9
   21038:	svclt	0x0000ecce
   2103c:	andeq	r5, r4, r8, ror #16
   21040:	andeq	r0, r0, r0, asr r7
   21044:	ldrdeq	sp, [r2], -sl
   21048:	andeq	ip, r2, r0, lsl #29
   2104c:	andeq	r5, r4, r2, lsr r8
   21050:	andeq	sp, r2, lr, lsl #13
   21054:	stmdbmi	r9, {r3, r6, fp, sp, lr}
   21058:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   2105c:	andsvs	r2, r3, r0, lsl #6
   21060:	stm	lr, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21064:			; <UNDEFINED> instruction: 0x232d2245
   21068:	andcs	pc, r0, #192, 12	; 0xc000000
   2106c:	movwcs	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   21070:	svclt	0x000c2800
   21074:			; <UNDEFINED> instruction: 0x46184610
   21078:	svclt	0x0000bd08
   2107c:	andeq	ip, r2, r6, lsr #28
   21080:			; <UNDEFINED> instruction: 0xf6476a81
   21084:			; <UNDEFINED> instruction: 0xf6c912b9
   21088:			; <UNDEFINED> instruction: 0x46846237
   2108c:	blx	b31b6 <__read_chk@plt+0xabc8a>
   21090:	blmi	125d89c <__read_chk@plt+0x1256370>
   21094:	svcmi	0x00f0e92d
   21098:	addlt	r4, pc, r8, ror r4	; <UNPREDICTABLE>
   2109c:	ldrdls	pc, [r0], -ip
   210a0:			; <UNDEFINED> instruction: 0x8010f8dc
   210a4:	stmiapl	r3, {r0, r3, r8, ip, pc}^
   210a8:			; <UNDEFINED> instruction: 0xf8dc464e
   210ac:	ldmdavs	fp, {r2, r3, sp, lr, pc}
   210b0:			; <UNDEFINED> instruction: 0xf04f930d
   210b4:	andls	r0, r7, #0, 6
   210b8:	ldrdcs	pc, [r4], -ip
   210bc:			; <UNDEFINED> instruction: 0x3014f8dc
   210c0:	blcc	858e0 <__read_chk@plt+0x7e3b4>
   210c4:	ldrtmi	r9, [r1], -r8, lsl #6
   210c8:	b	698d0 <__read_chk@plt+0x623a4>
   210cc:	blx	9a2cf4 <__read_chk@plt+0x99b7c8>
   210d0:	ldrmi	pc, [r1], lr, lsl #6
   210d4:	b	ee8e0 <__read_chk@plt+0xe73b4>
   210d8:			; <UNDEFINED> instruction: 0xf8cc0308
   210dc:	movwls	r6, #45056	; 0xb000
   210e0:	andcc	r4, r1, #22020096	; 0x1500000
   210e4:			; <UNDEFINED> instruction: 0xf002464b
   210e8:	stmdbge	lr, {r0, r8, fp}
   210ec:	orreq	lr, r3, #1024	; 0x400
   210f0:	orreq	lr, r9, r1, lsl #22
   210f4:	stcvc	8, cr15, [ip], {65}	; 0x41
   210f8:	stccc	8, cr15, [ip], {83}	; 0x53
   210fc:	blls	285d08 <__read_chk@plt+0x27e7dc>
   21100:			; <UNDEFINED> instruction: 0xf8dcb383
   21104:			; <UNDEFINED> instruction: 0x46393018
   21108:	ldrdeq	pc, [r0], -ip	; <UNPREDICTABLE>
   2110c:	ldrdmi	pc, [r4], -ip	; <UNPREDICTABLE>
   21110:			; <UNDEFINED> instruction: 0xf8dc9302
   21114:	andls	r3, r4, ip, lsl r0
   21118:	movwls	r9, #12805	; 0x3205
   2111c:	bls	e9d24 <__read_chk@plt+0xe27f8>
   21120:	bicmi	pc, r3, #-1073741784	; 0xc0000028
   21124:			; <UNDEFINED> instruction: 0xf5a39802
   21128:	bl	a1f74 <__read_chk@plt+0x9aa48>
   2112c:			; <UNDEFINED> instruction: 0xf2a31b51
   21130:	bl	39e54 <__read_chk@plt+0x32928>
   21134:	bl	e5140 <__read_chk@plt+0xddc14>
   21138:	b	fe023944 <__read_chk@plt+0xfe01c418>
   2113c:	bls	121170 <__read_chk@plt+0x119c44>
   21140:	andeq	lr, sl, r0, lsl #21
   21144:	bl	f2160 <__read_chk@plt+0xeac34>
   21148:	bl	a3964 <__read_chk@plt+0x9c438>
   2114c:	bls	1e5168 <__read_chk@plt+0x1ddc3c>
   21150:	blne	159bd68 <__read_chk@plt+0x159483c>
   21154:	andeq	lr, fp, r0, lsl #21
   21158:	b	fe031bac <__read_chk@plt+0xfe02a680>
   2115c:	strmi	r0, [r1], #-10
   21160:	bls	1958dc <__read_chk@plt+0x18e3b0>
   21164:	b	187d70 <__read_chk@plt+0x180844>
   21168:	subsmi	r0, sp, r8, lsl #10
   2116c:	addsmi	r9, sl, #8, 22	; 0x2000
   21170:	strtmi	sp, [pc], -r1, lsl #4
   21174:	b	25b04c <__read_chk@plt+0x253b20>
   21178:	b	161d9c <__read_chk@plt+0x15a870>
   2117c:	blx	e25a4 <__read_chk@plt+0xdb078>
   21180:	tstmi	sp, #939524096	; 0x38000000	; <UNPREDICTABLE>
   21184:	addsmi	r9, sp, #6144	; 0x1800
   21188:			; <UNDEFINED> instruction: 0xf8dcd29d
   2118c:	bmi	2a11b4 <__read_chk@plt+0x299c88>
   21190:	bne	ff02d19c <__read_chk@plt+0xff025c70>
   21194:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   21198:	ldmpl	r3, {r3, r5, sl, lr}^
   2119c:	blls	37b20c <__read_chk@plt+0x373ce0>
   211a0:	qaddle	r4, sl, r2
   211a4:	pop	{r0, r1, r2, r3, ip, sp, pc}
   211a8:			; <UNDEFINED> instruction: 0xf7e58ff0
   211ac:	svclt	0x0000ec14
   211b0:	andeq	r5, r4, r8, lsr #15
   211b4:	andeq	r0, r0, r0, asr r7
   211b8:	andeq	r5, r4, sl, lsr #13
   211bc:	stmhi	fp, {r7, fp, pc}
   211c0:	ldrbmi	r1, [r0, -r0, asr #21]!
   211c4:	stmdbcc	r1, {r4, sl, ip, sp, pc}
   211c8:			; <UNDEFINED> instruction: 0xf1001e43
   211cc:			; <UNDEFINED> instruction: 0xf813040f
   211d0:			; <UNDEFINED> instruction: 0xf8110f01
   211d4:	bne	fe02cde0 <__read_chk@plt+0xfe0258b4>
   211d8:	adcmi	sp, r3, #1073741824	; 0x40000000
   211dc:			; <UNDEFINED> instruction: 0xf85dd1f7
   211e0:	ldrbmi	r4, [r0, -r4, lsl #22]!
   211e4:	rscscc	pc, pc, pc, asr #32
   211e8:	svclt	0x00004770
   211ec:	svclt	0x00004770
   211f0:	ldrbmi	r2, [r0, -r0]!
   211f4:	ldrbmi	r2, [r0, -r0]!
   211f8:	ldrbmi	r2, [r0, -r0]!
   211fc:	ldrbmi	r2, [r0, -r0]!
   21200:	rscscc	pc, pc, pc, asr #32
   21204:	svclt	0x00004770
   21208:	ldrbmi	r2, [r0, -r0]!
   2120c:	svclt	0x00004770
   21210:	svclt	0x0050f7e5
   21214:			; <UNDEFINED> instruction: 0x4605b570
   21218:	ldrmi	r6, [r6], -ip, lsr #17
   2121c:	bne	93b324 <__read_chk@plt+0x933df8>
   21220:	svclt	0x00284294
   21224:			; <UNDEFINED> instruction: 0x46224614
   21228:	cdp	7, 4, cr15, cr2, cr5, {7}
   2122c:	stmdavs	fp!, {r1, r2, r5, r7, r9, lr}^
   21230:			; <UNDEFINED> instruction: 0xf648bf8c
   21234:	andcs	r4, r0, r0, asr #1
   21238:	rsbvs	r4, fp, r3, lsr #8
   2123c:	stmdbvs	fp!, {r0, r7, r8, r9, sl, fp, ip, sp, pc}
   21240:	blne	d27620 <__read_chk@plt+0xd200f4>
   21244:	svclt	0x0084612c
   21248:	addscc	pc, r1, r9, asr #13
   2124c:	ldcllt	0, cr6, [r0, #-928]!	; 0xfffffc60
   21250:	ldrbtlt	r8, [r0], #-2763	; 0xfffff535
   21254:	tstle	lr, r0, lsl fp
   21258:	strcs	r8, [r0], #-2699	; 0xfffff575
   2125c:	ldmne	r1, {r2, r3, r6, r8, r9, ip, sp}^
   21260:	stmdavs	sp, {r1, r2, r4, r6, r7, fp, ip, lr}^
   21264:	stmiavs	fp, {r1, r3, r7, fp, sp, lr}^
   21268:	subvs	r6, r5, r6
   2126c:	sbcvs	r6, r3, r2, lsl #1
   21270:	ldcllt	6, cr4, [r0], #-128	; 0xffffff80
   21274:			; <UNDEFINED> instruction: 0xf6484770
   21278:			; <UNDEFINED> instruction: 0xf6c944c1
   2127c:			; <UNDEFINED> instruction: 0xe7f73491
   21280:	ldmib	r0, {r0, r1, r9, sl, lr}^
   21284:	bne	fe021acc <__read_chk@plt+0xfe01a5a0>
   21288:	ldmdble	r8, {r0, r4, fp, sp}
   2128c:	ldmne	ip, {r4, r5, r6, r7, sl, ip, sp, pc}
   21290:	mulcs	r0, r6, ip
   21294:			; <UNDEFINED> instruction: 0xf884324e
   21298:	ldrcs	r0, [r0, #-76]	; 0xffffffb4
   2129c:			; <UNDEFINED> instruction: 0xf884645e
   212a0:	ldmne	ip, {r0, r2, r3, r6, ip, lr}
   212a4:	stmdavs	lr, {r0, r1, r2, r3, fp, sp, lr}^
   212a8:	stmiavs	r9, {r0, r2, r3, r7, fp, sp, lr}^
   212ac:	mlsvs	r6, pc, r0, r5	; <UNPREDICTABLE>
   212b0:	rscvs	r6, r1, r5, lsr #1
   212b4:	ldcllt	12, cr6, [r0], #360	; 0x168
   212b8:	ldrbvs	r3, [sl], #-528	; 0xfffffdf0
   212bc:			; <UNDEFINED> instruction: 0xf6484770
   212c0:			; <UNDEFINED> instruction: 0xf6c940c0
   212c4:			; <UNDEFINED> instruction: 0x47703091
   212c8:	bhi	ff283cfc <__read_chk@plt+0xff27c7d0>
   212cc:	stmdbcs	r1, {r4, r5, r6, sl, ip, sp, pc}
   212d0:	streq	lr, [r3], #-2817	; 0xfffff4ff
   212d4:	ldmne	r1, {r0, r5, r8, fp, ip, lr, pc}^
   212d8:	umaalpl	pc, ip, r1, r8	; <UNPREDICTABLE>
   212dc:	umaalne	pc, sp, r1, r8	; <UNPREDICTABLE>
   212e0:	stmib	r0, {r0, r8, fp, sp}^
   212e4:	svclt	0x00185100
   212e8:	andle	r2, r2, r0, lsl #2
   212ec:	ldcllt	6, cr4, [r0], #-32	; 0xffffffe0
   212f0:	ldcne	7, cr4, [r9], {112}	; 0x70
   212f4:			; <UNDEFINED> instruction: 0x2c131a64
   212f8:	movtcc	sp, #59663	; 0xe90f
   212fc:	ldmne	r4, {r8, sp}^
   21300:	stmdavs	r6!, {r0, r1, r4, r6, r7, fp, ip, lr}^
   21304:	stmiavs	r2!, {r0, r2, r5, r7, fp, sp, lr}^
   21308:	sbcvs	r6, r6, r3, lsl #1
   2130c:	cmpvs	r2, r5, lsl #2
   21310:	orrvs	r6, r3, r3, lsr #18
   21314:	ldcllt	6, cr4, [r0], #-32	; 0xffffffe0
   21318:			; <UNDEFINED> instruction: 0xf6484770
   2131c:			; <UNDEFINED> instruction: 0xf6c941c1
   21320:			; <UNDEFINED> instruction: 0xe7e33191
   21324:	ldmib	r0, {r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   21328:	bne	ff8b1f70 <__read_chk@plt+0xff8aaa44>
   2132c:	ldmdble	r1!, {r0, r1, r9, fp, sp}
   21330:	stmiane	r2, {r0, r2, r3, r6, fp, sp, lr}^
   21334:	ldcne	8, cr6, [pc, #-56]	; 21304 <__read_chk@plt+0x19dd8>
   21338:			; <UNDEFINED> instruction: 0xf8822d01
   2133c:			; <UNDEFINED> instruction: 0xf882504f
   21340:			; <UNDEFINED> instruction: 0xd122604e
   21344:			; <UNDEFINED> instruction: 0x2c131be4
   21348:			; <UNDEFINED> instruction: 0xf851d924
   2134c:			; <UNDEFINED> instruction: 0xf1034f08
   21350:	stmdbne	r2, {r4, r6, r8, sl}^
   21354:			; <UNDEFINED> instruction: 0x26003318
   21358:	ldrd	pc, [r4], -r1
   2135c:	ldrdgt	pc, [r8], -r1
   21360:	smlalbtpl	r6, r4, pc, r8	; <UNPREDICTABLE>
   21364:	and	pc, r4, r2, asr #17
   21368:	andgt	pc, r8, r2, asr #17
   2136c:	stmdbvs	ip, {r0, r1, r2, r4, r6, r7, sp, lr}
   21370:	stfvse	f6, [r1], {20}
   21374:	strmi	r1, [r1], #-2650	; 0xfffff5a6
   21378:			; <UNDEFINED> instruction: 0xf8813a02
   2137c:	beq	4a94b8 <__read_chk@plt+0x4a1f8c>
   21380:	subcs	pc, ip, r1, lsl #17
   21384:	ldrtmi	r6, [r0], -r3, asr #8
   21388:			; <UNDEFINED> instruction: 0xf648bdf0
   2138c:			; <UNDEFINED> instruction: 0xf6c946c1
   21390:			; <UNDEFINED> instruction: 0xe7f83691
   21394:	strbmi	pc, [r0], r8, asr #12	; <UNPREDICTABLE>
   21398:	ldrcc	pc, [r1], r9, asr #13
   2139c:	svclt	0x0000e7f3
   213a0:	svcmi	0x00f0e92d
   213a4:	bhi	fe30d5b8 <__read_chk@plt+0xfe30608c>
   213a8:			; <UNDEFINED> instruction: 0xf8b14607
   213ac:			; <UNDEFINED> instruction: 0xf857b016
   213b0:	ldrmi	r8, [fp], #2824	; 0xb08
   213b4:	ldrbmi	r9, [fp, #-1]
   213b8:			; <UNDEFINED> instruction: 0xf102d222
   213bc:	ldrmi	r0, [r6], -ip, asr #18
   213c0:	and	r2, r7, r0, lsl #10
   213c4:	tstle	r4, #212, 10	; 0x35000000
   213c8:	ldcl	7, cr15, [r2, #-916]!	; 0xfffffc6c
   213cc:	movweq	lr, #43780	; 0xab04
   213d0:	ldmdble	r6, {r0, r1, r3, r4, r7, r8, sl, lr}
   213d4:	mrrcne	8, 15, r1, ip, cr2
   213d8:	bl	fea279c0 <__read_chk@plt+0xfea20494>
   213dc:			; <UNDEFINED> instruction: 0xf8920c05
   213e0:	bl	feb09518 <__read_chk@plt+0xfeb01fec>
   213e4:	bl	261bfc <__read_chk@plt+0x25a6d0>
   213e8:	ldrbmi	r0, [r2, #-260]	; 0xfffffefc
   213ec:			; <UNDEFINED> instruction: 0x46524455
   213f0:			; <UNDEFINED> instruction: 0xf648d2e8
   213f4:			; <UNDEFINED> instruction: 0xf6c940c1
   213f8:	mullt	r3, r1, r0
   213fc:	svchi	0x00f0e8bd
   21400:	blls	6a808 <__read_chk@plt+0x632dc>
   21404:	subsvs	r2, sp, r0
   21408:	pop	{r0, r1, ip, sp, pc}
   2140c:	svclt	0x00008ff0
   21410:	svcmi	0x00f8e92d
   21414:			; <UNDEFINED> instruction: 0x8610e9d0
   21418:	bl	fea3b55c <__read_chk@plt+0xfea34030>
   2141c:	blcs	6203c <__read_chk@plt+0x5ab10>
   21420:			; <UNDEFINED> instruction: 0xf107d944
   21424:	vqsub.s8	q8, q12, q15
   21428:	vsubw.s8	q8, q12, d1
   2142c:			; <UNDEFINED> instruction: 0xf1000380
   21430:			; <UNDEFINED> instruction: 0xf1010b4c
   21434:	bl	2e385c <__read_chk@plt+0x2dc330>
   21438:	blx	fe8e185a <__read_chk@plt+0xfe8da32e>
   2143c:	strmi	r3, [r2], r2, lsl #4
   21440:	bl	1e8714 <__read_chk@plt+0x1e11e8>
   21444:	beq	425f94 <__read_chk@plt+0x41ea68>
   21448:	andeq	pc, r6, fp, lsl #16
   2144c:	movtlt	r7, #28746	; 0x704a
   21450:	shsub8mi	r2, ip, pc	; <UNPREDICTABLE>
   21454:	ldrbtcs	fp, [pc], #3880	; 2145c <__read_chk@plt+0x19f30>
   21458:	stmdble	r7!, {r3, r4, r7, r8, sl, lr}
   2145c:			; <UNDEFINED> instruction: 0xf80b3603
   21460:	bl	fea31474 <__read_chk@plt+0xfea29f48>
   21464:	addsmi	r0, ip, #402653184	; 0x18000000
   21468:	strcs	sp, [r0, #-2080]	; 0xfffff7e0
   2146c:	ldclcs	0, cr14, [pc], #32	; 21494 <__read_chk@plt+0x19f68>
   21470:	ldrbtcs	fp, [pc], #3880	; 21478 <__read_chk@plt+0x19f4c>
   21474:	ldmdble	r9, {r3, r4, r7, r8, sl, lr}
   21478:			; <UNDEFINED> instruction: 0xf80b42a2
   2147c:	tstle	r5, #3
   21480:	bl	272d10 <__read_chk@plt+0x26b7e4>
   21484:	bl	2e18a0 <__read_chk@plt+0x2da374>
   21488:	strtmi	r0, [r5], #-6
   2148c:	ldc	7, cr15, [r0, #-916]	; 0xfffffc6c
   21490:	adcmi	r1, pc, #835584	; 0xcc000
   21494:	streq	pc, [r1], -r3, lsl #2
   21498:	streq	lr, [r5], #-2983	; 0xfffff459
   2149c:	andeq	lr, r6, #168, 22	; 0x2a000
   214a0:	andcs	sp, r0, r5, ror #17
   214a4:	subcc	pc, r4, sl, asr #17
   214a8:	svchi	0x00f8e8bd
   214ac:	sbcmi	pc, r0, r8, asr #12
   214b0:	addscc	pc, r1, r9, asr #13
   214b4:	svchi	0x00f8e8bd
   214b8:			; <UNDEFINED> instruction: 0xf04fb408
   214bc:	ldrblt	r3, [r0, #-1023]!	; 0xfffffc01
   214c0:			; <UNDEFINED> instruction: 0xf8dfb085
   214c4:	stcge	0, cr12, [r9], {88}	; 0x58
   214c8:	bmi	572d24 <__read_chk@plt+0x56b7f8>
   214cc:			; <UNDEFINED> instruction: 0xf85444fc
   214d0:			; <UNDEFINED> instruction: 0xf85c6b04
   214d4:	ldmdavs	r2, {r1, sp}
   214d8:			; <UNDEFINED> instruction: 0xf04f9203
   214dc:	stmib	sp, {r9}^
   214e0:	andcs	r6, r1, #0, 8
   214e4:			; <UNDEFINED> instruction: 0xf7e49402
   214e8:	cdpne	15, 0, cr14, cr4, cr10, {1}
   214ec:	movwcs	fp, #4008	; 0xfa8
   214f0:			; <UNDEFINED> instruction: 0xf7e5da02
   214f4:	stmdavs	r3, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
   214f8:	b	933d28 <__read_chk@plt+0x92c7fc>
   214fc:	eorvs	r7, fp, r4, ror #1
   21500:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   21504:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21508:	subsmi	r9, sl, r3, lsl #22
   2150c:	andlt	sp, r5, r4, lsl #2
   21510:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   21514:	ldrbmi	fp, [r0, -r1]!
   21518:	b	175f4b4 <__read_chk@plt+0x1757f88>
   2151c:	andeq	r5, r4, r4, ror r3
   21520:	andeq	r0, r0, r0, asr r7
   21524:	andeq	r5, r4, lr, lsr r3
   21528:	stmdahi	sl, {r0, r1, fp, pc}
   2152c:			; <UNDEFINED> instruction: 0xd1031a9b
   21530:	andcc	r3, r2, r2, lsl #2
   21534:	ldclt	7, cr15, [ip, #912]	; 0x390
   21538:			; <UNDEFINED> instruction: 0x47704618
   2153c:	ldclt	7, cr15, [r8, #912]	; 0x390
   21540:	ldclt	7, cr15, [r6, #912]	; 0x390
   21544:	ldclt	7, cr15, [r4, #912]	; 0x390
   21548:			; <UNDEFINED> instruction: 0x4606b570
   2154c:	strcs	r4, [r1], #-3338	; 0xfffff2f6
   21550:	ldrbtmi	r4, [sp], #-2826	; 0xfffff4f6
   21554:	strcc	r4, [r8, #-1147]	; 0xfffffb85
   21558:			; <UNDEFINED> instruction: 0xf855e001
   2155c:	ldrtmi	r3, [r1], -r4, lsl #22
   21560:	tstlt	r3, r8, lsl r6
   21564:	stc	7, cr15, [r6, #912]	; 0x390
   21568:	strcc	fp, [r1], #-280	; 0xfffffee8
   2156c:	mvnsle	r2, fp, lsl #24
   21570:	strtmi	r2, [r0], -r0, lsl #8
   21574:	svclt	0x0000bd70
   21578:	ldrdeq	r4, [r4], -r2
   2157c:			; <UNDEFINED> instruction: 0x0002d3bc
   21580:	addlt	fp, r2, r0, lsl r5
   21584:	strmi	r4, [r8], -r4, lsl #12
   21588:			; <UNDEFINED> instruction: 0xf7e59101
   2158c:	stmdbls	r1, {r1, r6, r7, sl, fp, sp, lr, pc}
   21590:	strtmi	r4, [r0], -r2, lsl #12
   21594:	pop	{r1, ip, sp, pc}
   21598:			; <UNDEFINED> instruction: 0xe63b4010
   2159c:	blcs	1440d0 <__read_chk@plt+0x13cba4>
   215a0:	bhi	fe315a00 <__read_chk@plt+0xfe30e4d4>
   215a4:	ldrmi	fp, [sl], #-1072	; 0xfffffbd0
   215a8:	andcs	r4, r0, r4, lsl #12
   215ac:	umaalpl	pc, ip, r2, r8	; <UNPREDICTABLE>
   215b0:	umaalcc	pc, pc, r2, r8	; <UNPREDICTABLE>
   215b4:	umaalne	pc, sp, r2, r8	; <UNPREDICTABLE>
   215b8:	umaalcs	pc, lr, r2, r8	; <UNPREDICTABLE>
   215bc:	movwvs	lr, #23107	; 0x5a43
   215c0:	movwmi	lr, #6723	; 0x1a43
   215c4:	movwcs	lr, #10819	; 0x2a43
   215c8:	eorvs	fp, r3, fp, lsl sl
   215cc:			; <UNDEFINED> instruction: 0x4770bc30
   215d0:	sbcmi	pc, r1, r8, asr #12
   215d4:	addscc	pc, r1, r9, asr #13
   215d8:	svclt	0x00004770
   215dc:	ldmib	r0, {r4, r5, sl, ip, sp, pc}^
   215e0:	blne	4aa628 <__read_chk@plt+0x4a30fc>
   215e4:	ldmdble	r8, {r0, r2, r9, fp, sp}
   215e8:	stmdbne	r2, {r0, r3, fp, sp, lr}
   215ec:	strcc	r4, [r6], #-1539	; 0xfffff9fd
   215f0:	andcs	fp, r0, r9, lsl #20
   215f4:	subeq	pc, ip, r2, lsl #17
   215f8:			; <UNDEFINED> instruction: 0xf8820e0d
   215fc:	strcs	r5, [r4, #-78]	; 0xffffffb2
   21600:	subpl	pc, sp, r2, lsl #17
   21604:			; <UNDEFINED> instruction: 0xf8820c0d
   21608:	beq	37574c <__read_chk@plt+0x36e220>
   2160c:	subspl	pc, r0, r2, lsl #17
   21610:			; <UNDEFINED> instruction: 0xf882645c
   21614:	ldclt	0, cr1, [r0], #-324	; 0xfffffebc
   21618:			; <UNDEFINED> instruction: 0xf6484770
   2161c:			; <UNDEFINED> instruction: 0xf6c940c0
   21620:			; <UNDEFINED> instruction: 0xe7f83091
   21624:	stmdavs	fp, {r1, fp, sp, lr}
   21628:	blt	70fe78 <__read_chk@plt+0x70894c>
   2162c:	movwle	r4, #12954	; 0x329a
   21630:	andcs	fp, r1, ip, lsl #31
   21634:	ldrbmi	r2, [r0, -r0]!
   21638:	rscscc	pc, pc, pc, asr #32
   2163c:	svclt	0x00004770
   21640:	teqeq	r4, #0, 2	; <UNPREDICTABLE>
   21644:	svceq	0x0000e853
   21648:	stmda	r3, {r1, r6, sl, fp, ip}^
   2164c:	stmdbcs	r0, {r8, sp}
   21650:			; <UNDEFINED> instruction: 0x4770d1f8
   21654:	teqeq	r4, #0, 2	; <UNPREDICTABLE>
   21658:	svceq	0x0000e853
   2165c:	stmda	r3, {r1, r6, r9, sl, fp, ip}^
   21660:	stmdbcs	r0, {r8, sp}
   21664:			; <UNDEFINED> instruction: 0x4770d1f8
   21668:	ldrblt	r4, [r8, #1538]!	; 0x602
   2166c:			; <UNDEFINED> instruction: 0xf812460f
   21670:	blcs	17b027c <__read_chk@plt+0x17a8d50>
   21674:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   21678:	stfned	f5, [r1], {4}
   2167c:	strcs	r7, [r0, #-2115]	; 0xfffff7bd
   21680:			; <UNDEFINED> instruction: 0x460a4610
   21684:	ldrshteq	fp, [r6], #-46	; 0xffffffd2
   21688:	eor	fp, r9, fp, lsr r9
   2168c:	mlale	r9, pc, r2, r4	; <UNPREDICTABLE>
   21690:			; <UNDEFINED> instruction: 0x46024610
   21694:	blcc	9f6e4 <__read_chk@plt+0x981b8>
   21698:	blcs	98e2ec <__read_chk@plt+0x986dc0>
   2169c:	stmdavc	r2, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   216a0:	mvnlt	r1, r4, lsl #25
   216a4:	msreq	SPSR_c, #-2147483608	; 0x80000028
   216a8:	ldmdale	r5!, {r1, r2, r4, r8, r9, fp, sp}
   216ac:			; <UNDEFINED> instruction: 0xf003e8df
   216b0:	ldrtcs	r3, [r4], #-1068	; 0xfffffbd4
   216b4:	ldrtcc	r3, [r4], #-1076	; 0xfffffbcc
   216b8:	ldrtcc	r3, [r4], #-1076	; 0xfffffbcc
   216bc:	ldrtcc	r3, [r4], #-1076	; 0xfffffbcc
   216c0:	ldrcc	r3, [ip], #-1076	; 0xfffffbcc
   216c4:	andeq	r3, ip, r4, lsr r4
   216c8:	bl	25f664 <__read_chk@plt+0x258138>
   216cc:	blpl	fe6fb6e0 <__read_chk@plt+0xfe6f41b4>
   216d0:	strle	r0, [r7], #-1818	; 0xfffff8e6
   216d4:	strmi	r4, [r2], -r0, lsr #12
   216d8:	blcc	9f728 <__read_chk@plt+0x981fc>
   216dc:	bicsle	r2, ip, r0, lsl #22
   216e0:	streq	pc, [r1, #-133]	; 0xffffff7b
   216e4:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   216e8:	b	ffe5f684 <__read_chk@plt+0xffe58158>
   216ec:	blpl	fe6fb700 <__read_chk@plt+0xfe6f41d4>
   216f0:	ldrbtle	r0, [r7], #1179	; 0x49b
   216f4:	strb	r4, [lr, r0, lsr #12]!
   216f8:	b	ffc5f694 <__read_chk@plt+0xffc58168>
   216fc:	blpl	fe6fb710 <__read_chk@plt+0xfe6f41e4>
   21700:	strbtle	r0, [pc], #1305	; 21708 <__read_chk@plt+0x1a1dc>
   21704:	strb	r4, [r6, r0, lsr #12]!
   21708:	b	ffa5f6a4 <__read_chk@plt+0xffa58178>
   2170c:	blpl	fe6fb720 <__read_chk@plt+0xfe6f41f4>
   21710:	strbtle	r0, [r7], #1368	; 0x558
   21714:	ldrb	r4, [lr, r0, lsr #12]
   21718:	strhtle	r4, [r3], #42	; 0x2a
   2171c:	ldrb	r4, [sl, r0, lsr #12]
   21720:			; <UNDEFINED> instruction: 0x4606b5f8
   21724:	strcs	r4, [r0, -sp, lsl #12]
   21728:			; <UNDEFINED> instruction: 0xf7e54628
   2172c:	mcrrne	10, 0, lr, r3, cr6
   21730:	strmi	r4, [r1], -r4, lsl #12
   21734:	andle	r4, r8, r0, lsr r6
   21738:			; <UNDEFINED> instruction: 0xff96f7ff
   2173c:	strcc	fp, [r1, -r8, lsl #2]
   21740:			; <UNDEFINED> instruction: 0x4629e7f2
   21744:			; <UNDEFINED> instruction: 0xf7e54620
   21748:	ldrtmi	lr, [r8], -r2, lsr #18
   2174c:	svclt	0x0000bdf8
   21750:			; <UNDEFINED> instruction: 0x4604b510
   21754:	stmdavs	fp, {r0, r3, r4, r8, ip, sp, pc}^
   21758:	stmdavs	r9, {r0, r1, r3, r8, ip, sp, pc}
   2175c:	stmdavs	r0!, {r3, r4, r7, r8, r9, sl, lr}
   21760:	tstle	r0, r3, asr #24
   21764:			; <UNDEFINED> instruction: 0xf7e4bd10
   21768:			; <UNDEFINED> instruction: 0xf04fef6c
   2176c:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
   21770:	svclt	0x0000bd10
   21774:			; <UNDEFINED> instruction: 0x460eb5f8
   21778:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
   2177c:	vst1.8	{d20-d22}, [r1], r5
   21780:	stmdahi	r0, {r8, sp, lr}
   21784:	andcs	r4, r0, #24117248	; 0x1700000
   21788:	stmdb	lr, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2178c:	strmi	r1, [r4], -r3, asr #24
   21790:	stmdahi	fp!, {r2, r3, r4, ip, lr, pc}
   21794:	andeq	pc, r8, #35	; 0x23
   21798:	svclt	0x00082e02
   2179c:	andle	r2, r1, r2, lsl #20
   217a0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   217a4:	strtmi	r4, [r9], -ip, lsl #20
   217a8:			; <UNDEFINED> instruction: 0xf852447a
   217ac:			; <UNDEFINED> instruction: 0xf7e52023
   217b0:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
   217b4:			; <UNDEFINED> instruction: 0xf7e5d0f4
   217b8:	stmdavs	r3, {r1, r3, r5, r8, sl, fp, sp, lr, pc}
   217bc:			; <UNDEFINED> instruction: 0xf04f4620
   217c0:	ldrshtvs	r3, [fp], -pc
   217c4:	svc	0x003cf7e4
   217c8:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   217cc:	ldc	7, cr15, [lr, #-916]	; 0xfffffc6c
   217d0:	strtmi	r6, [r0], -r3, lsl #16
   217d4:	ldcllt	0, cr6, [r8, #236]!	; 0xec
   217d8:	muleq	r2, r4, sl
   217dc:	mvnsmi	lr, sp, lsr #18
   217e0:	bmi	c73228 <__read_chk@plt+0xc6bcfc>
   217e4:	blmi	c8db04 <__read_chk@plt+0xc865d8>
   217e8:	ldrbtmi	sl, [sl], #-3587	; 0xfffff1fd
   217ec:	ldmpl	r3, {sl, sp}^
   217f0:	movtls	r6, #22555	; 0x581b
   217f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   217f8:	andhi	pc, r0, r6, asr #17
   217fc:			; <UNDEFINED> instruction: 0xb3216074
   21800:	svcvs	0x0080f5b0
   21804:	svclt	0x00284607
   21808:	andsle	r2, pc, #22
   2180c:	vstmdbge	r4!, {d10-d11}
   21810:	svcmi	0x0004f843
   21814:	mvnsle	r4, fp, lsr #5
   21818:	strcs	sl, [r0], #-3396	; 0xfffff2bc
   2181c:	svcmi	0x0004f843
   21820:	mvnsle	r4, fp, lsr #5
   21824:	addlt	r0, sp, #52953088	; 0x3280000
   21828:	stcge	15, cr11, [r5], {88}	; 0x58
   2182c:	strbeq	sp, [fp, -r9, lsr #8]!
   21830:			; <UNDEFINED> instruction: 0xf1b8d417
   21834:			; <UNDEFINED> instruction: 0xf1070f00
   21838:	bge	961844 <__read_chk@plt+0x95a318>
   2183c:	svclt	0x00b84621
   21840:	movwcs	r2, #1536	; 0x600
   21844:			; <UNDEFINED> instruction: 0xf7e59600
   21848:	andcs	lr, r0, lr, lsl sl
   2184c:	blmi	5f40b4 <__read_chk@plt+0x5ecb88>
   21850:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21854:	blls	117b8c4 <__read_chk@plt+0x1174398>
   21858:	qsuble	r4, sl, r2
   2185c:	pop	{r1, r2, r6, ip, sp, pc}
   21860:			; <UNDEFINED> instruction: 0x463881f0
   21864:	bl	ff6df800 <__read_chk@plt+0xff6d82d4>
   21868:			; <UNDEFINED> instruction: 0xf007ab46
   2186c:	bl	e1cf0 <__read_chk@plt+0xda7c4>
   21870:	movwcs	r0, #4224	; 0x1080
   21874:			; <UNDEFINED> instruction: 0xf850408b
   21878:	tstmi	r3, #132, 24	; 0x8400
   2187c:	stccc	8, cr15, [r4], {64}	; 0x40
   21880:			; <UNDEFINED> instruction: 0x4638e7d7
   21884:			; <UNDEFINED> instruction: 0xf7e5ac05
   21888:			; <UNDEFINED> instruction: 0xf007ebca
   2188c:	movwcs	r0, #4383	; 0x111f
   21890:			; <UNDEFINED> instruction: 0xf854408b
   21894:	tstmi	r3, #32
   21898:	eorcc	pc, r0, r4, asr #16
   2189c:	strble	r0, [r8, #1899]	; 0x76b
   218a0:			; <UNDEFINED> instruction: 0xf7e5e7df
   218a4:	svclt	0x0000e898
   218a8:	andeq	r5, r4, r6, asr r0
   218ac:	andeq	r0, r0, r0, asr r7
   218b0:	strdeq	r4, [r4], -r0
   218b4:			; <UNDEFINED> instruction: 0xf6486902
   218b8:			; <UNDEFINED> instruction: 0xf6c941c0
   218bc:			; <UNDEFINED> instruction: 0x46033191
   218c0:	andcc	r6, r1, #193	; 0xc1
   218c4:	tstvs	sl, r8, lsl #12
   218c8:	svclt	0x00004770
   218cc:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   218d0:	ldrlt	r4, [r0, #-1555]!	; 0xfffff9ed
   218d4:	cfldrsmi	mvf4, [r4, #-1008]	; 0xfffffc10
   218d8:	strmi	fp, [r4], -r3, lsl #1
   218dc:	strbtmi	r4, [sl], -r8, lsl #12
   218e0:			; <UNDEFINED> instruction: 0xf85c4621
   218e4:	stmdavs	sp!, {r0, r2, ip, lr}
   218e8:			; <UNDEFINED> instruction: 0xf04f9501
   218ec:	strcs	r0, [r0, #1280]	; 0x500
   218f0:	ldrmi	r9, [r8, r0, lsl #10]
   218f4:	blls	4fe7c <__read_chk@plt+0x48950>
   218f8:	stmdale	r9, {r0, r1, r3, r5, r7, r9, lr}
   218fc:	blmi	2b4130 <__read_chk@plt+0x2acc04>
   21900:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21904:	blls	7b974 <__read_chk@plt+0x74448>
   21908:	qaddle	r4, sl, r9
   2190c:	ldclt	0, cr11, [r0, #-12]!
   21910:	smlabbcs	r0, r0, r2, r2
   21914:			; <UNDEFINED> instruction: 0xf7e44620
   21918:	movwcs	lr, #3604	; 0xe14
   2191c:	strb	r8, [sp, r3, lsr #32]!
   21920:	ldmda	r8, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21924:	andeq	r4, r4, ip, ror #30
   21928:	andeq	r0, r0, r0, asr r7
   2192c:	andeq	r4, r4, r0, asr #30
   21930:	movwcs	fp, #17648	; 0x44f0
   21934:	sbclt	r6, r2, #20, 16	; 0x140000
   21938:	vmov.i8	d20, #137	; 0x89
   2193c:	ldrbtmi	r2, [lr], #-7
   21940:	rsbmi	r4, sl, r5, lsr #12
   21944:	blcc	67a28 <__read_chk@plt+0x604fc>
   21948:	ldrcs	lr, [r5, #-2639]	; 0xfffff5b1
   2194c:	vmov.i16	<illegal reg q7.5>, #9728	; 0x2600
   21950:	umlalsvc	pc, r4, r7, r8	; <UNPREDICTABLE>
   21954:	umlalscs	pc, r4, r2, r8	; <UNPREDICTABLE>
   21958:	andeq	lr, r0, #532480	; 0x82000
   2195c:	andeq	lr, r7, r2, lsl #21
   21960:	b	1056124 <__read_chk@plt+0x104ebf8>
   21964:	sfmmi	f2, 4, [pc, #-8]	; 21964 <__read_chk@plt+0x1a438>
   21968:	vmlal.u<illegal width 8>	<illegal reg q13.5>, d17, d3[2]
   2196c:	ldrbtmi	r2, [sp], #-263	; 0xfffffef9
   21970:	mulcs	r4, r2, r2
   21974:	stmdane	lr!, {r0, r1, r5, r6, lr}^
   21978:	b	13ef984 <__read_chk@plt+0x13e8458>
   2197c:	blx	156a9d4 <__read_chk@plt+0x15634a8>
   21980:			; <UNDEFINED> instruction: 0xf896f383
   21984:			; <UNDEFINED> instruction: 0xf89360b4
   21988:	b	fe0edc60 <__read_chk@plt+0xfe0e6734>
   2198c:	b	fe0e2598 <__read_chk@plt+0xfe0db06c>
   21990:	mvnle	r0, r6, lsl #2
   21994:	movwcs	lr, #14913	; 0x3a41
   21998:	addslt	fp, r8, #240, 24	; 0xf000
   2199c:			; <UNDEFINED> instruction: 0x47701a10
   219a0:	strdeq	sp, [r2], -lr
   219a4:	andeq	sp, r2, lr, asr #17
   219a8:	ldrlt	r2, [r0, #-728]	; 0xfffffd28
   219ac:	strmi	r4, [r8], -r4, lsl #12
   219b0:			; <UNDEFINED> instruction: 0xf7e42100
   219b4:	stmdavs	r2!, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
   219b8:			; <UNDEFINED> instruction: 0xf892b162
   219bc:	strmi	r1, [r3], -r1, asr #11
   219c0:	tstcs	r1, r9, lsl #18
   219c4:			; <UNDEFINED> instruction: 0xf89260c1
   219c8:			; <UNDEFINED> instruction: 0xb11a25b0
   219cc:			; <UNDEFINED> instruction: 0xf04268da
   219d0:	sbcsvs	r0, sl, r2, lsl #4
   219d4:	svclt	0x0000bd10
   219d8:	ldrtcc	pc, [r0], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   219dc:	ldrlt	r2, [r0, #-728]	; 0xfffffd28
   219e0:	blx	b321a <__read_chk@plt+0xabcee>
   219e4:			; <UNDEFINED> instruction: 0xf8d30303
   219e8:	blcs	1aeac0 <__read_chk@plt+0x1a7594>
   219ec:			; <UNDEFINED> instruction: 0xf8d0d012
   219f0:	blcc	ae008 <__read_chk@plt+0xa6adc>
   219f4:	svclt	0x00882b07
   219f8:	stmdble	r2, {sp}
   219fc:	andle	r2, pc, r1, lsl #24
   21a00:	bmi	310e48 <__read_chk@plt+0x30991c>
   21a04:	ldrbtmi	r2, [sl], #-3073	; 0xfffff3ff
   21a08:	orreq	lr, r3, #2048	; 0x800
   21a0c:			; <UNDEFINED> instruction: 0x01b4f8d3
   21a10:	strd	sp, [r5], -r6
   21a14:	sbceq	pc, r4, #208, 16	; 0xd00000
   21a18:	ldrmi	r6, [r8, r3, lsl #20]
   21a1c:	mvnle	r2, r1, lsl #24
   21a20:			; <UNDEFINED> instruction: 0xf0000043
   21a24:			; <UNDEFINED> instruction: 0xf0030004
   21a28:	tstmi	r8, #134217728	; 0x8000000
   21a2c:	svclt	0x0000bd10
   21a30:	andeq	sp, r2, r6, lsr r8
   21a34:	movwcc	r6, #6155	; 0x180b
   21a38:	stmdavs	r3, {r1, r3, r5, ip, lr, pc}^
   21a3c:			; <UNDEFINED> instruction: 0x460db570
   21a40:	teqlt	r3, r4, lsl #12
   21a44:	strtmi	r6, [r8], -r1, lsl #16
   21a48:	stmiblt	r0, {r3, r4, r7, r8, r9, sl, lr}
   21a4c:	movwcc	r6, #6187	; 0x182b
   21a50:	ldmib	r4, {r1, r2, r3, ip, lr, pc}^
   21a54:	bvs	8af280 <__read_chk@plt+0x8a7d54>
   21a58:	andle	r4, fp, #805306379	; 0x3000000b
   21a5c:	rsbvs	r1, r1, #22784	; 0x5900
   21a60:	andcs	r6, r0, ip, lsr #16
   21a64:	mvnscc	pc, pc, asr #32
   21a68:	eormi	pc, r3, r2, asr #16
   21a6c:	ldcllt	0, cr6, [r0, #-164]!	; 0xffffff5c
   21a70:	ldcllt	0, cr2, [r0, #-0]
   21a74:			; <UNDEFINED> instruction: 0x46100076
   21a78:	svclt	0x00382e04
   21a7c:	adcseq	r2, r1, r4, lsl #12
   21a80:	cdp	7, 9, cr15, cr12, cr4, {7}
   21a84:			; <UNDEFINED> instruction: 0xb1284602
   21a88:	eorvs	r6, r0, #405504	; 0x63000
   21a8c:	strb	r6, [r5, r6, lsr #5]!
   21a90:	ldrbmi	r2, [r0, -r0]!
   21a94:	bl	feedfa30 <__read_chk@plt+0xfeed8504>
   21a98:	ldcllt	8, cr6, [r0, #-0]
   21a9c:			; <UNDEFINED> instruction: 0x4605b538
   21aa0:			; <UNDEFINED> instruction: 0xf7e4460c
   21aa4:	bllt	165c64c <__read_chk@plt+0x1655120>
   21aa8:	orrvc	pc, r0, r4, lsl #10
   21aac:	addvc	pc, r0, r5, lsl #10
   21ab0:	b	ff85fa48 <__read_chk@plt+0xff85851c>
   21ab4:			; <UNDEFINED> instruction: 0xf8d5bb20
   21ab8:			; <UNDEFINED> instruction: 0xf8d42200
   21abc:	addsmi	r3, sl, #0, 4
   21ac0:	tstle	lr, #2162688	; 0x210000
   21ac4:	andcs	pc, r4, #13959168	; 0xd50000
   21ac8:	andcc	pc, r4, #212, 16	; 0xd40000
   21acc:	ldmdale	sl, {r1, r3, r4, r7, r9, lr}
   21ad0:			; <UNDEFINED> instruction: 0xf8d5d317
   21ad4:			; <UNDEFINED> instruction: 0xf8d42208
   21ad8:	addsmi	r3, sl, #8, 4	; 0x80000000
   21adc:	tstle	r0, #1245184	; 0x130000
   21ae0:	andcs	pc, ip, #13959168	; 0xd50000
   21ae4:	andcc	pc, ip, #212, 16	; 0xd40000
   21ae8:	stmdale	ip, {r1, r3, r4, r7, r9, lr}
   21aec:			; <UNDEFINED> instruction: 0xf8d5d309
   21af0:			; <UNDEFINED> instruction: 0xf8d42210
   21af4:	addsmi	r3, sl, #16, 4
   21af8:	svclt	0x0034d805
   21afc:	andcs	r2, r0, r1
   21b00:	andcs	fp, r1, r8, lsr sp
   21b04:			; <UNDEFINED> instruction: 0xf04fbd38
   21b08:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
   21b0c:	stmdahi	sl, {r0, r1, fp, pc}
   21b10:			; <UNDEFINED> instruction: 0xd10b1a9b
   21b14:	stmdahi	sl, {r0, r1, r6, fp, pc}^
   21b18:			; <UNDEFINED> instruction: 0xd1071a9b
   21b1c:	stmhi	sl, {r0, r1, r7, fp, pc}
   21b20:			; <UNDEFINED> instruction: 0xd1031a9b
   21b24:	andcc	r3, r6, r6, lsl #2
   21b28:	blt	fe8dfac0 <__read_chk@plt+0xfe8d8594>
   21b2c:			; <UNDEFINED> instruction: 0x47704618
   21b30:	svcmi	0x00f0e92d
   21b34:	stmdami	r6, {r0, r1, r2, r9, sl, lr}^
   21b38:	blmi	11b33b0 <__read_chk@plt+0x11abe84>
   21b3c:	ldrbtmi	r2, [r8], #-2561	; 0xfffff5ff
   21b40:	stmiapl	r3, {r0, r1, r5, r7, ip, sp, pc}^
   21b44:			; <UNDEFINED> instruction: 0x9321681b
   21b48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21b4c:	bcs	755cc4 <__read_chk@plt+0x74e798>
   21b50:	andscs	fp, r6, r8, lsl pc
   21b54:	stmdbgt	pc, {r1, r3, r4, r5, r8, ip, lr, pc}	; <UNPREDICTABLE>
   21b58:			; <UNDEFINED> instruction: 0xf8b4ae03
   21b5c:	strcs	ip, [sl, #-302]	; 0xfffffed2
   21b60:	andpl	pc, r4, sp, lsr #17
   21b64:	ldc2	10, cr15, [ip], {156}	; 0x9c	; <UNPREDICTABLE>
   21b68:	andgt	pc, r6, sp, lsr #17
   21b6c:	andeq	lr, pc, r6, lsl #17
   21b70:	stmdavs	r6!, {r9, sp}
   21b74:			; <UNDEFINED> instruction: 0xf0169207
   21b78:	andls	r0, r2, #2097152	; 0x200000
   21b7c:	blmi	dd6048 <__read_chk@plt+0xdceb1c>
   21b80:			; <UNDEFINED> instruction: 0x46b246b1
   21b84:			; <UNDEFINED> instruction: 0xf853447b
   21b88:	strbmi	r8, [r0], -r5, lsr #32
   21b8c:			; <UNDEFINED> instruction: 0xf7e53020
   21b90:			; <UNDEFINED> instruction: 0x4683e9ba
   21b94:	stmdacs	r0, {r3, r4, r5, sp, lr}
   21b98:	eorcs	sp, r0, #86	; 0x56
   21b9c:			; <UNDEFINED> instruction: 0xf7e42100
   21ba0:	ldmib	r4, {r4, r6, r7, sl, fp, sp, lr, pc}^
   21ba4:	stmdbge	r1, {r1, r8, r9, ip, sp, lr}
   21ba8:	eoreq	pc, r0, fp, lsl #2
   21bac:			; <UNDEFINED> instruction: 0xf8cb4642
   21bb0:	stmib	fp, {r2, ip, lr}^
   21bb4:			; <UNDEFINED> instruction: 0xf7e57302
   21bb8:	stmib	fp, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}^
   21bbc:	bllt	fedc1bd4 <__read_chk@plt+0xfedba6a8>
   21bc0:	ldrbtcc	pc, [r0], #2260	; 0x8d4	; <UNPREDICTABLE>
   21bc4:	movwcc	r2, #4096	; 0x1000
   21bc8:	ldrbtcc	pc, [r0], #2244	; 0x8c4	; <UNPREDICTABLE>
   21bcc:	blmi	874460 <__read_chk@plt+0x86cf34>
   21bd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21bd4:	blls	87bc44 <__read_chk@plt+0x874718>
   21bd8:	teqle	r3, sl, asr r0
   21bdc:	pop	{r0, r1, r5, ip, sp, pc}
   21be0:			; <UNDEFINED> instruction: 0xf8948ff0
   21be4:			; <UNDEFINED> instruction: 0xf50431e8
   21be8:	stmdblt	fp, {r2, r4, r5, r6, r7, r9, fp, ip, sp, lr}
   21bec:	beq	a5e004 <__read_chk@plt+0xa56ad8>
   21bf0:			; <UNDEFINED> instruction: 0xf7e54650
   21bf4:	blmi	6dc234 <__read_chk@plt+0x6d4d08>
   21bf8:			; <UNDEFINED> instruction: 0xf853447b
   21bfc:	strmi	r8, [r1], r5, lsr #32
   21c00:	andeq	pc, r1, r8, lsl #2
   21c04:	strb	r4, [r1, r8, asr #8]
   21c08:	strcs	r6, [r2, #-2086]	; 0xfffff7da
   21c0c:			; <UNDEFINED> instruction: 0xf8b4680a
   21c10:			; <UNDEFINED> instruction: 0xf016312e
   21c14:			; <UNDEFINED> instruction: 0xf8ad0602
   21c18:	blt	16f5c30 <__read_chk@plt+0x16ee704>
   21c1c:			; <UNDEFINED> instruction: 0xf8ad9202
   21c20:			; <UNDEFINED> instruction: 0xf04f3006
   21c24:	stmib	sp, {r9}^
   21c28:	adcle	r2, r8, r3, lsl #4
   21c2c:			; <UNDEFINED> instruction: 0xf108e7d9
   21c30:			; <UNDEFINED> instruction: 0xf1090020
   21c34:	ldrbmi	r0, [r8], #-513	; 0xfffffdff
   21c38:			; <UNDEFINED> instruction: 0xf7e54651
   21c3c:			; <UNDEFINED> instruction: 0xf8cbe93a
   21c40:			; <UNDEFINED> instruction: 0xe7bd0018
   21c44:	cdp	7, 12, cr15, cr6, cr4, {7}
   21c48:	b	ff85fbe4 <__read_chk@plt+0xff8586b8>
   21c4c:	ldr	r6, [sp, r0, lsl #16]!
   21c50:	andeq	r4, r4, r2, lsl #26
   21c54:	andeq	r0, r0, r0, asr r7
   21c58:			; <UNDEFINED> instruction: 0x0002d6b8
   21c5c:	andeq	r4, r4, r0, ror ip
   21c60:	andeq	sp, r2, r4, asr #12
   21c64:			; <UNDEFINED> instruction: 0x4616b5f0
   21c68:	addslt	r4, r1, fp, lsr #20
   21c6c:	strmi	r4, [r5], -fp, lsr #22
   21c70:	stmdahi	ip, {r1, r3, r4, r5, r6, sl, lr}
   21c74:	stccs	8, cr5, [r2], {211}	; 0xd3
   21c78:	movwls	r6, #63515	; 0xf81b
   21c7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21c80:	stccs	0, cr13, [sl], {17}
   21c84:	tstcc	r8, r8, lsl #30
   21c88:	stccs	0, cr13, [r1], {14}
   21c8c:	andscs	fp, r6, r8, lsl pc
   21c90:	bmi	915d1c <__read_chk@plt+0x90e7f0>
   21c94:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   21c98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21c9c:	subsmi	r9, sl, pc, lsl #22
   21ca0:	andslt	sp, r1, r8, lsr r1
   21ca4:	strdcc	fp, [r4, -r0]
   21ca8:	strtmi	sl, [r0], -r3, lsl #30
   21cac:	ldrtmi	r2, [sl], -pc, lsr #6
   21cb0:	b	ffedfc48 <__read_chk@plt+0xffed871c>
   21cb4:	bmi	70e1dc <__read_chk@plt+0x706cb0>
   21cb8:	ldrtmi	r4, [r0], -fp, lsr #12
   21cbc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   21cc0:			; <UNDEFINED> instruction: 0xf7e49700
   21cc4:	andcs	lr, r0, ip, ror #23
   21cc8:			; <UNDEFINED> instruction: 0xf7e5e7e3
   21ccc:	stmdavs	r0, {r5, r7, r9, fp, sp, lr, pc}
   21cd0:	rscsle	r2, r0, r0, lsl #16
   21cd4:	stmvc	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   21cd8:	stclne	12, cr1, [fp], {143}	; 0x8f
   21cdc:			; <UNDEFINED> instruction: 0xf64fb168
   21ce0:			; <UNDEFINED> instruction: 0xf6cf74fe
   21ce4:	bne	193f0e8 <__read_chk@plt+0x1937bbc>
   21ce8:	and	r3, r1, pc, ror #2
   21cec:	andle	r4, pc, fp, lsl #5
   21cf0:			; <UNDEFINED> instruction: 0xf8131918
   21cf4:	bcs	2c900 <__read_chk@plt+0x253d4>
   21cf8:	bmi	3164e0 <__read_chk@plt+0x30efb4>
   21cfc:	andls	r4, r0, fp, lsr #12
   21d00:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   21d04:	smladxls	r1, r0, r6, r4
   21d08:	bl	ff25fca0 <__read_chk@plt+0xff258774>
   21d0c:	strb	r2, [r0, r0]
   21d10:	ldrb	r2, [r2, ip, rrx]!
   21d14:	cdp	7, 5, cr15, cr14, cr4, {7}
   21d18:	ldrdeq	r4, [r4], -r0
   21d1c:	andeq	r0, r0, r0, asr r7
   21d20:	andeq	r4, r4, sl, lsr #23
   21d24:	andeq	fp, r2, lr, ror #12
   21d28:	andeq	ip, r2, r6, lsl ip
   21d2c:	stmdavs	sl, {r0, r1, fp, sp, lr}
   21d30:			; <UNDEFINED> instruction: 0xd1051a9b
   21d34:	stmdavs	fp, {r1, r6, fp, sp, lr}^
   21d38:	ldrdle	r1, [r1, -r3]
   21d3c:	andle	r2, r1, r1, lsl #20
   21d40:			; <UNDEFINED> instruction: 0x47704618
   21d44:	andcc	r3, r8, r8, lsl #2
   21d48:			; <UNDEFINED> instruction: 0xf7e52214
   21d4c:	svclt	0x0000bac3
   21d50:			; <UNDEFINED> instruction: 0xf7e4b508
   21d54:	mcrrne	9, 12, lr, r3, cr4	; <UNPREDICTABLE>
   21d58:	stmdacs	r1, {r0, r1, r2, ip, lr, pc}
   21d5c:	sbcmi	pc, r5, r8, asr #12
   21d60:	addscc	pc, r1, r9, asr #13
   21d64:	andcs	fp, r0, r8, lsl #30
   21d68:			; <UNDEFINED> instruction: 0xf7e5bd08
   21d6c:	stmdavs	r0, {r4, r6, r9, fp, sp, lr, pc}
   21d70:	svclt	0x0000bd08
   21d74:			; <UNDEFINED> instruction: 0x4606b570
   21d78:	strcs	r4, [r0], #-3359	; 0xfffff2e1
   21d7c:	ldrbtmi	r4, [sp], #-2847	; 0xfffff4e1
   21d80:	ldrcc	r4, [r0, #-1147]!	; 0xfffffb85
   21d84:	strcc	lr, [r1], #-4
   21d88:	andle	r2, fp, sl, lsl ip
   21d8c:	blcc	15fee8 <__read_chk@plt+0x1589bc>
   21d90:			; <UNDEFINED> instruction: 0x46184631
   21d94:	rscsle	r2, r6, r0, lsl #22
   21d98:	stmdb	ip!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21d9c:	mvnsle	r2, r0, lsl #16
   21da0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   21da4:	andcs	r4, r6, #360448	; 0x58000
   21da8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   21dac:	svc	0x002cf7e4
   21db0:	ldmdbmi	r4, {r4, r6, r7, r8, ip, sp, pc}
   21db4:	ldrtmi	r2, [r0], -r8, lsl #4
   21db8:			; <UNDEFINED> instruction: 0xf7e44479
   21dbc:	lsrslt	lr, r6, #30
   21dc0:	andcs	r4, r9, #278528	; 0x44000
   21dc4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   21dc8:	svc	0x001ef7e4
   21dcc:	stmdbmi	pc, {r3, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   21dd0:	andcs	r4, r4, #48, 12	; 0x3000000
   21dd4:			; <UNDEFINED> instruction: 0xf7e44479
   21dd8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
   21ddc:			; <UNDEFINED> instruction: 0xf04fbf14
   21de0:	ldrcs	r3, [r3], #-1279	; 0xfffffb01
   21de4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   21de8:	strtmi	r2, [r0], -ip, lsl #8
   21dec:	strcs	fp, [sp], #-3440	; 0xfffff290
   21df0:	strcs	lr, [lr], #-2006	; 0xfffff82a
   21df4:	svclt	0x0000e7d4
   21df8:	andeq	r4, r4, r6, lsr #11
   21dfc:			; <UNDEFINED> instruction: 0x00024cbc
   21e00:	andeq	ip, r2, sl, ror fp
   21e04:	andeq	ip, r2, r4, ror fp
   21e08:	andeq	ip, r2, r2, ror fp
   21e0c:	andeq	ip, r2, r0, ror fp
   21e10:			; <UNDEFINED> instruction: 0x4605b538
   21e14:	strcs	r6, [r0], #-2627	; 0xfffff5bd
   21e18:	bvs	a4e34c <__read_chk@plt+0xa46e20>
   21e1c:	bl	336c8 <__read_chk@plt+0x2c19c>
   21e20:	strcc	r0, [r1], #-132	; 0xffffff7c
   21e24:	ldc2	7, cr15, [r4], {255}	; 0xff
   21e28:	addsmi	r6, ip, #438272	; 0x6b000
   21e2c:	strcs	sp, [r0], #-1013	; 0xfffffc0b
   21e30:	rsbvs	r6, ip, #40, 20	; 0x28000
   21e34:	stmdb	r0, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21e38:	adcvs	r6, ip, #44, 4	; 0xc0000002
   21e3c:	svclt	0x0000bd38
   21e40:	blmi	7b46bc <__read_chk@plt+0x7ad190>
   21e44:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   21e48:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   21e4c:	strbtmi	r4, [r8], -r5, lsl #12
   21e50:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   21e54:			; <UNDEFINED> instruction: 0xf04f9301
   21e58:			; <UNDEFINED> instruction: 0xf7e50300
   21e5c:			; <UNDEFINED> instruction: 0x3001e9b0
   21e60:	stmdavs	r9!, {r2, ip, lr, pc}
   21e64:	adcsmi	r9, r1, #0, 28
   21e68:	eorvs	sp, lr, fp, lsl #22
   21e6c:	blmi	4f46c4 <__read_chk@plt+0x4ed198>
   21e70:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   21e74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21e78:	subsmi	r9, sl, r1, lsl #22
   21e7c:	andlt	sp, r2, r5, lsl r1
   21e80:			; <UNDEFINED> instruction: 0x4630bd70
   21e84:	bl	10dfe1c <__read_chk@plt+0x10d88f0>
   21e88:	blvc	29d50c <__read_chk@plt+0x295fe0>
   21e8c:	cdp	8, 11, cr6, cr4, cr2, {1}
   21e90:	vsqrt.f64	d16, d7
   21e94:	svclt	0x004afa10
   21e98:	blvc	ff05da94 <__read_chk@plt+0xff056568>
   21e9c:	orrsvc	pc, r6, #1325400064	; 0x4f000000
   21ea0:	bcc	fe45d704 <__read_chk@plt+0xfe4561d8>
   21ea4:	eorvs	r4, r3, r3, lsl r4
   21ea8:			; <UNDEFINED> instruction: 0xf7e4e7df
   21eac:	svclt	0x0000ed94
   21eb0:	andeq	r0, r0, r0
   21eb4:	rsbsmi	ip, r2, r0
   21eb8:	strdeq	r4, [r4], -ip
   21ebc:	andeq	r0, r0, r0, asr r7
   21ec0:	ldrdeq	r4, [r4], -r0
   21ec4:			; <UNDEFINED> instruction: 0xf0114602
   21ec8:	andle	r0, r3, r1
   21ecc:	ldrhcc	pc, [r0], #-130	; 0xffffff7e	; <UNPREDICTABLE>
   21ed0:	addslt	fp, r8, #372736	; 0x5b000
   21ed4:	strle	r0, [r4, #-1931]	; 0xfffff875
   21ed8:	ldrhcc	pc, [r2], #-130	; 0xffffff7e	; <UNPREDICTABLE>
   21edc:	blx	450850 <__read_chk@plt+0x449324>
   21ee0:	strbeq	pc, [fp, -r3, lsl #1]	; <UNPREDICTABLE>
   21ee4:			; <UNDEFINED> instruction: 0xf8b2d504
   21ee8:	blt	16ee040 <__read_chk@plt+0x16e6b14>
   21eec:			; <UNDEFINED> instruction: 0xf083fa10
   21ef0:	strle	r0, [r4, #-1803]	; 0xfffff8f5
   21ef4:	ldrhcc	pc, [r6], #-130	; 0xffffff7e	; <UNPREDICTABLE>
   21ef8:	blx	45086c <__read_chk@plt+0x449340>
   21efc:	ldrbmi	pc, [r0, -r3, lsl #1]!	; <UNPREDICTABLE>
   21f00:			; <UNDEFINED> instruction: 0x460db5f8
   21f04:	ldrmi	r4, [ip], -fp, lsr #5
   21f08:	strtmi	r4, [r6], #-1558	; 0xfffff9ea
   21f0c:			; <UNDEFINED> instruction: 0x461a4611
   21f10:	strtmi	fp, [sl], -r8, lsr #30
   21f14:			; <UNDEFINED> instruction: 0xf7e44607
   21f18:			; <UNDEFINED> instruction: 0xf816ebd8
   21f1c:	blcs	bb0f28 <__read_chk@plt+0xba99fc>
   21f20:	strtmi	fp, [r0], -r8, lsl #30
   21f24:	adcmi	sp, ip, #5
   21f28:	andeq	pc, r1, r4, lsl #2
   21f2c:			; <UNDEFINED> instruction: 0x232ebf3c
   21f30:			; <UNDEFINED> instruction: 0xb12d553b
   21f34:	movwcs	r3, #3329	; 0xd01
   21f38:	svclt	0x00284285
   21f3c:	ldrbpl	r4, [fp, #-1541]!	; 0xfffff9fb
   21f40:	svclt	0x0000bdf8
   21f44:			; <UNDEFINED> instruction: 0xf640b508
   21f48:	blmi	17e840 <__read_chk@plt+0x177314>
   21f4c:	stmdami	r6, {r0, r2, r8, fp, lr}
   21f50:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   21f54:	mvnvc	pc, #12582912	; 0xc00000
   21f58:			; <UNDEFINED> instruction: 0xf7e44478
   21f5c:	svclt	0x0000ec5e
   21f60:	andeq	sp, r2, ip, ror #5
   21f64:	strdeq	ip, [r2], -sl
   21f68:	andeq	ip, r2, r8, lsl #20
   21f6c:	strlt	r2, [r8, #-2323]	; 0xfffff6ed
   21f70:	andcs	sp, r0, #114688	; 0x1c000
   21f74:	andvs	r3, r2, r4, lsl r9
   21f78:	andne	lr, r3, #192, 18	; 0x300000
   21f7c:	tsthi	r2, r2, lsl #2
   21f80:			; <UNDEFINED> instruction: 0xf7ffbd08
   21f84:	svclt	0x0000ffdf
   21f88:	vrshl.s8	d27, d8, d1
   21f8c:	blmi	162860 <__read_chk@plt+0x15b334>
   21f90:	stmdami	r6, {r0, r2, r8, fp, lr}
   21f94:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   21f98:	mvnsvc	pc, #12582912	; 0xc00000
   21f9c:			; <UNDEFINED> instruction: 0xf7e44478
   21fa0:	svclt	0x0000ec3c
   21fa4:	andeq	sp, r2, r8, lsr #5
   21fa8:			; <UNDEFINED> instruction: 0x0002c9b6
   21fac:	andeq	ip, r2, ip, ror #19
   21fb0:	addlt	fp, r2, r0, lsr r4
   21fb4:	strmi	r4, [sp], -lr, lsl #24
   21fb8:	ldrmi	r9, [r1], -r1
   21fbc:	andcs	r4, r1, ip, ror r4
   21fc0:	orrseq	pc, r4, #4, 2
   21fc4:	strvc	pc, [r5], #-1284	; 0xfffffafc
   21fc8:	adcmi	lr, r3, #3
   21fcc:			; <UNDEFINED> instruction: 0xf853d00b
   21fd0:	addmi	r0, r5, #32, 30	; 0x80
   21fd4:	ldmvs	r8, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   21fd8:	rscsle	r2, r6, r0, lsl #16
   21fdc:	stmdals	r1, {r0, r1, r3, r4, r6, r8, fp, sp, lr}
   21fe0:	ldclt	0, cr11, [r0], #-8
   21fe4:			; <UNDEFINED> instruction: 0xf04f4718
   21fe8:	strdlt	r3, [r2], -pc	; <UNPREDICTABLE>
   21fec:			; <UNDEFINED> instruction: 0x4770bc30
   21ff0:	andeq	r4, r4, r8, ror #6
   21ff4:	msrvc	CPSR_fx, r0, lsl #10
   21ff8:			; <UNDEFINED> instruction: 0x4604b510
   21ffc:	eorvc	pc, r9, r0, lsl #10
   22000:			; <UNDEFINED> instruction: 0xff1ef7ff
   22004:	adcscc	pc, r8, #212, 16	; 0xd40000
   22008:	ldrcc	pc, [r8, #2259]!	; 0x8d3
   2200c:	svclt	0x00cc4298
   22010:	andcs	r2, r1, #0, 4
   22014:	sbcsvc	lr, r3, #335872	; 0x52000
   22018:	bne	651c70 <__read_chk@plt+0x64a744>
   2201c:	ldclt	0, cr2, [r0, #-4]
   22020:	ldrblt	fp, [r0, #944]!	; 0x3b0
   22024:	orrvc	pc, r2, #0, 10
   22028:	stmdbvc	r0, {r4, r6, r7, fp, ip, sp, lr, pc}^
   2202c:	cmnlt	r7, r0, lsl #4
   22030:	stcpl	8, cr15, [r4], {51}	; 0x33
   22034:	ldrmi	r3, [ip], -r1, lsl #4
   22038:	tstle	r4, r2, lsl #26
   2203c:			; <UNDEFINED> instruction: 0xf814780e
   22040:	adcmi	r5, lr, #4, 18	; 0x10000
   22044:	addsmi	sp, r7, #10
   22048:	orreq	pc, r4, #-1073741824	; 0xc0000000
   2204c:			; <UNDEFINED> instruction: 0xf8d0d1f0
   22050:	stmdacs	r0, {r2, r6, r8, fp}
   22054:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :128], r6
   22058:	ldcllt	0, cr5, [r0, #336]!	; 0x150
   2205c:			; <UNDEFINED> instruction: 0xf101784e
   22060:	ldmdavc	sp, {r0, r9, sl, fp}^
   22064:	stfeqd	f7, [r1], {3}
   22068:	mvnle	r4, lr, lsr #5
   2206c:	svcvs	0x0001f81e
   22070:	svcpl	0x0001f81c
   22074:	mvnle	r4, lr, lsr #5
   22078:	mulvs	r1, lr, r8
   2207c:	mulpl	r1, ip, r8
   22080:	mvnle	r4, lr, lsr #5
   22084:	stmdacs	r0, {r5, r6, fp, pc}
   22088:			; <UNDEFINED> instruction: 0xf44fbf08
   2208c:	ldcllt	0, cr5, [r0, #336]!	; 0x150
   22090:	subspl	pc, r4, pc, asr #8
   22094:	svclt	0x00004770
   22098:	ldrbmi	lr, [r0, sp, lsr #18]!
   2209c:	stmdbmi	r4, {r9, ip, sp, lr, pc}^
   220a0:			; <UNDEFINED> instruction: 0x8090f8df
   220a4:	strmi	r4, [lr], -r5, lsl #12
   220a8:	ldrbtmi	r4, [r8], #1559	; 0x617
   220ac:	beq	5e1f0 <__read_chk@plt+0x56cc4>
   220b0:			; <UNDEFINED> instruction: 0xf7e44630
   220b4:	mcrrne	13, 4, lr, r3, cr2
   220b8:	strmi	r4, [r1], -r4, lsl #12
   220bc:	andsle	r4, r7, r0, asr #12
   220c0:	blx	ff4e00c4 <__read_chk@plt+0xff4d8b98>
   220c4:			; <UNDEFINED> instruction: 0xf8d5b180
   220c8:	strbmi	r3, [fp, #-1096]	; 0xfffffbb8
   220cc:	andeq	pc, r1, #-1073741824	; 0xc0000000
   220d0:			; <UNDEFINED> instruction: 0xf8c5d205
   220d4:	andsvc	r2, ip, r8, asr #8
   220d8:	andge	pc, r0, r7, asr #17
   220dc:	andcs	lr, r0, r8, ror #15
   220e0:	eorsvs	r2, fp, ip, lsl #6
   220e4:			; <UNDEFINED> instruction: 0x87f0e8bd
   220e8:			; <UNDEFINED> instruction: 0x46204631
   220ec:	mcrr	7, 14, pc, lr, cr4	; <UNPREDICTABLE>
   220f0:	strbcc	pc, [r8], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   220f4:	strbeq	pc, [r4], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   220f8:	svclt	0x00081a18
   220fc:	rscsle	r6, r1, r8, lsr r0
   22100:	submi	pc, r4, #1342177280	; 0x50000000
   22104:	rscle	r4, sl, #805306377	; 0x30000009
   22108:	bcs	3fd1b8 <__read_chk@plt+0x3f5c8c>
   2210c:	mrrcne	8, 14, sp, r9, cr7
   22110:			; <UNDEFINED> instruction: 0xf8c52200
   22114:	andsvc	r1, sl, r8, asr #8
   22118:			; <UNDEFINED> instruction: 0xf8d56c2b
   2211c:			; <UNDEFINED> instruction: 0xf8d54444
   22120:	cfldrdne	mvd1, [lr], {72}	; 0x48
   22124:			; <UNDEFINED> instruction: 0xf845642e
   22128:			; <UNDEFINED> instruction: 0xf8c54023
   2212c:	eorsvs	r1, sl, r4, asr #8
   22130:	svclt	0x0000e7d8
   22134:	andeq	ip, r2, r6, lsl #18
   22138:	mvnsmi	lr, sp, lsr #18
   2213c:			; <UNDEFINED> instruction: 0xf8dd4616
   22140:	strmi	ip, [ip, #24]
   22144:	strmi	sp, [r7], -fp, lsl #18
   22148:	addcs	r4, r0, sl, lsl #12
   2214c:	b	13f93c4 <__read_chk@plt+0x13f1e98>
   22150:			; <UNDEFINED> instruction: 0xf1b81894
   22154:	andle	r0, r8, r3, lsl #30
   22158:	svceq	0x0000f1b8
   2215c:	strcs	sp, [r0], #-24	; 0xffffffe8
   22160:	andgt	pc, r0, r6, lsr #17
   22164:	pop	{r5, r9, sl, lr}
   22168:	stmdacc	r1, {r4, r5, r6, r7, r8, pc}
   2216c:	strcs	lr, [r4], #-2639	; 0xfffff5b1
   22170:	tsteq	r2, r3, lsl #22
   22174:	ldrbtpl	pc, [ip], #-1028	; 0xfffffbfc	; <UNPREDICTABLE>
   22178:	andeq	lr, r2, #172, 22	; 0x2b000
   2217c:	bcs	96540 <__read_chk@plt+0x8f014>
   22180:	stmdavc	r9, {r0, r2, r3, r5, r6, r7, ip, lr, pc}^
   22184:	andeq	lr, r4, #266240	; 0x41000
   22188:	ldrmi	r4, [r1], -r2, ror #10
   2218c:	ubfx	sp, lr, #7, #7
   22190:			; <UNDEFINED> instruction: 0xf0041c4d
   22194:	adclt	r0, sp, #1056964608	; 0x3f000000
   22198:	andeq	lr, r5, #172, 22	; 0x2b000
   2219c:	bicsle	r4, lr, #536870922	; 0x2000000a
   221a0:			; <UNDEFINED> instruction: 0x46221959
   221a4:	strtmi	r4, [r5], #-1592	; 0xfffff9c8
   221a8:	cdp	7, 8, cr15, cr2, cr4, {7}
   221ac:	andhi	pc, r4, r7, lsl #16
   221b0:	eorshi	r4, r5, r0, lsr #12
   221b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   221b8:	blmi	db4a94 <__read_chk@plt+0xdad568>
   221bc:	push	{r1, r3, r4, r5, r6, sl, lr}
   221c0:	strdlt	r4, [fp], r0
   221c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   221c8:			; <UNDEFINED> instruction: 0xf04f9309
   221cc:	stmdacs	r0, {r8, r9}
   221d0:	stmdavc	r3, {r4, r6, ip, lr, pc}
   221d4:	strmi	r4, [r5], -r8, lsl #13
   221d8:	suble	r2, r9, r0, lsl #22
   221dc:			; <UNDEFINED> instruction: 0xf10d4e2e
   221e0:			; <UNDEFINED> instruction: 0xf8df0a04
   221e4:			; <UNDEFINED> instruction: 0xf10db0b8
   221e8:	ldrbtmi	r0, [lr], #-2340	; 0xfffff6dc
   221ec:	ldrbtmi	r2, [fp], #1906	; 0x772
   221f0:	and	r4, r6, r4, asr r6
   221f4:	andsle	r4, r7, ip, asr #10
   221f8:	blvc	a0210 <__read_chk@plt+0x98ce4>
   221fc:	svcvc	0x0001f816
   22200:	ldrtmi	fp, [r9], -pc, lsr #2
   22204:			; <UNDEFINED> instruction: 0xf7e54658
   22208:	stmdacs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
   2220c:	strbmi	sp, [ip, #-498]	; 0xfffffe0e
   22210:	cmncs	r5, #-1610612736	; 0xa0000000
   22214:	blcc	a022c <__read_chk@plt+0x98d00>
   22218:			; <UNDEFINED> instruction: 0xf816e004
   2221c:			; <UNDEFINED> instruction: 0xf8043b01
   22220:	orrlt	r3, r3, r1, lsl #22
   22224:	mvnsle	r4, ip, asr #10
   22228:	andcs	r2, r0, ip, lsl #6
   2222c:	andcc	pc, r0, r8, asr #17
   22230:	blmi	634aa4 <__read_chk@plt+0x62d578>
   22234:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22238:	blls	27c2a8 <__read_chk@plt+0x274d7c>
   2223c:	qsuble	r4, sl, r5
   22240:	pop	{r0, r1, r3, ip, sp, pc}
   22244:	usub8mi	r8, r1, r0
   22248:			; <UNDEFINED> instruction: 0xf7e54628
   2224c:	stmdacs	r0, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
   22250:			; <UNDEFINED> instruction: 0xf7e4d1ee
   22254:	stmdavs	r3, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   22258:	blcs	5b3a70 <__read_chk@plt+0x5ac544>
   2225c:	ldmdbmi	r1, {r0, r2, r5, r6, r7, r8, ip, lr, pc}
   22260:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   22264:	ldmda	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22268:	mvnle	r2, r0, lsl #16
   2226c:	ldrb	r6, [ip, r3, lsr #16]
   22270:	bfi	r2, r6, #6, #21
   22274:	vqdmulh.s<illegal width 8>	d20, d0, d12
   22278:	stmdbmi	ip, {r0, r1, r9, ip, lr}
   2227c:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   22280:			; <UNDEFINED> instruction: 0xf5034479
   22284:	ldrbtmi	r7, [r8], #-1018	; 0xfffffc06
   22288:	b	ff1e0220 <__read_chk@plt+0xff1d8cf4>
   2228c:	bl	fe8e0224 <__read_chk@plt+0xfe8d8cf8>
   22290:	andeq	r4, r4, r4, lsl #13
   22294:	andeq	r0, r0, r0, asr r7
   22298:	andeq	ip, r2, sl, asr #23
   2229c:	ldrdeq	ip, [r2], -lr
   222a0:	andeq	r4, r4, ip, lsl #12
   222a4:	andeq	ip, r2, r2, asr fp
   222a8:			; <UNDEFINED> instruction: 0x0002cfbe
   222ac:	andeq	ip, r2, ip, asr #13
   222b0:	andeq	ip, r2, lr, lsr #14
   222b4:			; <UNDEFINED> instruction: 0x461db538
   222b8:	ldrmi	r2, [r4], -r0, lsl #6
   222bc:	stmib	r2, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   222c0:	blle	32c2c8 <__read_chk@plt+0x324d9c>
   222c4:	movwcs	fp, #3868	; 0xf1c
   222c8:	tstle	r7, fp, lsr #32
   222cc:			; <UNDEFINED> instruction: 0xf6482c00
   222d0:			; <UNDEFINED> instruction: 0xf6c943cc
   222d4:	svclt	0x00083391
   222d8:	eorvs	r2, fp, r6, lsl r3
   222dc:			; <UNDEFINED> instruction: 0xf7e4bd38
   222e0:	stmdavs	r3, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   222e4:	eorvs	r2, fp, r0
   222e8:	svclt	0x0000bd38
   222ec:			; <UNDEFINED> instruction: 0x460bb538
   222f0:	blmi	a0344 <__read_chk@plt+0x98e18>
   222f4:	strcs	fp, [r0], #-460	; 0xfffffe34
   222f8:	stclcs	0, cr14, [ip], #-4
   222fc:			; <UNDEFINED> instruction: 0xf813d00c
   22300:	strcc	r2, [r1], #-2817	; 0xfffff4ff
   22304:	mvnsle	r2, r0, lsl #20
   22308:	strtmi	r1, [r2], -r5, lsl #18
   2230c:	ldcl	7, cr15, [r0, #912]	; 0x390
   22310:	strtmi	r2, [r0], -r0, lsl #6
   22314:	ldclt	0, cr7, [r8, #-172]!	; 0xffffff54
   22318:	strbeq	pc, [ip, #-256]!	; 0xffffff00	; <UNPREDICTABLE>
   2231c:			; <UNDEFINED> instruction: 0xf7e44622
   22320:	movwcs	lr, #3528	; 0xdc8
   22324:	eorvc	r4, fp, r0, lsr #12
   22328:			; <UNDEFINED> instruction: 0x4605bd38
   2232c:	svclt	0x0000e7ed
   22330:	rscscc	pc, pc, pc, asr #32
   22334:	svclt	0x00004770
   22338:			; <UNDEFINED> instruction: 0x460db570
   2233c:	adcslt	r4, sl, lr, lsr #18
   22340:	ldrbtmi	r4, [r9], #-2606	; 0xfffff5d2
   22344:	stmdahi	ip!, {r0, r1, fp, pc}
   22348:	blne	738578 <__read_chk@plt+0x73104c>
   2234c:	eorsls	r6, r9, #1179648	; 0x120000
   22350:	andeq	pc, r0, #79	; 0x4f
   22354:	blcs	d6778 <__read_chk@plt+0xcf24c>
   22358:	blcs	2d6444 <__read_chk@plt+0x2cef18>
   2235c:	blcs	9639c <__read_chk@plt+0x8ee70>
   22360:			; <UNDEFINED> instruction: 0xf04fd021
   22364:	bmi	9af768 <__read_chk@plt+0x9a823c>
   22368:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   2236c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22370:	subsmi	r9, sl, r9, lsr fp
   22374:			; <UNDEFINED> instruction: 0x4620d13d
   22378:	ldcllt	0, cr11, [r0, #-232]!	; 0xffffff18
   2237c:	stmdahi	ip!, {r0, r1, r6, fp, pc}^
   22380:	blt	1950cf4 <__read_chk@plt+0x19497c8>
   22384:	adclt	fp, r4, #-1342177271	; 0xb0000009
   22388:	mvnle	r1, ip, lsl fp
   2238c:	stclne	13, cr1, [r3, #932]	; 0x3a4
   22390:	andseq	pc, r7, #0, 2
   22394:	svcmi	0x0001f813
   22398:	svceq	0x0001f811
   2239c:	mvnle	r1, r4, lsr #20
   223a0:			; <UNDEFINED> instruction: 0xd1f7429a
   223a4:	mcrge	7, 0, lr, cr1, cr15, {6}
   223a8:	ldrtmi	r1, [r0], -r1, lsl #25
   223ac:			; <UNDEFINED> instruction: 0xff9ef7ff
   223b0:	blcs	84464 <__read_chk@plt+0x7cf38>
   223b4:	stcne	15, cr11, [r9], #48	; 0x30
   223b8:	ldcge	6, cr4, [sp], {33}	; 0x21
   223bc:			; <UNDEFINED> instruction: 0xf7ff4620
   223c0:	qadd8mi	pc, r1, r5	; <UNPREDICTABLE>
   223c4:			; <UNDEFINED> instruction: 0xf7e44630
   223c8:			; <UNDEFINED> instruction: 0x4604eedc
   223cc:	stmdahi	r3, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   223d0:	blt	1704588 <__read_chk@plt+0x16fd05c>
   223d4:	addslt	fp, fp, #100, 20	; 0x64000
   223d8:	blne	74ee70 <__read_chk@plt+0x747944>
   223dc:	stmdavs	r2, {r0, r1, r6, r7, r8, ip, lr, pc}^
   223e0:	blt	4bc594 <__read_chk@plt+0x4b5068>
   223e4:	addsmi	fp, sl, #110592	; 0x1b000
   223e8:	svclt	0x008cd3bb
   223ec:	strcs	r2, [r0], #-1025	; 0xfffffbff
   223f0:			; <UNDEFINED> instruction: 0xf7e4e7b9
   223f4:	svclt	0x0000eaf0
   223f8:	strdeq	r4, [r4], -lr
   223fc:	andeq	r0, r0, r0, asr r7
   22400:	ldrdeq	r4, [r4], -r6
   22404:	blmi	c74ccc <__read_chk@plt+0xc6d7a0>
   22408:	ldrblt	r4, [r0, #1146]!	; 0x47a
   2240c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   22410:	mcrrvs	0, 8, fp, r0, cr9
   22414:	stcvs	7, cr2, [ip], #-0
   22418:	movwls	r6, #30747	; 0x781b
   2241c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22420:	movteq	pc, #49408	; 0xc100	; <UNPREDICTABLE>
   22424:	strtmi	r6, [fp], #-2314	; 0xfffff6f6
   22428:	ldrmi	r1, [ip], #-2596	; 0xfffff5dc
   2242c:	movwcc	lr, #10701	; 0x29cd
   22430:			; <UNDEFINED> instruction: 0xf10142a3
   22434:	svclt	0x003c0614
   22438:	movwcc	r1, #6464	; 0x1940
   2243c:	stmib	sp, {r2, sl, ip, pc}^
   22440:	svclt	0x00387705
   22444:	subvc	pc, ip, r0, lsl #17
   22448:	adcmi	sp, r3, #805306371	; 0x30000003
   2244c:	lfmne	f5, 3, [r8], {44}	; 0x2c
   22450:	andls	r4, r3, r1, lsr r6
   22454:	andsvc	r2, r8, r0
   22458:			; <UNDEFINED> instruction: 0xf7fea802
   2245c:	stmdals	r5, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   22460:	bmi	70e988 <__read_chk@plt+0x70745c>
   22464:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   22468:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2246c:	subsmi	r9, sl, r7, lsl #22
   22470:	andlt	sp, r9, r7, lsr #2
   22474:	ldmib	sp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   22478:	stmdbls	r4, {r1, r8, r9, sp}
   2247c:	blcc	a8ef0 <__read_chk@plt+0xa19c4>
   22480:	vsubl.u8	q10, d19, d10
   22484:	addslt	r2, fp, #117440512	; 0x7000000
   22488:	andsvc	sp, r4, lr
   2248c:	stmdbls	r2, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
   22490:	bne	14c8ca8 <__read_chk@plt+0x14c177c>
   22494:	stmdble	r7, {r0, r9, fp, sp}
   22498:	ldmib	sp, {r0, r1, r3, r6, ip, sp, lr}^
   2249c:	sfmvs	f1, 2, [fp], #-8
   224a0:	ldrmi	r1, [r3], #-2642	; 0xfffff5ae
   224a4:	ldrb	r6, [ip, fp, ror #8]
   224a8:	sbcmi	pc, r0, r8, asr #12
   224ac:	addscc	pc, r1, r9, asr #13
   224b0:	stmdage	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   224b4:			; <UNDEFINED> instruction: 0xf7ff9201
   224b8:	ldmib	sp, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   224bc:	bls	6f4d0 <__read_chk@plt+0x67fa4>
   224c0:			; <UNDEFINED> instruction: 0xf7e4e7c3
   224c4:	svclt	0x0000ea88
   224c8:	andeq	r4, r4, r8, lsr r4
   224cc:	andeq	r0, r0, r0, asr r7
   224d0:	ldrdeq	r4, [r4], -sl
   224d4:			; <UNDEFINED> instruction: 0xf7e4b508
   224d8:	stmdblt	r0, {r3, r6, sl, fp, sp, lr, pc}
   224dc:			; <UNDEFINED> instruction: 0xf7e4bd08
   224e0:	stmdavs	r0, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
   224e4:	svclt	0x0000bd08
   224e8:	ldrblt	r2, [r0, #2050]!	; 0x802
   224ec:	addlt	r4, r3, sp, lsl #12
   224f0:			; <UNDEFINED> instruction: 0x461e4614
   224f4:	stmdbcs	r6, {r0, r5, ip, lr, pc}
   224f8:			; <UNDEFINED> instruction: 0x4607d01c
   224fc:	eorcs	r4, r0, r9, lsl r6
   22500:	stcl	7, cr15, [r4], {228}	; 0xe4
   22504:	stmdavs	r2!, {r1, r2, r3, r4, fp, lr}
   22508:	bl	336f0 <__read_chk@plt+0x2c1c4>
   2250c:			; <UNDEFINED> instruction: 0xf8d70787
   22510:	mvnlt	r7, r4, lsr r2
   22514:	stccs	3, cr11, [sl, #-540]	; 0xfffffde4
   22518:	blmi	6d89a0 <__read_chk@plt+0x6d1474>
   2251c:	bmi	6b3710 <__read_chk@plt+0x6ac1e4>
   22520:	movwls	r4, #1584	; 0x630
   22524:	ldrtmi	r2, [fp], -r1, lsl #2
   22528:			; <UNDEFINED> instruction: 0xf7e3447a
   2252c:	stmdavs	r3!, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   22530:	eorvs	r3, r3, r1, lsl #6
   22534:	andlt	r2, r3, r0
   22538:	stmdbcs	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2253c:			; <UNDEFINED> instruction: 0x4619d0fa
   22540:			; <UNDEFINED> instruction: 0xf7e42020
   22544:	stmdavs	r3!, {r2, r5, r7, sl, fp, sp, lr, pc}
   22548:	svcmi	0x0010b99b
   2254c:			; <UNDEFINED> instruction: 0x4631447f
   22550:			; <UNDEFINED> instruction: 0xf7e4205b
   22554:	svccs	0x0000ec9c
   22558:	ldrd	sp, [sp], -sp	; <UNPREDICTABLE>
   2255c:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   22560:	streq	lr, [r5, #2817]	; 0xb01
   22564:	eorscc	pc, r4, #13959168	; 0xd50000
   22568:	bicsle	r2, r8, r0, lsl #22
   2256c:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   22570:	svcmi	0x0009e7d5
   22574:			; <UNDEFINED> instruction: 0xe7ce447f
   22578:	ldrbtmi	r4, [pc], #-3848	; 22580 <__read_chk@plt+0x1b054>
   2257c:	svclt	0x0000e7cb
   22580:	andeq	r3, r4, ip, lsl lr
   22584:	strdeq	ip, [r2], -r0
   22588:			; <UNDEFINED> instruction: 0x0002c4b4
   2258c:	andeq	ip, r2, r8, lsl #9
   22590:	andeq	r3, r4, r6, asr #27
   22594:	muleq	r2, lr, r7
   22598:	andeq	ip, r2, r0, ror #8
   2259c:	muleq	r2, r2, r7
   225a0:	ldrbmi	lr, [r0, sp, lsr #18]!
   225a4:	svcmi	0x004c460b
   225a8:	stclmi	0, cr11, [ip, #-536]	; 0xfffffde8
   225ac:	stmdbvs	lr, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   225b0:	ldmdbpl	sp!, {r0, r3, r7, r9, fp, pc}^
   225b4:	umaalmi	pc, pc, r2, r8	; <UNPREDICTABLE>
   225b8:	stmdavs	sp!, {r2, r3, r6, r8, ip, sp}
   225bc:			; <UNDEFINED> instruction: 0xf04f9505
   225c0:			; <UNDEFINED> instruction: 0xf8b30500
   225c4:	ldceq	0, cr8, [r5], #-88	; 0xffffffa8
   225c8:	ldmvs	pc, {r0, r2, r8, ip, sp, lr}^	; <UNPREDICTABLE>
   225cc:	stmiavs	r5, {r0, r4, sl, lr}^
   225d0:	andseq	pc, r4, #0, 2
   225d4:	movweq	pc, #61444	; 0xf004	; <UNPREDICTABLE>
   225d8:	b	11028f8 <__read_chk@plt+0x10fb3cc>
   225dc:	tsthi	r7, r6, lsl r3
   225e0:			; <UNDEFINED> instruction: 0xf6484415
   225e4:	andvs	r4, r3, r0, asr #15
   225e8:	andcs	r4, r0, r8, lsl #9
   225ec:	ldrcc	pc, [r1, r9, asr #13]
   225f0:	andls	r4, r0, #115343360	; 0x6e00000
   225f4:	andls	r9, r1, #8388608	; 0x800000
   225f8:	andls	r9, r3, r4
   225fc:	strmi	lr, [fp], -r8, asr #32
   22600:	blpl	e06d4 <__read_chk@plt+0xd91a8>
   22604:	ldrmi	fp, [r8, #2669]	; 0xa6d
   22608:	stmdble	r6, {r0, r2, r3, r5, r7, r9, ip, sp, pc}^
   2260c:	ldrmi	r1, [r8, #3275]	; 0xccb
   22610:	bls	98b24 <__read_chk@plt+0x915f8>
   22614:	stmdbeq	r4, {r0, r8, ip, sp, lr, pc}
   22618:	stmdahi	ip, {r1, r8, r9, fp, ip, pc}^
   2261c:	addsmi	r0, sl, #167936	; 0x29000
   22620:	svclt	0x003cba64
   22624:	movwls	r1, #7251	; 0x1c53
   22628:	svclt	0x0038b2a4
   2262c:	suble	r7, sp, #17
   22630:	rsclt	r9, sp, #1024	; 0x400
   22634:	addsmi	r9, r3, #8192	; 0x2000
   22638:	lfmne	f5, 3, [sl], {64}	; 0x40
   2263c:	andsvc	r9, sp, r1, lsl #4
   22640:	ldmib	sp, {r1, r5, r9, fp}^
   22644:	addmi	r3, fp, #1073741824	; 0x40000000
   22648:	mrrcne	15, 3, fp, r9, cr14
   2264c:	andsvc	r9, sl, r1, lsl #2
   22650:	blls	96f38 <__read_chk@plt+0x8fa0c>
   22654:	streq	lr, [r9, #-2984]	; 0xfffff458
   22658:	rsclt	r9, r1, #8192	; 0x2000
   2265c:	ldrtmi	r4, [r0], -r2, lsr #13
   22660:	svclt	0x002d4293
   22664:	mrrcne	7, 0, r9, sl, cr3
   22668:	blls	146e74 <__read_chk@plt+0x13f948>
   2266c:	andsvc	fp, r9, r8, lsr pc
   22670:	svclt	0x00244649
   22674:	movwls	r3, #17153	; 0x4301
   22678:	svclt	0x002842ac
   2267c:	ldrbmi	r4, [r2], -sl, lsr #13
   22680:	stc2l	7, cr15, [r8, #1016]	; 0x3f8
   22684:	bl	27313c <__read_chk@plt+0x26bc10>
   22688:	stmdale	r6, {r1, r3, r8}
   2268c:	stmdblt	r0, {r0, r1, fp, ip, pc}^
   22690:	ldmdble	r1, {r3, r7, r8, sl, lr}
   22694:	ldrmi	r1, [r8, #3147]	; 0xc4b
   22698:			; <UNDEFINED> instruction: 0xf648d8b1
   2269c:			; <UNDEFINED> instruction: 0xf6c940c1
   226a0:	bmi	3ee8ec <__read_chk@plt+0x3e73c0>
   226a4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   226a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   226ac:	subsmi	r9, sl, r5, lsl #22
   226b0:	andlt	sp, r6, r0, lsl r1
   226b4:			; <UNDEFINED> instruction: 0x87f0e8bd
   226b8:	ldrb	r2, [r2, r0]!
   226bc:	strls	r9, [r3, -r4, lsl #22]
   226c0:	movwls	r3, #17153	; 0x4301
   226c4:			; <UNDEFINED> instruction: 0xf7ff4630
   226c8:			; <UNDEFINED> instruction: 0xe7c2f8f5
   226cc:			; <UNDEFINED> instruction: 0xf7ff4630
   226d0:			; <UNDEFINED> instruction: 0xe7adf8f1
   226d4:	ldmdb	lr!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   226d8:	muleq	r4, r4, r2
   226dc:	andeq	r0, r0, r0, asr r7
   226e0:	muleq	r4, sl, r1
   226e4:	svcmi	0x00f0e92d
   226e8:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   226ec:	strmi	r8, [r1], #-2818	; 0xfffff4fe
   226f0:	addmi	r4, r1, #479232	; 0x75000
   226f4:	svclt	0x00884b75
   226f8:	ldrbtmi	r1, [sl], #-3140	; 0xfffff3bc
   226fc:	andls	fp, r3, r9, lsl #1
   22700:	ldmpl	r3, {r1, ip, pc}^
   22704:	andeq	pc, r0, #79	; 0x4f
   22708:	movwls	r6, #30747	; 0x781b
   2270c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22710:			; <UNDEFINED> instruction: 0x2322bf88
   22714:	stmib	sp, {r2, r8, ip, pc}^
   22718:	svclt	0x00842205
   2271c:	andvc	r9, r3, r3, lsl #8
   22720:	sbchi	pc, sl, r0, asr #4
   22724:			; <UNDEFINED> instruction: 0x3010f8d9
   22728:	rsbsle	r2, lr, r0, lsl #22
   2272c:	mvnvc	pc, #82837504	; 0x4f00000
   22730:	mvnsvc	pc, #217055232	; 0xcf00000
   22734:	movweq	lr, #39843	; 0x9ba3
   22738:	blge	c7344 <__read_chk@plt+0xbfe18>
   2273c:	ldmdaeq	r3, {r0, r3, r8, ip, sp, lr, pc}
   22740:	bcc	45df68 <__read_chk@plt+0x456a3c>
   22744:	svclt	0x003f428c
   22748:	movwls	r1, #15459	; 0x3c63
   2274c:	eorvc	r2, r3, ip, asr r3
   22750:	adchi	pc, r9, r0, lsl #1
   22754:	svcvs	0x0001f818
   22758:			; <UNDEFINED> instruction: 0xf04f2700
   2275c:	ldrtmi	r0, [r9], -r0, lsl #20
   22760:	andcs	r4, sl, #48, 12	; 0x3000000
   22764:	strmi	r2, [r4], -r0, lsl #6
   22768:			; <UNDEFINED> instruction: 0xf022460d
   2276c:	stccs	13, cr15, [r0, #-1012]	; 0xfffffc0c
   22770:	stccs	15, cr11, [sl], {8}
   22774:	beq	9eba4 <__read_chk@plt+0x97678>
   22778:			; <UNDEFINED> instruction: 0x4654d2f3
   2277c:	ldmib	sp, {r0, r1, sl, fp, sp}^
   22780:	svclt	0x00285303
   22784:			; <UNDEFINED> instruction: 0xf1c42403
   22788:	ldrmi	r0, [r2], #515	; 0x203
   2278c:	ldrbmi	r1, [r1, #-2905]	; 0xfffff4a7
   22790:	streq	pc, [r2], #-452	; 0xfffffe3c
   22794:	bl	fead25ec <__read_chk@plt+0xfeacb0c0>
   22798:	bl	feaa4fa4 <__read_chk@plt+0xfea9da78>
   2279c:	cmnlt	r2, sl, lsl #20
   227a0:	bleq	c5e8e4 <__read_chk@plt+0xc573b8>
   227a4:	blls	15a7ac <__read_chk@plt+0x153280>
   227a8:	svclt	0x003e429d
   227ac:	movwls	r1, #15467	; 0x3c6b
   227b0:	andlt	pc, r0, r5, lsl #17
   227b4:	sfmcc	f5, 1, [r1], {85}	; 0x55
   227b8:	stclne	13, cr9, [r3], #-12
   227bc:			; <UNDEFINED> instruction: 0x462cd1f3
   227c0:	bleq	5e904 <__read_chk@plt+0x573d8>
   227c4:	strmi	lr, [r6], -r1
   227c8:			; <UNDEFINED> instruction: 0xf10b460f
   227cc:	ldrbmi	r0, [sl, #2817]	; 0xb01
   227d0:	andcs	sp, sl, #-268435456	; 0xf0000000
   227d4:	ldrtmi	r2, [r0], -r0, lsl #6
   227d8:			; <UNDEFINED> instruction: 0xf0224639
   227dc:	blls	161ef8 <__read_chk@plt+0x15a9cc>
   227e0:			; <UNDEFINED> instruction: 0xf10242a3
   227e4:	sbcslt	r0, r2, #48, 4
   227e8:			; <UNDEFINED> instruction: 0x1c63d94f
   227ec:	eorvc	r9, r2, r3, lsl #6
   227f0:	andcs	r9, sl, #768	; 0x300
   227f4:	ldrtmi	r2, [r0], -r0, lsl #6
   227f8:			; <UNDEFINED> instruction: 0xf0224639
   227fc:	svccs	0x0000fdb5
   22800:	cdpcs	15, 0, cr11, cr10, cr8, {0}
   22804:	adcmi	sp, r5, #-268435443	; 0xf000000d
   22808:			; <UNDEFINED> instruction: 0xf814d208
   2280c:	stmdavc	sl!, {r0, r8, sl, fp, ip, sp}
   22810:			; <UNDEFINED> instruction: 0xf8057022
   22814:	adcmi	r3, ip, #1024	; 0x400
   22818:	stcls	8, cr13, [r3], {247}	; 0xf7
   2281c:			; <UNDEFINED> instruction: 0xf8d99b01
   22820:	strbmi	r2, [r3], #-16
   22824:	addsmi	r9, sl, #4, 18	; 0x10000
   22828:	addmi	sp, ip, #140, 16	; 0x8c0000
   2282c:	stclne	15, cr11, [r2], #-252	; 0xffffff04
   22830:			; <UNDEFINED> instruction: 0x23229203
   22834:	eorsle	r7, fp, #35	; 0x23
   22838:	andcc	lr, r3, #3620864	; 0x374000
   2283c:			; <UNDEFINED> instruction: 0xd32a4293
   22840:	stmdals	r6, {r1, r9, fp, ip, pc}
   22844:	ldmdale	r1, {r0, r1, r4, r7, r9, lr}
   22848:	blmi	8350d4 <__read_chk@plt+0x82dba8>
   2284c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22850:	blls	1fc8c0 <__read_chk@plt+0x1f5394>
   22854:	teqle	r5, sl, asr r0
   22858:	ldc	0, cr11, [sp], #36	; 0x24
   2285c:	pop	{r1, r8, r9, fp, pc}
   22860:	mrc	15, 0, r8, cr8, cr0, {7}
   22864:			; <UNDEFINED> instruction: 0xf7ff0a10
   22868:	str	pc, [r4, r5, lsr #16]!
   2286c:	stcne	8, cr15, [r1], {19}
   22870:	andcc	fp, r1, r9, lsr r1
   22874:	andls	r2, r6, r0, lsl #4
   22878:	stccs	8, cr15, [r1], {3}
   2287c:	ldmib	sp, {r1, r2, fp, ip, pc}^
   22880:	blcc	6b490 <__read_chk@plt+0x63f64>
   22884:	ldrmi	r1, [r8], #-2715	; 0xfffff565
   22888:	mrc	7, 0, lr, cr8, cr14, {6}
   2288c:			; <UNDEFINED> instruction: 0xf7ff0a10
   22890:	stcls	8, cr15, [r3], {17}
   22894:	andcs	lr, r0, #45350912	; 0x2b40000
   22898:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
   2289c:	bls	1a34ac <__read_chk@plt+0x19bf80>
   228a0:	ldrmi	r1, [r0], #-2584	; 0xfffff5e8
   228a4:	mrc	7, 0, lr, cr8, cr0, {6}
   228a8:			; <UNDEFINED> instruction: 0xf7ff0a10
   228ac:	ldrb	pc, [r1, -r3, lsl #16]	; <UNPREDICTABLE>
   228b0:			; <UNDEFINED> instruction: 0xf7fea802
   228b4:			; <UNDEFINED> instruction: 0xe7bfffff
   228b8:			; <UNDEFINED> instruction: 0xf7fea802
   228bc:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   228c0:	str	r4, [pc, -r3, lsl #2]!
   228c4:	stm	r6, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   228c8:	andeq	r4, r4, r6, asr #2
   228cc:	andeq	r0, r0, r0, asr r7
   228d0:	strdeq	r3, [r4], -r4
   228d4:	svcmi	0x00f0e92d
   228d8:	strmi	fp, [r5], -r7, lsl #1
   228dc:	stmib	sp, {r0, r1, r3, r7, r9, sl, lr}^
   228e0:	ldrmi	r0, [r2], r0
   228e4:	strcs	r4, [r0, -lr, asr #16]
   228e8:	ldrtmi	r4, [ip], lr, asr #18
   228ec:	ldmdahi	r6, {r3, r4, r5, r6, sl, lr}
   228f0:	stmdapl	r1, {r9, sp}^
   228f4:			; <UNDEFINED> instruction: 0x46334614
   228f8:	andeq	lr, fp, r5, lsl #22
   228fc:	tstls	r5, r9, lsl #16
   22900:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   22904:	stmib	sp, {r2, r9, ip, pc}^
   22908:	ldrmi	r0, [r8], -r2, lsl #4
   2290c:			; <UNDEFINED> instruction: 0x46614698
   22910:	andcs	r2, sl, #0, 6
   22914:			; <UNDEFINED> instruction: 0xf02246e1
   22918:			; <UNDEFINED> instruction: 0xf1b9fd27
   2291c:	svclt	0x00080f00
   22920:	svceq	0x000af1b8
   22924:	streq	pc, [r1], #-260	; 0xfffffefc
   22928:	strmi	r4, [ip], r3, lsl #12
   2292c:	strmi	sp, [r3, #749]!	; 0x2ed
   22930:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22934:	bl	fe95278c <__read_chk@plt+0xfe94b260>
   22938:	bl	fe92556c <__read_chk@plt+0xfe91e040>
   2293c:	strbtmi	r0, [r9], r4, lsl #22
   22940:	and	r4, r1, ip, lsr #12
   22944:	strmi	r4, [pc], -r6, lsl #12
   22948:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2294c:	andle	r4, pc, #817889280	; 0x30c00000
   22950:	movwcs	r2, #522	; 0x20a
   22954:			; <UNDEFINED> instruction: 0x46394630
   22958:	stc2	0, cr15, [r6, #-136]	; 0xffffff78
   2295c:	addsmi	r9, ip, #2048	; 0x800
   22960:	eorseq	pc, r0, #-2147483648	; 0x80000000
   22964:	suble	fp, pc, #536870925	; 0x2000000d
   22968:	movwls	r1, #7267	; 0x1c63
   2296c:	stcls	0, cr7, [r1], {34}	; 0x22
   22970:	movwcs	r2, #522	; 0x20a
   22974:			; <UNDEFINED> instruction: 0x46394630
   22978:	ldc2l	0, cr15, [r6], #136	; 0x88
   2297c:	svclt	0x00082f00
   22980:	sbcsle	r2, pc, #10, 28	; 0xa0
   22984:	andle	r4, r8, #1342177290	; 0x5000000a
   22988:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
   2298c:	eorvc	r7, r2, sl, lsr #16
   22990:	blcc	a09ac <__read_chk@plt+0x99480>
   22994:	ldmle	r7!, {r2, r3, r5, r7, r9, lr}^
   22998:	blls	c99a4 <__read_chk@plt+0xc2478>
   2299c:	svclt	0x008142a3
   229a0:	andls	r1, r1, #25088	; 0x6200
   229a4:	eorvc	r2, r3, r0, lsr #6
   229a8:			; <UNDEFINED> instruction: 0xf10ad933
   229ac:	strbmi	r0, [r8], -r2, lsl #2
   229b0:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
   229b4:	andcc	lr, r1, #3620864	; 0x374000
   229b8:	tstle	sp, #805306377	; 0x30000009
   229bc:	stmdals	r4, {r9, fp, ip, pc}
   229c0:	stmdale	sl, {r0, r1, r4, r7, r9, lr}
   229c4:	blmi	5f522c <__read_chk@plt+0x5edd00>
   229c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   229cc:	blls	17ca3c <__read_chk@plt+0x175510>
   229d0:	qsuble	r4, sl, r2
   229d4:	pop	{r0, r1, r2, ip, sp, pc}
   229d8:			; <UNDEFINED> instruction: 0xf8138ff0
   229dc:	teqlt	r9, r1, lsl #24
   229e0:	andcs	r3, r0, #1
   229e4:			; <UNDEFINED> instruction: 0xf8039004
   229e8:	stmdals	r4, {r0, sl, fp, sp}
   229ec:	movwcs	lr, #2525	; 0x9dd
   229f0:	bne	fe6f15fc <__read_chk@plt+0xfe6ea0d0>
   229f4:			; <UNDEFINED> instruction: 0xe7e54418
   229f8:	andsvc	r2, sl, r0, lsl #4
   229fc:	movweq	lr, #2525	; 0x9dd
   22a00:	bne	649218 <__read_chk@plt+0x641cec>
   22a04:	bfi	r4, r0, #8, #22
   22a08:			; <UNDEFINED> instruction: 0xf7fe4648
   22a0c:	stcls	15, cr15, [r1], {83}	; 0x53
   22a10:	strbmi	lr, [r8], -lr, lsr #15
   22a14:			; <UNDEFINED> instruction: 0xff4ef7fe
   22a18:			; <UNDEFINED> instruction: 0xf7e3e7c7
   22a1c:	svclt	0x0000efdc
   22a20:	andeq	r3, r4, r4, asr pc
   22a24:	andeq	r0, r0, r0, asr r7
   22a28:	andeq	r3, r4, r8, ror lr
   22a2c:	svcmi	0x00f0e92d
   22a30:	stclmi	6, cr4, [r1, #-24]	; 0xffffffe8
   22a34:	blmi	108ec88 <__read_chk@plt+0x108775c>
   22a38:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
   22a3c:	stmdage	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}
   22a40:	stmiapl	fp!, {r0, r3, r7, r9, sl, lr}^
   22a44:	eorcs	r4, ip, #34603008	; 0x2100000
   22a48:	ldmdavs	fp, {r1, r5, r7, r9, sl, lr}
   22a4c:			; <UNDEFINED> instruction: 0xf04f9311
   22a50:	strls	r0, [r5], #-768	; 0xfffffd00
   22a54:	ldcl	7, cr15, [r4, #-908]!	; 0xfffffc74
   22a58:			; <UNDEFINED> instruction: 0x46394630
   22a5c:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   22a60:	msreq	CPSR_xc, #1073741827	; 0x40000003
   22a64:	strls	r9, [r4], #-1027	; 0xfffffbfd
   22a68:	stmdahi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   22a6c:	andcs	r9, sl, #134217728	; 0x8000000
   22a70:	strmi	r2, [r4], -r0, lsl #6
   22a74:			; <UNDEFINED> instruction: 0xf022460d
   22a78:	stccs	12, cr15, [r0, #-476]	; 0xfffffe24
   22a7c:	stccs	15, cr11, [sl], {8}
   22a80:	beq	9eeb0 <__read_chk@plt+0x97984>
   22a84:			; <UNDEFINED> instruction: 0xf1bad2f3
   22a88:	strbmi	r0, [r4], -pc, lsl #30
   22a8c:	bl	fead28e4 <__read_chk@plt+0xfeacb3b8>
   22a90:			; <UNDEFINED> instruction: 0xf1aa0a0a
   22a94:	strcs	r0, [r0, #-2575]	; 0xfffff5f1
   22a98:	and	r4, r1, fp, ror #13
   22a9c:	strmi	r4, [pc], -r6, lsl #12
   22aa0:	strmi	r3, [sl, #1281]!	; 0x501
   22aa4:	andcs	sp, sl, #-268435456	; 0xf0000000
   22aa8:	ldrtmi	r2, [r0], -r0, lsl #6
   22aac:			; <UNDEFINED> instruction: 0xf0224639
   22ab0:	blls	e1c24 <__read_chk@plt+0xda6f8>
   22ab4:			; <UNDEFINED> instruction: 0xf102429c
   22ab8:	sbcslt	r0, r2, #48, 4
   22abc:	sfmne	f5, 3, [r3], #-208	; 0xffffff30
   22ac0:	eorvc	r9, r2, r1, lsl #6
   22ac4:	andcs	r9, sl, #256	; 0x100
   22ac8:	ldrtmi	r2, [r0], -r0, lsl #6
   22acc:			; <UNDEFINED> instruction: 0xf0224639
   22ad0:	svccs	0x0000fc4b
   22ad4:	cdpcs	15, 0, cr11, cr10, cr8, {0}
   22ad8:	strbmi	sp, [r4, #-736]	; 0xfffffd20
   22adc:	strbmi	sp, [r3], -r9, lsl #18
   22ae0:	stccs	8, cr15, [r1, #-80]	; 0xffffffb0
   22ae4:	eorvc	r7, r1, r9, lsl r8
   22ae8:	blcs	a0afc <__read_chk@plt+0x995d0>
   22aec:	ldmle	r7!, {r2, r3, r4, r7, r9, lr}^
   22af0:	blls	49afc <__read_chk@plt+0x425d0>
   22af4:	bne	ff92b2fc <__read_chk@plt+0xff923dd0>
   22af8:			; <UNDEFINED> instruction: 0xf8091e63
   22afc:	teqlt	ip, r4
   22b00:	strbmi	r4, [fp], #-1092	; 0xfffffbbc
   22b04:	stccs	8, cr15, [r1, #-80]	; 0xffffffb0
   22b08:			; <UNDEFINED> instruction: 0xf80345a0
   22b0c:	mvnsle	r2, r1, lsl #18
   22b10:	blmi	2b5344 <__read_chk@plt+0x2ade18>
   22b14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22b18:	blls	47cb88 <__read_chk@plt+0x47565c>
   22b1c:	qaddle	r4, sl, r8
   22b20:	andslt	r4, r3, r8, asr #12
   22b24:	svchi	0x00f0e8bd
   22b28:			; <UNDEFINED> instruction: 0xf7fe4658
   22b2c:	stcls	14, cr15, [r1], {195}	; 0xc3
   22b30:			; <UNDEFINED> instruction: 0xf7e3e7c9
   22b34:	svclt	0x0000ef50
   22b38:	andeq	r3, r4, r6, lsl #28
   22b3c:	andeq	r0, r0, r0, asr r7
   22b40:	andeq	r3, r4, ip, lsr #26
   22b44:	svcmi	0x00f0e92d
   22b48:	ldcmi	0, cr11, [r7, #548]	; 0x224
   22b4c:	ldcmi	6, cr4, [r7], {130}	; 0x82
   22b50:	ldrbtmi	r4, [sp], #-1561	; 0xfffff9e7
   22b54:			; <UNDEFINED> instruction: 0x46914610
   22b58:	stmdbpl	ip!, {r3, r4, r7, r9, sl, lr}
   22b5c:	subcs	pc, r0, #68, 4	; 0x40000004
   22b60:	vsubw.s8	q9, q0, d0
   22b64:	stmdavs	r4!, {r0, r1, r2, r3, r9}
   22b68:			; <UNDEFINED> instruction: 0xf04f9407
   22b6c:			; <UNDEFINED> instruction: 0xf10a0400
   22b70:	stmib	sp, {r4, r5, sl}^
   22b74:	strls	sl, [r4], #-2562	; 0xfffff5fe
   22b78:	strls	r2, [r6], #-1024	; 0xfffffc00
   22b7c:	strls	r4, [r5], #-1699	; 0xfffff95d
   22b80:	blx	ffcdec12 <__read_chk@plt+0xffcd76e6>
   22b84:	strmi	r4, [pc], -r6, lsl #12
   22b88:	movwcs	r2, #522	; 0x20a
   22b8c:	strmi	r4, [sp], -r4, lsl #12
   22b90:	blx	ffadec22 <__read_chk@plt+0xffad76f6>
   22b94:	svclt	0x00082d00
   22b98:			; <UNDEFINED> instruction: 0xf10b2c0a
   22b9c:	rscsle	r0, r3, #1024	; 0x400
   22ba0:	blcs	74514 <__read_chk@plt+0x6cfe8>
   22ba4:	movwcs	fp, #7976	; 0x1f28
   22ba8:	movweq	pc, #4547	; 0x11c3	; <UNPREDICTABLE>
   22bac:	streq	lr, [r3, #-2827]	; 0xfffff4f5
   22bb0:	svclt	0x00942d30
   22bb4:	fldmdbxcc	r0!, {d1-d54}	;@ Deprecated
   22bb8:			; <UNDEFINED> instruction: 0xf0002b00
   22bbc:			; <UNDEFINED> instruction: 0xf10a80df
   22bc0:	teqcs	r0, #1024	; 0x400
   22bc4:	andlt	pc, ip, sp, asr #17
   22bc8:	andcc	pc, r0, sl, lsl #17
   22bcc:	ldrbmi	sl, [ip], -r2, lsl #22
   22bd0:	beq	5ed14 <__read_chk@plt+0x577e8>
   22bd4:	and	r9, r1, r1, lsl #6
   22bd8:	strmi	r4, [pc], -r6, lsl #12
   22bdc:	beq	9f00c <__read_chk@plt+0x97ae0>
   22be0:	andsle	r4, r0, #356515840	; 0x15400000
   22be4:	movwcs	r2, #522	; 0x20a
   22be8:			; <UNDEFINED> instruction: 0x46394630
   22bec:	blx	fef5ec7e <__read_chk@plt+0xfef57752>
   22bf0:	adcmi	r9, r3, #4, 22	; 0x1000
   22bf4:	eorseq	pc, r0, #-2147483648	; 0x80000000
   22bf8:	vqsub.s8	<illegal reg q13.5>, q8, q1
   22bfc:	stclne	0, cr8, [r3], #-788	; 0xfffffcec
   22c00:	eorvc	r9, r2, r3, lsl #6
   22c04:	andcs	r9, sl, #768	; 0x300
   22c08:	ldrtmi	r2, [r0], -r0, lsl #6
   22c0c:			; <UNDEFINED> instruction: 0xf0224639
   22c10:	svccs	0x0000fbab
   22c14:	cdpcs	15, 0, cr11, cr10, cr8, {0}
   22c18:	strmi	sp, [r3, #734]!	; 0x2de
   22c1c:			; <UNDEFINED> instruction: 0xf814d209
   22c20:			; <UNDEFINED> instruction: 0xf89b3d01
   22c24:	eorvc	r2, r2, r0
   22c28:	blcc	a0c5c <__read_chk@plt+0x99730>
   22c2c:	ldmle	r6!, {r2, r3, r4, r6, r8, sl, lr}^
   22c30:	blls	149c44 <__read_chk@plt+0x142718>
   22c34:	svclt	0x008142a3
   22c38:	andls	r1, r3, #25088	; 0x6200
   22c3c:	eorvc	r2, r3, lr, lsr #6
   22c40:	adchi	pc, ip, r0, asr #4
   22c44:	strbmi	r4, [r1], -r8, asr #12
   22c48:	subcs	pc, r0, #68, 4	; 0x40000004
   22c4c:	vsubw.s8	q9, q0, d0
   22c50:	strcs	r0, [r0], #-527	; 0xfffffdf1
   22c54:	blx	fe25ece6 <__read_chk@plt+0xfe2577ba>
   22c58:			; <UNDEFINED> instruction: 0x461f4616
   22c5c:			; <UNDEFINED> instruction: 0x46194610
   22c60:	movwcs	r2, #522	; 0x20a
   22c64:	strmi	r4, [r9], r0, lsl #13
   22c68:	blx	1fdecfa <__read_chk@plt+0x1fd77ce>
   22c6c:	svceq	0x0000f1b9
   22c70:			; <UNDEFINED> instruction: 0xf1b8bf08
   22c74:			; <UNDEFINED> instruction: 0xf1040f0a
   22c78:	rscsle	r0, r1, #16777216	; 0x1000000
   22c7c:	ldmib	sp, {r1, r2, sl, fp, sp}^
   22c80:	strtmi	r5, [r1], r3, lsl #6
   22c84:			; <UNDEFINED> instruction: 0xf04fbf28
   22c88:			; <UNDEFINED> instruction: 0xf1c90906
   22c8c:	ldrmi	r0, [r4], #-518	; 0xfffffdfa
   22c90:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
   22c94:			; <UNDEFINED> instruction: 0xf1c945a0
   22c98:	svclt	0x00940905
   22c9c:	stmdaeq	r8, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   22ca0:	stmdaeq	r4, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   22ca4:			; <UNDEFINED> instruction: 0xf10db182
   22ca8:	ldrtcs	r0, [r0], #-2568	; 0xfffff5f8
   22cac:	blls	15acb4 <__read_chk@plt+0x153788>
   22cb0:	svclt	0x003e429d
   22cb4:	movwls	r1, #15467	; 0x3c6b
   22cb8:	rsble	r7, r1, #44	; 0x2c
   22cbc:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   22cc0:			; <UNDEFINED> instruction: 0xf1b99d03
   22cc4:	ldrshle	r3, [r2, #255]!	; 0xff
   22cc8:	beq	25f104 <__read_chk@plt+0x257bd8>
   22ccc:			; <UNDEFINED> instruction: 0xf04f462c
   22cd0:	and	r0, r1, r0, lsl #18
   22cd4:	strmi	r4, [pc], -r6, lsl #12
   22cd8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   22cdc:	andle	r4, pc, #200, 10	; 0x32000000
   22ce0:	movwcs	r2, #522	; 0x20a
   22ce4:			; <UNDEFINED> instruction: 0x46394630
   22ce8:	blx	fded7a <__read_chk@plt+0xfd784e>
   22cec:	adcmi	r9, r3, #4, 22	; 0x1000
   22cf0:	eorseq	pc, r0, #-2147483648	; 0x80000000
   22cf4:	stmdble	ip, {r1, r4, r6, r7, r9, ip, sp, pc}^
   22cf8:	movwls	r1, #15459	; 0x3c63
   22cfc:	stcls	0, cr7, [r3], {34}	; 0x22
   22d00:	movwcs	r2, #522	; 0x20a
   22d04:			; <UNDEFINED> instruction: 0x46394630
   22d08:	blx	bded9a <__read_chk@plt+0xbd786e>
   22d0c:	svclt	0x00082f00
   22d10:	sbcsle	r2, pc, #10, 28	; 0xa0
   22d14:	andle	r4, r8, #1342177290	; 0x5000000a
   22d18:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
   22d1c:	eorvc	r7, r2, sl, lsr #16
   22d20:	blcc	a0d3c <__read_chk@plt+0x99810>
   22d24:	ldmle	r7!, {r2, r3, r5, r7, r9, lr}^
   22d28:	blls	149d3c <__read_chk@plt+0x142810>
   22d2c:	ldmdale	sp, {r0, r1, r5, r7, r9, lr}
   22d30:	stmdals	r6, {r1, r8, r9, fp, ip, pc}
   22d34:	movwle	r4, #41635	; 0xa2a3
   22d38:	blmi	7355b4 <__read_chk@plt+0x72e088>
   22d3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22d40:	blls	1fcdb0 <__read_chk@plt+0x1f5884>
   22d44:	qsuble	r4, sl, sp
   22d48:	pop	{r0, r3, ip, sp, pc}
   22d4c:			; <UNDEFINED> instruction: 0xf8148ff0
   22d50:	teqlt	sl, r1, lsl #24
   22d54:	movwcs	r3, #1
   22d58:			; <UNDEFINED> instruction: 0xf8049006
   22d5c:	stmdals	r6, {r0, sl, fp, ip, sp}
   22d60:	strcc	lr, [r2], #-2525	; 0xfffff623
   22d64:	bne	ff931d70 <__read_chk@plt+0xff92a844>
   22d68:	strb	r4, [r5, r0, lsr #8]!
   22d6c:	eorvc	r2, r3, r0, lsl #6
   22d70:	movweq	lr, #10717	; 0x29dd
   22d74:	bne	649594 <__read_chk@plt+0x642068>
   22d78:	bfi	r4, r0, #8, #22
   22d7c:			; <UNDEFINED> instruction: 0xe72546d3
   22d80:			; <UNDEFINED> instruction: 0xf7fe4650
   22d84:			; <UNDEFINED> instruction: 0xe799fd97
   22d88:			; <UNDEFINED> instruction: 0xf7fe9801
   22d8c:	stcls	13, cr15, [r3], {147}	; 0x93
   22d90:			; <UNDEFINED> instruction: 0x4650e739
   22d94:	stc2	7, cr15, [lr, #1016]	; 0x3f8
   22d98:	ldr	r9, [r1, r3, lsl #24]!
   22d9c:			; <UNDEFINED> instruction: 0xf7fea802
   22da0:	strb	pc, [pc, -r9, lsl #27]	; <UNPREDICTABLE>
   22da4:	cdp	7, 1, cr15, cr6, cr3, {7}
   22da8:	andeq	r3, r4, lr, ror #25
   22dac:	andeq	r0, r0, r0, asr r7
   22db0:	andeq	r3, r4, r4, lsl #22
   22db4:	ldrdgt	pc, [r4], #143	; 0x8f
   22db8:			; <UNDEFINED> instruction: 0x4df0e92d
   22dbc:	ldmdbmi	r0!, {r2, r9, sl, lr}
   22dc0:	stmdbvs	r0, {r2, r3, r4, r5, r6, r7, sl, lr}^
   22dc4:			; <UNDEFINED> instruction: 0x4616b09e
   22dc8:			; <UNDEFINED> instruction: 0xf85c461d
   22dcc:	vst4.8	{d17-d20}, [pc], r1
   22dd0:	b	83f7c0 <__read_chk@plt+0x838294>
   22dd4:	movwcs	r7, #224	; 0xe0
   22dd8:	tstls	sp, r9, lsl #16
   22ddc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   22de0:	strbne	r6, [r1, r7, lsr #18]
   22de4:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   22de8:	blx	fefdee78 <__read_chk@plt+0xfefd794c>
   22dec:	sfmcs	f7, 3, [r0], {68}	; 0x44
   22df0:	strbvc	lr, [r7, r7, lsr #20]!
   22df4:	sfmeq	f7, 1, [pc], {192}	; 0xc0
   22df8:	strmi	r4, [r2], -fp, lsl #12
   22dfc:	movwcs	pc, #31692	; 0x7bcc	; <UNPREDICTABLE>
   22e00:	svcls	0x00264640
   22e04:	mrc2	7, 4, pc, cr14, cr15, {7}
   22e08:	mrcge	6, 0, r4, cr1, cr2, {1}
   22e0c:	ldcmi	6, cr4, [sp, #-172]	; 0xffffff54
   22e10:			; <UNDEFINED> instruction: 0xf7ff4630
   22e14:	ldmib	r4, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   22e18:	ldrbtmi	sl, [sp], #-2818	; 0xfffff4fe
   22e1c:	tstcs	r1, sl, lsl sl
   22e20:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   22e24:	stmib	sp, {r0, r1, r3, r5, r9, sl, lr}^
   22e28:	strls	sl, [r3, #-2816]	; 0xfffff500
   22e2c:	bl	de0dc0 <__read_chk@plt+0xdd9894>
   22e30:	tstcs	r1, r6, lsl sl
   22e34:	ldrtmi	r9, [r8], -r3, lsl #22
   22e38:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   22e3c:			; <UNDEFINED> instruction: 0xf7e38600
   22e40:	stmibvs	r1!, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
   22e44:			; <UNDEFINED> instruction: 0x46384a12
   22e48:			; <UNDEFINED> instruction: 0xf6409b03
   22e4c:	ldrbtmi	r0, [sl], #-1027	; 0xfffffbfd
   22e50:	vaddw.s8	<illegal reg q12.5>, q1, d0
   22e54:	tstcs	r1, r6, lsl r4
   22e58:			; <UNDEFINED> instruction: 0xf7e39401
   22e5c:	bmi	39dae4 <__read_chk@plt+0x3965b8>
   22e60:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   22e64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22e68:	subsmi	r9, sl, sp, lsl fp
   22e6c:	andcs	sp, r0, r3, lsl #2
   22e70:	pop	{r1, r2, r3, r4, ip, sp, pc}
   22e74:			; <UNDEFINED> instruction: 0xf7e38df0
   22e78:	svclt	0x0000edae
   22e7c:	andeq	r3, r4, r0, lsl #21
   22e80:	andeq	r0, r0, r0, asr r7
   22e84:	andeq	r7, r2, lr, asr r7
   22e88:	andeq	fp, r2, r2, asr #23
   22e8c:			; <UNDEFINED> instruction: 0x0002bbb8
   22e90:			; <UNDEFINED> instruction: 0x0002bbb2
   22e94:	ldrdeq	r3, [r4], -lr
   22e98:	svcmi	0x00f0e92d
   22e9c:	stmdaeq	r8, {r1, r8, ip, sp, lr, pc}
   22ea0:	blhi	de35c <__read_chk@plt+0xd6e30>
   22ea4:	ldmdavs	r3, {r0, sl, lr}^
   22ea8:	bl	235934 <__read_chk@plt+0x22e408>
   22eac:	blmi	fe8652c0 <__read_chk@plt+0xfe85dd94>
   22eb0:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
   22eb4:	stmib	sp, {r3, r6, r7, r8, sl, lr}^
   22eb8:	ldmpl	r3, {r1}^
   22ebc:	andeq	pc, r0, #79	; 0x4f
   22ec0:	movwls	r6, #30747	; 0x781b
   22ec4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22ec8:	stmib	sp, {r2, r8, ip, pc}^
   22ecc:			; <UNDEFINED> instruction: 0xf0802205
   22ed0:	blge	c31d0 <__read_chk@plt+0xbbca4>
   22ed4:	bcc	45e6fc <__read_chk@plt+0x4571d0>
   22ed8:	svclt	0x003f4288
   22edc:	movwls	r1, #15427	; 0x3c43
   22ee0:	andvc	r2, r3, r2, lsr #6
   22ee4:	tsthi	r3, r0, lsl #1	; <UNPREDICTABLE>
   22ee8:			; <UNDEFINED> instruction: 0xf5089c03
   22eec:	movwls	r7, #4992	; 0x1380
   22ef0:	stmdbls	r4, {r0, r6, r7, r8, sl, lr}
   22ef4:	addhi	pc, r4, r0, asr #4
   22ef8:	mulcc	r0, r8, r8
   22efc:	svclt	0x00182b5c
   22f00:			; <UNDEFINED> instruction: 0xf1a32b22
   22f04:	svclt	0x000c0020
   22f08:	andcs	r2, r0, #268435456	; 0x10000000
   22f0c:	svclt	0x0088285e
   22f10:	andeq	pc, r1, #66	; 0x42
   22f14:			; <UNDEFINED> instruction: 0xf0002a00
   22f18:	addmi	r8, ip, #195	; 0xc3
   22f1c:	stclne	15, cr11, [r2], #-252	; 0xffffff04
   22f20:	cmpcs	ip, #805306368	; 0x30000000
   22f24:			; <UNDEFINED> instruction: 0xf0807023
   22f28:			; <UNDEFINED> instruction: 0xf89880e7
   22f2c:	strcs	r6, [r0, -r0]
   22f30:	beq	5f074 <__read_chk@plt+0x57b48>
   22f34:			; <UNDEFINED> instruction: 0x46304639
   22f38:	movwcs	r2, #522	; 0x20a
   22f3c:	strmi	r4, [sp], -r4, lsl #12
   22f40:	blx	4defd0 <__read_chk@plt+0x4d7aa4>
   22f44:	svclt	0x00082d00
   22f48:			; <UNDEFINED> instruction: 0xf10a2c0a
   22f4c:	rscsle	r0, r3, #4096	; 0x1000
   22f50:	stccs	6, cr4, [r3], {84}	; 0x54
   22f54:	movwpl	lr, #14813	; 0x39dd
   22f58:	strcs	fp, [r3], #-3880	; 0xfffff0d8
   22f5c:	andeq	pc, r3, #196, 2	; 0x31
   22f60:	blne	16741b0 <__read_chk@plt+0x166cc84>
   22f64:			; <UNDEFINED> instruction: 0xf1c44551
   22f68:	svclt	0x00940402
   22f6c:	beq	9de1c <__read_chk@plt+0x968f0>
   22f70:	beq	2dde20 <__read_chk@plt+0x2d68f4>
   22f74:	and	fp, ip, sl, lsl #18
   22f78:	addsmi	r9, sp, #4, 22	; 0x1000
   22f7c:	stclne	15, cr11, [fp], #-252	; 0xffffff04
   22f80:	teqcs	r0, #201326592	; 0xc000000
   22f84:			; <UNDEFINED> instruction: 0xf080702b
   22f88:	stccc	0, cr8, [r1], {151}	; 0x97
   22f8c:	stclne	13, cr9, [r3], #-12
   22f90:			; <UNDEFINED> instruction: 0x462cd1f2
   22f94:	bleq	5f0d8 <__read_chk@plt+0x57bac>
   22f98:	strmi	lr, [r6], -r1
   22f9c:			; <UNDEFINED> instruction: 0xf10b460f
   22fa0:	ldrbmi	r0, [sl, #2817]	; 0xb01
   22fa4:	andcs	sp, sl, #16, 4
   22fa8:	ldrtmi	r2, [r0], -r0, lsl #6
   22fac:			; <UNDEFINED> instruction: 0xf0224639
   22fb0:	blls	161724 <__read_chk@plt+0x15a1f8>
   22fb4:			; <UNDEFINED> instruction: 0xf10242a3
   22fb8:	sbcslt	r0, r2, #48, 4
   22fbc:	addhi	pc, r1, r0, asr #4
   22fc0:	movwls	r1, #15459	; 0x3c63
   22fc4:	stcls	0, cr7, [r3], {34}	; 0x22
   22fc8:	movwcs	r2, #522	; 0x20a
   22fcc:			; <UNDEFINED> instruction: 0x46394630
   22fd0:			; <UNDEFINED> instruction: 0xf9caf022
   22fd4:	svclt	0x00082f00
   22fd8:	sbcsle	r2, lr, #10, 28	; 0xa0
   22fdc:	andle	r4, r8, #1342177290	; 0x5000000a
   22fe0:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
   22fe4:	eorvc	r7, r2, sl, lsr #16
   22fe8:	blcc	a1004 <__read_chk@plt+0x99ad8>
   22fec:	ldmle	r7!, {r2, r3, r5, r7, r9, lr}^
   22ff0:	blls	8a004 <__read_chk@plt+0x82ad8>
   22ff4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   22ff8:			; <UNDEFINED> instruction: 0xf47f4598
   22ffc:	stmdbls	r4, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   23000:	svclt	0x003f428c
   23004:	movwls	r1, #15459	; 0x3c63
   23008:	eorvc	r2, r3, r2, lsr #6
   2300c:	addhi	pc, r9, r0, lsl #1
   23010:	andcc	lr, r3, #3620864	; 0x374000
   23014:	svclt	0x003f4293
   23018:	tstls	r3, r9, asr ip
   2301c:	andsvc	r2, sl, r0, lsr #4
   23020:	strbmi	sp, [r1, #634]	; 0x27a
   23024:	ldrdeq	lr, [r3, -sp]
   23028:	svcge	0x0056f63f
   2302c:	tstlt	fp, r6, lsl #22
   23030:	movwls	r3, #27393	; 0x6b01
   23034:	movwls	fp, #22787	; 0x5903
   23038:	addmi	r9, r3, #2048	; 0x800
   2303c:			; <UNDEFINED> instruction: 0xf100bf3c
   23040:	strdls	r3, [r3], -pc	; <UNPREDICTABLE>
   23044:	addmi	sp, r8, #1543503872	; 0x5c000000
   23048:	blls	1d7d54 <__read_chk@plt+0x1d0828>
   2304c:	addmi	lr, r1, #70	; 0x46
   23050:	mcrrne	15, 8, fp, r3, cr1
   23054:	eorcs	r9, r2, #201326592	; 0xc000000
   23058:	stmdale	r4, {r1, ip, sp, lr}
   2305c:			; <UNDEFINED> instruction: 0xf7fea802
   23060:	ldmib	sp, {r0, r3, r5, sl, fp, ip, sp, lr, pc}^
   23064:	addmi	r3, fp, #-1073741824	; 0xc0000000
   23068:	lfmne	f5, 3, [r9], {75}	; 0x4b
   2306c:	tstls	r3, r2, lsr #4
   23070:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
   23074:	addmi	r0, r8, #-1073741824	; 0xc0000000
   23078:	bls	d7d24 <__read_chk@plt+0xd07f8>
   2307c:	addmi	r9, r2, #6144	; 0x1800
   23080:			; <UNDEFINED> instruction: 0xf810d22c
   23084:	teqlt	r9, r1, lsl #24
   23088:	andcs	r3, r0, #67108864	; 0x4000000
   2308c:			; <UNDEFINED> instruction: 0xf8009306
   23090:	blls	1ae09c <__read_chk@plt+0x1a6b70>
   23094:	ldrdcs	lr, [r2], -sp
   23098:	bne	fe0b10a4 <__read_chk@plt+0xfe0a9b78>
   2309c:	ands	r4, sp, r3, lsl r4
   230a0:	svclt	0x003e428c
   230a4:	andls	r1, r3, #25088	; 0x6200
   230a8:			; <UNDEFINED> instruction: 0xd3a17023
   230ac:	beq	45e914 <__read_chk@plt+0x4573e8>
   230b0:	stc2	7, cr15, [r0], {254}	; 0xfe
   230b4:	ldr	r9, [ip, r3, lsl #24]
   230b8:	beq	45e920 <__read_chk@plt+0x4573f4>
   230bc:	blx	ffee10be <__read_chk@plt+0xffed9b92>
   230c0:	cdp	7, 1, cr14, cr8, cr3, {3}
   230c4:			; <UNDEFINED> instruction: 0xf7fe0a10
   230c8:			; <UNDEFINED> instruction: 0x9c03fbf5
   230cc:	movwcs	lr, #1916	; 0x77c
   230d0:	ldmib	sp, {r0, r1, ip, sp, lr}^
   230d4:	bls	1a7ce4 <__read_chk@plt+0x1a07b8>
   230d8:	ldrmi	r1, [r3], #-2651	; 0xfffff5a5
   230dc:	bmi	57553c <__read_chk@plt+0x56e010>
   230e0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   230e4:	bls	1fd130 <__read_chk@plt+0x1f5c04>
   230e8:	tstle	pc, r1, asr r0	; <UNPREDICTABLE>
   230ec:	andlt	r4, r9, r8, lsl r6
   230f0:	blhi	de3ec <__read_chk@plt+0xd6ec0>
   230f4:	svchi	0x00f0e8bd
   230f8:	beq	45e960 <__read_chk@plt+0x457434>
   230fc:	blx	ff6e10fe <__read_chk@plt+0xff6d9bd2>
   23100:	stmdage	r2, {r0, r1, r4, r8, r9, sl, sp, lr, pc}
   23104:	blx	ff5e1106 <__read_chk@plt+0xff5d9bda>
   23108:	ldrdeq	lr, [r3, -sp]
   2310c:	mrc	7, 0, lr, cr8, cr3, {5}
   23110:			; <UNDEFINED> instruction: 0xf7fe0a10
   23114:	strbt	pc, [r7], pc, asr #23	; <UNPREDICTABLE>
   23118:	beq	45e980 <__read_chk@plt+0x457454>
   2311c:	blx	ff2e111e <__read_chk@plt+0xff2d9bf2>
   23120:	mrc	7, 0, lr, cr8, cr15, {3}
   23124:			; <UNDEFINED> instruction: 0xf7fe0a10
   23128:	ldrb	pc, [r1, -r5, asr #23]!	; <UNPREDICTABLE>
   2312c:	mrrc	7, 14, pc, r2, cr3	; <UNPREDICTABLE>
   23130:	andeq	r3, r4, lr, lsl #19
   23134:	andeq	r0, r0, r0, asr r7
   23138:	andeq	r3, r4, r0, ror #14
   2313c:	svcmi	0x00f0e92d
   23140:	strmi	fp, [r2], r7, lsl #1
   23144:	stmib	sp, {r0, r1, r3, r7, r9, sl, lr}^
   23148:	ldrmi	r0, [r6], -r0
   2314c:			; <UNDEFINED> instruction: 0xf04f48b8
   23150:	ldmibmi	r8!, {r8, fp}
   23154:	ldrbtmi	r4, [r8], #-1740	; 0xfffff934
   23158:			; <UNDEFINED> instruction: 0x8000f8b2
   2315c:	stmdapl	r1, {r9, sp}^
   23160:			; <UNDEFINED> instruction: 0x46434617
   23164:	andeq	lr, fp, sl, lsl #22
   23168:	tstls	r5, r9, lsl #16
   2316c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   23170:	stmib	sp, {r2, r9, ip, pc}^
   23174:	ldrmi	r0, [r8], -r2, lsl #4
   23178:			; <UNDEFINED> instruction: 0x4661461c
   2317c:	andcs	r2, sl, #0, 6
   23180:			; <UNDEFINED> instruction: 0xf0224665
   23184:	stccs	8, cr15, [r0, #-964]	; 0xfffffc3c
   23188:	stccs	15, cr11, [sl], {8}
   2318c:	streq	pc, [r1, -r7, lsl #2]
   23190:	strmi	r4, [ip], r3, lsl #12
   23194:	ldrmi	sp, [fp, #751]!	; 0x2ef
   23198:	svclt	0x00944654
   2319c:	bleq	31e040 <__read_chk@plt+0x316b14>
   231a0:	bleq	21e044 <__read_chk@plt+0x216b18>
   231a4:	strbtmi	r2, [pc], -r0, lsl #10
   231a8:	strmi	lr, [r0], r1
   231ac:	strcc	r4, [r1, #-1673]	; 0xfffff977
   231b0:	andsle	r4, r0, #717225984	; 0x2ac00000
   231b4:	movwcs	r2, #522	; 0x20a
   231b8:	strbmi	r4, [r9], -r0, asr #12
   231bc:			; <UNDEFINED> instruction: 0xf8d4f022
   231c0:	adcmi	r9, r3, #2048	; 0x800
   231c4:	eorseq	pc, r0, #-2147483648	; 0x80000000
   231c8:	vqsub.s8	<illegal reg q13.5>, q8, q1
   231cc:	stfnep	f0, [r3], #-68	; 0xffffffbc
   231d0:	eorvc	r9, r2, r1, lsl #6
   231d4:	andcs	r9, sl, #256	; 0x100
   231d8:	strbmi	r2, [r0], -r0, lsl #6
   231dc:			; <UNDEFINED> instruction: 0xf0224649
   231e0:			; <UNDEFINED> instruction: 0xf1b9f8c3
   231e4:	svclt	0x00080f00
   231e8:	svceq	0x000af1b8
   231ec:	strmi	sp, [r2, #733]!	; 0x2dd
   231f0:			; <UNDEFINED> instruction: 0xf814d209
   231f4:			; <UNDEFINED> instruction: 0xf89a3d01
   231f8:	eorvc	r2, r2, r0
   231fc:	blcc	a122c <__read_chk@plt+0x99d00>
   23200:	ldmle	r6!, {r2, r4, r6, r8, sl, lr}^
   23204:	blls	ca210 <__read_chk@plt+0xc2ce4>
   23208:	svclt	0x008142a3
   2320c:	andls	r1, r1, #25088	; 0x6200
   23210:	eorvc	r2, r3, r0, lsr #6
   23214:	tsthi	r1, r0, asr #4	; <UNPREDICTABLE>
   23218:	strcs	r8, [r0, #-2164]	; 0xfffff78c
   2321c:	beq	5f360 <__read_chk@plt+0x57e34>
   23220:	strtmi	r4, [r0], -r9, lsr #12
   23224:	movwcs	r2, #522	; 0x20a
   23228:	strmi	r4, [r9], r0, lsl #13
   2322c:			; <UNDEFINED> instruction: 0xf89cf022
   23230:	svceq	0x0000f1b9
   23234:			; <UNDEFINED> instruction: 0xf1b8bf08
   23238:			; <UNDEFINED> instruction: 0xf10a0f0a
   2323c:	rscsle	r0, r1, #4096	; 0x1000
   23240:	ldrdls	pc, [r4], -sp
   23244:	bleq	5f388 <__read_chk@plt+0x57e5c>
   23248:	bl	fe909e58 <__read_chk@plt+0xfe90292c>
   2324c:	strbmi	r0, [r8], r9, lsl #6
   23250:	svclt	0x00944553
   23254:	beq	11e104 <__read_chk@plt+0x116bd8>
   23258:	beq	2de108 <__read_chk@plt+0x2d6bdc>
   2325c:	strmi	lr, [r4], -r1
   23260:			; <UNDEFINED> instruction: 0xf10b460d
   23264:	ldrbmi	r0, [sl, #2817]	; 0xb01
   23268:	andcs	sp, sl, #805306369	; 0x30000001
   2326c:	strtmi	r2, [r0], -r0, lsl #6
   23270:			; <UNDEFINED> instruction: 0xf0224629
   23274:	blls	e1460 <__read_chk@plt+0xd9f34>
   23278:			; <UNDEFINED> instruction: 0xf1024543
   2327c:	sbcslt	r0, r2, #48, 4
   23280:	adcshi	pc, fp, r0, asr #4
   23284:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   23288:			; <UNDEFINED> instruction: 0xf8889301
   2328c:			; <UNDEFINED> instruction: 0xf8dd2000
   23290:	andcs	r8, sl, #4
   23294:	strtmi	r2, [r0], -r0, lsl #6
   23298:			; <UNDEFINED> instruction: 0xf0224629
   2329c:	stccs	8, cr15, [r0, #-404]	; 0xfffffe6c
   232a0:	stccs	15, cr11, [sl], {8}
   232a4:	strbmi	sp, [r1, #731]	; 0x2db
   232a8:			; <UNDEFINED> instruction: 0xf818d20b
   232ac:			; <UNDEFINED> instruction: 0xf8993d01
   232b0:			; <UNDEFINED> instruction: 0xf8882000
   232b4:			; <UNDEFINED> instruction: 0xf8092000
   232b8:	strbmi	r3, [r8, #2817]	; 0xb01
   232bc:			; <UNDEFINED> instruction: 0xf8ddd8f5
   232c0:	blls	c32d8 <__read_chk@plt+0xbbdac>
   232c4:	svclt	0x00814543
   232c8:	andeq	pc, r1, #8, 2
   232cc:			; <UNDEFINED> instruction: 0x23209201
   232d0:	andcc	pc, r0, r8, lsl #17
   232d4:	addshi	pc, sp, r0, asr #4
   232d8:	strcs	r8, [r0, #-2228]	; 0xfffff74c
   232dc:	beq	5f420 <__read_chk@plt+0x57ef4>
   232e0:	strtmi	r4, [r0], -r9, lsr #12
   232e4:	movwcs	r2, #522	; 0x20a
   232e8:	strmi	r4, [r9], r0, lsl #13
   232ec:			; <UNDEFINED> instruction: 0xf83cf022
   232f0:	svceq	0x0000f1b9
   232f4:			; <UNDEFINED> instruction: 0xf1b8bf08
   232f8:			; <UNDEFINED> instruction: 0xf10a0f0a
   232fc:	rscsle	r0, r1, #4096	; 0x1000
   23300:	ldrdls	pc, [r4], -sp
   23304:	bleq	5f448 <__read_chk@plt+0x57f1c>
   23308:	bl	fe909f18 <__read_chk@plt+0xfe9029ec>
   2330c:	strbmi	r0, [r8], r9, lsl #6
   23310:	svclt	0x00944553
   23314:	beq	11e1c4 <__read_chk@plt+0x116c98>
   23318:	beq	2de1c8 <__read_chk@plt+0x2d6c9c>
   2331c:	strmi	lr, [r4], -r1
   23320:			; <UNDEFINED> instruction: 0xf10b460d
   23324:	ldrbmi	r0, [sl, #2817]	; 0xb01
   23328:	andcs	sp, sl, #536870913	; 0x20000001
   2332c:	strtmi	r2, [r0], -r0, lsl #6
   23330:			; <UNDEFINED> instruction: 0xf0224629
   23334:	blls	e13a0 <__read_chk@plt+0xd9e74>
   23338:			; <UNDEFINED> instruction: 0xf1024598
   2333c:	sbcslt	r0, r2, #48, 4
   23340:			; <UNDEFINED> instruction: 0xf108d261
   23344:	movwls	r0, #4865	; 0x1301
   23348:	andcs	pc, r0, r8, lsl #17
   2334c:	ldrdhi	pc, [r4], -sp
   23350:	movwcs	r2, #522	; 0x20a
   23354:	strtmi	r4, [r9], -r0, lsr #12
   23358:			; <UNDEFINED> instruction: 0xf806f022
   2335c:	svclt	0x00082d00
   23360:	sbcsle	r2, ip, #2560	; 0xa00
   23364:	andle	r4, fp, #809500672	; 0x30400000
   23368:	stccc	8, cr15, [r1, #-96]	; 0xffffffa0
   2336c:	mulcs	r0, r9, r8
   23370:	andcs	pc, r0, r8, lsl #17
   23374:	blcc	a13a0 <__read_chk@plt+0x99e74>
   23378:	ldmle	r5!, {r3, r6, r7, r8, sl, lr}^
   2337c:	ldrdhi	pc, [r4], -sp
   23380:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   23384:			; <UNDEFINED> instruction: 0xf108bf81
   23388:	andls	r0, r1, #268435456	; 0x10000000
   2338c:			; <UNDEFINED> instruction: 0xf8882320
   23390:	stmdble	r6, {ip, sp}^
   23394:			; <UNDEFINED> instruction: 0x46381db1
   23398:			; <UNDEFINED> instruction: 0xf8f2f7fe
   2339c:	andcc	lr, r1, #3620864	; 0x374000
   233a0:	tstle	sp, #805306377	; 0x30000009
   233a4:	stmdals	r4, {r9, fp, ip, pc}
   233a8:	stmdale	sl, {r0, r1, r4, r7, r9, lr}
   233ac:	blmi	875c3c <__read_chk@plt+0x86e710>
   233b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   233b4:	blls	17d424 <__read_chk@plt+0x175ef8>
   233b8:	teqle	r6, sl, asr r0
   233bc:	pop	{r0, r1, r2, ip, sp, pc}
   233c0:			; <UNDEFINED> instruction: 0xf8138ff0
   233c4:	teqlt	r9, r1, lsl #24
   233c8:	andcs	r3, r0, #1
   233cc:			; <UNDEFINED> instruction: 0xf8039004
   233d0:	stmdals	r4, {r0, sl, fp, sp}
   233d4:	movwcs	lr, #2525	; 0x9dd
   233d8:	bne	fe6f1fe4 <__read_chk@plt+0xfe6eaab8>
   233dc:			; <UNDEFINED> instruction: 0xe7e54418
   233e0:	andsvc	r2, sl, r0, lsl #4
   233e4:	movweq	lr, #2525	; 0x9dd
   233e8:	bne	649c00 <__read_chk@plt+0x6426d4>
   233ec:	bfi	r4, r0, #8, #22
   233f0:			; <UNDEFINED> instruction: 0xf7fe4638
   233f4:			; <UNDEFINED> instruction: 0x9c01fa5f
   233f8:	ldrtmi	lr, [r8], -sp, ror #13
   233fc:	blx	16e13fc <__read_chk@plt+0x16d9ed0>
   23400:	ldrdhi	pc, [r4], -sp
   23404:	ldrtmi	lr, [r8], -r5, asr #14
   23408:	blx	1561408 <__read_chk@plt+0x1559edc>
   2340c:	ldrdhi	pc, [r4], -sp
   23410:			; <UNDEFINED> instruction: 0x4638e79e
   23414:	blx	13e1414 <__read_chk@plt+0x13d9ee8>
   23418:			; <UNDEFINED> instruction: 0x4638e75e
   2341c:	blx	12e141c <__read_chk@plt+0x12d9ef0>
   23420:			; <UNDEFINED> instruction: 0x4638e6fa
   23424:	blx	11e1424 <__read_chk@plt+0x11d9ef8>
   23428:			; <UNDEFINED> instruction: 0xf7e3e7b4
   2342c:	svclt	0x0000ead4
   23430:	andeq	r3, r4, sl, ror #13
   23434:	andeq	r0, r0, r0, asr r7
   23438:	muleq	r4, r0, r4
   2343c:	svcmi	0x00f0e92d
   23440:	ldmibmi	sp, {r0, r1, r3, r7, r9, sl, lr}
   23444:	ldmdavs	r6, {r0, r2, r4, r9, sl, lr}
   23448:	bmi	fe74f66c <__read_chk@plt+0xfe748140>
   2344c:	movwcs	r4, #1145	; 0x479
   23450:	strcs	r9, [r0, -r0]
   23454:	stmpl	sl, {r1, r7, r9, sl, lr}
   23458:			; <UNDEFINED> instruction: 0x46394630
   2345c:	ldmdavs	r2, {r2, r3, r4, r9, sl, lr}
   23460:			; <UNDEFINED> instruction: 0xf04f9205
   23464:	bl	2a3c6c <__read_chk@plt+0x29c740>
   23468:			; <UNDEFINED> instruction: 0xf8cd0c0b
   2346c:	movwls	sl, #16388	; 0x4004
   23470:	movwgt	lr, #10701	; 0x29cd
   23474:	movwcs	r2, #522	; 0x20a
   23478:	strmi	r4, [r9], r0, lsl #13
   2347c:			; <UNDEFINED> instruction: 0xff74f021
   23480:	svceq	0x0000f1b9
   23484:			; <UNDEFINED> instruction: 0xf1b8bf08
   23488:			; <UNDEFINED> instruction: 0xf1040f0a
   2348c:	rscsle	r0, r1, #16777216	; 0x1000000
   23490:			; <UNDEFINED> instruction: 0xf04f45a3
   23494:	svclt	0x00940800
   23498:	bleq	31e330 <__read_chk@plt+0x316e04>
   2349c:	bleq	15e334 <__read_chk@plt+0x156e08>
   234a0:	ldrbmi	r4, [r4], -r9, ror #13
   234a4:	strmi	lr, [r6], -r1
   234a8:			; <UNDEFINED> instruction: 0xf108460f
   234ac:	strbmi	r0, [r3, #2049]	; 0x801
   234b0:	andcs	sp, sl, #16, 4
   234b4:	ldrtmi	r2, [r0], -r0, lsl #6
   234b8:			; <UNDEFINED> instruction: 0xf0214639
   234bc:	blls	e3218 <__read_chk@plt+0xdbcec>
   234c0:			; <UNDEFINED> instruction: 0xf10242a3
   234c4:	sbcslt	r0, r2, #48, 4
   234c8:	sbcshi	pc, ip, r0, asr #4
   234cc:	movwls	r1, #7267	; 0x1c63
   234d0:	stcls	0, cr7, [r1], {34}	; 0x22
   234d4:	movwcs	r2, #522	; 0x20a
   234d8:			; <UNDEFINED> instruction: 0x46394630
   234dc:			; <UNDEFINED> instruction: 0xff44f021
   234e0:	svclt	0x00082f00
   234e4:	sbcsle	r2, lr, #10, 28	; 0xa0
   234e8:	andle	r4, r9, #679477248	; 0x28800000
   234ec:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
   234f0:	mulcs	r0, sl, r8
   234f4:			; <UNDEFINED> instruction: 0xf80a7022
   234f8:	ldrbmi	r3, [r4, #-2817]	; 0xfffff4ff
   234fc:	stcls	8, cr13, [r1], {246}	; 0xf6
   23500:	addsmi	r9, ip, #2048	; 0x800
   23504:	stclne	15, cr11, [r2], #-252	; 0xffffff04
   23508:			; <UNDEFINED> instruction: 0x23209201
   2350c:			; <UNDEFINED> instruction: 0xf0807023
   23510:	stmdavs	lr!, {r0, r1, r2, r6, r7, pc}^
   23514:			; <UNDEFINED> instruction: 0xf04f2700
   23518:	ldrtmi	r0, [r9], -r0, lsl #20
   2351c:	andcs	r4, sl, #48, 12	; 0x3000000
   23520:	strmi	r2, [r0], r0, lsl #6
   23524:			; <UNDEFINED> instruction: 0xf0214689
   23528:			; <UNDEFINED> instruction: 0xf1b9ff1f
   2352c:	svclt	0x00080f00
   23530:	svceq	0x000af1b8
   23534:	beq	9f964 <__read_chk@plt+0x98438>
   23538:			; <UNDEFINED> instruction: 0xf8ddd2f1
   2353c:			; <UNDEFINED> instruction: 0xf04f8004
   23540:	blls	a5948 <__read_chk@plt+0x9e41c>
   23544:	bl	fe8f50f8 <__read_chk@plt+0xfe8edbcc>
   23548:	strbmi	r0, [r4], -r8, lsl #6
   2354c:	svclt	0x00944553
   23550:	beq	11e400 <__read_chk@plt+0x116ed4>
   23554:	beq	2de404 <__read_chk@plt+0x2d6ed8>
   23558:	strmi	lr, [r6], -r1
   2355c:			; <UNDEFINED> instruction: 0xf109460f
   23560:	strbmi	r0, [sl, #2305]	; 0x901
   23564:	andcs	sp, sl, #16, 4
   23568:	ldrtmi	r2, [r0], -r0, lsl #6
   2356c:			; <UNDEFINED> instruction: 0xf0214639
   23570:	blls	e3164 <__read_chk@plt+0xdbc38>
   23574:			; <UNDEFINED> instruction: 0xf10242a3
   23578:	sbcslt	r0, r2, #48, 4
   2357c:	addhi	pc, r7, r0, asr #4
   23580:	movwls	r1, #7267	; 0x1c63
   23584:	stcls	0, cr7, [r1], {34}	; 0x22
   23588:	movwcs	r2, #522	; 0x20a
   2358c:			; <UNDEFINED> instruction: 0x46394630
   23590:	cdp2	0, 14, cr15, cr10, cr1, {1}
   23594:	svclt	0x00082f00
   23598:	sbcsle	r2, lr, #10, 28	; 0xa0
   2359c:	andle	r4, r9, #160, 10	; 0x28000000
   235a0:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
   235a4:	mulcs	r0, r8, r8
   235a8:			; <UNDEFINED> instruction: 0xf8087022
   235ac:	strbmi	r3, [r4, #-2817]	; 0xfffff4ff
   235b0:	stcls	8, cr13, [r1], {246}	; 0xf6
   235b4:	adcmi	r9, r3, #2048	; 0x800
   235b8:	stclne	15, cr11, [r2], #-516	; 0xfffffdfc
   235bc:			; <UNDEFINED> instruction: 0x23209201
   235c0:	stmdble	r9!, {r0, r1, r5, ip, sp, lr}^
   235c4:	ldmib	sp, {r0, r3, r5, r6, fp, sp, lr}^
   235c8:	stmdbcs	r1, {r0, r9, ip, sp}
   235cc:	addsmi	sp, r3, #47	; 0x2f
   235d0:	lfmne	f5, 3, [r9], {106}	; 0x6a
   235d4:	tstls	r1, r0, lsr r2
   235d8:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
   235dc:	addsmi	r3, r3, #268435456	; 0x10000000
   235e0:	bls	5825c <__read_chk@plt+0x50d30>
   235e4:	addsmi	r9, sl, #4, 16	; 0x40000
   235e8:	bmi	d98218 <__read_chk@plt+0xd90cec>
   235ec:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
   235f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   235f4:	subsmi	r9, sl, r5, lsl #22
   235f8:	andlt	sp, r7, ip, asr r1
   235fc:	svchi	0x00f0e8bd
   23600:	stcne	8, cr15, [r1], {19}
   23604:	andcc	fp, r1, r9, lsr r1
   23608:	andls	r2, r4, r0, lsl #4
   2360c:	stccs	8, cr15, [r1], {3}
   23610:	ldmib	sp, {r2, fp, ip, pc}^
   23614:	blcc	6c21c <__read_chk@plt+0x64cf0>
   23618:	ldrmi	r1, [r8], #-2715	; 0xfffff565
   2361c:	andcs	lr, r0, #60030976	; 0x3940000
   23620:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
   23624:	bls	12422c <__read_chk@plt+0x11cd00>
   23628:	ldrmi	r1, [r0], #-2584	; 0xfffff5e8
   2362c:	mcrmi	7, 1, lr, cr5, cr13, {6}
   23630:	strbtmi	r1, [r8], ip, ror #27
   23634:	ldrbtmi	r3, [lr], #-1307	; 0xfffffae5
   23638:	and	r4, pc, r7, lsr r6	; <UNPREDICTABLE>
   2363c:	stmdbls	r1, {r0, r1, r5, fp, ip, sp, lr}
   23640:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   23644:	vldmiapl	fp!, {s19-s20}
   23648:	svclt	0x003e4291
   2364c:	andls	r1, r1, #18944	; 0x4a00
   23650:	andsle	r7, r3, #11
   23654:	ldmib	sp, {r0, r2, r5, r7, r9, lr}^
   23658:	sbcle	r3, r0, r1, lsl #4
   2365c:	svcne	0x0001f814
   23660:	svclt	0x003c4293
   23664:	andls	r1, r1, #23040	; 0x5a00
   23668:	tstne	r1, pc, asr #20
   2366c:	svclt	0x00385c71
   23670:	mvnle	r7, #25
   23674:			; <UNDEFINED> instruction: 0xf7fe4640
   23678:	bfi	pc, sp, #18, #14	; <UNPREDICTABLE>
   2367c:			; <UNDEFINED> instruction: 0xf7fe4640
   23680:			; <UNDEFINED> instruction: 0xe7e7f919
   23684:			; <UNDEFINED> instruction: 0xf7fe4648
   23688:			; <UNDEFINED> instruction: 0x9c01f915
   2368c:	ldrbmi	lr, [r8], -r2, lsr #14
   23690:			; <UNDEFINED> instruction: 0xf910f7fe
   23694:	ldrb	r9, [r7, -r1, lsl #24]!
   23698:			; <UNDEFINED> instruction: 0xf7fe4668
   2369c:	ldr	pc, [r1, fp, lsl #18]
   236a0:			; <UNDEFINED> instruction: 0xf7fe4668
   236a4:	ldr	pc, [r4, -r7, lsl #18]!
   236a8:			; <UNDEFINED> instruction: 0xf7fe4668
   236ac:	ldmib	sp, {r0, r1, r8, fp, ip, sp, lr, pc}^
   236b0:	ldr	r3, [r4, r1, lsl #4]
   236b4:	stmib	lr, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   236b8:	strdeq	r3, [r4], -r4
   236bc:	andeq	r0, r0, r0, asr r7
   236c0:	andeq	r3, r4, r2, asr r2
   236c4:	andeq	fp, r2, lr, ror lr
   236c8:	svcmi	0x00f0e92d
   236cc:			; <UNDEFINED> instruction: 0xf8dfb087
   236d0:	ldrmi	r5, [r6], -r4, asr #9
   236d4:	strbmi	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   236d8:	ldrbtmi	r4, [sp], #-1647	; 0xfffff991
   236dc:	strmi	r4, [sl], -r3, lsl #12
   236e0:	stmdbpl	ip!, {r3, r4, r5, r9, sl, lr}
   236e4:	ldrmi	r4, [sl], #-1585	; 0xfffff9cf
   236e8:	strls	r6, [r5], #-2084	; 0xfffff7dc
   236ec:	streq	pc, [r0], #-79	; 0xffffffb1
   236f0:	movwls	r9, #4864	; 0x1300
   236f4:	andls	r2, r2, #0, 8
   236f8:	strmi	lr, [r3], #-2509	; 0xfffff633
   236fc:			; <UNDEFINED> instruction: 0xff40f7fd
   23700:	andcc	lr, r1, #3620864	; 0x374000
   23704:	svclt	0x003f4293
   23708:	eorcs	r1, r0, #22784	; 0x5900
   2370c:	andsvc	r9, sl, r1, lsl #2
   23710:	eorshi	pc, r5, #128	; 0x80
   23714:	orrvc	pc, r0, r6, lsl #10
   23718:			; <UNDEFINED> instruction: 0xf7fd4638
   2371c:	ldmib	sp, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   23720:	addsmi	r3, r3, #268435456	; 0x10000000
   23724:	mrrcne	15, 3, fp, r9, cr15
   23728:	tstls	r1, r0, lsr #4
   2372c:			; <UNDEFINED> instruction: 0xf080701a
   23730:			; <UNDEFINED> instruction: 0xf8d68216
   23734:	strcs	r4, [r0, #-512]	; 0xfffffe00
   23738:	beq	5f87c <__read_chk@plt+0x58350>
   2373c:	strtmi	r4, [r0], -r9, lsr #12
   23740:	movwcs	r2, #522	; 0x20a
   23744:	strmi	r4, [r9], r0, lsl #13
   23748:	cdp2	0, 0, cr15, cr14, cr1, {1}
   2374c:	svceq	0x0000f1b9
   23750:			; <UNDEFINED> instruction: 0xf1b8bf08
   23754:			; <UNDEFINED> instruction: 0xf10a0f0a
   23758:	rscsle	r0, r1, #4096	; 0x1000
   2375c:	ldrdls	pc, [r4], -sp
   23760:	bleq	5f8a4 <__read_chk@plt+0x58378>
   23764:	bl	fe90a374 <__read_chk@plt+0xfe902e48>
   23768:	strbmi	r0, [r8], r9, lsl #6
   2376c:	svclt	0x00944553
   23770:	beq	11e620 <__read_chk@plt+0x1170f4>
   23774:	beq	2de624 <__read_chk@plt+0x2d70f8>
   23778:	strmi	lr, [r4], -r1
   2377c:			; <UNDEFINED> instruction: 0xf10b460d
   23780:	ldrbmi	r0, [sl, #2817]	; 0xb01
   23784:	andcs	sp, sl, #805306369	; 0x30000001
   23788:	strtmi	r2, [r0], -r0, lsl #6
   2378c:			; <UNDEFINED> instruction: 0xf0214629
   23790:	blls	e2f44 <__read_chk@plt+0xdba18>
   23794:			; <UNDEFINED> instruction: 0xf1024598
   23798:	sbcslt	r0, r2, #48, 4
   2379c:	bichi	pc, r2, r0, lsl #1
   237a0:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   237a4:			; <UNDEFINED> instruction: 0xf8889301
   237a8:			; <UNDEFINED> instruction: 0xf8dd2000
   237ac:	andcs	r8, sl, #4
   237b0:	strtmi	r2, [r0], -r0, lsl #6
   237b4:			; <UNDEFINED> instruction: 0xf0214629
   237b8:	stccs	13, cr15, [r0, #-860]	; 0xfffffca4
   237bc:	stccs	15, cr11, [sl], {8}
   237c0:	strbmi	sp, [r8, #731]	; 0x2db
   237c4:			; <UNDEFINED> instruction: 0xf818d90b
   237c8:			; <UNDEFINED> instruction: 0xf8993d01
   237cc:			; <UNDEFINED> instruction: 0xf8882000
   237d0:			; <UNDEFINED> instruction: 0xf8092000
   237d4:	strbmi	r3, [r8, #2817]	; 0xb01
   237d8:			; <UNDEFINED> instruction: 0xf8ddd8f5
   237dc:	blls	c37f4 <__read_chk@plt+0xbc2c8>
   237e0:	svclt	0x00814543
   237e4:	andeq	pc, r1, #8, 2
   237e8:			; <UNDEFINED> instruction: 0x23209201
   237ec:	andcc	pc, r0, r8, lsl #17
   237f0:			; <UNDEFINED> instruction: 0x81b9f240
   237f4:	andmi	pc, r4, #14024704	; 0xd60000
   237f8:			; <UNDEFINED> instruction: 0xf04f2500
   237fc:	strtmi	r0, [r9], -r0, lsl #20
   23800:	andcs	r4, sl, #32, 12	; 0x2000000
   23804:	strmi	r2, [r0], r0, lsl #6
   23808:			; <UNDEFINED> instruction: 0xf0214689
   2380c:			; <UNDEFINED> instruction: 0xf1b9fdad
   23810:	svclt	0x00080f00
   23814:	svceq	0x000af1b8
   23818:	beq	9fc48 <__read_chk@plt+0x9871c>
   2381c:			; <UNDEFINED> instruction: 0xf8ddd2f1
   23820:			; <UNDEFINED> instruction: 0xf04f9004
   23824:	blls	a642c <__read_chk@plt+0x9ef00>
   23828:	movweq	lr, #39843	; 0x9ba3
   2382c:	ldrbmi	r4, [r3, #-1736]	; 0xfffff938
   23830:	bl	fead3688 <__read_chk@plt+0xfeacc15c>
   23834:	bl	feaa6048 <__read_chk@plt+0xfea9eb1c>
   23838:	and	r0, r1, sl, lsl #20
   2383c:	strmi	r4, [sp], -r4, lsl #12
   23840:	bleq	9fc74 <__read_chk@plt+0x98748>
   23844:	andsle	r4, r3, #914358272	; 0x36800000
   23848:	movwcs	r2, #522	; 0x20a
   2384c:	strtmi	r4, [r9], -r0, lsr #12
   23850:	stc2	0, cr15, [sl, #132]	; 0x84
   23854:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   23858:	eorseq	pc, r0, #-2147483648	; 0x80000000
   2385c:	vqsub.s8	<illegal reg q13.5>, q8, q1
   23860:			; <UNDEFINED> instruction: 0xf1088167
   23864:	movwls	r0, #4865	; 0x1301
   23868:	andcs	pc, r0, r8, lsl #17
   2386c:	ldrdhi	pc, [r4], -sp
   23870:	movwcs	r2, #522	; 0x20a
   23874:	strtmi	r4, [r9], -r0, lsr #12
   23878:	ldc2l	0, cr15, [r6, #-132]!	; 0xffffff7c
   2387c:	svclt	0x00082d00
   23880:	sbcsle	r2, fp, #2560	; 0xa00
   23884:	andle	r4, fp, #809500672	; 0x30400000
   23888:	stccc	8, cr15, [r1, #-96]	; 0xffffffa0
   2388c:	mulcs	r0, r9, r8
   23890:	andcs	pc, r0, r8, lsl #17
   23894:	blcc	a18c0 <__read_chk@plt+0x9a394>
   23898:	ldmle	r5!, {r3, r6, r7, r8, sl, lr}^
   2389c:	ldrdhi	pc, [r4], -sp
   238a0:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   238a4:			; <UNDEFINED> instruction: 0xf108bf81
   238a8:	andls	r0, r1, #268435456	; 0x10000000
   238ac:			; <UNDEFINED> instruction: 0xf8882320
   238b0:	vhadd.s8	d19, d0, d0
   238b4:			; <UNDEFINED> instruction: 0xf8d68168
   238b8:	strcs	r4, [r0, #-520]	; 0xfffffdf8
   238bc:	beq	5fa00 <__read_chk@plt+0x584d4>
   238c0:	strtmi	r4, [r0], -r9, lsr #12
   238c4:	movwcs	r2, #522	; 0x20a
   238c8:	strmi	r4, [r9], r0, lsl #13
   238cc:	stc2l	0, cr15, [ip, #-132]	; 0xffffff7c
   238d0:	svceq	0x0000f1b9
   238d4:			; <UNDEFINED> instruction: 0xf1b8bf08
   238d8:			; <UNDEFINED> instruction: 0xf10a0f0a
   238dc:	rscsle	r0, r1, #4096	; 0x1000
   238e0:	ldrdls	pc, [r4], -sp
   238e4:	bleq	5fa28 <__read_chk@plt+0x584fc>
   238e8:	bl	fe90a4f8 <__read_chk@plt+0xfe902fcc>
   238ec:	strbmi	r0, [r8], r9, lsl #6
   238f0:	svclt	0x00944553
   238f4:	beq	11e7a4 <__read_chk@plt+0x117278>
   238f8:	beq	2de7a8 <__read_chk@plt+0x2d727c>
   238fc:	strmi	lr, [r4], -r1
   23900:			; <UNDEFINED> instruction: 0xf10b460d
   23904:	ldrbmi	r0, [sl, #2817]	; 0xb01
   23908:	andcs	sp, sl, #805306369	; 0x30000001
   2390c:	strtmi	r2, [r0], -r0, lsl #6
   23910:			; <UNDEFINED> instruction: 0xf0214629
   23914:	blls	e2dc0 <__read_chk@plt+0xdb894>
   23918:			; <UNDEFINED> instruction: 0xf1024543
   2391c:	sbcslt	r0, r2, #48, 4
   23920:	tsthi	ip, r0, asr #4	; <UNPREDICTABLE>
   23924:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   23928:			; <UNDEFINED> instruction: 0xf8889301
   2392c:			; <UNDEFINED> instruction: 0xf8dd2000
   23930:	andcs	r8, sl, #4
   23934:	strtmi	r2, [r0], -r0, lsl #6
   23938:			; <UNDEFINED> instruction: 0xf0214629
   2393c:	stccs	13, cr15, [r0, #-84]	; 0xffffffac
   23940:	stccs	15, cr11, [sl], {8}
   23944:	strbmi	sp, [r1, #731]	; 0x2db
   23948:			; <UNDEFINED> instruction: 0xf818d20b
   2394c:			; <UNDEFINED> instruction: 0xf8993d01
   23950:			; <UNDEFINED> instruction: 0xf8882000
   23954:			; <UNDEFINED> instruction: 0xf8092000
   23958:	strbmi	r3, [r8, #2817]	; 0xb01
   2395c:			; <UNDEFINED> instruction: 0xf8ddd8f5
   23960:	blls	c3978 <__read_chk@plt+0xbc44c>
   23964:	svclt	0x00814543
   23968:	andeq	pc, r1, #8, 2
   2396c:			; <UNDEFINED> instruction: 0x23209201
   23970:	andcc	pc, r0, r8, lsl #17
   23974:	rscshi	pc, pc, r0, asr #4
   23978:	andmi	pc, ip, #14024704	; 0xd60000
   2397c:			; <UNDEFINED> instruction: 0xf04f2500
   23980:	strtmi	r0, [r9], -r0, lsl #20
   23984:	andcs	r4, sl, #32, 12	; 0x2000000
   23988:	strmi	r2, [r0], r0, lsl #6
   2398c:			; <UNDEFINED> instruction: 0xf0214689
   23990:			; <UNDEFINED> instruction: 0xf1b9fceb
   23994:	svclt	0x00080f00
   23998:	svceq	0x000af1b8
   2399c:	beq	9fdcc <__read_chk@plt+0x988a0>
   239a0:			; <UNDEFINED> instruction: 0xf8ddd2f1
   239a4:			; <UNDEFINED> instruction: 0xf04f9004
   239a8:	blls	a65b0 <__read_chk@plt+0x9f084>
   239ac:	movweq	lr, #39843	; 0x9ba3
   239b0:	ldrbmi	r4, [r3, #-1736]	; 0xfffff938
   239b4:	bl	fead380c <__read_chk@plt+0xfeacc2e0>
   239b8:	bl	feaa61cc <__read_chk@plt+0xfea9eca0>
   239bc:	and	r0, r1, sl, lsl #20
   239c0:	strmi	r4, [sp], -r4, lsl #12
   239c4:	bleq	9fdf8 <__read_chk@plt+0x988cc>
   239c8:	andsle	r4, r3, #914358272	; 0x36800000
   239cc:	movwcs	r2, #522	; 0x20a
   239d0:	strtmi	r4, [r9], -r0, lsr #12
   239d4:	stc2l	0, cr15, [r8], {33}	; 0x21
   239d8:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   239dc:	eorseq	pc, r0, #-2147483648	; 0x80000000
   239e0:	vqsub.s8	<illegal reg q13.5>, q8, q1
   239e4:			; <UNDEFINED> instruction: 0xf10880b1
   239e8:	movwls	r0, #4865	; 0x1301
   239ec:	andcs	pc, r0, r8, lsl #17
   239f0:	ldrdhi	pc, [r4], -sp
   239f4:	movwcs	r2, #522	; 0x20a
   239f8:	strtmi	r4, [r9], -r0, lsr #12
   239fc:	ldc2	0, cr15, [r4], #132	; 0x84
   23a00:	svclt	0x00082d00
   23a04:	sbcsle	r2, fp, #2560	; 0xa00
   23a08:	andle	r4, fp, #809500672	; 0x30400000
   23a0c:	stccc	8, cr15, [r1, #-96]	; 0xffffffa0
   23a10:	mulcs	r0, r9, r8
   23a14:	andcs	pc, r0, r8, lsl #17
   23a18:	blcc	a1a44 <__read_chk@plt+0x9a518>
   23a1c:	ldmle	r5!, {r3, r6, r7, r8, sl, lr}^
   23a20:	ldrdhi	pc, [r4], -sp
   23a24:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   23a28:			; <UNDEFINED> instruction: 0xf108bf81
   23a2c:	andls	r0, r1, #268435456	; 0x10000000
   23a30:			; <UNDEFINED> instruction: 0xf8882320
   23a34:	vhadd.s8	d19, d0, d0
   23a38:			; <UNDEFINED> instruction: 0xf8d6809a
   23a3c:			; <UNDEFINED> instruction: 0xf04f3210
   23a40:	strcs	r0, [r0], -r0, lsl #18
   23a44:	ldrmi	r4, [r8], r9, asr #12
   23a48:	andcs	r4, sl, #24, 12	; 0x1800000
   23a4c:	strmi	r2, [r4], -r0, lsl #6
   23a50:			; <UNDEFINED> instruction: 0xf021460d
   23a54:	stccs	12, cr15, [r0, #-548]	; 0xfffffddc
   23a58:	stccs	15, cr11, [sl], {8}
   23a5c:	streq	pc, [r1], -r6, lsl #2
   23a60:	sfmls	f5, 1, [r1, #-972]	; 0xfffffc34
   23a64:	beq	5fba8 <__read_chk@plt+0x5867c>
   23a68:	blne	170a678 <__read_chk@plt+0x170314c>
   23a6c:	adcsmi	r4, r3, #44, 12	; 0x2c00000
   23a70:	bne	ffdd38c8 <__read_chk@plt+0xffdcc39c>
   23a74:			; <UNDEFINED> instruction: 0xe0011bb6
   23a78:	strmi	r4, [r9], r0, lsl #13
   23a7c:	beq	9feac <__read_chk@plt+0x98980>
   23a80:	andle	r4, pc, #360710144	; 0x15800000
   23a84:	movwcs	r2, #522	; 0x20a
   23a88:	strbmi	r4, [r9], -r0, asr #12
   23a8c:	stc2l	0, cr15, [ip], #-132	; 0xffffff7c
   23a90:	adcmi	r9, r3, #2048	; 0x800
   23a94:	eorseq	pc, r0, #-2147483648	; 0x80000000
   23a98:	ldmdble	fp, {r1, r4, r6, r7, r9, ip, sp, pc}^
   23a9c:	movwls	r1, #7267	; 0x1c63
   23aa0:	stcls	0, cr7, [r1], {34}	; 0x22
   23aa4:	movwcs	r2, #522	; 0x20a
   23aa8:	strbmi	r4, [r9], -r0, asr #12
   23aac:	mrrc2	0, 2, pc, ip, cr1	; <UNPREDICTABLE>
   23ab0:	svceq	0x0000f1b9
   23ab4:			; <UNDEFINED> instruction: 0xf1b8bf08
   23ab8:	sbcsle	r0, sp, #10, 30	; 0x28
   23abc:	andle	r4, r8, #1342177290	; 0x5000000a
   23ac0:	stccc	8, cr15, [r1, #-80]	; 0xffffffb0
   23ac4:	eorvc	r7, r2, sl, lsr #16
   23ac8:	blcc	a1ae4 <__read_chk@plt+0x9a5b8>
   23acc:	ldmle	r7!, {r2, r3, r5, r7, r9, lr}^
   23ad0:	blls	caadc <__read_chk@plt+0xc35b0>
   23ad4:	ldmdale	sp, {r0, r1, r5, r7, r9, lr}
   23ad8:	stmdals	r4, {r8, r9, fp, ip, pc}
   23adc:	movwle	r4, #41635	; 0xa2a3
   23ae0:	blmi	b763a0 <__read_chk@plt+0xb6ee74>
   23ae4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23ae8:	blls	17db58 <__read_chk@plt+0x17662c>
   23aec:	qdaddle	r4, sl, lr
   23af0:	pop	{r0, r1, r2, ip, sp, pc}
   23af4:			; <UNDEFINED> instruction: 0xf8148ff0
   23af8:	teqlt	sl, r1, lsl #24
   23afc:	movwcs	r3, #1
   23b00:			; <UNDEFINED> instruction: 0xf8049004
   23b04:	stmdals	r4, {r0, sl, fp, ip, sp}
   23b08:	strcc	lr, [r0], #-2525	; 0xfffff623
   23b0c:	bne	ff932b18 <__read_chk@plt+0xff92b5ec>
   23b10:	strb	r4, [r5, r0, lsr #8]!
   23b14:	eorvc	r2, r3, r0, lsl #6
   23b18:	movweq	lr, #2525	; 0x9dd
   23b1c:	bne	64a334 <__read_chk@plt+0x642e08>
   23b20:	bfi	r4, r0, #8, #22
   23b24:			; <UNDEFINED> instruction: 0xf7fd4638
   23b28:			; <UNDEFINED> instruction: 0xf8ddfec5
   23b2c:	ldrt	r8, [lr], -r4
   23b30:			; <UNDEFINED> instruction: 0xf7fd4638
   23b34:			; <UNDEFINED> instruction: 0xf8ddfebf
   23b38:	ldr	r8, [r9], r4
   23b3c:			; <UNDEFINED> instruction: 0xf7fd4638
   23b40:			; <UNDEFINED> instruction: 0xf8ddfeb9
   23b44:	ldrbt	r8, [r4], r4
   23b48:			; <UNDEFINED> instruction: 0xf7fd4638
   23b4c:			; <UNDEFINED> instruction: 0xf8ddfeb3
   23b50:	strb	r8, [pc, -r4]
   23b54:			; <UNDEFINED> instruction: 0xf7fd4638
   23b58:	stcls	14, cr15, [r1], {173}	; 0xad
   23b5c:	ldrtmi	lr, [r8], -r2, lsr #15
   23b60:	mcr2	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   23b64:	ldrtmi	lr, [r8], -r5, ror #11
   23b68:	mcr2	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   23b6c:	ldrtmi	lr, [r8], -r2, asr #12
   23b70:	mcr2	7, 5, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   23b74:	ldrtmi	lr, [r8], -r1, ror #14
   23b78:	mrc2	7, 4, pc, cr12, cr13, {7}
   23b7c:			; <UNDEFINED> instruction: 0x4638e6fc
   23b80:	mrc2	7, 4, pc, cr8, cr13, {7}
   23b84:	ldrtmi	lr, [r8], -r6, asr #11
   23b88:	mrc2	7, 4, pc, cr4, cr13, {7}
   23b8c:			; <UNDEFINED> instruction: 0xf7e2e693
   23b90:	svclt	0x0000ef22
   23b94:	andeq	r3, r4, r6, ror #2
   23b98:	andeq	r0, r0, r0, asr r7
   23b9c:	andeq	r2, r4, ip, asr sp
   23ba0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   23ba4:	svclt	0x00004770
   23ba8:	strdeq	r4, [r4], -r6
   23bac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   23bb0:	svclt	0x00004770
   23bb4:	andeq	sl, r2, r6, ror #28
   23bb8:	andeq	pc, r9, r0, asr #12
   23bbc:	andseq	pc, r6, r2, asr #5
   23bc0:	svclt	0x00004770
   23bc4:	sbcvs	pc, r1, pc, asr #8
   23bc8:	andseq	pc, r6, r2, asr #5
   23bcc:	svclt	0x00004770
   23bd0:	andeq	pc, r9, r0, asr #12
   23bd4:	andseq	pc, r6, r2, asr #5
   23bd8:	svclt	0x00004770
   23bdc:	movtcc	pc, #583	; 0x247	; <UNPREDICTABLE>
   23be0:	msrmi	SPSR_fsx, #1610612748	; 0x6000000c
   23be4:	blcs	374bf8 <__read_chk@plt+0x36d6cc>
   23be8:	ldm	pc, {r1, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   23bec:	streq	pc, [sl, -r3]
   23bf0:			; <UNDEFINED> instruction: 0x1613101c
   23bf4:	blcs	a2d060 <__read_chk@plt+0xa25b34>
   23bf8:	stceq	15, cr1, [r2, #-184]!	; 0xffffff48
   23bfc:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   23c00:	ldmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
   23c04:			; <UNDEFINED> instruction: 0x47704478
   23c08:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   23c0c:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
   23c10:			; <UNDEFINED> instruction: 0x47704478
   23c14:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   23c18:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   23c1c:			; <UNDEFINED> instruction: 0x47704478
   23c20:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   23c24:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   23c28:			; <UNDEFINED> instruction: 0x47704478
   23c2c:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   23c30:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
   23c34:			; <UNDEFINED> instruction: 0x47704478
   23c38:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   23c3c:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
   23c40:			; <UNDEFINED> instruction: 0x47704478
   23c44:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   23c48:	stmdami	pc, {r4, r5, r6, r8, r9, sl, lr}	; <UNPREDICTABLE>
   23c4c:			; <UNDEFINED> instruction: 0x47704478
   23c50:	bllt	13e1be0 <__read_chk@plt+0x13da6b4>
   23c54:	andeq	fp, r2, sl, lsr #32
   23c58:	andeq	sl, r2, ip, lsr #28
   23c5c:	andeq	fp, r2, r2
   23c60:	andeq	sl, r2, r4, ror #28
   23c64:	andeq	sl, r2, sl, ror lr
   23c68:	andeq	sl, r2, r8, lsl #29
   23c6c:	andeq	sl, r2, r2, lsr #29
   23c70:	andeq	sl, r2, r4, lsr #28
   23c74:	andeq	sl, r2, r2, lsl #31
   23c78:	andeq	sl, r2, r4, asr #31
   23c7c:			; <UNDEFINED> instruction: 0x0002aeb6
   23c80:	ldrdeq	sl, [r2], -ip
   23c84:	andeq	sl, r2, lr, ror #29
   23c88:	andeq	sl, r2, ip, lsr #30
   23c8c:			; <UNDEFINED> instruction: 0x460db530
   23c90:	strmi	fp, [r4], -r3, lsl #1
   23c94:	stmdami	r9, {r4, r5, r6, r8, fp, ip, sp, pc}
   23c98:	blmi	274e80 <__read_chk@plt+0x26d954>
   23c9c:	bmi	26c0a8 <__read_chk@plt+0x264b7c>
   23ca0:	ldrbtmi	r9, [fp], #-1
   23ca4:			; <UNDEFINED> instruction: 0x4628447a
   23ca8:			; <UNDEFINED> instruction: 0xf7e29400
   23cac:	strdcs	lr, [r0], -r8
   23cb0:	ldclt	0, cr11, [r0, #-12]!
   23cb4:			; <UNDEFINED> instruction: 0xff92f7ff
   23cb8:	svclt	0x0000e7ef
   23cbc:	andeq	r1, r2, r0, ror fp
   23cc0:	andeq	sl, r2, r2, lsr #31
   23cc4:	andeq	sl, r2, ip, lsr #31
   23cc8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   23ccc:	svclt	0x00004770
   23cd0:	andeq	r3, r4, r6, ror fp
   23cd4:	addsmi	r4, r0, #33554432	; 0x2000000
   23cd8:	strmi	sp, [fp], -pc, lsl #4
   23cdc:	and	fp, r1, r0, lsl r4
   23ce0:	andsle	r4, r2, r2, lsl #5
   23ce4:	blmi	a1d38 <__read_chk@plt+0x9a80c>
   23ce8:	blmi	a1cf0 <__read_chk@plt+0x9a7c4>
   23cec:	mvnsle	r2, r0, lsl #24
   23cf0:			; <UNDEFINED> instruction: 0xf85d1a5b
   23cf4:	vnmlsne.f64	d20, d8, d4
   23cf8:			; <UNDEFINED> instruction: 0x460b4770
   23cfc:	blcs	a1d50 <__read_chk@plt+0x9a824>
   23d00:	mvnsle	r2, r0, lsl #20
   23d04:			; <UNDEFINED> instruction: 0x1e581a5b
   23d08:	andcs	r4, r0, r0, ror r7
   23d0c:	stceq	8, cr15, [r1], {2}
   23d10:	blcs	a1d64 <__read_chk@plt+0x9a838>
   23d14:	mvnsle	r2, r0, lsl #20
   23d18:			; <UNDEFINED> instruction: 0xf85d1a5b
   23d1c:	vnmlsne.f64	d20, d8, d4
   23d20:	svclt	0x00004770
   23d24:			; <UNDEFINED> instruction: 0xf8df4b1b
   23d28:	ldrbtmi	ip, [fp], #-112	; 0xffffff90
   23d2c:			; <UNDEFINED> instruction: 0x460fb5f0
   23d30:			; <UNDEFINED> instruction: 0xf8d34606
   23d34:			; <UNDEFINED> instruction: 0xf8d31204
   23d38:	ldrbtmi	r0, [ip], #512	; 0x200
   23d3c:	addlt	r4, r7, r7, lsl fp
   23d40:			; <UNDEFINED> instruction: 0x466c4615
   23d44:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   23d48:			; <UNDEFINED> instruction: 0xf04f4622
   23d4c:	ldmdavs	fp, {sl, fp}
   23d50:			; <UNDEFINED> instruction: 0xf04f9305
   23d54:	tstcs	r1, #0, 6
   23d58:	andeq	lr, r3, r4, lsl #17
   23d5c:	andcs	r4, r2, r9, lsr #12
   23d60:	andgt	pc, ip, sp, asr #17
   23d64:	andgt	pc, r8, sp, asr #17
   23d68:	andsgt	pc, r0, sp, lsl #17
   23d6c:	b	fe761cfc <__read_chk@plt+0xfe75a7d0>
   23d70:			; <UNDEFINED> instruction: 0x4621463a
   23d74:			; <UNDEFINED> instruction: 0xf7ff4630
   23d78:	bmi	2a3c34 <__read_chk@plt+0x29c708>
   23d7c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   23d80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23d84:	subsmi	r9, sl, r5, lsl #22
   23d88:	andlt	sp, r7, r1, lsl #2
   23d8c:			; <UNDEFINED> instruction: 0xf7e2bdf0
   23d90:	svclt	0x0000ee22
   23d94:	andeq	fp, r2, r2, lsl r5
   23d98:	andeq	r2, r4, r6, lsl #22
   23d9c:	andeq	r0, r0, r0, asr r7
   23da0:	andeq	r2, r4, r2, asr #21
   23da4:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   23da8:	ldrbtmi	r4, [ip], #2839	; 0xb17
   23dac:	addlt	fp, lr, r0, ror r5
   23db0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   23db4:			; <UNDEFINED> instruction: 0x46054614
   23db8:	eorcs	r4, fp, #14680064	; 0xe00000
   23dbc:	stmdage	r2, {r8, sp}
   23dc0:	movwls	r6, #55323	; 0xd81b
   23dc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23dc8:	teqcs	sl, #70254592	; 0x4300000	; <UNPREDICTABLE>
   23dcc:			; <UNDEFINED> instruction: 0xf7e29301
   23dd0:			; <UNDEFINED> instruction: 0x4621ebb8
   23dd4:			; <UNDEFINED> instruction: 0x232fac01
   23dd8:	strtmi	r2, [r2], -sl
   23ddc:	b	1961d6c <__read_chk@plt+0x195a840>
   23de0:			; <UNDEFINED> instruction: 0x46214632
   23de4:			; <UNDEFINED> instruction: 0xf7ff4628
   23de8:	bmi	263bc4 <__read_chk@plt+0x25c698>
   23dec:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   23df0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23df4:	subsmi	r9, sl, sp, lsl #22
   23df8:	andlt	sp, lr, r1, lsl #2
   23dfc:			; <UNDEFINED> instruction: 0xf7e2bd70
   23e00:	svclt	0x0000edea
   23e04:	muleq	r4, r6, sl
   23e08:	andeq	r0, r0, r0, asr r7
   23e0c:	andeq	r2, r4, r2, asr sl
   23e10:			; <UNDEFINED> instruction: 0x460a4613
   23e14:			; <UNDEFINED> instruction: 0xf7ff1c99
   23e18:	svclt	0x0000bf5d
   23e1c:	ldrmi	r4, [r1], -fp, lsl #12
   23e20:			; <UNDEFINED> instruction: 0xf7ff461a
   23e24:	svclt	0x0000bf57
   23e28:	ldrmi	r4, [r1], -fp, lsl #12
   23e2c:			; <UNDEFINED> instruction: 0xf7ff461a
   23e30:	svclt	0x0000bf51
   23e34:	ldrmi	r4, [r1], -fp, lsl #12
   23e38:			; <UNDEFINED> instruction: 0xf7ff461a
   23e3c:	svclt	0x0000bf4b
   23e40:	ldrmi	r4, [r1], -fp, lsl #12
   23e44:			; <UNDEFINED> instruction: 0xf7ff461a
   23e48:	svclt	0x0000bf45
   23e4c:			; <UNDEFINED> instruction: 0x460a4613
   23e50:			; <UNDEFINED> instruction: 0xf7ff1d99
   23e54:	svclt	0x0000bf3f
   23e58:	ldrmi	r4, [r1], -fp, lsl #12
   23e5c:			; <UNDEFINED> instruction: 0xf7ff461a
   23e60:	svclt	0x0000bf39
   23e64:			; <UNDEFINED> instruction: 0x4604b570
   23e68:			; <UNDEFINED> instruction: 0x0610f8d0
   23e6c:	strbvc	pc, [r0, #1103]	; 0x44f	; <UNPREDICTABLE>
   23e70:	vst1.8	{d20-d22}, [pc :64], r6
   23e74:	blx	18087e <__read_chk@plt+0x179352>
   23e78:			; <UNDEFINED> instruction: 0xf105f500
   23e7c:	strtmi	r0, [r0], #-16
   23e80:			; <UNDEFINED> instruction: 0xff28f7ff
   23e84:	ldmdahi	r2!, {r1, r3, r8, r9, fp, lr}
   23e88:	addvc	pc, r8, r5, lsl #10
   23e8c:	strtmi	r4, [r0], #-1147	; 0xfffffb85
   23e90:			; <UNDEFINED> instruction: 0xf8534631
   23e94:	bcs	fe02bf24 <__read_chk@plt+0xfe0249f8>
   23e98:	addcs	fp, r0, #40, 30	; 0xa0
   23e9c:	stmda	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23ea0:			; <UNDEFINED> instruction: 0x3610f8d4
   23ea4:			; <UNDEFINED> instruction: 0xf0033301
   23ea8:			; <UNDEFINED> instruction: 0xf8c40303
   23eac:	ldcllt	6, cr3, [r0, #-64]!	; 0xffffffc0
   23eb0:			; <UNDEFINED> instruction: 0x0002b3b0
   23eb4:	svcmi	0x00f0e92d
   23eb8:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
   23ebc:	strmi	r8, [r4], -r2, lsl #22
   23ec0:	blmi	fb67bc <__read_chk@plt+0xfaf290>
   23ec4:	svcmi	0x003e447a
   23ec8:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
   23ecc:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   23ed0:			; <UNDEFINED> instruction: 0xf04f9335
   23ed4:	stmdane	r3, {r8, r9}^
   23ed8:	blls	88ae4 <__read_chk@plt+0x815b8>
   23edc:	subsle	r4, r9, #156, 4	; 0xc0000009
   23ee0:	ldmdbmi	r8!, {r0, r1, r8, r9, fp, sp, pc}
   23ee4:			; <UNDEFINED> instruction: 0xf10d2248
   23ee8:	ldrbtmi	r0, [r9], #-1601	; 0xfffff9bf
   23eec:	mcr	6, 0, r4, cr8, cr8, {0}
   23ef0:			; <UNDEFINED> instruction: 0xf7e23a10
   23ef4:			; <UNDEFINED> instruction: 0xf10defde
   23ef8:	strcs	r0, [r2, #-2830]	; 0xfffff4f2
   23efc:			; <UNDEFINED> instruction: 0xf10446a1
   23f00:	movwls	r0, #776	; 0x308
   23f04:	strbmi	r9, [ip], -r1, lsl #22
   23f08:	andeq	lr, r9, #166912	; 0x28c00
   23f0c:	vldrle	s4, [pc, #-0]	; 23f14 <__read_chk@plt+0x1c9e8>
   23f10:	blge	a1f7c <__read_chk@plt+0x9aa50>
   23f14:	bleq	120348 <__read_chk@plt+0x118e1c>
   23f18:	andeq	pc, pc, sl
   23f1c:	vnmlsne.f64	d14, d10, d7
   23f20:			; <UNDEFINED> instruction: 0x464c4438
   23f24:	andsgt	pc, r4, #144, 16	; 0x900000
   23f28:	andseq	pc, r4, #10354688	; 0x9e0000
   23f2c:	stcgt	8, cr15, [r2], {11}
   23f30:	stceq	8, cr15, [r3], {11}
   23f34:	cdp	7, 13, cr15, cr2, cr2, {7}
   23f38:	stmdavs	r0, {r8, r9, fp, ip, pc}
   23f3c:	andseq	pc, sl, r0, lsr r9	; <UNPREDICTABLE>
   23f40:	svclt	0x00a82800
   23f44:	beq	be0088 <__read_chk@plt+0xbd8b5c>
   23f48:			; <UNDEFINED> instruction: 0xf806454b
   23f4c:	bicsle	sl, r9, r1, lsl #22
   23f50:			; <UNDEFINED> instruction: 0xf10b2d01
   23f54:	andle	r0, r1, r1, lsl #22
   23f58:	strb	r2, [pc, r1, lsl #10]
   23f5c:	beq	1560398 <__read_chk@plt+0x1558e6c>
   23f60:	bne	45f7c8 <__read_chk@plt+0x45829c>
   23f64:	ldrbmi	r2, [r0], -r0, lsl #5
   23f68:	mrc2	7, 5, pc, cr4, cr15, {7}
   23f6c:	orrlt	r4, r8, r6, lsl #12
   23f70:	ldmdale	sp, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, sp}
   23f74:			; <UNDEFINED> instruction: 0x46434814
   23f78:	strtmi	r2, [r9], -r4, lsl #4
   23f7c:			; <UNDEFINED> instruction: 0xf7e24478
   23f80:	strbmi	lr, [r3], -ip, lsl #31
   23f84:			; <UNDEFINED> instruction: 0x46294632
   23f88:			; <UNDEFINED> instruction: 0xf7e24650
   23f8c:	blls	9fdac <__read_chk@plt+0x98880>
   23f90:			; <UNDEFINED> instruction: 0xd3a5429c
   23f94:	bmi	36bf9c <__read_chk@plt+0x364a70>
   23f98:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   23f9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23fa0:	subsmi	r9, sl, r5, lsr fp
   23fa4:	eorslt	sp, r7, r6, lsl #2
   23fa8:	blhi	df2a4 <__read_chk@plt+0xd7d78>
   23fac:	svchi	0x00f0e8bd
   23fb0:	ldrb	r2, [r0, fp, asr #32]!
   23fb4:	stc	7, cr15, [lr, #-904]	; 0xfffffc78
   23fb8:	andeq	r2, r4, ip, ror r9
   23fbc:	andeq	r0, r0, r0, asr r7
   23fc0:	andeq	fp, r2, r0, ror r3
   23fc4:	andeq	sl, r2, sl, ror sp
   23fc8:	andeq	sl, r2, r0, ror #25
   23fcc:	andeq	r2, r4, r6, lsr #17
   23fd0:	ldrmi	r4, [r1], -fp, lsl #12
   23fd4:			; <UNDEFINED> instruction: 0xf7ff461a
   23fd8:	svclt	0x0000be7d
   23fdc:			; <UNDEFINED> instruction: 0x460db5f8
   23fe0:	strmi	r2, [r7], -r0, lsl #2
   23fe4:			; <UNDEFINED> instruction: 0xf7e34616
   23fe8:	ldmibne	fp!, {r3, r4, r5, r8, fp, sp, lr, pc}
   23fec:	svclt	0x00182800
   23ff0:	movwle	r4, #41624	; 0xa298
   23ff4:			; <UNDEFINED> instruction: 0xf813462b
   23ff8:	stmdbcs	r0, {r0, r8, r9, fp, ip}
   23ffc:	mrcne	1, 3, sp, cr0, cr11, {7}
   24000:	ldrmi	r1, [r8], #-2907	; 0xfffff4a5
   24004:	addmi	fp, r3, #248, 26	; 0x3e00
   24008:			; <UNDEFINED> instruction: 0xf815d908
   2400c:			; <UNDEFINED> instruction: 0xf8004b01
   24010:			; <UNDEFINED> instruction: 0x2c004b01
   24014:	blne	ff0587f8 <__read_chk@plt+0xff0512cc>
   24018:	ldcllt	8, cr3, [r8, #4]!
   2401c:			; <UNDEFINED> instruction: 0xf8002300
   24020:	strb	r3, [r7, r1, lsl #24]!
   24024:	blcs	1eb958 <__read_chk@plt+0x1e442c>
   24028:	ldm	pc, {r0, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2402c:	andsne	pc, r5, r3
   24030:	streq	r0, [r4], #-2820	; 0xfffff4fc
   24034:			; <UNDEFINED> instruction: 0xf7fd0604
   24038:			; <UNDEFINED> instruction: 0xf8b0bf45
   2403c:	blt	102419c <__read_chk@plt+0x101cc70>
   24040:	ldrbmi	fp, [r0, -r0, lsl #5]!
   24044:	ldrheq	pc, [r4], #-128	; 0xffffff80	; <UNPREDICTABLE>
   24048:	addlt	fp, r0, #64, 20	; 0x40000
   2404c:			; <UNDEFINED> instruction: 0xf8b04770
   24050:	blt	10241a0 <__read_chk@plt+0x101cc74>
   24054:	ldrbmi	fp, [r0, -r0, lsl #5]!
   24058:	ldrheq	pc, [r0], #-128	; 0xffffff80	; <UNPREDICTABLE>
   2405c:	addlt	fp, r0, #64, 20	; 0x40000
   24060:	svclt	0x00004770
   24064:			; <UNDEFINED> instruction: 0x4604b538
   24068:	ldmdbcs	r7, {r4, r5, r6, r8, ip, sp, pc}^
   2406c:	stmdble	sp, {r0, r2, r3, r9, sl, lr}
   24070:	tstcs	r0, r8, asr r2
   24074:	b	1962004 <__read_chk@plt+0x195aad8>
   24078:	movwcs	r3, #52556	; 0xcd4c
   2407c:	tstpl	r0, #196, 18	; 0x310000
   24080:	strbtvs	r2, [r3], #768	; 0x300
   24084:	strbvs	r6, [r3, #-1315]!	; 0xfffffadd
   24088:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2408c:	vqdmulh.s<illegal width 8>	d20, d0, d5
   24090:	stmdbmi	r5, {r1, r3, r4, r5, r6, r7, r9, sp, lr}
   24094:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   24098:			; <UNDEFINED> instruction: 0xf5034479
   2409c:	ldrbtmi	r7, [r8], #-778	; 0xfffffcf6
   240a0:	bl	feee2030 <__read_chk@plt+0xfeedab04>
   240a4:	andeq	fp, r2, r6, lsr #3
   240a8:			; <UNDEFINED> instruction: 0x0002a8b4
   240ac:	andeq	sl, r2, lr, lsl #24
   240b0:	svcvc	0x0040f5b1
   240b4:	addlt	fp, r2, r0, lsl r5
   240b8:			; <UNDEFINED> instruction: 0xf44fbf38
   240bc:	strmi	r7, [r4], -r0, asr #2
   240c0:	stmdavs	r0, {r2, r3, r6, r8, ip, sp}
   240c4:			; <UNDEFINED> instruction: 0xf7e29101
   240c8:	stmdbls	r1, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   240cc:			; <UNDEFINED> instruction: 0xf7ffb130
   240d0:	strmi	pc, [r3], -r9, asr #31
   240d4:	eorvs	r2, r3, r0
   240d8:	ldclt	0, cr11, [r0, #-8]
   240dc:	ldm	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   240e0:	ldrb	r6, [r9, r0, lsl #16]!
   240e4:	ldrlt	r2, [r8, #-2060]!	; 0xfffff7f4
   240e8:	andcs	fp, ip, r8, lsr pc
   240ec:	strbeq	pc, [ip], #-256	; 0xffffff00	; <UNPREDICTABLE>
   240f0:	strtmi	r4, [r0], -sp, lsl #12
   240f4:	svc	0x0006f7e2
   240f8:			; <UNDEFINED> instruction: 0xf7ff4621
   240fc:			; <UNDEFINED> instruction: 0x4604ffb3
   24100:	strtmi	fp, [r0], -r8, lsl #2
   24104:			; <UNDEFINED> instruction: 0xf7e3bd38
   24108:	stmdavs	r3, {r1, r7, fp, sp, lr, pc}
   2410c:	eorvs	r4, fp, r0, lsr #12
   24110:	svclt	0x0000bd38
   24114:	blmi	9b69b0 <__read_chk@plt+0x9af484>
   24118:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2411c:	stmdavs	r5, {r1, r7, ip, sp, pc}
   24120:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   24124:	movwls	r6, #6171	; 0x181b
   24128:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2412c:	stclvs	3, cr11, [ip], #-244	; 0xffffff0c
   24130:	svclt	0x00382c0c
   24134:	strbcc	r2, [ip], #-1036	; 0xfffffbf4
   24138:	ldrbeq	lr, [r4], #-2628	; 0xfffff5bc
   2413c:	ldreq	lr, [r4], #2628	; 0xa44
   24140:	ldrne	lr, [r4], #-2628	; 0xfffff5bc
   24144:	ldrcs	lr, [r4], #-2628	; 0xfffff5bc
   24148:			; <UNDEFINED> instruction: 0xf5b43401
   2414c:	stmdale	r1!, {r7, r8, r9, sl, fp, ip, sp}
   24150:	strtmi	r2, [r1], -ip, lsl #24
   24154:	svclt	0x00384628
   24158:	cmpcc	ip, ip, lsl #2
   2415c:	bl	be20ec <__read_chk@plt+0xbdabc0>
   24160:	mvnslt	r4, r3, lsl #12
   24164:	andcs	r6, r0, r4, lsl #8
   24168:	bmi	4bc23c <__read_chk@plt+0x4b4d10>
   2416c:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   24170:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24174:	subsmi	r9, sl, r1, lsl #22
   24178:	andlt	sp, r2, r1, lsl r1
   2417c:			; <UNDEFINED> instruction: 0x4669bd70
   24180:	adcvc	pc, r8, pc, asr #8
   24184:			; <UNDEFINED> instruction: 0xffaef7ff
   24188:	tstlt	r8, r0, lsr r0
   2418c:	strb	r4, [ip, r8, lsr #12]!
   24190:	strb	r9, [sl, r0, lsl #16]!
   24194:	sbcmi	pc, r0, r8, asr #12
   24198:	addscc	pc, r1, r9, asr #13
   2419c:			; <UNDEFINED> instruction: 0xf7e2e7e5
   241a0:			; <UNDEFINED> instruction: 0xf7e3ec1a
   241a4:	stmdavs	r0, {r2, r4, r5, fp, sp, lr, pc}
   241a8:	svclt	0x0000e7df
   241ac:	andeq	r2, r4, r8, lsr #14
   241b0:	andeq	r0, r0, r0, asr r7
   241b4:	ldrdeq	r2, [r4], -r2	; <UNPREDICTABLE>
   241b8:			; <UNDEFINED> instruction: 0x4604b510
   241bc:	stfvsp	f3, [sl], {80}	; 0x50
   241c0:			; <UNDEFINED> instruction: 0xf850304c
   241c4:	cmpcc	ip, ip, lsl #24
   241c8:	svclt	0x0028429a
   241cc:	strbtvs	r4, [r2], #-1562	; 0xfffff9e6
   241d0:	cdp	7, 6, cr15, cr14, cr2, {7}
   241d4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   241d8:	mvnsmi	lr, sp, lsr #18
   241dc:	addmi	r6, pc, #18176	; 0x4700
   241e0:			; <UNDEFINED> instruction: 0xf1a0bf98
   241e4:	ldmdble	r7, {r1, sl, fp}
   241e8:	stfeqd	f7, [r2], {160}	; 0xa0
   241ec:	mcr2	10, 4, pc, cr7, cr15, {0}	; <UNPREDICTABLE>
   241f0:	strmi	r4, [fp], -sl, lsl #12
   241f4:			; <UNDEFINED> instruction: 0xf89518c5
   241f8:			; <UNDEFINED> instruction: 0xf004404c
   241fc:	cdpcs	6, 12, cr0, cr0, cr0, {6}
   24200:	strmi	sp, [r2], #-29	; 0xffffffe3
   24204:	umaalmi	pc, ip, r2, r8	; <UNPREDICTABLE>
   24208:	bcs	e6898 <__read_chk@plt+0xdf36c>
   2420c:	cmnlt	r2, r0
   24210:	adcsmi	r4, fp, #120586240	; 0x7300000
   24214:	mvnle	r4, #27262976	; 0x1a00000
   24218:			; <UNDEFINED> instruction: 0xf83c2300
   2421c:	movtlt	r2, #44802	; 0xaf02
   24220:	blcs	430e2c <__read_chk@plt+0x429900>
   24224:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   24228:	movwcc	r8, #4592	; 0x11f0
   2422c:	bne	ffed0ca0 <__read_chk@plt+0xffec9774>
   24230:	mvnle	r4, #536870922	; 0x2000000a
   24234:	addslt	r4, fp, #587202560	; 0x23000000
   24238:	mvnle	r2, r0, lsl #24
   2423c:	bne	fefde1e4 <__read_chk@plt+0xfefd6cb8>
   24240:	svclt	0x00182e01
   24244:	smullsle	r4, ip, r9, r2
   24248:	umaalpl	pc, sp, r5, r8	; <UNPREDICTABLE>
   2424c:	vst1.8	{d0-d3}, [r4 :128], r4
   24250:	uxtabmi	r5, r0, ip, ror #8
   24254:	strcs	r4, [r0], -ip, lsr #6
   24258:	strcc	lr, [r1], -r2
   2425c:	sbcsle	r2, r0, r0, lsl lr
   24260:	svcpl	0x0002f838
   24264:	sbcle	r2, ip, r0, lsl #26
   24268:	mvnsle	r4, r5, lsr #5
   2426c:	andsne	pc, r6, r0, lsr #16
   24270:	ldrhhi	lr, [r0, #141]!	; 0x8d
   24274:	andsne	pc, r3, r0, lsr #16
   24278:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2427c:	umaalcc	pc, pc, r0, r8	; <UNPREDICTABLE>
   24280:			; <UNDEFINED> instruction: 0xf0036b40
   24284:	b	10e4ec8 <__read_chk@plt+0x10dd99c>
   24288:			; <UNDEFINED> instruction: 0x47705010
   2428c:	mvnsmi	lr, sp, lsr #18
   24290:	stcls	6, cr4, [r6], {31}
   24294:	strmi	r4, [r5], -lr, lsl #12
   24298:			; <UNDEFINED> instruction: 0x07634611
   2429c:	andeq	pc, r1, #4
   242a0:	cmnlt	r2, r0, lsr #8
   242a4:			; <UNDEFINED> instruction: 0x4628b917
   242a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   242ac:	ldrtmi	r4, [fp], -sl, lsl #12
   242b0:			; <UNDEFINED> instruction: 0x46284631
   242b4:	mcr2	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   242b8:	pop	{r3, r5, r9, sl, lr}
   242bc:	adcsmi	r8, lr, #240, 2	; 0x3c
   242c0:	svclt	0x00284632
   242c4:			; <UNDEFINED> instruction: 0xf7e2463a
   242c8:	vmlacs.f32	s28, s0, s0
   242cc:			; <UNDEFINED> instruction: 0xf106d0eb
   242d0:	strbmi	r3, [r7, #-2303]	; 0xfffff701
   242d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   242d8:	svclt	0x00284628
   242dc:	strbpl	r4, [fp, #1607]!	; 0x647
   242e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   242e4:	rsble	r2, r0, r0, lsl #30
   242e8:	nrmcce	f7, f7
   242ec:	strmi	r1, [lr], #3659	; 0xe4b
   242f0:	stfeqd	f7, [r1], {193}	; 0xc1
   242f4:	ldrbmi	lr, [r3, #-1]!
   242f8:	bl	3583e8 <__read_chk@plt+0x350ebc>
   242fc:			; <UNDEFINED> instruction: 0xf8130003
   24300:	stccs	15, cr4, [lr], #-4
   24304:	addmi	sp, r7, #247	; 0xf7
   24308:			; <UNDEFINED> instruction: 0xf04fd932
   2430c:	strmi	r0, [r8], #-3072	; 0xfffff400
   24310:	and	r4, ip, r3, ror #12
   24314:	svclt	0x00884566
   24318:	andmi	pc, ip, r5, lsl #16
   2431c:	stfeqd	f7, [r1], {12}
   24320:	stmdavc	r4, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
   24324:	strtmi	r4, [r3], -r6, lsl #11
   24328:			; <UNDEFINED> instruction: 0xf810d00a
   2432c:	stccs	15, cr4, [lr], #-4
   24330:	blcs	bd3f58 <__read_chk@plt+0xbcca2c>
   24334:	strmi	sp, [r6, #494]	; 0x1ee
   24338:	strteq	pc, [lr], #-79	; 0xffffffb1
   2433c:	mvnsle	r4, r3, lsr #12
   24340:	svclt	0x00183c2e
   24344:	andsmi	r2, r4, r1, lsl #8
   24348:	strbmi	sp, [r6, #-23]!	; 0xffffffe9
   2434c:			; <UNDEFINED> instruction: 0x232ebf84
   24350:	andcc	pc, ip, r5, lsl #16
   24354:	adcle	r2, r5, r0, lsl #28
   24358:	stfeqd	f7, [r1], {12}
   2435c:	ldrmi	r1, [ip, #3699]	; 0xe73
   24360:	ldrmi	fp, [ip], r8, lsr #30
   24364:			; <UNDEFINED> instruction: 0xf8052300
   24368:	svccs	0x0000300c
   2436c:			; <UNDEFINED> instruction: 0xe79dd09b
   24370:			; <UNDEFINED> instruction: 0xf04f2401
   24374:	andsmi	r0, r4, r0, lsl #24
   24378:	orrlt	sp, r6, r7, ror #3
   2437c:	ldmcc	pc!, {r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   24380:	svclt	0x002845c4
   24384:			; <UNDEFINED> instruction: 0xf80546c4
   24388:	bcs	343c0 <__read_chk@plt+0x2ce94>
   2438c:	adcsmi	sp, lr, #-2147483614	; 0x80000022
   24390:			; <UNDEFINED> instruction: 0x46284632
   24394:	ldrtmi	fp, [sl], -r8, lsr #30
   24398:	ldmib	r6, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2439c:	bcs	5e208 <__read_chk@plt+0x56cdc>
   243a0:	svccs	0x0000d081
   243a4:	svcge	0x007ff43f
   243a8:	ldrtmi	lr, [ip], r0, lsl #15
   243ac:	strb	r2, [r2, r1, lsl #8]!
   243b0:	ldrlt	fp, [r0], #-2339	; 0xfffff6dd
   243b4:			; <UNDEFINED> instruction: 0xf85d4618
   243b8:	ldrbmi	r4, [r0, -r4, lsl #22]!
   243bc:	stclt	7, cr15, [r0, #1012]!	; 0x3f4
   243c0:			; <UNDEFINED> instruction: 0x461cb5f8
   243c4:			; <UNDEFINED> instruction: 0x4616b1f3
   243c8:	cdpne	6, 5, cr4, cr10, cr7, {0}
   243cc:			; <UNDEFINED> instruction: 0x460d1c70
   243d0:			; <UNDEFINED> instruction: 0xf7e2212e
   243d4:	strmi	lr, [r1], -r2, asr #30
   243d8:	blne	fe1d0aa0 <__read_chk@plt+0xfe1c9574>
   243dc:	blne	fe935cc4 <__read_chk@plt+0xfe92e798>
   243e0:	svclt	0x00842c01
   243e4:	ldrbtcc	pc, [pc], #260	; 243ec <__read_chk@plt+0x1cec0>	; <UNPREDICTABLE>
   243e8:	adcmi	r3, ip, #1073741824	; 0x40000000
   243ec:	svclt	0x00284622
   243f0:			; <UNDEFINED> instruction: 0xf7e2462a
   243f4:			; <UNDEFINED> instruction: 0xb12de96a
   243f8:	movwcs	r3, #3329	; 0xd01
   243fc:	svclt	0x002842a5
   24400:	ldrbpl	r4, [fp, #-1573]!	; 0xfffff9db
   24404:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   24408:	strtmi	r4, [r0], -r4, lsl #12
   2440c:	svclt	0x0000bdf8
   24410:	svcmi	0x00f0e92d
   24414:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   24418:	strmi	r8, [sl], r4, lsl #22
   2441c:	stmibmi	r4, {r0, r1, r7, fp, lr}
   24420:	adcslt	r4, r1, r8, ror r4
   24424:	stmdavs	r9, {r0, r6, fp, ip, lr}
   24428:			; <UNDEFINED> instruction: 0xf04f912f
   2442c:	ldmib	sp, {r8}^
   24430:	tstls	r7, lr, lsr r1
   24434:			; <UNDEFINED> instruction: 0xf0002b00
   24438:	strdcs	r8, [r0], -r2
   2443c:			; <UNDEFINED> instruction: 0x46051e51
   24440:	andcs	r4, r1, #4, 12	; 0x400000
   24444:	ldrmi	lr, [r2, #8]
   24448:			; <UNDEFINED> instruction: 0xf808bf88
   2444c:	addsmi	r0, r3, #2
   24450:	andeq	pc, r1, r2, lsl #2
   24454:			; <UNDEFINED> instruction: 0x4602d914
   24458:	svceq	0x0001f811
   2445c:	mvnsle	r2, lr, lsr #16
   24460:	svclt	0x008445aa
   24464:	rscscc	pc, pc, r2, lsl #2
   24468:	ldrmi	r1, [r4], -r0, lsl #22
   2446c:			; <UNDEFINED> instruction: 0xf000bf84
   24470:			; <UNDEFINED> instruction: 0xf808003f
   24474:	addsmi	r0, r3, #5
   24478:	andeq	pc, r1, r2, lsl #2
   2447c:	stmiale	sl!, {r0, r2, r4, r9, sl, lr}^
   24480:			; <UNDEFINED> instruction: 0xf10342a3
   24484:	strls	r0, [r5, #-513]	; 0xfffffdff
   24488:	addshi	pc, r0, r0, lsl #4
   2448c:	bcs	8aca8 <__read_chk@plt+0x8377c>
   24490:	ldrmi	sp, [r2, #2312]	; 0x908
   24494:	svclt	0x00844613
   24498:			; <UNDEFINED> instruction: 0xf8082300
   2449c:	blls	1704ac <__read_chk@plt+0x168f80>
   244a0:	movwls	r3, #21249	; 0x5301
   244a4:	ldrbmi	r9, [r3, #-2821]	; 0xfffff4fb
   244a8:			; <UNDEFINED> instruction: 0xf10dd26f
   244ac:	stcge	3, cr0, [r9, #-424]	; 0xfffffe58
   244b0:	bleq	1b608ec <__read_chk@plt+0x1b593c0>
   244b4:	adfe	f2, f1, f0
   244b8:			; <UNDEFINED> instruction: 0xf8ad3a10
   244bc:	cdp	0, 1, cr1, cr9, cr8, {3}
   244c0:			; <UNDEFINED> instruction: 0x46432a10
   244c4:			; <UNDEFINED> instruction: 0xf8cd4628
   244c8:			; <UNDEFINED> instruction: 0xf7fda000
   244cc:	andsls	pc, r9, r5, lsr lr	; <UNPREDICTABLE>
   244d0:	subsle	r2, sl, r0, lsl #16
   244d4:	movwls	r1, #20147	; 0x4eb3
   244d8:	tsteq	lr, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
   244dc:	blls	1490fc <__read_chk@plt+0x141bd0>
   244e0:	svcne	0x0002f833
   244e4:	stmdbcs	r0, {r2, r8, r9, ip, pc}
   244e8:	addhi	pc, fp, r0
   244ec:			; <UNDEFINED> instruction: 0x03b6f10d
   244f0:	strbeq	pc, [ip, -r6, lsl #2]	; <UNPREDICTABLE>
   244f4:			; <UNDEFINED> instruction: 0xf10dac1c
   244f8:			; <UNDEFINED> instruction: 0xee0809b8
   244fc:			; <UNDEFINED> instruction: 0xf8ad3a90
   24500:	mcr	0, 0, r1, cr8, cr4, {5}
   24504:			; <UNDEFINED> instruction: 0x6c755a10
   24508:	mrc	6, 0, r4, cr8, cr11, {1}
   2450c:			; <UNDEFINED> instruction: 0x46202a90
   24510:			; <UNDEFINED> instruction: 0xf7fd9500
   24514:	eorls	pc, ip, r1, lsl lr	; <UNPREDICTABLE>
   24518:	rsble	r2, fp, r0, lsl #16
   2451c:	strhtcs	pc, [sl], #-141	; 0xffffff73	; <UNPREDICTABLE>
   24520:	ldrhtne	pc, [r6], sp	; <UNPREDICTABLE>
   24524:			; <UNDEFINED> instruction: 0xf8ad9b19
   24528:			; <UNDEFINED> instruction: 0xf8ad206c
   2452c:	movtlt	r1, #45240	; 0xb0b8
   24530:	bpl	45fd98 <__read_chk@plt+0x45886c>
   24534:	andge	pc, ip, sp, asr #17
   24538:			; <UNDEFINED> instruction: 0x462146b2
   2453c:			; <UNDEFINED> instruction: 0xf7e14628
   24540:	stmiblt	r0, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
   24544:	ldrbmi	r9, [sl], -r3, lsl #22
   24548:	strhtne	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   2454c:	movwls	r4, #1576	; 0x628
   24550:			; <UNDEFINED> instruction: 0xf7fd4643
   24554:			; <UNDEFINED> instruction: 0xf8dafdf1
   24558:	ldrtmi	r6, [fp], -r4, asr #32
   2455c:	ldrhtne	pc, [r8], sp	; <UNPREDICTABLE>
   24560:	strls	r4, [r0], -sl, asr #12
   24564:			; <UNDEFINED> instruction: 0x46209019
   24568:	stc2l	7, cr15, [r6, #1012]!	; 0x3f4
   2456c:	eorls	r9, ip, r9, lsl fp
   24570:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, ip, sp, pc}
   24574:	ldrbmi	sp, [r6], -r1, ror #3
   24578:	ldrdge	pc, [ip], -sp
   2457c:	bpl	45fda4 <__read_chk@plt+0x458878>
   24580:	ldrhtne	pc, [r6], sp	; <UNPREDICTABLE>
   24584:	adcsne	pc, r4, sp, lsr #17
   24588:	blls	19e484 <__read_chk@plt+0x196f58>
   2458c:	eorsle	r2, sp, r0, lsl #22
   24590:	blmi	9f6e38 <__read_chk@plt+0x9ef90c>
   24594:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24598:	blls	bfe608 <__read_chk@plt+0xbf70dc>
   2459c:	qdaddle	r4, sl, r3
   245a0:	eorslt	r9, r1, r5, lsl #16
   245a4:	blhi	15f8a0 <__read_chk@plt+0x158374>
   245a8:	svchi	0x00f0e8bd
   245ac:	andls	r4, r5, #713031680	; 0x2a800000
   245b0:	blne	7143c0 <__read_chk@plt+0x70ce94>
   245b4:	teqeq	pc, #3	; <UNPREDICTABLE>
   245b8:	andcc	pc, r5, r8, lsl #16
   245bc:	ldrbmi	lr, [r6], -r6, ror #14
   245c0:	bpl	45fde8 <__read_chk@plt+0x4588bc>
   245c4:	ldrdge	pc, [ip], -sp
   245c8:	bicsle	r2, r9, r0, lsl #16
   245cc:	ldrhtcc	pc, [r4], sp	; <UNPREDICTABLE>
   245d0:	svcmi	0x0080f5b3
   245d4:			; <UNDEFINED> instruction: 0xf8bdd2d4
   245d8:	beq	628780 <__read_chk@plt+0x621254>
   245dc:	eorseq	pc, pc, r0, rrx
   245e0:	stcne	12, cr1, [ip], {74}	; 0x4a
   245e4:	andeq	pc, r1, r8, lsl #16
   245e8:	adclt	fp, r1, #536870921	; 0x20000009
   245ec:			; <UNDEFINED> instruction: 0xf8089105
   245f0:	strb	r3, [sp, r2]
   245f4:	bls	14b214 <__read_chk@plt+0x143ce8>
   245f8:	bpl	45fe60 <__read_chk@plt+0x458934>
   245fc:			; <UNDEFINED> instruction: 0xf47f4293
   24600:			; <UNDEFINED> instruction: 0xf8bdaf6e
   24604:			; <UNDEFINED> instruction: 0xf8ad106a
   24608:	ldrb	r1, [r8, -r8, rrx]
   2460c:	andls	r2, r5, #0, 4
   24610:			; <UNDEFINED> instruction: 0xf6489a07
   24614:			; <UNDEFINED> instruction: 0xf6c943c1
   24618:	mulsvs	r3, r1, r3
   2461c:			; <UNDEFINED> instruction: 0xf1bae7b8
   24620:	rscsle	r0, r3, r0, lsl #30
   24624:	strb	r9, [r0, -r5, lsl #6]
   24628:	ldmib	r4, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2462c:	andeq	r2, r4, r0, lsr #8
   24630:	andeq	r0, r0, r0, asr r7
   24634:	andeq	r2, r4, ip, lsr #5
   24638:	blmi	db6f14 <__read_chk@plt+0xdaf9e8>
   2463c:	push	{r1, r3, r4, r5, r6, sl, lr}
   24640:	strdlt	r4, [r6], r0
   24644:			; <UNDEFINED> instruction: 0x460458d3
   24648:	stcvs	12, cr6, [r6], {69}	; 0x45
   2464c:	movwls	r6, #22555	; 0x581b
   24650:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24654:	blcs	6b428 <__read_chk@plt+0x63efc>
   24658:			; <UNDEFINED> instruction: 0x1cabd903
   2465c:	bcs	16b22c <__read_chk@plt+0x163d00>
   24660:			; <UNDEFINED> instruction: 0xf648d80f
   24664:			; <UNDEFINED> instruction: 0xf6c940c0
   24668:	strbtvs	r3, [r5], #-145	; 0xffffff6f
   2466c:	blmi	a76f1c <__read_chk@plt+0xa6f9f0>
   24670:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24674:	blls	17e6e4 <__read_chk@plt+0x1771b8>
   24678:	qdaddle	r4, sl, r6
   2467c:	pop	{r1, r2, ip, sp, pc}
   24680:			; <UNDEFINED> instruction: 0xf8b181f0
   24684:	strmi	ip, [r3], #-4
   24688:			; <UNDEFINED> instruction: 0xe000f8b1
   2468c:	stmdahi	r8, {r0, r1, r2, r5, r6, r8, fp, ip}^
   24690:			; <UNDEFINED> instruction: 0xf1051d8a
   24694:	andls	r0, r3, #8, 16	; 0x80000
   24698:	tstcs	lr, pc, asr #20
   2469c:	subne	pc, ip, r3, lsl #17
   246a0:	b	13e6eac <__read_chk@plt+0x13df980>
   246a4:			; <UNDEFINED> instruction: 0xf887231c
   246a8:			; <UNDEFINED> instruction: 0x46100051
   246ac:	subsne	pc, r0, r7, lsl #17
   246b0:	subscc	pc, r2, r7, lsl #17
   246b4:	sub	pc, pc, r7, lsl #17
   246b8:	subhi	pc, r4, r4, asr #17
   246bc:	subsgt	pc, r3, r7, lsl #17
   246c0:	stc	7, cr15, [r6], #-904	; 0xfffffc78
   246c4:	ldfeqp	f7, [r4], {5}
   246c8:	smlatbeq	r8, r6, fp, lr
   246cc:	vmlage.f32	s18, s8, s6
   246d0:	strls	r9, [r1], -r0, lsl #8
   246d4:	bl	135ee8 <__read_chk@plt+0x12e9bc>
   246d8:			; <UNDEFINED> instruction: 0xf7ff000c
   246dc:			; <UNDEFINED> instruction: 0xb190fe99
   246e0:	tstcs	r0, #212, 18	; 0x350000
   246e4:	addmi	r1, r2, #860160	; 0xd2000
   246e8:	strmi	sp, [r3], #-955	; 0xfffffc45
   246ec:			; <UNDEFINED> instruction: 0xf5b36463
   246f0:	adcsle	r3, r6, #128, 30	; 0x200
   246f4:	andcs	r1, r0, fp, asr fp
   246f8:			; <UNDEFINED> instruction: 0xf8873b02
   246fc:	beq	6f0838 <__read_chk@plt+0x6e930c>
   24700:	subcc	pc, ip, r7, lsl #17
   24704:	stmdals	r4, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   24708:			; <UNDEFINED> instruction: 0xf7e2e7af
   2470c:	svclt	0x0000e964
   24710:	andeq	r2, r4, r4, lsl #4
   24714:	andeq	r0, r0, r0, asr r7
   24718:	ldrdeq	r2, [r4], -r0
   2471c:	addsmi	r6, r0, #18944	; 0x4a00
   24720:	ldrtlt	sp, [r0], #-542	; 0xfffffde2
   24724:			; <UNDEFINED> instruction: 0xf893180b
   24728:	stmibeq	r3!, {r2, r3, r6, lr}
   2472c:	andle	r2, r4, r3, lsl #22
   24730:	cmplt	fp, r1
   24734:	lfmlt	f3, 1, [r0], #-576	; 0xfffffdc0
   24738:	bne	4f6500 <__read_chk@plt+0x4eefd4>
   2473c:	ldmible	r9!, {r0, r8, r9, fp, sp}^
   24740:	ldclt	0, cr3, [r0], #-8
   24744:	ldrbmi	fp, [r0, -r0, lsl #5]!
   24748:	adclt	fp, r3, #128, 4
   2474c:	bne	575760 <__read_chk@plt+0x56e234>
   24750:	rscsle	r2, r0, r0, lsl #24
   24754:	addslt	r4, r8, #1342177290	; 0x5000000a
   24758:	addsmi	sp, r0, #236, 18	; 0x3b0000
   2475c:	strb	sp, [r9, r2, ror #7]!
   24760:			; <UNDEFINED> instruction: 0x4770b290
   24764:			; <UNDEFINED> instruction: 0x4607b5f8
   24768:	ldrhvs	pc, [r0], #-128	; 0xffffff80	; <UNPREDICTABLE>
   2476c:	cfstr64vs	mvdx2, [r4], {-0}
   24770:	blt	1dac7a8 <__read_chk@plt+0x1da527c>
   24774:	stmdblt	r6!, {r1, r2, r4, r5, r7, r9, ip, sp, pc}^
   24778:			; <UNDEFINED> instruction: 0xf7ffe017
   2477c:	stcne	15, cr15, [r3, #-828]	; 0xfffffcc4
   24780:	bl	fe935208 <__read_chk@plt+0xfe92dcdc>
   24784:	addslt	r0, r8, #0, 4
   24788:	bcs	1187c4 <__read_chk@plt+0x111298>
   2478c:	adcsmi	sp, r5, #180224	; 0x2c000
   24790:	adcmi	sp, r0, #4
   24794:	streq	pc, [r1, #-261]	; 0xfffffefb
   24798:	mvnle	r4, #59768832	; 0x3900000
   2479c:	svclt	0x002842a0
   247a0:	addlt	r4, r0, #32, 12	; 0x2000000
   247a4:	adclt	fp, r0, #248, 26	; 0x3e00
   247a8:	strdcs	fp, [ip], -r8
   247ac:	svclt	0x0000e7f6
   247b0:	mvnsmi	lr, sp, lsr #18
   247b4:			; <UNDEFINED> instruction: 0xf7ff4606
   247b8:	mcrrvs	15, 11, pc, pc, cr1	; <UNPREDICTABLE>
   247bc:	blcs	eb0b0 <__read_chk@plt+0xe3b84>
   247c0:	blne	fee5a7d4 <__read_chk@plt+0xfee532a8>
   247c4:	pop	{r7, r9, ip, sp, pc}
   247c8:	stfned	f0, [r4, #-960]	; 0xfffffc40
   247cc:	strmi	r4, [r8], -r5, lsl #12
   247d0:			; <UNDEFINED> instruction: 0xf7ff4688
   247d4:	adclt	pc, r4, #796	; 0x31c
   247d8:	svclt	0x002442a0
   247dc:	addlt	r1, r0, #160, 22	; 0x28000
   247e0:	blne	f193ac <__read_chk@plt+0xf11e80>
   247e4:	stmible	ip!, {r0, r2, r8, r9, fp, sp}^
   247e8:	blx	631c18 <__read_chk@plt+0x62a6ec>
   247ec:	adclt	pc, sp, #8716288	; 0x850000
   247f0:			; <UNDEFINED> instruction: 0xf8981b7a
   247f4:			; <UNDEFINED> instruction: 0xf898004a
   247f8:	b	10f092c <__read_chk@plt+0x10e9400>
   247fc:	addsmi	r2, sl, #0, 6
   24800:	blne	fea54490 <__read_chk@plt+0xfea4cf64>
   24804:	addlt	r1, r0, #192, 16	; 0xc00000
   24808:	pop	{r0, r1, r3, r4, r6, r7, r8, r9, ip, lr, pc}
   2480c:	svclt	0x000081f0
   24810:	ldrbmi	lr, [r0, sp, lsr #18]!
   24814:	cfmadd32ls	mvax4, mvfx4, mvfx8, mvfx2
   24818:	ldrmi	r4, [r1], -r9, lsl #13
   2481c:			; <UNDEFINED> instruction: 0x46304698
   24820:	stc2	7, cr15, [r0], {255}	; 0xff
   24824:			; <UNDEFINED> instruction: 0xb1a5b285
   24828:			; <UNDEFINED> instruction: 0x46446c77
   2482c:			; <UNDEFINED> instruction: 0xf7ffe006
   24830:	stccc	15, cr15, [r1, #-764]	; 0xfffffd04
   24834:	strmi	fp, [r4], #-685	; 0xfffffd53
   24838:	tstlt	sp, r4, lsr #5
   2483c:			; <UNDEFINED> instruction: 0x462042bc
   24840:	mvnsle	r4, #51380224	; 0x3100000
   24844:	andhi	pc, r0, sl, lsr #17
   24848:			; <UNDEFINED> instruction: 0xf8a92000
   2484c:	ldmfd	sp!, {lr}
   24850:			; <UNDEFINED> instruction: 0x464487f0
   24854:	svclt	0x0000e7f6
   24858:	push	{r0, r1, r3, sl, fp, pc}
   2485c:	addmi	r4, r3, #240, 2	; 0x3c
   24860:	strmi	r4, [r7], -sp, lsl #12
   24864:	mcrrhi	8, 0, sp, fp, cr2
   24868:	ldmdale	pc!, {r0, r1, r7, r9, lr}	; <UNPREDICTABLE>
   2486c:	adcsmi	r8, fp, #43776	; 0xab00
   24870:	stclhi	8, cr13, [fp], #16
   24874:	svclt	0x008842bb
   24878:	stmdale	pc!, {r1, sp}	; <UNPREDICTABLE>
   2487c:	adcsmi	r8, fp, #2752	; 0xac0
   24880:	stclhi	8, cr13, [fp, #-16]!
   24884:	svclt	0x008842bb
   24888:	stmdale	r7!, {r2, sp}
   2488c:	adcsmi	r8, fp, #10944	; 0x2ac0
   24890:	svccs	0x000cd926
   24894:			; <UNDEFINED> instruction: 0xf8d5d92d
   24898:	strcs	r8, [r0], -r4, asr #32
   2489c:	and	r2, r6, ip, lsl #8
   248a0:			; <UNDEFINED> instruction: 0xff86f7ff
   248a4:	strmi	r3, [r4], #-1537	; 0xfffff9ff
   248a8:	adcmi	fp, r7, #164, 4	; 0x4000000a
   248ac:	strbmi	sp, [r4, #-2307]	; 0xfffff6fd
   248b0:	strtmi	r4, [r9], -r0, lsr #12
   248b4:	strdcs	sp, [r1, -r4]
   248b8:			; <UNDEFINED> instruction: 0xf7ff4628
   248bc:	adcsmi	pc, r0, #183296	; 0x2cc00
   248c0:	ldmdale	r3, {r2, r9, sl, lr}
   248c4:	subeq	r2, r9, r1, lsl #2
   248c8:			; <UNDEFINED> instruction: 0xf7ff4628
   248cc:	strmi	pc, [r4], #-2987	; 0xfffff455
   248d0:	svclt	0x009842b4
   248d4:	ldmible	r6!, {r3, r8, fp, sp}^
   248d8:	andeq	pc, pc, r1
   248dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   248e0:	adcsmi	r8, fp, #15040	; 0x3ac0
   248e4:	andcs	fp, r8, r8, lsl #31
   248e8:	ubfx	sp, r3, #19, #24
   248ec:	pop	{r0, sp}
   248f0:			; <UNDEFINED> instruction: 0x260081f0
   248f4:	svclt	0x0000e7df
   248f8:	ldrdgt	pc, [r4], #-131	; 0xffffff7d
   248fc:	mvnsmi	lr, #737280	; 0xb4000
   24900:	addlt	r4, r3, r2, ror #10
   24904:	strmi	r4, [sp], -r0, lsl #13
   24908:	andcs	sp, r0, r6, asr r2
   2490c:	stmdbeq	lr!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24910:	ldmne	ip, {r1, r2, r9, sl, lr}
   24914:	umaalvc	pc, ip, r4, r8	; <UNPREDICTABLE>
   24918:	stmdbcs	r3, {r0, r3, r4, r5, r7, r8, fp}
   2491c:	teqlt	r9, #24
   24920:			; <UNDEFINED> instruction: 0xf6489a0a
   24924:			; <UNDEFINED> instruction: 0xf6c943c1
   24928:	mulsvs	r3, r1, r3
   2492c:	strcs	fp, [r0], -r5, lsr #18
   24930:	andlt	r4, r3, r0, lsr r6
   24934:	mvnshi	lr, #12386304	; 0xbd0000
   24938:	movwcs	r3, #3329	; 0xd01
   2493c:	svclt	0x002842b5
   24940:			; <UNDEFINED> instruction: 0x461e4635
   24944:			; <UNDEFINED> instruction: 0xf8084630
   24948:	andlt	r3, r3, r5
   2494c:	mvnshi	lr, #12386304	; 0xbd0000
   24950:	ldmdacs	pc!, {r0, ip, sp}^	; <UNPREDICTABLE>
   24954:	bl	feb5acec <__read_chk@plt+0xfeb537c0>
   24958:	bcs	65168 <__read_chk@plt+0x5dc3c>
   2495c:			; <UNDEFINED> instruction: 0xf894d0e0
   24960:	eorseq	r2, pc, #77	; 0x4d
   24964:	ldrbpl	pc, [ip, -r7, lsl #8]!	; <UNPREDICTABLE>
   24968:	strbmi	r4, [r2, #-826]!	; 0xfffffcc6
   2496c:			; <UNDEFINED> instruction: 0xe7d7d3d1
   24970:	andcc	fp, r1, #-1677721600	; 0x9c000000
   24974:	bl	feb513cc <__read_chk@plt+0xfeb49ea0>
   24978:	ldrmi	r0, [ip, #3076]!	; 0xc04
   2497c:	adcsmi	sp, r5, #208, 6	; 0x40000003
   24980:	ldrtmi	sp, [lr], #-2060	; 0xfffff7f4
   24984:	adcsmi	r1, r5, #3702784	; 0x388000
   24988:	andeq	pc, r0, pc, asr #32
   2498c:			; <UNDEFINED> instruction: 0xf808bf88
   24990:	addslt	r9, r2, #6
   24994:	ldrdgt	pc, [r4], #-131	; 0xffffff7d
   24998:	strb	r3, [r6, r1, lsl #12]!
   2499c:			; <UNDEFINED> instruction: 0xf1041baa
   249a0:	adcsmi	r0, sl, #76, 2
   249a4:	bl	235a10 <__read_chk@plt+0x22e4e4>
   249a8:	movwls	r0, #4102	; 0x1006
   249ac:	ldrtmi	fp, [sl], -r8, lsr #30
   249b0:	b	1fe2940 <__read_chk@plt+0x1fdb414>
   249b4:	strb	r9, [r4, r1, lsl #22]!
   249b8:	ldr	r2, [r1, r0, lsl #12]!
   249bc:			; <UNDEFINED> instruction: 0x2601b976
   249c0:	adcsle	r2, r5, r0, lsl #26
   249c4:			; <UNDEFINED> instruction: 0x232e2601
   249c8:	andcc	pc, r0, r8, lsl #17
   249cc:	movwcs	r3, #3329	; 0xd01
   249d0:	svclt	0x002842b5
   249d4:			; <UNDEFINED> instruction: 0xf8084635
   249d8:	str	r3, [r9, r5]!
   249dc:	adcle	r2, r7, r0, lsl #26
   249e0:	svclt	0x0000e7f4
   249e4:	addlt	fp, r5, r0, lsr r5
   249e8:	ldcmi	13, cr4, [fp], {26}
   249ec:	bhi	ff2f5be8 <__read_chk@plt+0xff2ee6bc>
   249f0:	blcs	baea8 <__read_chk@plt+0xb397c>
   249f4:	strls	r6, [r3], #-2084	; 0xfffff7dc
   249f8:	streq	pc, [r0], #-79	; 0xffffffb1
   249fc:	bhi	fe29ae90 <__read_chk@plt+0xfe293964>
   24a00:	ldmdane	r4, {r0, r1, r4, r9, sl, lr}^
   24a04:	stmdbge	r2, {r1, r3, r7, sl, fp, ip}
   24a08:			; <UNDEFINED> instruction: 0xf8949100
   24a0c:	addslt	r5, r2, #76	; 0x4c
   24a10:	umaalmi	pc, sp, r4, r8	; <UNPREDICTABLE>
   24a14:	orrvc	pc, r0, pc, asr #8
   24a18:	strcs	lr, [r5], #-2628	; 0xfffff5bc
   24a1c:	blmi	e2aa4 <__read_chk@plt+0xdb578>
   24a20:			; <UNDEFINED> instruction: 0xff6af7ff
   24a24:	ldmcs	pc!, {r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   24a28:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   24a2c:	bmi	31aa60 <__read_chk@plt+0x313534>
   24a30:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   24a34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24a38:	subsmi	r9, sl, r3, lsl #22
   24a3c:	andlt	sp, r5, r8, lsl #2
   24a40:	stmdals	r2, {r4, r5, r8, sl, fp, ip, sp, pc}
   24a44:			; <UNDEFINED> instruction: 0xf648e7f3
   24a48:			; <UNDEFINED> instruction: 0xf6c940c1
   24a4c:			; <UNDEFINED> instruction: 0xe7ee3091
   24a50:	svc	0x00c0f7e1
   24a54:	andeq	r1, r4, r4, asr lr
   24a58:	andeq	r0, r0, r0, asr r7
   24a5c:	andeq	r1, r4, lr, lsl #28
   24a60:	addlt	fp, r4, r0, lsl r5
   24a64:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   24a68:	ldrmi	sl, [r3], -r2, lsl #24
   24a6c:	strls	r8, [r0], #-2698	; 0xfffff576
   24a70:	cfldrsmi	mvf4, [r2], {252}	; 0xfc
   24a74:	orrvc	pc, r0, pc, asr #8
   24a78:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   24a7c:	strls	r6, [r3], #-2084	; 0xfffff7dc
   24a80:	streq	pc, [r0], #-79	; 0xffffffb1
   24a84:			; <UNDEFINED> instruction: 0xff38f7ff
   24a88:			; <UNDEFINED> instruction: 0xf5b0b188
   24a8c:			; <UNDEFINED> instruction: 0xf6487f80
   24a90:			; <UNDEFINED> instruction: 0xf6c940c1
   24a94:	svclt	0x00383091
   24a98:	bmi	26caa0 <__read_chk@plt+0x265574>
   24a9c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   24aa0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24aa4:	subsmi	r9, sl, r3, lsl #22
   24aa8:	andlt	sp, r4, r3, lsl #2
   24aac:	stmdals	r2, {r4, r8, sl, fp, ip, sp, pc}
   24ab0:			; <UNDEFINED> instruction: 0xf7e1e7f3
   24ab4:	svclt	0x0000ef90
   24ab8:	ldrdeq	r1, [r4], -r0
   24abc:	andeq	r0, r0, r0, asr r7
   24ac0:	andeq	r1, r4, r2, lsr #27
   24ac4:	svclt	0x00ccf7ff
   24ac8:	svclt	0x00caf7ff
   24acc:	mvnsmi	lr, #737280	; 0xb4000
   24ad0:	bhi	fe336334 <__read_chk@plt+0xfe32ee08>
   24ad4:	ldmdbmi	r8!, {r0, r1, r2, r3, r7, ip, sp, pc}
   24ad8:	bmi	e3fc2c <__read_chk@plt+0xe38700>
   24adc:	addsmi	r4, ip, #2030043136	; 0x79000000
   24ae0:	vst2.32	{d21-d22}, [pc], sl
   24ae4:	ldmdavs	r2, {r7, r8, ip, sp, lr}
   24ae8:			; <UNDEFINED> instruction: 0xf04f920d
   24aec:			; <UNDEFINED> instruction: 0xf5000200
   24af0:	andls	r7, r4, r0, lsl #5
   24af4:			; <UNDEFINED> instruction: 0xf5009206
   24af8:	mrsls	r7, (UNDEF: 39)
   24afc:			; <UNDEFINED> instruction: 0xf5009208
   24b00:	andls	r7, r9, #268435456	; 0x10000000
   24b04:	andvc	pc, r2, #0, 10
   24b08:			; <UNDEFINED> instruction: 0xf500920a
   24b0c:			; <UNDEFINED> instruction: 0xf5007203
   24b10:	stmib	sp, {r2, ip, sp, lr}^
   24b14:	eorsle	r2, r1, #11
   24b18:			; <UNDEFINED> instruction: 0xf10dad07
   24b1c:	cdpge	8, 0, cr0, cr3, cr12, {1}
   24b20:	strls	r4, [r0], -r9, lsl #13
   24b24:			; <UNDEFINED> instruction: 0xf855463b
   24b28:	strtmi	r0, [r2], -ip, lsl #24
   24b2c:			; <UNDEFINED> instruction: 0xf7ff4649
   24b30:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   24b34:	strbmi	sp, [r8, #-59]	; 0xffffffc5
   24b38:	strtmi	sp, [r0], -r0, lsr #4
   24b3c:			; <UNDEFINED> instruction: 0xf7ff4639
   24b40:	ldclvs	13, cr15, [r9], #-948	; 0xfffffc4c
   24b44:	strmi	r4, [r4], -r8, lsl #5
   24b48:	strcc	sp, [r8, #-536]	; 0xfffffde8
   24b4c:			; <UNDEFINED> instruction: 0xd1294545
   24b50:			; <UNDEFINED> instruction: 0xf10da808
   24b54:	stcne	12, cr0, [r2, #-208]!	; 0xffffff30
   24b58:	addslt	r4, r2, #140, 4	; 0xc0000008
   24b5c:	stmdavs	r5, {r1, r2, r3, r9, ip, lr, pc}
   24b60:	strcc	r1, [r1], #-2363	; 0xfffff6c5
   24b64:	umaalne	pc, ip, r3, r8	; <UNPREDICTABLE>
   24b68:	adclt	r6, r4, #3014656	; 0x2e0000
   24b6c:	b	10755fc <__read_chk@plt+0x106e0d0>
   24b70:	eorvs	r2, r9, r6, lsl #2
   24b74:	ldclvs	0, cr13, [r9], #-68	; 0xffffffbc
   24b78:	mvnsle	r4, #140, 4	; 0xc0000008
   24b7c:	sbcmi	pc, r1, r8, asr #12
   24b80:	addscc	pc, r1, r9, asr #13
   24b84:	blmi	3773c4 <__read_chk@plt+0x36fe98>
   24b88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24b8c:	blls	37ebfc <__read_chk@plt+0x3776d0>
   24b90:	qaddle	r4, sl, lr
   24b94:	pop	{r0, r1, r2, r3, ip, sp, pc}
   24b98:	strdcc	r8, [r4], -r0
   24b9c:	andle	r4, r4, r4, lsl #11
   24ba0:			; <UNDEFINED> instruction: 0xe7d86c79
   24ba4:	stcls	8, cr15, [r8], {85}	; 0x55
   24ba8:			; <UNDEFINED> instruction: 0x2000e7bb
   24bac:	stmdals	r3, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   24bb0:			; <UNDEFINED> instruction: 0xf7e1e7e8
   24bb4:	svclt	0x0000ef10
   24bb8:	andeq	r1, r4, r4, ror #26
   24bbc:	andeq	r0, r0, r0, asr r7
   24bc0:			; <UNDEFINED> instruction: 0x00041cb8
   24bc4:			; <UNDEFINED> instruction: 0x460eb5f0
   24bc8:	addlt	r4, r5, sp, lsr #26
   24bcc:	ldrmi	r4, [r4], -sp, lsr #22
   24bd0:	vst3.16	{d20-d22}, [pc :256]!
   24bd4:	smlabbcs	r0, r3, r2, r7
   24bd8:	strmi	r5, [r5], -fp, ror #17
   24bdc:	movwls	r6, #14363	; 0x381b
   24be0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24be4:	stc	7, cr15, [ip], #900	; 0x384
   24be8:	bhi	fecc77bc <__read_chk@plt+0xfecc0290>
   24bec:	stmdble	r0, {r1, r2, r8, r9, fp, sp}^
   24bf0:	ldcne	12, cr1, [r7, #-588]	; 0xfffffdb4
   24bf4:	mrrcne	12, 13, r1, r0, cr1
   24bf8:	blx	52c158 <__read_chk@plt+0x524c2c>
   24bfc:	bl	161a10 <__read_chk@plt+0x15a4e4>
   24c00:	blx	527c10 <__read_chk@plt+0x5206e4>
   24c04:	blx	562a28 <__read_chk@plt+0x55b4fc>
   24c08:	blx	561214 <__read_chk@plt+0x559ce8>
   24c0c:	blx	560e14 <__read_chk@plt+0x5598e8>
   24c10:			; <UNDEFINED> instruction: 0xf893f686
   24c14:			; <UNDEFINED> instruction: 0xf897e04c
   24c18:	andcc	r7, r6, #76	; 0x4c
   24c1c:	umaalgt	pc, ip, ip, r8	; <UNPREDICTABLE>
   24c20:	umaalcc	pc, ip, r1, r8	; <UNPREDICTABLE>
   24c24:			; <UNDEFINED> instruction: 0xf890b292
   24c28:			; <UNDEFINED> instruction: 0xf896004c
   24c2c:	b	10e8d64 <__read_chk@plt+0x10e1838>
   24c30:	b	102d870 <__read_chk@plt+0x1026344>
   24c34:	rsbhi	r2, fp, ip
   24c38:	tstcs	r7, r1, asr #20
   24c3c:	adchi	r8, r9, r8, lsr #32
   24c40:	stcne	6, cr4, [r8, #140]!	; 0x8c
   24c44:			; <UNDEFINED> instruction: 0xf44fac02
   24c48:	strls	r7, [r0], #-384	; 0xfffffe80
   24c4c:	mrc2	7, 2, pc, cr4, cr15, {7}
   24c50:	ldmcs	pc!, {r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   24c54:	mulcs	r0, r8, pc	; <UNPREDICTABLE>
   24c58:	bmi	31ac8c <__read_chk@plt+0x313760>
   24c5c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   24c60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24c64:	subsmi	r9, sl, r3, lsl #22
   24c68:	andlt	sp, r5, r8, lsl #2
   24c6c:	stmdals	r2, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   24c70:			; <UNDEFINED> instruction: 0xf648e7f3
   24c74:			; <UNDEFINED> instruction: 0xf6c940c1
   24c78:			; <UNDEFINED> instruction: 0xe7ee3091
   24c7c:	cdp	7, 10, cr15, cr10, cr1, {7}
   24c80:	andeq	r1, r4, r0, ror ip
   24c84:	andeq	r0, r0, r0, asr r7
   24c88:	andeq	r1, r4, r2, ror #23
   24c8c:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   24c90:	ldrblt	r4, [r0, #1555]!	; 0x613
   24c94:	ldmib	r0, {r0, r2, r7, ip, sp, pc}^
   24c98:	ldrbtmi	r5, [ip], #1552	; 0x610
   24c9c:			; <UNDEFINED> instruction: 0x46044f1c
   24ca0:	strls	r1, [r0], #-2989	; 0xfffff453
   24ca4:	stmdbge	r2, {r1, r3, r9, sl, lr}
   24ca8:			; <UNDEFINED> instruction: 0xf1069101
   24cac:			; <UNDEFINED> instruction: 0xf85c004c
   24cb0:	strtmi	r7, [r0], #-7
   24cb4:	ldmdavs	pc!, {r0, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   24cb8:			; <UNDEFINED> instruction: 0xf04f9703
   24cbc:			; <UNDEFINED> instruction: 0xf6480700
   24cc0:			; <UNDEFINED> instruction: 0xf6c947c1
   24cc4:			; <UNDEFINED> instruction: 0x97023791
   24cc8:	blx	fe8e2cce <__read_chk@plt+0xfe8db7a2>
   24ccc:	addmi	fp, r5, #160, 2	; 0x28
   24cd0:	tstle	r3, #3145728	; 0x300000
   24cd4:	strtmi	r6, [r0], -r2, ror #24
   24cd8:	ldrmi	fp, [r3], #-689	; 0xfffffd4f
   24cdc:			; <UNDEFINED> instruction: 0xf7ff6463
   24ce0:	andcs	pc, r0, fp, ror sl	; <UNPREDICTABLE>
   24ce4:	blmi	2b7518 <__read_chk@plt+0x2affec>
   24ce8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24cec:	blls	fed5c <__read_chk@plt+0xf7830>
   24cf0:	qaddle	r4, sl, r8
   24cf4:	ldcllt	0, cr11, [r0, #20]!
   24cf8:	ldrb	r9, [r3, r2, lsl #16]!
   24cfc:	sbcmi	pc, r0, r8, asr #12
   24d00:	addscc	pc, r1, r9, asr #13
   24d04:			; <UNDEFINED> instruction: 0xf7e1e7ee
   24d08:	svclt	0x0000ee66
   24d0c:	andeq	r1, r4, r6, lsr #23
   24d10:	andeq	r0, r0, r0, asr r7
   24d14:	andeq	r1, r4, r8, asr fp
   24d18:	ldmib	r0, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   24d1c:	blne	ff6f2964 <__read_chk@plt+0xff6eb438>
   24d20:	ldmdble	pc, {r2, r8, r9, fp, sp}	; <UNPREDICTABLE>
   24d24:	stmibne	r6, {r0, r2, r3, r9, sl, lr}^
   24d28:	blcs	e2e04 <__read_chk@plt+0xdb8d8>
   24d2c:			; <UNDEFINED> instruction: 0x46041d3b
   24d30:			; <UNDEFINED> instruction: 0xf8860a11
   24d34:	strbvs	r1, [r3], #-78	; 0xffffffb2
   24d38:			; <UNDEFINED> instruction: 0xf8864628
   24d3c:			; <UNDEFINED> instruction: 0xf7e2204f
   24d40:	strtmi	lr, [r9], -r8, ror #17
   24d44:	strtmi	r4, [r0], -r2, lsl #12
   24d48:			; <UNDEFINED> instruction: 0xffa0f7ff
   24d4c:			; <UNDEFINED> instruction: 0x6c63b940
   24d50:	blne	ff6f3960 <__read_chk@plt+0xff6ec434>
   24d54:	subcc	pc, sp, r6, lsl #17
   24d58:			; <UNDEFINED> instruction: 0xf8860a1b
   24d5c:	ldcllt	0, cr3, [r8, #304]!	; 0x130
   24d60:	cfldrdlt	mvd6, [r8, #412]!	; 0x19c
   24d64:	sbcmi	pc, r0, r8, asr #12
   24d68:	addscc	pc, r1, r9, asr #13
   24d6c:	svclt	0x0000bdf8
   24d70:	addlt	fp, r3, r0, lsr r5
   24d74:	ldrcc	lr, [r0, #-2512]	; 0xfffff630
   24d78:	blcs	abaec <__read_chk@plt+0xa45c0>
   24d7c:			; <UNDEFINED> instruction: 0x4604d91a
   24d80:	strmi	r1, [r8], -fp, lsr #25
   24d84:	tstls	r1, r3, ror #8
   24d88:	stmia	r2, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   24d8c:	strmi	r9, [r2], -r1, lsl #18
   24d90:			; <UNDEFINED> instruction: 0xf7ff4620
   24d94:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   24d98:	strtmi	r6, [ip], #-3171	; 0xfffff39d
   24d9c:	blne	16f39ac <__read_chk@plt+0x16ec480>
   24da0:	subcc	pc, sp, r4, lsl #17
   24da4:			; <UNDEFINED> instruction: 0xf8840a1b
   24da8:	andlt	r3, r3, ip, asr #32
   24dac:	strbtvs	fp, [r5], #-3376	; 0xfffff2d0
   24db0:	ldclt	0, cr11, [r0, #-12]!
   24db4:	sbcmi	pc, r0, r8, asr #12
   24db8:	addscc	pc, r1, r9, asr #13
   24dbc:	svclt	0x0000e7f5
   24dc0:	svclt	0x00d6f7ff
   24dc4:	svclt	0x00d4f7ff
   24dc8:	blmi	ef76b8 <__read_chk@plt+0xef018c>
   24dcc:	push	{r1, r3, r4, r5, r6, sl, lr}
   24dd0:	strdlt	r4, [r8], r0
   24dd4:			; <UNDEFINED> instruction: 0x460c58d3
   24dd8:	strmi	r6, [r5], -r6, asr #24
   24ddc:	movwls	r6, #30747	; 0x781b
   24de0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24de4:	orrcs	lr, r0, #3424256	; 0x344000
   24de8:	andseq	pc, r0, #212, 16	; 0xd40000
   24dec:			; <UNDEFINED> instruction: 0xf0231cb1
   24df0:	stmib	sp, {r8, r9, lr}^
   24df4:			; <UNDEFINED> instruction: 0xf8d42302
   24df8:			; <UNDEFINED> instruction: 0xf8d42208
   24dfc:			; <UNDEFINED> instruction: 0xf022320c
   24e00:	andls	r4, r4, #0, 4
   24e04:			; <UNDEFINED> instruction: 0xf0236c2a
   24e08:	andls	r4, r6, r0, lsl #6
   24e0c:	strbtvs	r4, [r9], #-657	; 0xfffffd6f
   24e10:	eorsle	r9, r3, #335544320	; 0x14000000
   24e14:			; <UNDEFINED> instruction: 0xf7e24620
   24e18:			; <UNDEFINED> instruction: 0x4621e87c
   24e1c:	strtmi	r4, [r8], -r2, lsl #12
   24e20:			; <UNDEFINED> instruction: 0xff34f7ff
   24e24:			; <UNDEFINED> instruction: 0xf504bb70
   24e28:	smlabbls	r1, r0, r1, r7
   24e2c:			; <UNDEFINED> instruction: 0xf7e24608
   24e30:	stmdbls	r1, {r4, r5, r6, fp, sp, lr, pc}
   24e34:	strtmi	r4, [r8], -r2, lsl #12
   24e38:			; <UNDEFINED> instruction: 0xff28f7ff
   24e3c:			; <UNDEFINED> instruction: 0x6c6bbb10
   24e40:			; <UNDEFINED> instruction: 0xf8d5af02
   24e44:	ldcne	0, cr8, [ip, #-256]	; 0xffffff00
   24e48:	strmi	r1, [r0, #2281]!	; 0x8e9
   24e4c:	cmpeq	fp, r1, lsl #2	; <UNPREDICTABLE>
   24e50:	mnfeqe	f7, f3
   24e54:			; <UNDEFINED> instruction: 0xf101d912
   24e58:	ldmdavs	fp!, {r2, sl, fp}
   24e5c:			; <UNDEFINED> instruction: 0xf8024662
   24e60:	addmi	r3, sl, #16384	; 0x4000
   24e64:	tstcs	r3, #323584	; 0x4f000
   24e68:	stfned	f5, [r2, #-996]!	; 0xfffffc1c
   24e6c:	blcc	162f90 <__read_chk@plt+0x15ba64>
   24e70:	andsle	r4, r3, r2, ror r5
   24e74:	strmi	r4, [r0, #1556]!	; 0x614
   24e78:	stmiale	ip!, {r0, r5, r6, r9, sl, lr}^
   24e7c:	sbcmi	pc, r0, r8, asr #12
   24e80:	addscc	pc, r1, r9, asr #13
   24e84:	bmi	37e044 <__read_chk@plt+0x376b18>
   24e88:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   24e8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24e90:	subsmi	r9, sl, r7, lsl #22
   24e94:	andlt	sp, r8, ip, lsl #2
   24e98:	ldrhhi	lr, [r0, #141]!	; 0x8d
   24e9c:	strtmi	r1, [lr], #-2979	; 0xfffff45d
   24ea0:	strbtvs	r3, [ip], #-2818	; 0xfffff4fe
   24ea4:	subcc	pc, sp, r6, lsl #17
   24ea8:			; <UNDEFINED> instruction: 0xf8860a1b
   24eac:	strb	r3, [sl, ip, asr #32]!
   24eb0:	ldc	7, cr15, [r0, #900]	; 0x384
   24eb4:	andeq	r1, r4, r4, ror sl
   24eb8:	andeq	r0, r0, r0, asr r7
   24ebc:			; <UNDEFINED> instruction: 0x000419b6
   24ec0:	mvnsmi	lr, #737280	; 0xb4000
   24ec4:	ldrdhi	pc, [r4], #-130	; 0xffffff7e
   24ec8:	rsble	r4, r3, #272629760	; 0x10400000
   24ecc:	addhi	r4, r1, pc, lsl #12
   24ed0:	ldrmi	r4, [r1], -r6, lsl #12
   24ed4:			; <UNDEFINED> instruction: 0x46154638
   24ed8:	stc2	7, cr15, [r0], #-1020	; 0xfffffc04
   24edc:	movweq	lr, #2984	; 0xba8
   24ee0:	blcs	ebdf0 <__read_chk@plt+0xe48c4>
   24ee4:	rscshi	r4, r2, r4, lsl #12
   24ee8:	stmdane	fp!, {r2, r4, r6, r8, fp, ip, lr, pc}
   24eec:			; <UNDEFINED> instruction: 0xf8934628
   24ef0:			; <UNDEFINED> instruction: 0xf893104c
   24ef4:			; <UNDEFINED> instruction: 0xf893204e
   24ef8:			; <UNDEFINED> instruction: 0xf893904d
   24efc:	b	1271040 <__read_chk@plt+0x1269b14>
   24f00:			; <UNDEFINED> instruction: 0xf8c62901
   24f04:	b	1108f2c <__read_chk@plt+0x1101a00>
   24f08:	rscsvs	r2, r3, r2, lsl #6
   24f0c:	stc2	7, cr15, [sl], #-1020	; 0xfffffc04
   24f10:	ldmdale	r7!, {r3, r4, r5, r7, r9, lr}
   24f14:	addslt	r1, fp, #2240	; 0x8c0
   24f18:	andeq	lr, r3, #168, 22	; 0x2a000
   24f1c:	ldmdble	r9!, {r0, r1, r9, fp, sp}
   24f20:			; <UNDEFINED> instruction: 0xf1b9442b
   24f24:			; <UNDEFINED> instruction: 0xf8930f29
   24f28:			; <UNDEFINED> instruction: 0xf893704c
   24f2c:			; <UNDEFINED> instruction: 0xf893004d
   24f30:			; <UNDEFINED> instruction: 0xf893204f
   24f34:	b	10a9074 <__read_chk@plt+0x10a1b48>
   24f38:	b	10fdb5c <__read_chk@plt+0x10f6630>
   24f3c:	b	10f5b44 <__read_chk@plt+0x10ee618>
   24f40:	andle	r2, r4, r1, lsl #6
   24f44:	andmi	pc, r0, #111	; 0x6f
   24f48:	svclt	0x00284293
   24f4c:			; <UNDEFINED> instruction: 0xf1044613
   24f50:	teqvs	r3, r8, lsl #4
   24f54:	bl	fea519a4 <__read_chk@plt+0xfea4a478>
   24f58:	blcs	65b68 <__read_chk@plt+0x5e63c>
   24f5c:	ldrmi	sp, [r5], #-2330	; 0xfffff6e6
   24f60:			; <UNDEFINED> instruction: 0xf895340a
   24f64:	adclt	r2, r4, #76	; 0x4c
   24f68:	umaalcc	pc, sp, r5, r8	; <UNPREDICTABLE>
   24f6c:	stmdaeq	r4, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   24f70:	b	1105a48 <__read_chk@plt+0x10fe51c>
   24f74:	rscshi	r2, r3, #134217728	; 0x8000000
   24f78:	svclt	0x00284598
   24f7c:	movwle	r2, #36864	; 0x9000
   24f80:	mvnshi	lr, #12386304	; 0xbd0000
   24f84:	andcs	r2, r1, #0, 6
   24f88:	teqvs	r3, r8, lsl r6
   24f8c:	eorsvs	r6, r2, r3, ror r1
   24f90:	mvnshi	lr, #12386304	; 0xbd0000
   24f94:	sbcmi	pc, r1, r8, asr #12
   24f98:	addscc	pc, r1, r9, asr #13
   24f9c:	svclt	0x0000e7f0
   24fa0:			; <UNDEFINED> instruction: 0x4604b510
   24fa4:	stc2	7, cr15, [r4], {255}	; 0xff
   24fa8:	addlt	r4, r0, #32, 8	; 0x20000000
   24fac:	svclt	0x0000bd10
   24fb0:			; <UNDEFINED> instruction: 0x4606b5f8
   24fb4:			; <UNDEFINED> instruction: 0x460d6ad3
   24fb8:	svcmi	0x0021b943
   24fbc:	ldrbtmi	r4, [pc], #-1556	; 24fc4 <__read_chk@plt+0x1da98>
   24fc0:			; <UNDEFINED> instruction: 0x4798683b
   24fc4:	rscvs	r4, r0, #3145728	; 0x300000
   24fc8:	rscsle	r2, r9, r0, lsl #16
   24fcc:	stmdavs	r8!, {r1, r4, r5, fp, sp, lr}
   24fd0:	teqle	r3, r0, lsl sl
   24fd4:			; <UNDEFINED> instruction: 0x461988b4
   24fd8:	andcs	r4, r4, #416	; 0x1a0
   24fdc:	ldrbtmi	fp, [lr], #-736	; 0xfffffd20
   24fe0:	submi	r0, r8, r4, lsr #20
   24fe4:	bcc	6b4c8 <__read_chk@plt+0x63f9c>
   24fe8:	tstcs	r1, pc, asr #20
   24fec:			; <UNDEFINED> instruction: 0xf080fa56
   24ff0:	umlalsvc	pc, r4, r7, r8	; <UNPREDICTABLE>
   24ff4:	umlalseq	pc, r4, r0, r8	; <UNPREDICTABLE>
   24ff8:	andeq	lr, r4, r0, lsl #21
   24ffc:	streq	lr, [r7], #-2688	; 0xfffff580
   25000:	stmiahi	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   25004:	andcs	lr, r0, r4, asr #20
   25008:	strcs	r4, [r4], #-3343	; 0xfffff2f1
   2500c:	sbclt	fp, sl, #128, 4
   25010:	beq	27620c <__read_chk@plt+0x26ece0>
   25014:	stmdane	lr!, {r1, r3, r4, r6, lr}^
   25018:	b	13f4024 <__read_chk@plt+0x13ecaf8>
   2501c:	blx	156dc70 <__read_chk@plt+0x1566744>
   25020:			; <UNDEFINED> instruction: 0xf896f282
   25024:			; <UNDEFINED> instruction: 0xf89260b4
   25028:	b	fe0ad300 <__read_chk@plt+0xfe0a5dd4>
   2502c:	b	fe0a5838 <__read_chk@plt+0xfe09e30c>
   25030:	mvnle	r0, r6, lsl #2
   25034:	andcs	lr, r2, #266240	; 0x41000
   25038:	bne	fe051a88 <__read_chk@plt+0xfe04a55c>
   2503c:	svclt	0x0000bdf8
   25040:	andeq	r2, r4, r2, lsl #17
   25044:	andeq	sl, r2, lr, asr r2
   25048:	andeq	sl, r2, ip, lsr #4
   2504c:	ldrtlt	r4, [r0], #-2823	; 0xfffff4f9
   25050:			; <UNDEFINED> instruction: 0xf503447b
   25054:			; <UNDEFINED> instruction: 0xf1007316
   25058:			; <UNDEFINED> instruction: 0xf1000524
   2505c:	blgt	3e6134 <__read_chk@plt+0x3dec08>
   25060:	andeq	lr, pc, r5, lsl #17
   25064:	andeq	lr, pc, r4, lsl #17
   25068:			; <UNDEFINED> instruction: 0x4770bc30
   2506c:	andeq	sl, r2, ip, ror #3
   25070:	svcmi	0x00f0e92d
   25074:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   25078:	stmdane	r7, {r1, r8, r9, fp, pc}^
   2507c:	blx	fe4ff0d0 <__read_chk@plt+0xfe4f7ba4>
   25080:	movwcs	pc, #19331	; 0x4b83	; <UNPREDICTABLE>
   25084:	bge	d12b0 <__read_chk@plt+0xc9d84>
   25088:	cdp	3, 0, cr9, cr8, cr1, {0}
   2508c:	bmi	152f8d4 <__read_chk@plt+0x15283a8>
   25090:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
   25094:	andcs	r5, r0, #13828096	; 0xd30000
   25098:	movwls	r6, #30747	; 0x781b
   2509c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   250a0:	andls	r9, r3, r2
   250a4:	stmib	sp, {r2, r8, r9, sl, ip, pc}^
   250a8:	blx	17ed8c4 <__read_chk@plt+0x17e6398>
   250ac:	strcs	pc, [r0, #-1163]	; 0xfffffb75
   250b0:	beq	611f4 <__read_chk@plt+0x59cc8>
   250b4:	strtmi	r4, [r0], -r9, lsr #12
   250b8:	movwcs	r2, #522	; 0x20a
   250bc:	strmi	r4, [r9], r0, lsl #13
   250c0:			; <UNDEFINED> instruction: 0xf952f020
   250c4:	svceq	0x0000f1b9
   250c8:			; <UNDEFINED> instruction: 0xf1b8bf08
   250cc:			; <UNDEFINED> instruction: 0xf10a0f0a
   250d0:	rscsle	r0, r1, #4096	; 0x1000
   250d4:			; <UNDEFINED> instruction: 0xf04f1bbb
   250d8:	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
   250dc:	svclt	0x00944637
   250e0:	beq	11ff90 <__read_chk@plt+0x118a64>
   250e4:	beq	2dff94 <__read_chk@plt+0x2d8a68>
   250e8:	strmi	lr, [r4], -r1
   250ec:			; <UNDEFINED> instruction: 0xf108460d
   250f0:	strbmi	r0, [r2, #2049]	; 0x801
   250f4:	andcs	sp, sl, #-268435456	; 0xf0000000
   250f8:	strtmi	r2, [r0], -r0, lsl #6
   250fc:			; <UNDEFINED> instruction: 0xf0204629
   25100:	blls	1635d4 <__read_chk@plt+0x15c0a8>
   25104:			; <UNDEFINED> instruction: 0xf10242bb
   25108:	sbcslt	r0, r2, #48, 4
   2510c:			; <UNDEFINED> instruction: 0x1c7bd95b
   25110:	eorsvc	r9, sl, r3, lsl #6
   25114:	andcs	r9, sl, #3, 30
   25118:	strtmi	r2, [r0], -r0, lsl #6
   2511c:			; <UNDEFINED> instruction: 0xf0204629
   25120:	vstrcs.16	s30, [r0, #-70]	; 0xffffffba	; <UNPREDICTABLE>
   25124:	stccs	15, cr11, [sl], {8}
   25128:	adcsmi	sp, lr, #-268435443	; 0xf000000d
   2512c:			; <UNDEFINED> instruction: 0xf817d208
   25130:	ldmdavc	r2!, {r0, r8, sl, fp, ip, sp}
   25134:			; <UNDEFINED> instruction: 0xf806703a
   25138:	adcsmi	r3, r7, #1024	; 0x400
   2513c:	svcls	0x0003d8f7
   25140:	adcsmi	r9, fp, #4, 22	; 0x1000
   25144:	ldclne	15, cr11, [fp], #-516	; 0xfffffdfc
   25148:			; <UNDEFINED> instruction: 0x232e9303
   2514c:	stmdble	r0, {r0, r1, r3, r4, r5, ip, sp, lr}^
   25150:	b	140bd5c <__read_chk@plt+0x1404830>
   25154:	blcc	6fdc8 <__read_chk@plt+0x6889c>
   25158:	andle	r9, r2, r1, lsl #6
   2515c:			; <UNDEFINED> instruction: 0x6703e9dd
   25160:	stmdbmi	r1!, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
   25164:	beq	4609cc <__read_chk@plt+0x4594a0>
   25168:			; <UNDEFINED> instruction: 0xf7fc4479
   2516c:	ldmib	sp, {r0, r3, r9, fp, ip, sp, lr, pc}^
   25170:	addsmi	r3, r3, #805306368	; 0x30000000
   25174:	bls	d9df8 <__read_chk@plt+0xd28cc>
   25178:	addsmi	r9, r3, #393216	; 0x60000
   2517c:	bmi	71b1b4 <__read_chk@plt+0x713c88>
   25180:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   25184:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25188:	subsmi	r9, sl, r7, lsl #22
   2518c:	andlt	sp, r9, r6, lsr #2
   25190:	blhi	e048c <__read_chk@plt+0xd8f60>
   25194:	svchi	0x00f0e8bd
   25198:	stcne	8, cr15, [r1], {19}
   2519c:	bls	91688 <__read_chk@plt+0x8a15c>
   251a0:	andls	r3, r6, r1
   251a4:	stccs	8, cr15, [r1], {3}
   251a8:	ldmib	sp, {r1, r2, fp, ip, pc}^
   251ac:	blcc	6ddbc <__read_chk@plt+0x66890>
   251b0:	ldrmi	r1, [r8], #-2715	; 0xfffff565
   251b4:	bls	9f148 <__read_chk@plt+0x97c1c>
   251b8:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
   251bc:	bls	1a5dcc <__read_chk@plt+0x19e8a0>
   251c0:	ldrmi	r1, [r0], #-2584	; 0xfffff5e8
   251c4:	mrc	7, 0, lr, cr8, cr11, {6}
   251c8:			; <UNDEFINED> instruction: 0xf7fc0a10
   251cc:	svcls	0x0003fb73
   251d0:	cdp	7, 1, cr14, cr8, cr1, {5}
   251d4:			; <UNDEFINED> instruction: 0xf7fc0a10
   251d8:	ldr	pc, [r9, sp, ror #22]!
   251dc:	bl	ffee3168 <__read_chk@plt+0xffedbc3c>
   251e0:	andeq	r1, r4, lr, lsr #15
   251e4:	andeq	r0, r0, r0, asr r7
   251e8:	andeq	r9, r2, r4, ror fp
   251ec:			; <UNDEFINED> instruction: 0x000416be
   251f0:	ldrbmi	lr, [r0, sp, lsr #18]!
   251f4:	ldreq	pc, [r0], -r2, lsl #2
   251f8:	bmi	e76c40 <__read_chk@plt+0xe6f714>
   251fc:	addlt	r4, r6, r9, lsr fp
   25200:	svcmi	0x0039447a
   25204:			; <UNDEFINED> instruction: 0xf04f46e9
   25208:	ldmpl	r3, {r1, r2, r3, r5, r9, fp}^
   2520c:	strmi	r4, [r1], #-1151	; 0xfffffb81
   25210:	ldmdavs	fp, {r9, sp}
   25214:			; <UNDEFINED> instruction: 0xf04f9305
   25218:	andls	r0, r0, r0, lsl #6
   2521c:	tstls	r2, r1
   25220:	andcs	lr, r3, #3358720	; 0x334000
   25224:	stcmi	8, cr15, [r1, #-88]	; 0xffffffa8
   25228:			; <UNDEFINED> instruction: 0xf0042502
   2522c:	addmi	r0, r8, #1006632960	; 0x3c000000
   25230:	svclt	0x003c443b
   25234:	andls	r1, r1, #16896	; 0x4200
   25238:	rsbscc	pc, r8, #9633792	; 0x930000
   2523c:	andvc	fp, r3, r8, lsr pc
   25240:	ldmib	sp, {r0, r1, r2, r6, r9, ip, lr, pc}^
   25244:	addsmi	r2, sl, #67108864	; 0x4000000
   25248:	mrrcne	15, 3, fp, r3, cr14
   2524c:			; <UNDEFINED> instruction: 0xf8829301
   25250:	eorsle	sl, sl, #0
   25254:	andle	r2, r4, r1, lsl #26
   25258:	ldrdeq	lr, [r1, -sp]
   2525c:	strcs	r0, [r1, #-2340]	; 0xfffff6dc
   25260:	ldrmi	lr, [r0, #2019]!	; 0x7e3
   25264:	ldmib	sp, {r1, ip, lr, pc}^
   25268:	ldrb	r0, [fp, r1, lsl #2]
   2526c:			; <UNDEFINED> instruction: 0x4648491f
   25270:			; <UNDEFINED> instruction: 0xf7fc4479
   25274:	ldmib	sp, {r0, r2, r7, r8, fp, ip, sp, lr, pc}^
   25278:	addsmi	r3, r3, #268435456	; 0x10000000
   2527c:	bls	59ef8 <__read_chk@plt+0x529cc>
   25280:	addsmi	r9, r3, #4, 16	; 0x40000
   25284:	bmi	6db2b4 <__read_chk@plt+0x6d3d88>
   25288:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   2528c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25290:	subsmi	r9, sl, r5, lsl #22
   25294:	andlt	sp, r6, r1, lsr #2
   25298:			; <UNDEFINED> instruction: 0x87f0e8bd
   2529c:	stcne	8, cr15, [r1], {19}
   252a0:	andcc	fp, r1, r9, lsr r1
   252a4:	andls	r2, r4, r0, lsl #4
   252a8:	stccs	8, cr15, [r1], {3}
   252ac:	ldmib	sp, {r2, fp, ip, pc}^
   252b0:	blcc	6deb8 <__read_chk@plt+0x6698c>
   252b4:	ldrmi	r1, [r8], #-2715	; 0xfffff565
   252b8:	andcs	lr, r0, #60030976	; 0x3940000
   252bc:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
   252c0:	stmdals	r4, {r8, r9, sp}
   252c4:	ldrmi	r1, [r8], #-2715	; 0xfffff565
   252c8:			; <UNDEFINED> instruction: 0x4648e7dd
   252cc:	blx	ffce32c4 <__read_chk@plt+0xffcdbd98>
   252d0:	strbmi	lr, [r8], -r0, asr #15
   252d4:	blx	ffbe32cc <__read_chk@plt+0xffbdbda0>
   252d8:			; <UNDEFINED> instruction: 0xf7e1e7b3
   252dc:	svclt	0x0000eb7c
   252e0:	andeq	r1, r4, r0, asr #12
   252e4:	andeq	r0, r0, r0, asr r7
   252e8:	andeq	sl, r2, r0, lsr r0
   252ec:	andeq	r9, r2, ip, ror sl
   252f0:			; <UNDEFINED> instruction: 0x000415b6
   252f4:	stmiahi	r3, {r1, fp, sp, lr}^
   252f8:	b	1103700 <__read_chk@plt+0x10fc1d4>
   252fc:	b	10fdf0c <__read_chk@plt+0x10f69e0>
   25300:	ldrbmi	r4, [r0, -r0]!
   25304:	ldrbmi	r8, [r0, -r0, lsl #18]!
   25308:	strlt	r2, [r8, #-2323]	; 0xfffff6ed
   2530c:	andcs	sp, r0, #114688	; 0x1c000
   25310:	andvs	r3, r2, r4, lsl r9
   25314:	andne	lr, r3, #192, 18	; 0x300000
   25318:	tsthi	r2, r2, lsl #2
   2531c:			; <UNDEFINED> instruction: 0xf7fcbd08
   25320:	svclt	0x0000fe11
   25324:	bcs	d272c <__read_chk@plt+0xcb200>
   25328:	ldrsb	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2532c:			; <UNDEFINED> instruction: 0xf8dfb083
   25330:	ldrbtmi	ip, [lr], #84	; 0x54
   25334:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   25338:	ldrdgt	pc, [r0], -ip
   2533c:	andgt	pc, r4, sp, asr #17
   25340:	stceq	0, cr15, [r0], {79}	; 0x4f
   25344:	bcs	2d9388 <__read_chk@plt+0x2d1e5c>
   25348:			; <UNDEFINED> instruction: 0x461ad111
   2534c:			; <UNDEFINED> instruction: 0xff50f7ff
   25350:	blmi	337b8c <__read_chk@plt+0x330660>
   25354:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25358:	blls	7f3c8 <__read_chk@plt+0x77e9c>
   2535c:	qaddle	r4, sl, sp
   25360:			; <UNDEFINED> instruction: 0xf85db003
   25364:	ldrmi	pc, [sl], -r4, lsl #22
   25368:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   2536c:			; <UNDEFINED> instruction: 0x466ae7f0
   25370:	mvnscc	pc, #79	; 0x4f
   25374:			; <UNDEFINED> instruction: 0xf7ff9300
   25378:			; <UNDEFINED> instruction: 0xe7e9fe7b
   2537c:	bl	ae3308 <__read_chk@plt+0xadbddc>
   25380:	andeq	r1, r4, lr, lsl #10
   25384:	andeq	r0, r0, r0, asr r7
   25388:	andeq	r1, r4, ip, ror #9
   2538c:	strlt	r2, [r8, #-2312]	; 0xfffff6f8
   25390:	stmdbcc	r8, {r2, r8, fp, ip, lr, pc}
   25394:	stmib	r0, {r9, sp}^
   25398:	sfmlt	f1, 4, [r8, #-0]
   2539c:	ldc2l	7, cr15, [r4, #1008]!	; 0x3f0
   253a0:	strlt	r2, [r8, #-2312]	; 0xfffff6f8
   253a4:	stmdbcc	r8, {r2, r8, fp, ip, lr, pc}
   253a8:	stmib	r0, {r9, sp}^
   253ac:	sfmlt	f1, 4, [r8, #-0]
   253b0:	stc2l	7, cr15, [sl, #1008]!	; 0x3f0
   253b4:	ldrbmi	lr, [r0, sp, lsr #18]!
   253b8:	ldcmi	6, cr4, [sp, #-544]	; 0xfffffde0
   253bc:	stmvs	lr, {r0, r1, r2, r9, sl, lr}
   253c0:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   253c4:			; <UNDEFINED> instruction: 0xf1052401
   253c8:			; <UNDEFINED> instruction: 0xf5050394
   253cc:	and	r7, r3, r5, lsl #10
   253d0:	mulsle	r4, sp, r2
   253d4:	svcmi	0x0020f853
   253d8:	mvnsle	r4, r6, lsr #5
   253dc:	stccs	8, cr6, [r0], {220}	; 0xdc
   253e0:	ldmvs	fp, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   253e4:	ldmdavs	r9!, {r0, r1, r5, r8, ip, sp, pc}
   253e8:	tstcc	r8, r8, lsr r6
   253ec:			; <UNDEFINED> instruction: 0x46074798
   253f0:	strbmi	r4, [r1], -sl, asr #12
   253f4:			; <UNDEFINED> instruction: 0x46234638
   253f8:			; <UNDEFINED> instruction: 0x47f0e8bd
   253fc:			; <UNDEFINED> instruction: 0xf8b84718
   25400:	ldmdavs	fp!, {r1, r2, r4, sp}
   25404:	stmdale	sp, {r1, r3, r4, r7, r9, lr}
   25408:			; <UNDEFINED> instruction: 0x1014f8b8
   2540c:	andeq	pc, r8, r7, lsl #2
   25410:	strbmi	r3, [r9], #-332	; 0xfffffeb4
   25414:	stcl	7, cr15, [ip, #-900]	; 0xfffffc7c
   25418:			; <UNDEFINED> instruction: 0x3016f8b8
   2541c:	rsbsvs	r2, fp, r0
   25420:			; <UNDEFINED> instruction: 0x87f0e8bd
   25424:	sbcmi	pc, r1, r8, asr #12
   25428:	addscc	pc, r1, r9, asr #13
   2542c:	svclt	0x0000e7f8
   25430:	andeq	r0, r4, r2, ror #30
   25434:	ldrbmi	lr, [r0, sp, lsr #18]!
   25438:	stccs	6, cr15, [r8, #-692]!	; 0xfffffd4c
   2543c:	ldrd	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   25440:	stmdbeq	r4!, {r0, r2, r3, r9, sl, ip, sp, lr, pc}
   25444:	ldrsbgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   25448:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2544c:	strdls	r4, [r3, -lr]
   25450:	stmhi	r2, {r0, r2, r4, r9, sl, lr}
   25454:	andhi	pc, r0, sp, asr #17
   25458:			; <UNDEFINED> instruction: 0xf85e4604
   2545c:	strmi	ip, [lr], -ip
   25460:			; <UNDEFINED> instruction: 0x4648461f
   25464:	vst1.8	{d20-d22}, [pc], fp
   25468:			; <UNDEFINED> instruction: 0xf8dc7180
   2546c:			; <UNDEFINED> instruction: 0xf8cdc000
   25470:			; <UNDEFINED> instruction: 0xf04fca24
   25474:			; <UNDEFINED> instruction: 0xf7ff0c00
   25478:	stmdacc	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   2547c:	stmdale	fp!, {r1, r2, r3, r4, r5, r6, r7, fp, sp}
   25480:	bne	962cbc <__read_chk@plt+0x95b790>
   25484:	andhi	pc, r0, sp, asr #17
   25488:	stmiahi	sl!, {r0, r1, r3, r4, r5, r9, sl, lr}
   2548c:	vst1.16	{d20-d22}, [pc :64], r0
   25490:			; <UNDEFINED> instruction: 0xf7ff7180
   25494:	stmdacc	r1, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
   25498:	stmdble	sp, {r1, r2, r3, r4, r5, r6, r7, fp, sp}
   2549c:	bmi	8ad4a8 <__read_chk@plt+0x8a5f7c>
   254a0:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   254a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   254a8:	bcc	963824 <__read_chk@plt+0x95c2f8>
   254ac:	teqle	r5, sl, asr r0
   254b0:	stccs	6, cr15, [r8, #-52]!	; 0xffffffcc
   254b4:			; <UNDEFINED> instruction: 0x87f0e8bd
   254b8:			; <UNDEFINED> instruction: 0x46484651
   254bc:	ldcl	7, cr15, [sl, #896]	; 0x380
   254c0:	mvnle	r2, r0, lsl #16
   254c4:	stmdavs	sl!, {r0, r1, r5, fp, sp, lr}
   254c8:	tsteq	r2, r3, asr #20
   254cc:	strle	r0, [r6, #-1993]	; 0xfffff837
   254d0:	smlalle	r4, r4, r3, r2	; <UNPREDICTABLE>
   254d4:	mvnle	r2, r1, lsl #22
   254d8:	rscscc	pc, pc, pc, asr #32
   254dc:			; <UNDEFINED> instruction: 0xf10de7df
   254e0:			; <UNDEFINED> instruction: 0x46320914
   254e4:	strbmi	r4, [r8], -r1, lsr #12
   254e8:			; <UNDEFINED> instruction: 0xff64f7ff
   254ec:	andeq	pc, r0, r8, asr #17
   254f0:	mvnsle	r2, r0, lsl #16
   254f4:	ldrmi	pc, [ip], -sp, lsl #4
   254f8:			; <UNDEFINED> instruction: 0x4629463a
   254fc:			; <UNDEFINED> instruction: 0xf7ff4630
   25500:			; <UNDEFINED> instruction: 0xf8c8ff59
   25504:	stmdacs	r0, {}	; <UNPREDICTABLE>
   25508:	stmiavs	r1!, {r3, r6, r7, r8, ip, lr, pc}
   2550c:	bne	23f7b4 <__read_chk@plt+0x238288>
   25510:	ldrtmi	sp, [r2], -r5, asr #3
   25514:			; <UNDEFINED> instruction: 0xf7fc4648
   25518:	strb	pc, [r0, fp, asr #26]	; <UNPREDICTABLE>
   2551c:	b	16e34a8 <__read_chk@plt+0x16dbf7c>
   25520:	strdeq	r1, [r4], -r4
   25524:	andeq	r0, r0, r0, asr r7
   25528:	muleq	r4, lr, r3
   2552c:	stmvs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
   25530:	blne	ff93f794 <__read_chk@plt+0xff938268>
   25534:	stmiavs	r4, {r0, r1, r8, ip, lr, pc}^
   25538:	blne	193f894 <__read_chk@plt+0x1938368>
   2553c:	strtmi	sp, [r0], -r2
   25540:			; <UNDEFINED> instruction: 0x4770bcf0
   25544:			; <UNDEFINED> instruction: 0xe775bcf0
   25548:	stmdavs	lr, {r4, r5, r6, sl, ip, sp, pc}
   2554c:	blne	fe93f564 <__read_chk@plt+0xfe938038>
   25550:	stmvs	r6, {r1, r2, r8, ip, lr, pc}
   25554:	adcmi	r6, r6, #140, 16	; 0x8c0000
   25558:	stmhi	r4, {r0, r2, ip, lr, pc}
   2555c:	bne	ff947790 <__read_chk@plt+0xff940264>
   25560:	ldcllt	6, cr4, [r0], #-128	; 0xffffff80
   25564:			; <UNDEFINED> instruction: 0x460a4770
   25568:	ldcllt	6, cr4, [r0], #-100	; 0xffffff9c
   2556c:	svclt	0x00def7ff
   25570:			; <UNDEFINED> instruction: 0x4616b5f0
   25574:	vmlsl.s32	q2, d13, d22
   25578:	blmi	9bc9f0 <__read_chk@plt+0x9b54c4>
   2557c:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
   25580:	strmi	r6, [r7], -sp, asr #16
   25584:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   25588:	ldrcc	pc, [r4, #-2253]	; 0xfffff733
   2558c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25590:	vrhadd.s8	d11, d29, d29
   25594:	stmdbge	r2, {r2, r4, r8, sl, lr}
   25598:	tstls	r0, r3, lsr r6
   2559c:	vst1.8	{d20-d22}, [pc :128], r8
   255a0:	ldmhi	sl!, {r7, r8, ip, sp, lr}
   255a4:			; <UNDEFINED> instruction: 0xf9a8f7ff
   255a8:	ldmibcs	lr!, {r0, r6, r9, sl, fp, ip}^
   255ac:	andcs	sp, r0, r1, lsl #18
   255b0:	stmdavs	r1!, {r0, r2, r3, sp, lr, pc}^
   255b4:			; <UNDEFINED> instruction: 0xf7e04628
   255b8:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   255bc:	stmdbvs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   255c0:	stmiavs	r3!, {r0, r1, r5, r8, ip, sp, pc}
   255c4:	ldmdavs	fp!, {r0, r1, r4, r8, ip, sp, pc}
   255c8:	stmdale	ip, {r0, r8, r9, fp, sp}
   255cc:	bmi	4ad5d8 <__read_chk@plt+0x4a60ac>
   255d0:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   255d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   255d8:	ldrcc	pc, [r4, #-2269]	; 0xfffff723
   255dc:	tstle	r5, sl, asr r0
   255e0:	lfmpl	f7, 1, [ip, #-52]	; 0xffffffcc
   255e4:	stcge	13, cr11, [r3, #-960]	; 0xfffffc40
   255e8:			; <UNDEFINED> instruction: 0x46394632
   255ec:			; <UNDEFINED> instruction: 0xf7ff4628
   255f0:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   255f4:	ldmvs	r9!, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
   255f8:	addsmi	r6, r9, #10682368	; 0xa30000
   255fc:	stmdbvs	r2!, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
   25600:			; <UNDEFINED> instruction: 0xf7fc4628
   25604:	stmdacs	r0, {r0, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   25608:	ldrb	sp, [r0, r0, ror #1]
   2560c:	stmib	r2!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25610:	andeq	r1, r4, r2, asr #5
   25614:	andeq	r0, r0, r0, asr r7
   25618:	andeq	r1, r4, lr, ror #4
   2561c:	ldrlt	r6, [r0], #-2059	; 0xfffff7f5
   25620:	stmdavs	r4, {r0, r1, r4, r8, ip, sp, pc}
   25624:	andsle	r4, r0, r3, lsr #4
   25628:	smlawblt	r3, fp, r8, r6
   2562c:	addsmi	r6, ip, #132, 16	; 0x840000
   25630:	blcs	15298 <__read_chk@plt+0xdd6c>
   25634:	stmiavs	fp, {r0, r3, r8, ip, lr, pc}^
   25638:	stmiavs	r4, {r0, r1, r5, r8, ip, sp, pc}^
   2563c:	svclt	0x0018429c
   25640:	strdle	r2, [r2, -pc]
   25644:	blmi	1637c0 <__read_chk@plt+0x15c294>
   25648:	mulcs	r0, r2, r7
   2564c:	blmi	1637c8 <__read_chk@plt+0x15c29c>
   25650:	svclt	0x00004770
   25654:	svcmi	0x00f0e92d
   25658:			; <UNDEFINED> instruction: 0x461db09b
   2565c:	smlabtls	r2, r0, fp, r4
   25660:	stmibmi	r0, {r1, r2, r4, r9, sl, lr}^
   25664:	bvs	fe4b7078 <__read_chk@plt+0xfe4afb4c>
   25668:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   2566c:	tstls	r9, #1769472	; 0x1b0000
   25670:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25674:	movwls	r9, #23332	; 0x5b24
   25678:			; <UNDEFINED> instruction: 0xf0002a00
   2567c:	bcs	859f8 <__read_chk@plt+0x7e4cc>
   25680:	smladcs	r0, r3, r0, sp
   25684:	blmi	fedb816c <__read_chk@plt+0xfedb0c40>
   25688:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2568c:	blls	67f6fc <__read_chk@plt+0x6781d0>
   25690:			; <UNDEFINED> instruction: 0xf040405a
   25694:	ldrtmi	r8, [r8], -r3, ror #2
   25698:	pop	{r0, r1, r3, r4, ip, sp, pc}
   2569c:			; <UNDEFINED> instruction: 0xf8bd8ff0
   256a0:	bvs	fecb1788 <__read_chk@plt+0xfecaa25c>
   256a4:	ldrthi	r3, [r3], #513	; 0x201
   256a8:	blls	be178 <__read_chk@plt+0xb6c4c>
   256ac:	rscle	r2, r8, r0, lsl #22
   256b0:	strcs	r4, [r0, -lr, lsr #23]
   256b4:			; <UNDEFINED> instruction: 0xf10d8cb1
   256b8:	ldrbtmi	r0, [fp], #-2588	; 0xfffff5e4
   256bc:	blmi	feb4a2d0 <__read_chk@plt+0xfeb42da4>
   256c0:	ldrbtmi	r4, [fp], #-1721	; 0xfffff947
   256c4:	and	r9, r6, r4, lsl #6
   256c8:	strhne	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
   256cc:	ldrthi	r9, [r1], #2818	; 0xb02
   256d0:			; <UNDEFINED> instruction: 0xf000454b
   256d4:	stclvs	0, cr8, [fp], #-656	; 0xfffffd70
   256d8:			; <UNDEFINED> instruction: 0xf0804299
   256dc:	strtmi	r8, [sl], -r0, lsr #1
   256e0:			; <UNDEFINED> instruction: 0xf7ff4658
   256e4:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   256e8:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   256ec:			; <UNDEFINED> instruction: 0x46298cb4
   256f0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   256f4:			; <UNDEFINED> instruction: 0xf7ff4620
   256f8:	ldclhi	8, cr15, [r3], #700	; 0x2bc
   256fc:	strtmi	r4, [sl], -r1, lsr #12
   25700:			; <UNDEFINED> instruction: 0xf84b3301
   25704:			; <UNDEFINED> instruction: 0x46500b18
   25708:			; <UNDEFINED> instruction: 0xf7ff84f3
   2570c:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   25710:			; <UNDEFINED> instruction: 0x4620d1da
   25714:			; <UNDEFINED> instruction: 0xf7ff4629
   25718:	ldmibvs	r3!, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}
   2571c:	addsmi	r9, r3, #12288	; 0x3000
   25720:	movwcs	fp, #53020	; 0xcf1c
   25724:	andls	r4, r7, ip, lsl r6
   25728:	stclvs	0, cr13, [r9], #-504	; 0xfffffe08
   2572c:	ldmdble	r0!, {r0, r3, r4, r7, r9, lr}^
   25730:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
   25734:	strtmi	r4, [r1], -sl, lsr #12
   25738:			; <UNDEFINED> instruction: 0xf7ff4640
   2573c:	stmdacs	r0, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   25740:			; <UNDEFINED> instruction: 0x4629d15e
   25744:			; <UNDEFINED> instruction: 0xf7ff4620
   25748:	strtmi	pc, [sl], -r7, lsl #17
   2574c:			; <UNDEFINED> instruction: 0x46034631
   25750:	tstls	r3, #64, 12	; 0x4000000
   25754:			; <UNDEFINED> instruction: 0xff62f7ff
   25758:	subsle	r2, r1, r0, lsl #16
   2575c:			; <UNDEFINED> instruction: 0x462b69b7
   25760:			; <UNDEFINED> instruction: 0x46514632
   25764:	ldrmi	r4, [r8, r0, asr #12]!
   25768:	stclle	8, cr2, [r9, #-0]
   2576c:	svcge	0x000d46c6
   25770:			; <UNDEFINED> instruction: 0x000fe8be
   25774:	stmia	ip!, {r2, r3, r4, r5, r7, r9, sl, lr}
   25778:	ldmibvs	r3!, {r0, r1, r2, r3}
   2577c:	ldm	lr, {r2, r9, fp, ip, pc}
   25780:	addsmi	r0, r3, #3
   25784:	smladls	r1, r8, pc, fp	; <UNPREDICTABLE>
   25788:	andeq	lr, r3, ip, lsl #17
   2578c:	strtmi	sp, [r0], -r9, asr #32
   25790:			; <UNDEFINED> instruction: 0xf7ff4629
   25794:	stclvs	8, cr15, [fp], #-52	; 0xffffffcc
   25798:	addlt	r4, r4, #32, 8	; 0x20000000
   2579c:	suble	r4, r0, #156, 4	; 0xc0000009
   257a0:	strtmi	r4, [r1], -sl, lsr #12
   257a4:			; <UNDEFINED> instruction: 0xf7ff4640
   257a8:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}
   257ac:	strtmi	sp, [r9], -pc, ror #3
   257b0:			; <UNDEFINED> instruction: 0xf7ff4620
   257b4:			; <UNDEFINED> instruction: 0x462af851
   257b8:			; <UNDEFINED> instruction: 0x46034631
   257bc:	tstls	r3, #64, 12	; 0x4000000
   257c0:			; <UNDEFINED> instruction: 0xff2cf7ff
   257c4:	rscle	r2, r2, r0, lsl #16
   257c8:			; <UNDEFINED> instruction: 0x462b69b7
   257cc:			; <UNDEFINED> instruction: 0x46514632
   257d0:	ldrmi	r4, [r8, r0, asr #12]!
   257d4:	ldclle	8, cr2, [sl]
   257d8:	strtmi	r9, [fp], -r1, lsl #18
   257dc:			; <UNDEFINED> instruction: 0x463269b7
   257e0:	ldrmi	r4, [r8, r0, asr #12]!
   257e4:	ble	ff4af7ec <__read_chk@plt+0xff4a82c0>
   257e8:			; <UNDEFINED> instruction: 0xf8dd46c6
   257ec:	ldm	lr!, {r2, lr, pc}
   257f0:	stmia	ip!, {r0, r1, r2, r3}
   257f4:	ldm	lr, {r0, r1, r2, r3}
   257f8:	stm	ip, {r0, r1}
   257fc:	strb	r0, [r6, r3]
   25800:	strtmi	r4, [r0], -r9, lsr #12
   25804:			; <UNDEFINED> instruction: 0xffd4f7fe
   25808:	strtmi	r6, [r0], #-3177	; 0xfffff397
   2580c:	addmi	fp, ip, #132, 4	; 0x40000008
   25810:	blls	da658 <__read_chk@plt+0xd312c>
   25814:	ldrthi	fp, [r1], #649	; 0x289
   25818:			; <UNDEFINED> instruction: 0xf47f454b
   2581c:			; <UNDEFINED> instruction: 0x464faf5c
   25820:			; <UNDEFINED> instruction: 0xf8bde730
   25824:	smmlar	r1, r8, r0, r1
   25828:	strtmi	r4, [r9], -r0, lsr #12
   2582c:			; <UNDEFINED> instruction: 0xffc0f7fe
   25830:	addlt	r4, r4, #32, 8	; 0x20000000
   25834:	ldrb	r4, [r8, -r3, lsr #12]!
   25838:	blcs	3ff0c <__read_chk@plt+0x389e0>
   2583c:	addhi	pc, sl, r0
   25840:			; <UNDEFINED> instruction: 0x07dc6833
   25844:	cfstr32hi	mvfx13, [pc], #-380	; 256d0 <__read_chk@plt+0x1e1a4>
   25848:	subsle	r2, ip, r0, lsl #30
   2584c:	stclvs	6, cr4, [fp], #-228	; 0xffffff1c
   25850:	rsbsle	r4, sp, #-1879048183	; 0x90000009
   25854:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
   25858:	ldrtmi	r4, [r9], -sl, lsr #12
   2585c:			; <UNDEFINED> instruction: 0xf7ff4640
   25860:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   25864:	strtmi	sp, [r9], -sl, ror #2
   25868:			; <UNDEFINED> instruction: 0xf7fe4638
   2586c:	qsub8mi	pc, sl, r5	; <UNPREDICTABLE>
   25870:			; <UNDEFINED> instruction: 0x46034631
   25874:	tstls	r3, #64, 12	; 0x4000000
   25878:	mrc2	7, 6, pc, cr0, cr15, {7}
   2587c:	subsle	r2, sp, r0, lsl #16
   25880:			; <UNDEFINED> instruction: 0xf10d46c6
   25884:	ldm	lr!, {r2, r4, r5, r8, fp}
   25888:	strbmi	r0, [ip], pc
   2588c:	ldrdge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   25890:	ldrbtmi	r6, [sl], #2484	; 0x9b4
   25894:	andeq	lr, pc, ip, lsr #17
   25898:	ldm	lr, {r2, r4, r6, r8, sl, lr}
   2589c:	stm	ip, {r0, r1}
   258a0:			; <UNDEFINED> instruction: 0xf43f0003
   258a4:			; <UNDEFINED> instruction: 0x4638aefc
   258a8:			; <UNDEFINED> instruction: 0xf7fe4629
   258ac:	stclvs	15, cr15, [fp], #-516	; 0xfffffdfc
   258b0:	addlt	r4, r7, #56, 8	; 0x38000000
   258b4:			; <UNDEFINED> instruction: 0xf4bf429f
   258b8:			; <UNDEFINED> instruction: 0x462aaef2
   258bc:			; <UNDEFINED> instruction: 0x46404639
   258c0:	blx	fffe38c4 <__read_chk@plt+0xfffdc398>
   258c4:	mvnle	r2, r0, lsl #16
   258c8:	ldrtmi	r4, [r8], -r9, lsr #12
   258cc:			; <UNDEFINED> instruction: 0xffc4f7fe
   258d0:	ldrtmi	r4, [r1], -sl, lsr #12
   258d4:	strbmi	r4, [r0], -r3, lsl #12
   258d8:			; <UNDEFINED> instruction: 0xf7ff9313
   258dc:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   258e0:	ldmibvs	r4!, {r0, r5, r6, r7, ip, lr, pc}
   258e4:	ldrtmi	r4, [r2], -fp, lsr #12
   258e8:	strbmi	r4, [r0], -r9, asr #12
   258ec:	stmdacs	r0, {r5, r7, r8, r9, sl, lr}
   258f0:			; <UNDEFINED> instruction: 0x46c4dad9
   258f4:	ldm	ip!, {r2, r3, r6, r9, sl, lr}
   258f8:	strgt	r0, [pc], #-15	; 25900 <__read_chk@plt+0x1e3d4>
   258fc:	muleq	r3, ip, r8
   25900:	andeq	lr, r3, r4, lsl #17
   25904:	ldreq	lr, [r8, pc, asr #15]
   25908:	smmlaeq	r9, r4, r4, sp
   2590c:	cfstr32hi	mvfx13, [pc, #-8]!	; 2590c <__read_chk@plt+0x1e3e0>
   25910:	orrsle	r2, fp, r0, lsl #30
   25914:	strle	r0, [r2, #-1819]	; 0xfffff8e5
   25918:	svccs	0x00008daf
   2591c:			; <UNDEFINED> instruction: 0x210cd196
   25920:	ldr	r4, [r4, pc, lsl #12]
   25924:	strbmi	r9, [pc], -r5, lsl #22
   25928:			; <UNDEFINED> instruction: 0xf43f2b00
   2592c:	blls	1913e0 <__read_chk@plt+0x189eb4>
   25930:	ssat	r6, #8, r8
   25934:	svccs	0x00008caf
   25938:	str	sp, [r7, r7, ror #1]
   2593c:			; <UNDEFINED> instruction: 0x46294638
   25940:			; <UNDEFINED> instruction: 0xff36f7fe
   25944:	ldrtmi	r6, [r8], #-3179	; 0xfffff395
   25948:	addsmi	fp, pc, #1879048200	; 0x70000008
   2594c:	bvs	fecda764 <__read_chk@plt+0xfecd3238>
   25950:	ssat	fp, #8, fp, lsl #5
   25954:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   25958:			; <UNDEFINED> instruction: 0xe77161b3
   2595c:	ldmda	sl!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25960:	andeq	r0, r0, r0, asr r7
   25964:	ldrdeq	r1, [r4], -r8
   25968:			; <UNDEFINED> instruction: 0x000411b8
   2596c:			; <UNDEFINED> instruction: 0xffffbaff
   25970:			; <UNDEFINED> instruction: 0xffffbaf7
   25974:			; <UNDEFINED> instruction: 0xffffb927
   25978:			; <UNDEFINED> instruction: 0xffffb863
   2597c:	ldrdgt	pc, [ip], #143	; 0x8f
   25980:	ldrblt	r2, [r0, #-780]!	; 0xfffffcf4
   25984:	cfldrsmi	mvf4, [r2, #-1008]!	; 0xfffffc10
   25988:			; <UNDEFINED> instruction: 0x460eb09a
   2598c:	tstls	r0, r1, lsl #4
   25990:			; <UNDEFINED> instruction: 0xf85c1c81
   25994:	strmi	r5, [r4], -r5
   25998:	ldrls	r6, [r9, #-2093]	; 0xfffff7d3
   2599c:	streq	pc, [r0, #-79]	; 0xffffffb1
   259a0:			; <UNDEFINED> instruction: 0xff36f7fe
   259a4:	orrlt	r4, r8, r5, lsl #12
   259a8:	stmib	r4, {r8, r9, sp}^
   259ac:	stmib	r4, {r8, r9, ip, sp}^
   259b0:	stmib	r4, {r1, r8, r9, ip, sp}^
   259b4:	bmi	9f25cc <__read_chk@plt+0x9eb0a0>
   259b8:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   259bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   259c0:	subsmi	r9, sl, r9, lsl fp
   259c4:	strtmi	sp, [r8], -r0, asr #2
   259c8:	ldcllt	0, cr11, [r0, #-104]!	; 0xffffff98
   259cc:	stcne	6, cr9, [r1]
   259d0:	stcne	8, cr8, [r0, #-396]!	; 0xfffffe74
   259d4:			; <UNDEFINED> instruction: 0xf7fe2202
   259d8:			; <UNDEFINED> instruction: 0x4605ff1b
   259dc:	mvnle	r2, r0, lsl #16
   259e0:			; <UNDEFINED> instruction: 0xf1049600
   259e4:	stmiahi	r3!, {r1, r3, r8}^
   259e8:	andeq	pc, r8, r4, lsl #2
   259ec:			; <UNDEFINED> instruction: 0xf7fe2204
   259f0:	strmi	pc, [r5], -pc, lsl #30
   259f4:	bicsle	r2, r7, r0, lsl #16
   259f8:			; <UNDEFINED> instruction: 0xf1049600
   259fc:	stmdbhi	r3!, {r1, r2, r3, r8}^
   25a00:	andeq	pc, ip, r4, lsl #2
   25a04:			; <UNDEFINED> instruction: 0xf7fe2208
   25a08:	strmi	pc, [r5], -r3, lsl #30
   25a0c:	bicle	r2, fp, r0, lsl #16
   25a10:	subcs	r4, r0, #1048576	; 0x100000
   25a14:	cmnvs	r0, r0, lsr #2
   25a18:			; <UNDEFINED> instruction: 0xf7e0a809
   25a1c:			; <UNDEFINED> instruction: 0x4633ed92
   25a20:	stmdage	r2, {r3, r9, fp, sp, pc}
   25a24:	strls	r2, [r0, #-257]	; 0xfffffeff
   25a28:	strls	r2, [r8], -r8, lsl #12
   25a2c:	strls	r2, [sl], -r9, lsr #12
   25a30:	mrc2	7, 0, pc, cr0, cr15, {7}
   25a34:	adcsle	r2, lr, r0, lsl #16
   25a38:	movwcs	lr, #23005	; 0x59dd
   25a3c:			; <UNDEFINED> instruction: 0x100cf8bd
   25a40:	eorhi	r8, r1, #536870918	; 0x20000006
   25a44:	ldr	r6, [r6, r3, ror #2]!
   25a48:	svc	0x00c4f7e0
   25a4c:			; <UNDEFINED> instruction: 0x00040ebc
   25a50:	andeq	r0, r0, r0, asr r7
   25a54:	andeq	r0, r4, r6, lsl #29
   25a58:	eorcc	r4, r0, r1, lsl #12
   25a5c:	svclt	0x0000e78e
   25a60:	svcmi	0x00f0e92d
   25a64:	cdpge	0, 1, cr11, cr15, cr1, {7}
   25a68:	smlabteq	r3, sp, r9, lr
   25a6c:	stmdbmi	sl!, {r0, r3, r5, fp, lr}
   25a70:	stmdapl	r1, {r3, r4, r5, r6, sl, lr}^
   25a74:	cmpls	pc, r9, lsl #16
   25a78:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   25a7c:	ldrdvc	lr, [sl, #-157]!	; 0xffffff63
   25a80:	bllt	fef09e9c <__read_chk@plt+0xfef02970>
   25a84:			; <UNDEFINED> instruction: 0xf10dac0e
   25a88:			; <UNDEFINED> instruction: 0xf10d0b44
   25a8c:			; <UNDEFINED> instruction: 0xf10d0920
   25a90:	strcs	r0, [r7, #-2076]	; 0xfffff7e4
   25a94:	beq	3e1bd8 <__read_chk@plt+0x3da6ac>
   25a98:	tstcs	r0, r8, lsr r2
   25a9c:			; <UNDEFINED> instruction: 0xf7e04658
   25aa0:			; <UNDEFINED> instruction: 0xf8cded50
   25aa4:			; <UNDEFINED> instruction: 0xf04f8000
   25aa8:	ldrtmi	r0, [fp], -r5, lsl #24
   25aac:	tstcs	r1, r2, lsr #12
   25ab0:			; <UNDEFINED> instruction: 0xf8c44648
   25ab4:	stmib	r4, {sp, pc}^
   25ab8:			; <UNDEFINED> instruction: 0xf7ff6c01
   25abc:	smlalbtlt	pc, r8, fp, sp	; <UNPREDICTABLE>
   25ac0:			; <UNDEFINED> instruction: 0x4649463a
   25ac4:			; <UNDEFINED> instruction: 0xf7fe4630
   25ac8:			; <UNDEFINED> instruction: 0xf8c8ffcb
   25acc:	stmiblt	r8!, {}^	; <UNPREDICTABLE>
   25ad0:	mvnle	r3, r1, lsl #26
   25ad4:	ldrtmi	r9, [r1], -r4, lsl #20
   25ad8:			; <UNDEFINED> instruction: 0xf7fe9803
   25adc:	bmi	423ed0 <__read_chk@plt+0x41c9a4>
   25ae0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   25ae4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25ae8:	subsmi	r9, sl, pc, asr fp
   25aec:	rsblt	sp, r1, r0, lsl r1
   25af0:	svchi	0x00f0e8bd
   25af4:	orrvc	pc, r0, pc, asr #8
   25af8:			; <UNDEFINED> instruction: 0xf7fc4630
   25afc:	ldmcs	pc!, {r0, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   25b00:			; <UNDEFINED> instruction: 0x2324d9c0
   25b04:	andcs	r9, r0, r5, lsl #20
   25b08:			; <UNDEFINED> instruction: 0xe7e86013
   25b0c:	ldrb	r4, [r9, r3, lsl #12]!
   25b10:	svc	0x0060f7e0
   25b14:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   25b18:	andeq	r0, r0, r0, asr r7
   25b1c:	andeq	r0, r4, lr, asr sp
   25b20:	svcmi	0x00f0e92d
   25b24:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   25b28:	ldrmi	r8, [sl], -r4, lsl #22
   25b2c:	blmi	1437594 <__read_chk@plt+0x1430068>
   25b30:	strmi	r4, [r1], -r9, lsl #13
   25b34:	beq	fe46135c <__read_chk@plt+0xfe459e30>
   25b38:	cdp	0, 0, cr11, cr8, cr5, {7}
   25b3c:			; <UNDEFINED> instruction: 0xf10d9a10
   25b40:	vmlage.f32	s0, s13, s24
   25b44:	cfstrsge	mvf9, [ip, #-12]
   25b48:	ldrbmi	r4, [r0], -sl, asr #24
   25b4c:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   25b50:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   25b54:	ldmdavs	fp, {sl, sp}
   25b58:			; <UNDEFINED> instruction: 0xf04f9363
   25b5c:	eorsvs	r0, r4, r0, lsl #6
   25b60:	strmi	lr, [r1], #-2502	; 0xfffff63a
   25b64:	strmi	lr, [r3], #-2502	; 0xfffff63a
   25b68:	stmib	r5, {r2, r4, r5, r6, r8, sp, lr}^
   25b6c:	stmib	r5, {sl, lr}^
   25b70:	stmib	r5, {r1, sl, lr}^
   25b74:			; <UNDEFINED> instruction: 0xf7fe4404
   25b78:			; <UNDEFINED> instruction: 0xf8c9ff73
   25b7c:	cmplt	r8, #0
   25b80:	bne	4613e8 <__read_chk@plt+0x459ebc>
   25b84:	ldrbmi	r4, [r0], -r2, asr #12
   25b88:	bleq	1261fc4 <__read_chk@plt+0x125aa98>
   25b8c:			; <UNDEFINED> instruction: 0xff68f7fe
   25b90:	vmov.32	d9[0], sl
   25b94:			; <UNDEFINED> instruction: 0x46073a10
   25b98:	andeq	pc, r0, r9, asr #17
   25b9c:	suble	r2, r2, r0, lsl #16
   25ba0:	ldmhi	r0!, {r0, r1, r8, r9, fp, ip, pc}
   25ba4:	ldmibvs	ip, {r0, r1, r2, r3, r5, r7, fp, pc}^
   25ba8:	svclt	0x00944284
   25bac:	andcs	r2, r1, r0
   25bb0:	svclt	0x002c42a7
   25bb4:			; <UNDEFINED> instruction: 0xf1c04240
   25bb8:	stmdacs	r0, {r0}
   25bbc:	bmi	bd9cf4 <__read_chk@plt+0xbd27c8>
   25bc0:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   25bc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25bc8:	subsmi	r9, sl, r3, ror #22
   25bcc:	rsblt	sp, r5, sp, asr #2
   25bd0:	blhi	160ecc <__read_chk@plt+0x1599a0>
   25bd4:	svchi	0x00f0e8bd
   25bd8:			; <UNDEFINED> instruction: 0xf10dab15
   25bdc:	strmi	r0, [r1], -r8, asr #22
   25be0:			; <UNDEFINED> instruction: 0x46042238
   25be4:	mcr	6, 0, r4, cr9, cr8, {0}
   25be8:	smladcs	lr, r0, sl, r3
   25bec:	stc	7, cr15, [r8], #896	; 0x380
   25bf0:	andls	pc, r0, sp, asr #17
   25bf4:	ldrbmi	r2, [sl], -r1, lsl #2
   25bf8:			; <UNDEFINED> instruction: 0xf8cb4643
   25bfc:			; <UNDEFINED> instruction: 0xf8cb1008
   25c00:	ldrtmi	r7, [r0], -r0
   25c04:	andge	pc, r4, fp, asr #17
   25c08:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   25c0c:	bne	461474 <__read_chk@plt+0x459f48>
   25c10:	strmi	r4, [r7], -r2, asr #12
   25c14:	ldrbmi	r3, [r0], -r0, lsl #30
   25c18:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   25c1c:			; <UNDEFINED> instruction: 0xff20f7fe
   25c20:	andeq	pc, r0, r9, asr #17
   25c24:	eorscs	fp, r8, #168, 18	; 0x2a0000
   25c28:	mufe	f2, f1, f0
   25c2c:	strcs	r0, [lr], #-2576	; 0xfffff5f0
   25c30:	stc	7, cr15, [r6], {224}	; 0xe0
   25c34:	andls	pc, r0, sp, asr #17
   25c38:			; <UNDEFINED> instruction: 0xf8cb2101
   25c3c:	ldrbmi	r4, [sl], -r0
   25c40:	strtmi	r4, [r8], -r3, asr #12
   25c44:	smlabtge	r1, fp, r9, lr
   25c48:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
   25c4c:	svclt	0x00181e04
   25c50:	blne	ff82ec5c <__read_chk@plt+0xff827730>
   25c54:			; <UNDEFINED> instruction: 0xe7a3d1b3
   25c58:	bne	4614c0 <__read_chk@plt+0x459f94>
   25c5c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx3
   25c60:	bls	e86a8 <__read_chk@plt+0xe117c>
   25c64:			; <UNDEFINED> instruction: 0xf9a4f7ff
   25c68:			; <UNDEFINED> instruction: 0xf7e0e7a9
   25c6c:	svclt	0x0000eeb4
   25c70:	andeq	r0, r0, r0, asr r7
   25c74:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   25c78:	andeq	r0, r4, lr, ror ip
   25c7c:	mvnsmi	lr, sp, lsr #18
   25c80:	ldcmi	6, cr4, [sp, #-24]	; 0xffffffe8
   25c84:	strcs	r4, [r1], #-1551	; 0xfffff9f1
   25c88:			; <UNDEFINED> instruction: 0xf105447d
   25c8c:			; <UNDEFINED> instruction: 0xf5050394
   25c90:	and	r7, r3, r5, lsl #10
   25c94:	andle	r4, ip, fp, lsr #5
   25c98:	svcmi	0x0020f853
   25c9c:	mvnsle	r4, r2, lsr #5
   25ca0:	stccs	8, cr6, [r0], {220}	; 0xdc
   25ca4:			; <UNDEFINED> instruction: 0x4639d0f6
   25ca8:	ldmdbvs	fp, {r4, r5, r9, sl, lr}
   25cac:	ldrhmi	lr, [r0, #141]!	; 0x8d
   25cb0:	ldmib	r6, {r3, r4, r8, r9, sl, lr}^
   25cb4:	ldmdavs	sl!, {r4, r8, r9, ip}^
   25cb8:	vldmiane	r0, {s2-s202}
   25cbc:	tstle	r5, #268435464	; 0x10000008
   25cc0:			; <UNDEFINED> instruction: 0xf10318f1
   25cc4:	beq	525e04 <__read_chk@plt+0x51e8d8>
   25cc8:			; <UNDEFINED> instruction: 0xf8813302
   25ccc:	ldrtmi	r4, [r0], #-76	; 0xffffffb4
   25cd0:			; <UNDEFINED> instruction: 0xf8816473
   25cd4:			; <UNDEFINED> instruction: 0xf107204d
   25cd8:			; <UNDEFINED> instruction: 0xf7e10108
   25cdc:	ldmdavs	sl!, {r1, r3, r5, r6, r7, fp, sp, lr, pc}^
   25ce0:	andcs	r6, r0, r3, ror ip
   25ce4:	ldrbtvs	r4, [r3], #-1043	; 0xfffffbed
   25ce8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   25cec:	sbcmi	pc, r0, r8, asr #12
   25cf0:	addscc	pc, r1, r9, asr #13
   25cf4:	svclt	0x0000e7f8
   25cf8:	muleq	r4, ip, r6
   25cfc:	mvnsmi	lr, #737280	; 0xb4000
   25d00:			; <UNDEFINED> instruction: 0x460e4615
   25d04:			; <UNDEFINED> instruction: 0x4629461a
   25d08:	ldrdls	pc, [r4], #-128	; 0xffffff80
   25d0c:	strmi	r9, [r4], -r8, lsl #30
   25d10:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   25d14:			; <UNDEFINED> instruction: 0xffbaf7fe
   25d18:	stmdacs	r0, {r0, r2, r9, sl, lr}
   25d1c:	ldmib	r4, {r2, r3, r6, r8, ip, lr, pc}^
   25d20:	bne	ff46e968 <__read_chk@plt+0xff46743c>
   25d24:	stmdble	ip, {r0, r1, r8, fp, sp}^
   25d28:	bl	14bd54 <__read_chk@plt+0x144828>
   25d2c:	cdpcs	12, 0, cr0, cr1, cr3, {0}
   25d30:	tstcs	r7, pc, asr #20
   25d34:	subvc	pc, sp, ip, lsl #17
   25d38:	andscs	lr, r0, pc, asr #20
   25d3c:	subeq	pc, lr, ip, lsl #17
   25d40:			; <UNDEFINED> instruction: 0xf88c9809
   25d44:			; <UNDEFINED> instruction: 0xf103104c
   25d48:	strbtvs	r0, [r1], #-260	; 0xfffffefc
   25d4c:	subeq	pc, pc, ip, lsl #17
   25d50:	addhi	pc, sp, r0
   25d54:	bcs	16c6a4 <__read_chk@plt+0x165178>
   25d58:	svccs	0x0029d933
   25d5c:			; <UNDEFINED> instruction: 0xf06fd004
   25d60:	ldrmi	r4, [r0, #512]	; 0x200
   25d64:	ldrmi	fp, [r0], r8, lsr #30
   25d68:	movwcc	r4, #33825	; 0x8421
   25d6c:	andsvs	lr, r8, pc, asr #20
   25d70:	andsmi	lr, r8, #323584	; 0x4f000
   25d74:	subeq	pc, ip, r1, lsl #17
   25d78:	tstcs	r8, pc, asr #20
   25d7c:	subscs	pc, r1, ip, lsl #17
   25d80:			; <UNDEFINED> instruction: 0xf88c4620
   25d84:			; <UNDEFINED> instruction: 0x463a1052
   25d88:	stmdbls	fp, {r0, r1, r5, r6, sl, sp, lr}
   25d8c:	subshi	pc, r3, ip, lsl #17
   25d90:			; <UNDEFINED> instruction: 0xff74f7ff
   25d94:	ldmdblt	r8!, {r0, r2, r9, sl, lr}^
   25d98:	stmdbcs	r6, {r0, r4, r5, r7, r9, sl, fp, ip}
   25d9c:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   25da0:	strbne	pc, [r9, #-1]	; <UNPREDICTABLE>
   25da4:	ldrne	r1, [r5, #-1306]	; 0xfffffae6
   25da8:			; <UNDEFINED> instruction: 0xf104002f
   25dac:	strtmi	r0, [r1], -r0, lsr #32
   25db0:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
   25db4:			; <UNDEFINED> instruction: 0x4605b338
   25db8:	subls	pc, r4, r4, asr #17
   25dbc:	pop	{r3, r5, r9, sl, lr}
   25dc0:			; <UNDEFINED> instruction: 0xf64883f8
   25dc4:			; <UNDEFINED> instruction: 0xf6c945c0
   25dc8:			; <UNDEFINED> instruction: 0xe7f53591
   25dcc:	strbmi	pc, [r3, #1608]	; 0x648	; <UNPREDICTABLE>
   25dd0:	ldrcc	pc, [r1, #1737]	; 0x6c9
   25dd4:			; <UNDEFINED> instruction: 0xf8b4e7f0
   25dd8:	blcs	31f38 <__read_chk@plt+0x2aa0c>
   25ddc:	stfhid	f5, [r3, #-264]!	; 0xfffffef8
   25de0:	rsble	r2, r7, r0, lsl #22
   25de4:	ldrhcc	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   25de8:	strhcs	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   25dec:	addslt	fp, fp, #372736	; 0x5b000
   25df0:	movwcc	r8, #5474	; 0x1562
   25df4:	blt	1707484 <__read_chk@plt+0x16fff58>
   25df8:			; <UNDEFINED> instruction: 0xf8a485e2
   25dfc:			; <UNDEFINED> instruction: 0xe7dd3054
   25e00:	blcs	49494 <__read_chk@plt+0x41f68>
   25e04:			; <UNDEFINED> instruction: 0xf8b4d0d1
   25e08:	svccs	0x00293056
   25e0c:	blt	1700f9c <__read_chk@plt+0x16f9a70>
   25e10:	strbhi	fp, [r2, #667]!	; 0x29b
   25e14:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   25e18:			; <UNDEFINED> instruction: 0xf8a4ba5b
   25e1c:	bicle	r3, sp, r6, asr r0
   25e20:	blcs	496b4 <__read_chk@plt+0x42188>
   25e24:	blls	29a554 <__read_chk@plt+0x293028>
   25e28:	eorsls	pc, r0, r4, lsr #17
   25e2c:	eorshi	pc, r4, r4, asr #17
   25e30:	strb	r8, [r3, r3, ror #12]
   25e34:	strtmi	r2, [r0], -ip, lsl #2
   25e38:			; <UNDEFINED> instruction: 0xf844f7fc
   25e3c:			; <UNDEFINED> instruction: 0x8ca3b990
   25e40:	suble	r2, r0, r0, lsl #22
   25e44:	ldrhcc	pc, [r2], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   25e48:	strhcs	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   25e4c:	addslt	fp, fp, #372736	; 0x5b000
   25e50:	movwcc	r8, #5346	; 0x14e2
   25e54:	blt	17072e4 <__read_chk@plt+0x16ffdb8>
   25e58:			; <UNDEFINED> instruction: 0xf8a48562
   25e5c:	strhi	r3, [r2, #82]!	; 0x52
   25e60:	str	r8, [fp, r2, ror #11]!
   25e64:	strbmi	pc, [r2, #1608]	; 0x648	; <UNPREDICTABLE>
   25e68:	ldrcc	pc, [r1, #1737]	; 0x6c9
   25e6c:	smlatbcs	lr, r4, r7, lr
   25e70:			; <UNDEFINED> instruction: 0xf7fc4620
   25e74:	stmdacs	r0, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
   25e78:	stfhid	f5, [r3], #-976	; 0xfffffc30
   25e7c:			; <UNDEFINED> instruction: 0xf8b4b18b
   25e80:			; <UNDEFINED> instruction: 0xf8b43050
   25e84:	blt	16edf9c <__read_chk@plt+0x16e6a70>
   25e88:	strbthi	fp, [r2], #-667	; 0xfffffd65
   25e8c:	strthi	r3, [r2], #769	; 0x301
   25e90:	strbthi	fp, [r2], #2651	; 0xa5b
   25e94:	subscc	pc, r0, r4, lsr #17
   25e98:	strbhi	r8, [r2, #-1314]!	; 0xfffffade
   25e9c:	strbhi	r8, [r2, #1442]!	; 0x5a2
   25ea0:			; <UNDEFINED> instruction: 0xf104e78c
   25ea4:	strtmi	r0, [r1], -r0, lsr #32
   25ea8:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   25eac:	rscle	r2, r6, r0, lsl #16
   25eb0:	str	r4, [r1, r5, lsl #12]
   25eb4:	eoreq	pc, r0, r4, lsl #2
   25eb8:			; <UNDEFINED> instruction: 0xf7ff4621
   25ebc:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   25ec0:			; <UNDEFINED> instruction: 0x4605d090
   25ec4:			; <UNDEFINED> instruction: 0xf104e778
   25ec8:	strtmi	r0, [r1], -r0, lsr #32
   25ecc:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   25ed0:	adcsle	r2, r7, r0, lsl #16
   25ed4:	strb	r4, [pc, -r5, lsl #12]!
   25ed8:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
   25edc:	push	{r0, r1, r4, r9, sl, lr}
   25ee0:	ldrbtmi	r4, [ip], #2032	; 0x7f0
   25ee4:			; <UNDEFINED> instruction: 0xf5ad4d28
   25ee8:	vadd.f32	d6, d29, d20
   25eec:	svcge	0x0004481c
   25ef0:	stmhi	sl, {r1, r4, r7, r9, sl, lr}
   25ef4:	strmi	r9, [ip], -r0, lsl #14
   25ef8:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   25efc:	vst1.8	{d20-d22}, [pc], r6
   25f00:	strbmi	r7, [r0], -r0, lsl #3
   25f04:			; <UNDEFINED> instruction: 0xf8cd682d
   25f08:			; <UNDEFINED> instruction: 0xf04f551c
   25f0c:			; <UNDEFINED> instruction: 0xf7fe0500
   25f10:	cmnlt	r0, #62208	; 0xf300	; <UNPREDICTABLE>
   25f14:			; <UNDEFINED> instruction: 0x460528ff
   25f18:	stmdavs	r1!, {r0, r2, r3, r5, fp, ip, lr, pc}
   25f1c:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   25f20:	andle	r2, ip, r1, lsl #18
   25f24:			; <UNDEFINED> instruction: 0x46214652
   25f28:	vst1.16	{d20-d22}, [pc], r8
   25f2c:	movwls	r6, #21376	; 0x5380
   25f30:	movwls	r2, #25344	; 0x6300
   25f34:	blx	fe3f38 <__read_chk@plt+0xfdca0c>
   25f38:	stmdblt	r8!, {r3, r4, r5, sp, lr}^
   25f3c:	stmdbvs	r7!, {r0, r5, fp, sp, lr}
   25f40:	stmiavs	r5!, {r0, r1, r3, r5, r9, sl, lr}^
   25f44:	stmiavs	r4!, {r1, r6, r9, sl, lr}
   25f48:			; <UNDEFINED> instruction: 0xf8cd4630
   25f4c:	stmib	sp, {r2, r3, ip, pc}^
   25f50:	strls	r5, [r0], #-1793	; 0xfffff8ff
   25f54:	mrc2	7, 6, pc, cr2, cr15, {7}
   25f58:	blmi	2f8790 <__read_chk@plt+0x2f1264>
   25f5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25f60:			; <UNDEFINED> instruction: 0xf8dd681a
   25f64:	subsmi	r3, sl, ip, lsl r5
   25f68:			; <UNDEFINED> instruction: 0xf50dd10a
   25f6c:	pop	{r2, r5, r7, r8, sl, fp, sp, lr}
   25f70:	ldmdavs	r8!, {r4, r5, r6, r7, r8, r9, sl, pc}
   25f74:			; <UNDEFINED> instruction: 0xf648e7f0
   25f78:			; <UNDEFINED> instruction: 0xf6c940c1
   25f7c:			; <UNDEFINED> instruction: 0xe7eb3091
   25f80:	stc	7, cr15, [r8, #-896]!	; 0xfffffc80
   25f84:	andeq	r0, r4, lr, asr r9
   25f88:	andeq	r0, r0, r0, asr r7
   25f8c:	andeq	r0, r4, r4, ror #17
   25f90:	svcmi	0x00f0e92d
   25f94:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
   25f98:	strmi	r8, [r3], r2, lsl #22
   25f9c:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
   25fa0:	movwls	fp, #28859	; 0x70bb
   25fa4:	tstls	r6, r5, ror fp
   25fa8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   25fac:			; <UNDEFINED> instruction: 0xf04f9339
   25fb0:	blls	11a6bb8 <__read_chk@plt+0x119f68c>
   25fb4:	stmdacs	r0, {r0, r3, r8, r9, ip, pc}
   25fb8:	adcshi	pc, fp, r0
   25fbc:			; <UNDEFINED> instruction: 0xf1b96c43
   25fc0:			; <UNDEFINED> instruction: 0xf0400f00
   25fc4:			; <UNDEFINED> instruction: 0xf64f80c8
   25fc8:	addsmi	r7, r3, #-268435441	; 0xf000000f
   25fcc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   25fd0:	ldrmi	fp, [r3], -r8, lsr #30
   25fd4:	bge	2cabf0 <__read_chk@plt+0x2c36c4>
   25fd8:	beq	fe962414 <__read_chk@plt+0xfe95aee8>
   25fdc:	bicmi	pc, r0, #72, 12	; 0x4800000
   25fe0:	orrscc	pc, r1, #210763776	; 0xc900000
   25fe4:	bcs	fe46180c <__read_chk@plt+0xfe45a2e0>
   25fe8:	cdp	3, 1, cr9, cr8, cr8, {0}
   25fec:	stmdals	r5, {r4, r7, r9, fp, ip}
   25ff0:			; <UNDEFINED> instruction: 0xf878f7fe
   25ff4:	stmdacs	r0, {r2, r9, sl, lr}
   25ff8:	addhi	pc, r5, r0
   25ffc:	andcs	r2, r4, #67108864	; 0x4000000
   26000:	andcc	lr, r3, #3358720	; 0x334000
   26004:	svceq	0x0000f1bb
   26008:	blls	1da01c <__read_chk@plt+0x1d2af0>
   2600c:	andsmi	r9, r3, #12288	; 0x3000
   26010:			; <UNDEFINED> instruction: 0xf1b9d11c
   26014:	andle	r0, r3, r0, lsl #30
   26018:	bls	10cc3c <__read_chk@plt+0x105710>
   2601c:	teqle	r2, r3, lsl r2
   26020:	subseq	r9, fp, r3, lsl #22
   26024:	blls	14ac38 <__read_chk@plt+0x14370c>
   26028:	movwls	r3, #19201	; 0x4b01
   2602c:	bmi	155a7dc <__read_chk@plt+0x15532b0>
   26030:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
   26034:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26038:	subsmi	r9, sl, r9, lsr fp
   2603c:	addshi	pc, r9, r0, asr #32
   26040:	eorslt	r4, fp, r0, lsr #12
   26044:	blhi	e1340 <__read_chk@plt+0xd9e14>
   26048:	svchi	0x00f0e8bd
   2604c:	tstcs	r0, r0, asr #4
   26050:	svcge	0x00284650
   26054:	b	1d63fdc <__read_chk@plt+0x1d5cab0>
   26058:	vmlage.f64	d9, d11, d3
   2605c:			; <UNDEFINED> instruction: 0x93282500
   26060:	ldrbmi	lr, [sl], -r7
   26064:			; <UNDEFINED> instruction: 0x46204631
   26068:			; <UNDEFINED> instruction: 0xff36f7ff
   2606c:	stmdacs	r0, {r1, r3, ip, pc}
   26070:	ldrbmi	sp, [fp], -r9, asr #2
   26074:	tstcs	r1, sl, lsr r6
   26078:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   2607c:	blx	ffae4080 <__read_chk@plt+0xffadcb54>
   26080:	mvnle	r2, r0, lsl #16
   26084:	subcs	lr, r0, #51642368	; 0x3140000
   26088:	tstcs	r0, r8, lsl r8
   2608c:			; <UNDEFINED> instruction: 0xf7e0ae0b
   26090:	bls	1209f8 <__read_chk@plt+0x1194cc>
   26094:	vmov.32	d8[0], sl
   26098:	smladcs	r0, r0, sl, fp
   2609c:			; <UNDEFINED> instruction: 0x469a46d3
   260a0:			; <UNDEFINED> instruction: 0x464b9217
   260a4:	tstcs	r1, r2, asr r6
   260a8:	smladxls	r0, r0, r6, r4
   260ac:	blx	ff4e40b0 <__read_chk@plt+0xff4dcb84>
   260b0:	eorsle	r2, sl, r0, lsl #16
   260b4:	tstcs	r0, r0, asr #4
   260b8:			; <UNDEFINED> instruction: 0xf10d4658
   260bc:			; <UNDEFINED> instruction: 0xf7e008a0
   260c0:	blls	3a09c8 <__read_chk@plt+0x39949c>
   260c4:	lfmge	f2, 4, [r1, #-60]	; 0xffffffc4
   260c8:			; <UNDEFINED> instruction: 0x932a9228
   260cc:	strtmi	lr, [r3], -r7
   260d0:	strbmi	r4, [r9], -sl, lsr #12
   260d4:			; <UNDEFINED> instruction: 0xf7ff4630
   260d8:	stmdacs	r0, {r0, r3, r5, r9, fp, ip, sp, lr, pc}
   260dc:	strtmi	sp, [r3], -r1, ror #1
   260e0:	tstcs	r1, r2, asr #12
   260e4:	strls	r4, [r0, -r8, lsr #12]
   260e8:	blx	fed640ec <__read_chk@plt+0xfed5cbc0>
   260ec:	mvnle	r2, r0, lsl #16
   260f0:	ldrtmi	r4, [r1], -sl, asr #12
   260f4:			; <UNDEFINED> instruction: 0xf7ff4620
   260f8:	andls	pc, sl, pc, ror #29
   260fc:	sbcsle	r2, r0, r0, lsl #16
   26100:	mrc	6, 0, r4, cr8, cr10, {6}
   26104:			; <UNDEFINED> instruction: 0x4620ba10
   26108:	svc	0x00d6f7df
   2610c:	blls	24c93c <__read_chk@plt+0x245410>
   26110:			; <UNDEFINED> instruction: 0xd12a429a
   26114:			; <UNDEFINED> instruction: 0xf64f9905
   26118:	addsmi	r7, r9, #-67108861	; 0xfc000003
   2611c:	subeq	sp, sl, r5, lsr #32
   26120:	svclt	0x0028429a
   26124:	andls	r4, r5, #27262976	; 0x1a00000
   26128:			; <UNDEFINED> instruction: 0x46dae75f
   2612c:	blt	461994 <__read_chk@plt+0x45a468>
   26130:			; <UNDEFINED> instruction: 0x4603e776
   26134:	svceq	0x0000f1b9
   26138:	svcge	0x0045f43f
   2613c:	ldrdcs	pc, [r4], #-137	; 0xffffff77
   26140:	mvnsvc	pc, #82837504	; 0x4f00000
   26144:	strmi	r4, [r1], fp, asr #13
   26148:	svclt	0x0028429a
   2614c:	blls	1f79bc <__read_chk@plt+0x1f0490>
   26150:	movwls	r9, #25093	; 0x6205
   26154:			; <UNDEFINED> instruction: 0xf8d9e73f
   26158:			; <UNDEFINED> instruction: 0xf64f1044
   2615c:	strmi	r7, [fp], #-767	; 0xfffffd01
   26160:	svclt	0x00284293
   26164:	movwls	r4, #22035	; 0x5613
   26168:	blls	29fe44 <__read_chk@plt+0x298918>
   2616c:	andsvs	r2, sl, r0, lsl #8
   26170:			; <UNDEFINED> instruction: 0xf7e0e75d
   26174:	svclt	0x0000ec30
   26178:	andeq	r0, r4, r2, lsr #17
   2617c:	andeq	r0, r0, r0, asr r7
   26180:	andeq	r0, r4, lr, lsl #16
   26184:	ldrbmi	lr, [r0, sp, lsr #18]!
   26188:	bmi	e779e4 <__read_chk@plt+0xe704b8>
   2618c:	blmi	e77bfc <__read_chk@plt+0xe706d0>
   26190:	ldrbtmi	fp, [sl], #-204	; 0xffffff34
   26194:	strmi	r6, [r6], -r4, lsl #16
   26198:	ldrsbhi	pc, [r4, #-141]	; 0xffffff73	; <UNPREDICTABLE>
   2619c:	ldrdcs	r5, [r0], -r3
   261a0:	ldmdavs	fp, {r0, r3, r7, r9, sl, lr}
   261a4:			; <UNDEFINED> instruction: 0xf04f934b
   261a8:	eorsvs	r0, r0, r0, lsl #6
   261ac:	subsle	r2, r2, r0, lsl #24
   261b0:	strtmi	r6, [r0], -r1, lsr #24
   261b4:	cmpcc	ip, r5, lsl #30
   261b8:			; <UNDEFINED> instruction: 0xff54f7fd
   261bc:			; <UNDEFINED> instruction: 0x464a9b54
   261c0:	strtmi	r2, [r0], -r1, lsl #2
   261c4:	andge	pc, r0, sp, asr #17
   261c8:	strtmi	r9, [fp], -r1, lsl #6
   261cc:	strls	r2, [r3, #-1280]	; 0xfffffb00
   261d0:			; <UNDEFINED> instruction: 0xf7ff9502
   261d4:			; <UNDEFINED> instruction: 0x4605fd93
   261d8:	stmdacs	r0, {r3, r4, r5, sp, lr}
   261dc:			; <UNDEFINED> instruction: 0xf894d136
   261e0:			; <UNDEFINED> instruction: 0xf018304e
   261e4:	vpmin.f32	d16, d8, d2
   261e8:			; <UNDEFINED> instruction: 0xf8840300
   261ec:	tstle	ip, lr, asr #32
   261f0:	bmi	87e2c8 <__read_chk@plt+0x876d9c>
   261f4:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   261f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   261fc:	subsmi	r9, sl, fp, asr #22
   26200:			; <UNDEFINED> instruction: 0x4628d133
   26204:	pop	{r2, r3, r6, ip, sp, pc}
   26208:			; <UNDEFINED> instruction: 0xf10d87f0
   2620c:			; <UNDEFINED> instruction: 0x46010818
   26210:	addvc	pc, sl, #1325400064	; 0x4f000000
   26214:			; <UNDEFINED> instruction: 0xf7e04640
   26218:	bmi	660870 <__read_chk@plt+0x659344>
   2621c:	stmdapl	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   26220:	cfstrspl	mvf15, [r0], {79}	; 0x4f
   26224:	vst2.8	{d18-d21}, [pc :128], r9
   26228:	stmib	sp, {r7, ip, sp, lr}^
   2622c:	ldrbtmi	r3, [sl], #-3072	; 0xfffff400
   26230:	andeq	pc, ip, r8, asr #17
   26234:	tstcs	r8, r1, lsl #6
   26238:			; <UNDEFINED> instruction: 0xf8884620
   2623c:			; <UNDEFINED> instruction: 0xf8a85004
   26240:			; <UNDEFINED> instruction: 0xf7ffc008
   26244:	eorsvs	pc, r8, fp, asr sp	; <UNPREDICTABLE>
   26248:	sbcsle	r2, r1, r0, lsl #16
   2624c:			; <UNDEFINED> instruction: 0xf7df4620
   26250:	ldmdavs	sp!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   26254:	svcge	0x0005e7cd
   26258:	adcvc	pc, r8, pc, asr #8
   2625c:			; <UNDEFINED> instruction: 0xf7fd4639
   26260:	strmi	pc, [r4], -r1, asr #30
   26264:			; <UNDEFINED> instruction: 0xd1a92800
   26268:			; <UNDEFINED> instruction: 0xf7e0e7f0
   2626c:	svclt	0x0000ebb4
   26270:	andeq	r0, r4, lr, lsr #13
   26274:	andeq	r0, r0, r0, asr r7
   26278:	andeq	r0, r4, sl, asr #12
   2627c:	andeq	r8, r2, r6, asr #21
   26280:	mvnsmi	lr, sp, lsr #18
   26284:	stmdbmi	r6!, {r0, r2, r3, r9, sl, lr}
   26288:	blmi	9d25b8 <__read_chk@plt+0x9cb08c>
   2628c:	stmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
   26290:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   26294:			; <UNDEFINED> instruction: 0xf04f9349
   26298:	bcs	26ea0 <__read_chk@plt+0x1f974>
   2629c:	mcrge	0, 0, sp, cr3, cr1, {1}
   262a0:	tstcs	ip, r4, lsl #12
   262a4:	ldrtmi	sl, [r0], -r2, lsl #30
   262a8:	mcr2	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
   262ac:	cmplt	r0, r8, lsr r0
   262b0:	blmi	738b2c <__read_chk@plt+0x731600>
   262b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   262b8:	blls	1280328 <__read_chk@plt+0x1278dfc>
   262bc:	qsuble	r4, sl, ip
   262c0:	pop	{r1, r3, r6, ip, sp, pc}
   262c4:			; <UNDEFINED> instruction: 0xf10d81f0
   262c8:	strls	r0, [r0, -r4, lsr #16]
   262cc:	orrvc	pc, r0, pc, asr #8
   262d0:	stmdavs	r3!, {r1, r4, r5, r7, fp, pc}
   262d4:			; <UNDEFINED> instruction: 0xf7fe4640
   262d8:	strmi	pc, [r2], -pc, lsl #22
   262dc:	ldmcs	pc!, {r4, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   262e0:	ldmvs	r7!, {r1, r3, fp, ip, lr, pc}^
   262e4:	strls	r4, [r1, #-1601]	; 0xfffff9bf
   262e8:	ldmvs	r3!, {r5, r9, sl, lr}
   262ec:			; <UNDEFINED> instruction: 0xf7ff9700
   262f0:	ldrb	pc, [sp, r9, asr #30]	; <UNPREDICTABLE>
   262f4:			; <UNDEFINED> instruction: 0xe7db6838
   262f8:	sbcmi	pc, r1, r8, asr #12
   262fc:	addscc	pc, r1, r9, asr #13
   26300:	blmi	2e0260 <__read_chk@plt+0x2d8d34>
   26304:	eorne	pc, lr, #64, 12	; 0x4000000
   26308:	stmdami	sl, {r0, r3, r8, fp, lr}
   2630c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   26310:	msrvc	CPSR_x, #12582912	; 0xc00000
   26314:			; <UNDEFINED> instruction: 0xf7e04478
   26318:			; <UNDEFINED> instruction: 0xf7e0ea80
   2631c:	svclt	0x0000eb5c
   26320:			; <UNDEFINED> instruction: 0x000405b4
   26324:	andeq	r0, r0, r0, asr r7
   26328:	andeq	r0, r4, ip, lsl #11
   2632c:	andeq	r8, r2, r0, lsr pc
   26330:	andeq	r8, r2, lr, lsr r6
   26334:	andeq	r8, r2, r4, ror #19
   26338:	ldrbmi	lr, [r0, sp, lsr #18]!
   2633c:			; <UNDEFINED> instruction: 0xf6004605
   26340:	strdlt	r2, [r2], r4
   26344:	eorle	r4, sp, #268435464	; 0x10000008
   26348:			; <UNDEFINED> instruction: 0xf8d1460c
   2634c:	stmibvs	r8, {r2, r4, sp, pc}
   26350:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26354:	andshi	pc, r4, r1, asr #17
   26358:			; <UNDEFINED> instruction: 0x46994616
   2635c:			; <UNDEFINED> instruction: 0xf7df460f
   26360:	stmibvs	r0!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
   26364:	andshi	pc, r8, r4, asr #17
   26368:	mcr	7, 5, pc, cr6, cr15, {6}	; <UNPREDICTABLE>
   2636c:			; <UNDEFINED> instruction: 0xf5054621
   26370:			; <UNDEFINED> instruction: 0xf8c4702e
   26374:			; <UNDEFINED> instruction: 0xf7fb801c
   26378:	stmdbvs	r0!, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}^
   2637c:	mrc	7, 4, APSR_nzcv, cr12, cr15, {6}
   26380:	svcge	0x0014f847
   26384:	strcs	r4, [r1, #-1584]	; 0xfffff9d0
   26388:	stcl	7, cr15, [r2, #896]	; 0x380
   2638c:	strbmi	r6, [fp], -r4, ror #17
   26390:	stmib	sp, {r0, r4, r5, r9, sl, lr}^
   26394:	strmi	r5, [r2], -r0, lsl #8
   26398:			; <UNDEFINED> instruction: 0xf7ff4638
   2639c:	strdlt	pc, [r2], -r3
   263a0:			; <UNDEFINED> instruction: 0x87f0e8bd
   263a4:	sbcmi	pc, r4, r8, asr #12
   263a8:	addscc	pc, r1, r9, asr #13
   263ac:	svclt	0x0000e7f7
   263b0:	smlabtle	r1, fp, sl, r1
   263b4:	ldcllt	7, cr15, [ip, #1004]!	; 0x3ec
   263b8:			; <UNDEFINED> instruction: 0x47704618
   263bc:	ldrsbgt	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
   263c0:	svcmi	0x00f0e92d
   263c4:	cfstrs	mvf4, [sp, #-1008]!	; 0xfffffc10
   263c8:	strcs	r8, [r1, #-2818]	; 0xfffff4fe
   263cc:	mrcmi	15, 3, r4, cr12, cr11, {3}
   263d0:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   263d4:	addlt	r4, r7, lr, ror r4
   263d8:	ldreq	pc, [r4], #262	; 0x106
   263dc:	smladxls	r5, pc, r8, r6	; <UNPREDICTABLE>
   263e0:	streq	pc, [r0, -pc, asr #32]
   263e4:	strvc	pc, [r5], -r6, lsl #10
   263e8:	adcmi	lr, r6, #3
   263ec:			; <UNDEFINED> instruction: 0xf854d016
   263f0:	adcmi	r5, fp, #32, 30	; 0x80
   263f4:	stmiavs	r5!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   263f8:	rscsle	r2, r6, r0, lsl #26
   263fc:	ldrmi	r6, [r8, r3, lsr #19]
   26400:	blmi	1bb8dc8 <__read_chk@plt+0x1bb189c>
   26404:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26408:	blls	180478 <__read_chk@plt+0x178f4c>
   2640c:			; <UNDEFINED> instruction: 0xf040405a
   26410:	ldrdlt	r8, [r7], -r1
   26414:	blhi	e1710 <__read_chk@plt+0xda1e4>
   26418:	svchi	0x00f0e8bd
   2641c:	strmi	r6, [r1], #-2131	; 0xfffff7ad
   26420:			; <UNDEFINED> instruction: 0xf1024288
   26424:	bl	22844c <__read_chk@plt+0x220f20>
   26428:	svclt	0x00380903
   2642c:			; <UNDEFINED> instruction: 0xf04f1c44
   26430:	svclt	0x00380200
   26434:	andls	r2, r1, r2, lsr #6
   26438:	andls	r9, r0, r2, lsl #2
   2643c:	andcs	lr, r3, #3358720	; 0x334000
   26440:	strls	fp, [r1], #-3900	; 0xfffff0c4
   26444:			; <UNDEFINED> instruction: 0xf0807003
   26448:	strbmi	r8, [r8, #171]	; 0xab
   2644c:			; <UNDEFINED> instruction: 0x466bd271
   26450:	bcc	461c78 <__read_chk@plt+0x45a74c>
   26454:	svclt	0x003f428c
   26458:	movwls	r1, #7267	; 0x1c63
   2645c:	eorvc	r2, r3, ip, asr r3
   26460:	addshi	pc, r9, r0, lsl #1
   26464:	blvs	a44cc <__read_chk@plt+0x9cfa0>
   26468:			; <UNDEFINED> instruction: 0xf04f2700
   2646c:	ldrtmi	r0, [r9], -r0, lsl #20
   26470:	andcs	r4, sl, #48, 12	; 0x3000000
   26474:	strmi	r2, [r4], -r0, lsl #6
   26478:			; <UNDEFINED> instruction: 0xf01e460d
   2647c:	stccs	15, cr15, [r0, #-468]	; 0xfffffe2c
   26480:	stccs	15, cr11, [sl], {8}
   26484:	beq	a28b4 <__read_chk@plt+0x9b388>
   26488:			; <UNDEFINED> instruction: 0x4654d2f3
   2648c:	ldmib	sp, {r0, r1, sl, fp, sp}^
   26490:	svclt	0x00285301
   26494:			; <UNDEFINED> instruction: 0xf1c42403
   26498:	ldrmi	r0, [r2], #515	; 0x203
   2649c:	ldrbmi	r1, [r1, #-2905]	; 0xfffff4a7
   264a0:	streq	pc, [r2], #-452	; 0xfffffe3c
   264a4:	bl	fead62fc <__read_chk@plt+0xfeacedd0>
   264a8:	bl	feaa8cb4 <__read_chk@plt+0xfeaa1788>
   264ac:	cmnlt	r2, sl, lsl #20
   264b0:	bleq	c625f4 <__read_chk@plt+0xc5b0c8>
   264b4:	blls	de4bc <__read_chk@plt+0xd6f90>
   264b8:	svclt	0x003e429d
   264bc:	movwls	r1, #7275	; 0x1c6b
   264c0:	andlt	pc, r0, r5, lsl #17
   264c4:	sfmcc	f5, 1, [r1], {84}	; 0x54
   264c8:	stclne	13, cr9, [r3], #-4
   264cc:			; <UNDEFINED> instruction: 0x462cd1f3
   264d0:	bleq	62614 <__read_chk@plt+0x5b0e8>
   264d4:	strmi	lr, [r6], -r1
   264d8:			; <UNDEFINED> instruction: 0xf10b460f
   264dc:	ldrbmi	r0, [sl, #2817]	; 0xb01
   264e0:	andcs	sp, sl, #-268435456	; 0xf0000000
   264e4:	ldrtmi	r2, [r0], -r0, lsl #6
   264e8:			; <UNDEFINED> instruction: 0xf01e4639
   264ec:	blls	e61e8 <__read_chk@plt+0xdecbc>
   264f0:			; <UNDEFINED> instruction: 0xf10242a3
   264f4:	sbcslt	r0, r2, #48, 4
   264f8:			; <UNDEFINED> instruction: 0x1c63d93f
   264fc:	eorvc	r9, r2, r1, lsl #6
   26500:	andcs	r9, sl, #256	; 0x100
   26504:	ldrtmi	r2, [r0], -r0, lsl #6
   26508:			; <UNDEFINED> instruction: 0xf01e4639
   2650c:	svccs	0x0000ff2d
   26510:	cdpcs	15, 0, cr11, cr10, cr8, {0}
   26514:	adcmi	sp, r5, #-268435443	; 0xf000000d
   26518:			; <UNDEFINED> instruction: 0xf814d208
   2651c:	stmdavc	sl!, {r0, r8, sl, fp, ip, sp}
   26520:			; <UNDEFINED> instruction: 0xf8057022
   26524:	adcmi	r3, ip, #1024	; 0x400
   26528:	stcls	8, cr13, [r1], {247}	; 0xf7
   2652c:	stmdbls	r2, {r0, r6, r7, r8, sl, lr}
   26530:	addmi	sp, ip, #144, 16	; 0x900000
   26534:	stclne	15, cr11, [r2], #-252	; 0xffffff04
   26538:			; <UNDEFINED> instruction: 0x23229201
   2653c:	eorsle	r7, r5, #35	; 0x23
   26540:	andcc	lr, r1, #3620864	; 0x374000
   26544:	tstle	lr, #805306377	; 0x30000009
   26548:	stmdals	r4, {r9, fp, ip, pc}
   2654c:			; <UNDEFINED> instruction: 0xf67f4293
   26550:			; <UNDEFINED> instruction: 0xf813af57
   26554:	teqlt	r9, r1, lsl #24
   26558:	andcs	r3, r0, #1
   2655c:			; <UNDEFINED> instruction: 0xf8039004
   26560:	stmdals	r4, {r0, sl, fp, sp}
   26564:	movwcs	lr, #2525	; 0x9dd
   26568:	bne	fe6f5174 <__read_chk@plt+0xfe6edc48>
   2656c:	smlald	r4, r7, r8, r4
   26570:	beq	461dd8 <__read_chk@plt+0x45a8ac>
   26574:			; <UNDEFINED> instruction: 0xf99ef7fb
   26578:	cdp	7, 1, cr14, cr8, cr5, {5}
   2657c:			; <UNDEFINED> instruction: 0xf7fb0a10
   26580:			; <UNDEFINED> instruction: 0x9c01f999
   26584:	andcs	lr, r0, #49545216	; 0x2f40000
   26588:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
   2658c:	stmdals	r4, {r8, r9, sp}
   26590:	ldrmi	r1, [r8], #-2715	; 0xfffff565
   26594:	mrc	7, 0, lr, cr8, cr4, {1}
   26598:			; <UNDEFINED> instruction: 0xf7fb0a10
   2659c:	strb	pc, [r1, -fp, lsl #19]!	; <UNPREDICTABLE>
   265a0:			; <UNDEFINED> instruction: 0xf7fb4668
   265a4:	ldmib	sp, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}^
   265a8:	strb	r4, [lr, -r1, lsl #2]
   265ac:			; <UNDEFINED> instruction: 0xf7fb4668
   265b0:	strb	pc, [r5, r1, lsl #19]	; <UNPREDICTABLE>
   265b4:	b	3e453c <__read_chk@plt+0x3dd010>
   265b8:	andeq	r0, r4, ip, ror r4
   265bc:	andeq	r0, r0, r0, asr r7
   265c0:	andeq	pc, r3, r0, asr pc	; <UNPREDICTABLE>
   265c4:	andeq	r0, r4, ip, lsr r4
   265c8:	strcs	fp, [r1, #-1136]	; 0xfffffb90
   265cc:	ldrbtmi	r4, [lr], #-3595	; 0xfffff1f5
   265d0:	ldreq	pc, [r4], #262	; 0x106
   265d4:	strvc	pc, [r5], -r6, lsl #10
   265d8:	adcsmi	lr, r4, #3
   265dc:			; <UNDEFINED> instruction: 0xf854d00a
   265e0:	adcmi	r5, fp, #32, 30	; 0x80
   265e4:	stmiavs	r5!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   265e8:	rscsle	r2, r6, r0, lsl #26
   265ec:	smlattlt	fp, r3, r9, r6
   265f0:			; <UNDEFINED> instruction: 0x4718bc70
   265f4:	ldcllt	0, cr2, [r0], #-0
   265f8:	svclt	0x00004770
   265fc:	andeq	pc, r3, r6, asr sp	; <UNPREDICTABLE>
   26600:	andeq	pc, r3, r0, asr #12
   26604:	andseq	pc, r6, r2, asr #5
   26608:	svclt	0x00004770
   2660c:	ldrlt	fp, [r0, #-416]	; 0xfffffe60
   26610:	ldmda	r4, {r2, r9, sl, lr}^
   26614:	cdpne	15, 5, cr3, cr10, cr0, {0}
   26618:	tstcs	r0, r4, asr #16
   2661c:	mvnsle	r2, r0, lsl #18
   26620:	tstle	r8, r1, lsl #22
   26624:	tstlt	r8, r0, ror #16
   26628:	ldc	7, cr15, [sl], #896	; 0x380
   2662c:	pop	{r5, r9, sl, lr}
   26630:			; <UNDEFINED> instruction: 0xf7df4010
   26634:	ldclt	13, cr11, [r0, #-252]	; 0xffffff04
   26638:	svclt	0x00004770
   2663c:			; <UNDEFINED> instruction: 0x4605b570
   26640:	sbcvs	pc, r3, pc, asr #8
   26644:			; <UNDEFINED> instruction: 0xf7e0460e
   26648:			; <UNDEFINED> instruction: 0x4604ec5e
   2664c:	vst4.<illegal width 64>	{d27,d29,d31,d33}, [pc], r8
   26650:	smlabtcs	r0, r3, r2, r6
   26654:	svc	0x0074f7df
   26658:	eorvs	r2, r3, r1, lsl #6
   2665c:	rsbvs	fp, r5, sp, ror #2
   26660:	ldrbtmi	r4, [sp], #-3340	; 0xfffff2f4
   26664:	ldrmi	r6, [r8, fp, lsr #16]
   26668:	strmi	r6, [r5], -fp, lsr #16
   2666c:	vqshl.u64	d20, d8, #5
   26670:	stmib	r4, {r2, r4, r8, sl}^
   26674:	strtmi	r0, [r0], -r2, lsl #10
   26678:			; <UNDEFINED> instruction: 0xf7dfbd70
   2667c:	stmdacs	r0, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
   26680:			; <UNDEFINED> instruction: 0xf7e0d1ee
   26684:	stmdavs	r3, {r2, r6, r7, r8, sl, fp, sp, lr, pc}
   26688:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   2668c:			; <UNDEFINED> instruction: 0xf7ff6033
   26690:			; <UNDEFINED> instruction: 0xe7f0ffbd
   26694:	ldrdeq	r1, [r4], -lr
   26698:	ldmda	r3, {r0, r1, r9, sl, lr}^
   2669c:	mcrrne	15, 0, r0, r2, cr0
   266a0:	tstcs	r0, r3, asr #16
   266a4:	mvnsle	r2, r0, lsl #18
   266a8:	svclt	0x00004770
   266ac:	ldmda	r3, {r0, r1, r9, sl, lr}^
   266b0:	cdpne	15, 4, cr0, cr2, cr0, {0}
   266b4:	tstcs	r0, r3, asr #16
   266b8:	mvnsle	r2, r0, lsl #18
   266bc:	svclt	0x00004770
   266c0:	ldrdeq	lr, [r2, -r0]
   266c4:	svclt	0x00004770
   266c8:			; <UNDEFINED> instruction: 0x4614b5f8
   266cc:	b	1537f48 <__read_chk@plt+0x1530a1c>
   266d0:	strmi	r0, [r6], -r5, lsl #6
   266d4:	svcmi	0x0007d109
   266d8:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   266dc:	ldmdavs	fp!, {r3, r4, r7, r8, r9, sl, lr}
   266e0:	ldrmi	r4, [r8, r7, lsl #12]
   266e4:	ldreq	pc, [r4, #-967]	; 0xfffffc39
   266e8:	strtmi	r4, [r0], -r4, lsl #12
   266ec:	stmib	r6, {r0, r3, r5, r9, sl, lr}^
   266f0:	cfldr64lt	mvdx4, [r8, #8]!
   266f4:	andeq	r1, r4, r8, ror #2
   266f8:			; <UNDEFINED> instruction: 0x460cb510
   266fc:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   26700:			; <UNDEFINED> instruction: 0xf8dfb084
   26704:	qaddcs	ip, ip, r0
   26708:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
   2670c:	stmdage	r1, {r1, r8, r9, sp}
   26710:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   26714:	ldrdgt	pc, [r0], -ip
   26718:	andgt	pc, ip, sp, asr #17
   2671c:	stceq	0, cr15, [r0], {79}	; 0x4f
   26720:	movwcs	lr, #10692	; 0x29c4
   26724:	mrrc	7, 13, pc, r0, cr15	; <UNPREDICTABLE>
   26728:	vst2.8	{d25-d26}, [pc], r2
   2672c:			; <UNDEFINED> instruction: 0xf640737a
   26730:	vsubl.s8	q8, d2, d3
   26734:	stmdbls	r1, {r1, r2, r4, r9}
   26738:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   2673c:	stmib	r4, {r0, r5, r8, sp, lr}^
   26740:	bmi	232f5c <__read_chk@plt+0x22ba30>
   26744:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   26748:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2674c:	subsmi	r9, sl, r3, lsl #22
   26750:	strtmi	sp, [r0], -r2, lsl #2
   26754:	ldclt	0, cr11, [r0, #-16]
   26758:	ldmdb	ip!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2675c:	andeq	r0, r4, r8, lsr r1
   26760:	andeq	r0, r0, r0, asr r7
   26764:	strdeq	r0, [r4], -sl
   26768:	ldrbmi	lr, [r0, sp, lsr #18]!
   2676c:	bmi	db81b4 <__read_chk@plt+0xdb0c88>
   26770:	blmi	dd2b20 <__read_chk@plt+0xdcb5f4>
   26774:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
   26778:	strbtmi	r4, [r9], r7, lsl #12
   2677c:	beq	628c0 <__read_chk@plt+0x5b394>
   26780:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26784:			; <UNDEFINED> instruction: 0xf04f9369
   26788:			; <UNDEFINED> instruction: 0xf7e00300
   2678c:	strtmi	lr, [fp], -r0, asr #26
   26790:	sbcsvc	pc, r0, #1325400064	; 0x4f000000
   26794:	strmi	r2, [r6], -r1, lsl #2
   26798:	andge	pc, r0, r0, asr #17
   2679c:			; <UNDEFINED> instruction: 0xf7e04648
   267a0:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
   267a4:			; <UNDEFINED> instruction: 0xf5b0d041
   267a8:	teqle	sl, #208, 30	; 0x340
   267ac:	ldrdne	pc, [r4], -r9
   267b0:			; <UNDEFINED> instruction: 0xf5b16838
   267b4:	svclt	0x00387fd0
   267b8:	bicsvc	pc, r0, pc, asr #8
   267bc:	svc	0x00fef7df
   267c0:	stmdacs	r0, {r2, r9, sl, lr}
   267c4:			; <UNDEFINED> instruction: 0x4649d03c
   267c8:	sbcsvc	pc, r0, #1325400064	; 0x4f000000
   267cc:			; <UNDEFINED> instruction: 0xf7e06038
   267d0:	stmdavs	r3!, {r4, r5, r6, r8, r9, fp, sp, lr, pc}^
   267d4:	svcvc	0x00d0f5b3
   267d8:	bmi	79c80c <__read_chk@plt+0x7952e0>
   267dc:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   267e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   267e4:	subsmi	r9, sl, r9, ror #22
   267e8:	strtmi	sp, [r0], -r8, lsr #2
   267ec:	pop	{r1, r3, r5, r6, ip, sp, pc}
   267f0:			; <UNDEFINED> instruction: 0xf8c687f0
   267f4:			; <UNDEFINED> instruction: 0xf504a000
   267f8:	stmdavs	r2!, {r4, r6, r7, ip, sp, lr}^
   267fc:	tstcs	r1, fp, lsr #12
   26800:	svcvc	0x00d0f5b2
   26804:			; <UNDEFINED> instruction: 0xf5a2bf2c
   26808:			; <UNDEFINED> instruction: 0x465272d0
   2680c:	stmia	r6!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26810:	stmdavs	r3!, {r3, r4, r6, r8, ip, sp, pc}^
   26814:	svcvc	0x00d0f5b3
   26818:			; <UNDEFINED> instruction: 0xf5a3d3df
   2681c:	addsmi	r7, r8, #208, 6	; 0x40000003
   26820:	strcs	sp, [r0], #-731	; 0xfffffd25
   26824:	andmi	pc, r0, r8, asr #17
   26828:			; <UNDEFINED> instruction: 0x4628e7d7
   2682c:	bl	e47b4 <__read_chk@plt+0xdd288>
   26830:	ldmdavs	r0!, {r8, ip, sp, pc}
   26834:			; <UNDEFINED> instruction: 0xf8c82400
   26838:	strb	r0, [lr, r0]
   2683c:	stmia	sl, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26840:			; <UNDEFINED> instruction: 0xf8c86833
   26844:	strb	r3, [r8, r0]
   26848:	andeq	r0, r4, sl, asr #1
   2684c:	andeq	r0, r0, r0, asr r7
   26850:	andeq	r0, r4, r2, rrx
   26854:	strmi	r4, [r8], -r3, lsl #12
   26858:			; <UNDEFINED> instruction: 0xf7ff6859
   2685c:	svclt	0x0000bf85
   26860:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
   26864:			; <UNDEFINED> instruction: 0x461cb5f0
   26868:	rsclt	r4, fp, r1, lsr #22
   2686c:			; <UNDEFINED> instruction: 0x461544fc
   26870:	vst1.16	{d20-d22}, [pc :128]
   26874:			; <UNDEFINED> instruction: 0xf85c72d0
   26878:	strmi	r3, [lr], -r3
   2687c:	ldrtmi	r4, [r8], -r1, lsl #12
   26880:	cmnls	r9, #1769472	; 0x1b0000
   26884:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26888:	bl	4e4810 <__read_chk@plt+0x4dd2e4>
   2688c:	tstcs	r0, r2, lsl #4
   26890:			; <UNDEFINED> instruction: 0xf5054620
   26894:	ldrsbtvs	r7, [fp], #-48	; 0xffffffd0
   26898:	mcrr	7, 13, pc, r4, cr15	; <UNPREDICTABLE>
   2689c:	ldrtmi	r4, [r8], -r3, lsr #12
   268a0:	sbcsvc	pc, r0, #1325400064	; 0x4f000000
   268a4:			; <UNDEFINED> instruction: 0xf7e02101
   268a8:			; <UNDEFINED> instruction: 0xf5b0eaf8
   268ac:	tstle	r6, #208, 30	; 0x340
   268b0:			; <UNDEFINED> instruction: 0x4630b13e
   268b4:	strtmi	r4, [sl], -r3, lsr #12
   268b8:			; <UNDEFINED> instruction: 0xf7e02101
   268bc:	adcmi	lr, r8, #974848	; 0xee000
   268c0:	strtmi	sp, [r0], -sp, lsl #6
   268c4:	stcl	7, cr15, [r8], #896	; 0x380
   268c8:	bmi	2d4df0 <__read_chk@plt+0x2cd8c4>
   268cc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   268d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   268d4:	subsmi	r9, sl, r9, ror #22
   268d8:	rsblt	sp, fp, r5, lsl #2
   268dc:			; <UNDEFINED> instruction: 0xf7e0bdf0
   268e0:	stmdavs	r0, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
   268e4:			; <UNDEFINED> instruction: 0xf7e0e7f1
   268e8:	svclt	0x0000e876
   268ec:	ldrdeq	pc, [r3], -r4
   268f0:	andeq	r0, r0, r0, asr r7
   268f4:	andeq	pc, r3, r2, ror pc	; <UNPREDICTABLE>
   268f8:			; <UNDEFINED> instruction: 0x4604b410
   268fc:	ldrmi	r4, [r1], -r8, lsl #12
   26900:	stmdavs	r3!, {r1, r3, r4, r9, sl, lr}^
   26904:	blmi	164a80 <__read_chk@plt+0x15d554>
   26908:	svclt	0x00aaf7ff
   2690c:	mvnsmi	lr, sp, lsr #18
   26910:	ldrmi	fp, [r0], r6, lsl #1
   26914:	ldmib	r0, {r0, r3, r4, r9, fp, lr}^
   26918:	strmi	r6, [ip], -r2, lsl #14
   2691c:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   26920:			; <UNDEFINED> instruction: 0x46054b17
   26924:	strvs	lr, [r2, -r4, asr #19]
   26928:	stmdage	r3, {r8, sp}
   2692c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26930:			; <UNDEFINED> instruction: 0xf04f9305
   26934:			; <UNDEFINED> instruction: 0xf7df0300
   26938:	svcls	0x0004eb48
   2693c:	rsbsvc	pc, sl, pc, asr #8
   26940:	strbmi	r9, [r1], -r3, lsl #28
   26944:	blx	40afa <__read_chk@plt+0x395ce>
   26948:	bls	a456c <__read_chk@plt+0x9d040>
   2694c:	andeq	pc, r3, r0, asr #12
   26950:	vaddw.s8	q11, q1, d22
   26954:	lslvs	r0, r6, r0
   26958:	cmnvs	r7, r0, lsr #12
   2695c:			; <UNDEFINED> instruction: 0xff80f7ff
   26960:	blmi	1f9188 <__read_chk@plt+0x1f1c5c>
   26964:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26968:	blls	1809d8 <__read_chk@plt+0x1794ac>
   2696c:	qaddle	r4, sl, r2
   26970:	pop	{r1, r2, ip, sp, pc}
   26974:			; <UNDEFINED> instruction: 0xf7e081f0
   26978:	svclt	0x0000e82e
   2697c:	andeq	pc, r3, r2, lsr #30
   26980:	andeq	r0, r0, r0, asr r7
   26984:	ldrdeq	pc, [r3], -ip
   26988:	svcmi	0x00f0e92d
   2698c:	ldcmi	6, cr4, [r1], #-612	; 0xfffffd9c
   26990:	blmi	c92d44 <__read_chk@plt+0xc8b818>
   26994:	ldrbtmi	r4, [ip], #-1557	; 0xfffff9eb
   26998:	strmi	r4, [r6], -pc, ror #12
   2699c:	sbcsvc	pc, r0, #1325400064	; 0x4f000000
   269a0:	strmi	r5, [r8], r3, ror #17
   269a4:	tstcs	r0, r8, lsr r6
   269a8:	cmnls	r9, #1769472	; 0x1b0000
   269ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   269b0:	stcl	7, cr15, [r6, #892]	; 0x37c
   269b4:	rsbcs	r4, r4, r9, lsr #20
   269b8:	strtmi	r8, [r9], -ip, lsr #16
   269bc:	eorsvs	r4, r8, sl, ror r4
   269c0:	bicvc	pc, r2, #1325400064	; 0x4f000000
   269c4:			; <UNDEFINED> instruction: 0xf852a807
   269c8:	bcs	fe02ea60 <__read_chk@plt+0xfe027534>
   269cc:	addcs	fp, r0, #40, 30	; 0xa0
   269d0:	b	ffa64954 <__read_chk@plt+0xffa5d428>
   269d4:	ldmdavs	r3!, {r1, r2, r7, r8, ip, sp, pc}^
   269d8:			; <UNDEFINED> instruction: 0xf106b173
   269dc:			; <UNDEFINED> instruction: 0xf5060410
   269e0:			; <UNDEFINED> instruction: 0xf5046bc2
   269e4:	strtmi	r7, [r8], -r0, lsl #21
   269e8:			; <UNDEFINED> instruction: 0xf7fb4651
   269ec:	biclt	pc, r0, r5, lsr #25
   269f0:	strbvc	pc, [r0], #1284	; 0x504	; <UNPREDICTABLE>
   269f4:	mvnsle	r4, ip, asr r5
   269f8:	ldrdcc	pc, [r4], #-136	; 0xffffff78
   269fc:	subeq	pc, ip, #8, 2
   26a00:			; <UNDEFINED> instruction: 0x46394630
   26a04:	orrsls	pc, ip, r7, asr #17
   26a08:			; <UNDEFINED> instruction: 0xff80f7ff
   26a0c:	blmi	4b9264 <__read_chk@plt+0x4b1d38>
   26a10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26a14:	blls	1a80a84 <__read_chk@plt+0x1a79558>
   26a18:	tstle	r8, sl, asr r0
   26a1c:	pop	{r0, r1, r3, r5, r6, ip, sp, pc}
   26a20:	stcge	15, cr8, [r7, #-960]!	; 0xfffffc40
   26a24:	ldrbmi	r4, [r3], -r2, lsr #12
   26a28:			; <UNDEFINED> instruction: 0xe7e5b914
   26a2c:	andle	r4, r6, r2, asr r5
   26a30:	blmi	a4a80 <__read_chk@plt+0x9d554>
   26a34:	blmi	a4a50 <__read_chk@plt+0x9d524>
   26a38:	mvnsle	r2, r0, lsl #24
   26a3c:	andcs	lr, r0, #220, 14	; 0x3700000
   26a40:	stccs	8, cr15, [r1], {5}
   26a44:	blcs	a4a98 <__read_chk@plt+0x9d56c>
   26a48:	mvnsle	r2, r0, lsl #20
   26a4c:			; <UNDEFINED> instruction: 0xf7dfe7d4
   26a50:	svclt	0x0000efc2
   26a54:	andeq	pc, r3, sl, lsr #29
   26a58:	andeq	r0, r0, r0, asr r7
   26a5c:	andeq	r8, r2, r0, lsl #17
   26a60:	andeq	pc, r3, r0, lsr lr	; <UNPREDICTABLE>
   26a64:	ldrbmi	lr, [r0, sp, lsr #18]!
   26a68:	ldcmi	6, cr4, [ip, #-616]	; 0xfffffd98
   26a6c:	blmi	752e1c <__read_chk@plt+0x74b8f0>
   26a70:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
   26a74:	strmi	r4, [r1], ip, ror #12
   26a78:	stmiapl	fp!, {r4, r7, r9, sl, lr}^
   26a7c:	sbcsvc	pc, r0, #1325400064	; 0x4f000000
   26a80:	strtmi	r2, [r0], -r0, lsl #2
   26a84:	ldmdavs	fp, {r0, r1, r2, r4, r8, sl, fp, lr}
   26a88:			; <UNDEFINED> instruction: 0xf04f9369
   26a8c:	svcls	0x00730300
   26a90:	ldcl	7, cr15, [r6, #-892]	; 0xfffffc84
   26a94:	ldrbtmi	r4, [sp], #-2836	; 0xfffff4ec
   26a98:	sbccs	sl, r9, #458752	; 0x70000
   26a9c:	eorvs	r4, r2, r1, lsr r6
   26aa0:			; <UNDEFINED> instruction: 0xf7fa58ea
   26aa4:	blmi	4a66f8 <__read_chk@plt+0x49f1cc>
   26aa8:	ldrtmi	sl, [r1], -r7, lsr #16
   26aac:			; <UNDEFINED> instruction: 0xf7fa58ea
   26ab0:	blls	1ce66ec <__read_chk@plt+0x1cdf1c0>
   26ab4:			; <UNDEFINED> instruction: 0x46484652
   26ab8:	stmib	r4, {r0, r5, r9, sl, lr}^
   26abc:			; <UNDEFINED> instruction: 0xf7ff8747
   26ac0:	bmi	32675c <__read_chk@plt+0x31f230>
   26ac4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   26ac8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26acc:	subsmi	r9, sl, r9, ror #22
   26ad0:	rsblt	sp, sl, r2, lsl #2
   26ad4:			; <UNDEFINED> instruction: 0x87f0e8bd
   26ad8:	svc	0x007cf7df
   26adc:	andeq	pc, r3, lr, asr #27
   26ae0:	andeq	r0, r0, r0, asr r7
   26ae4:	andeq	pc, r3, sl, lsr #27
   26ae8:	andeq	r0, r0, ip, lsr #15
   26aec:	andeq	r0, r0, r4, ror #14
   26af0:	andeq	pc, r3, sl, ror sp	; <UNPREDICTABLE>
   26af4:	mvnsmi	lr, sp, lsr #18
   26af8:	ldmib	r0, {r1, r2, r9, sl, lr}^
   26afc:	addlt	r4, r2, r6, lsr #3
   26b00:			; <UNDEFINED> instruction: 0xf8b46c67
   26b04:	strcc	r3, [r2, -r4, asr #32]
   26b08:	blt	16f75f4 <__read_chk@plt+0x16f00c8>
   26b0c:	subcc	pc, sl, r4, lsr #17
   26b10:	strbcc	sp, [sl], #-569	; 0xfffffdc7
   26b14:	strmi	r1, [ip], #-2682	; 0xfffff586
   26b18:	vst2.<illegal width 64>	{d22,d24}, [pc :256], r0
   26b1c:	strtmi	r4, [r1], -r0, lsl #7
   26b20:	bl	fe064aa8 <__read_chk@plt+0xfe05d57c>
   26b24:	blle	86e340 <__read_chk@plt+0x866e14>
   26b28:	ldrdcs	pc, [r0, r6]
   26b2c:	ldmdavs	r3, {r1, r3, r4, r5, r6, r8, ip, sp, pc}^
   26b30:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26b34:	ldrshlt	r6, [r3, #-145]	; 0xffffff6f
   26b38:			; <UNDEFINED> instruction: 0x46234610
   26b3c:			; <UNDEFINED> instruction: 0xf8cd2201
   26b40:	strls	r8, [r0, #-4]
   26b44:			; <UNDEFINED> instruction: 0xff8ef7ff
   26b48:	svceq	0x0000f1b8
   26b4c:			; <UNDEFINED> instruction: 0xf8d6d122
   26b50:			; <UNDEFINED> instruction: 0xf8d6129c
   26b54:	strtmi	r0, [r9], #-372	; 0xfffffe8c
   26b58:	addsne	pc, ip, #12976128	; 0xc60000
   26b5c:	strmi	r4, [r5], #-697	; 0xfffffd47
   26b60:	cmnpl	r4, r6, asr #17	; <UNPREDICTABLE>
   26b64:			; <UNDEFINED> instruction: 0xf8d6d20f
   26b68:	bfi	r4, r8, #5, #14
   26b6c:	bl	13e4af4 <__read_chk@plt+0x13dd5c8>
   26b70:	ldrdcs	pc, [r0, r6]
   26b74:	ldrdhi	pc, [r0], -r0
   26b78:	ldmdavs	r5, {r1, r7, r8, ip, sp, pc}^
   26b7c:	vstrcs.16	s12, [r0, #-482]	; 0xfffffe1e	; <UNPREDICTABLE>
   26b80:	strcs	sp, [r0, #-226]	; 0xffffff1e
   26b84:			; <UNDEFINED> instruction: 0xf8d6e7d8
   26b88:			; <UNDEFINED> instruction: 0xf04f3170
   26b8c:	movwcc	r0, #6144	; 0x1800
   26b90:	cmncc	r0, r6, asr #17	; <UNPREDICTABLE>
   26b94:	andlt	r4, r2, r0, asr #12
   26b98:	ldrhhi	lr, [r0, #141]!	; 0x8d
   26b9c:	bfi	r4, r5, #12, #8
   26ba0:	ldrbmi	lr, [r0, sp, lsr #18]!
   26ba4:	ldcmi	6, cr4, [ip, #-616]	; 0xfffffd98
   26ba8:	blmi	752f58 <__read_chk@plt+0x74ba2c>
   26bac:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
   26bb0:	strmi	r4, [r1], ip, ror #12
   26bb4:	stmiapl	fp!, {r4, r7, r9, sl, lr}^
   26bb8:	sbcsvc	pc, r0, #1325400064	; 0x4f000000
   26bbc:	strtmi	r2, [r0], -r0, lsl #2
   26bc0:	ldmdavs	fp, {r0, r1, r2, r4, r8, sl, fp, lr}
   26bc4:			; <UNDEFINED> instruction: 0xf04f9369
   26bc8:	svcls	0x00730300
   26bcc:	ldc	7, cr15, [r8], #892	; 0x37c
   26bd0:	ldrbtmi	r4, [sp], #-2836	; 0xfffff4ec
   26bd4:	sbccs	sl, sl, #2555904	; 0x270000
   26bd8:	eorvs	r4, r2, r1, lsr r6
   26bdc:			; <UNDEFINED> instruction: 0xf7fa58ea
   26be0:	blmi	4a65bc <__read_chk@plt+0x49f090>
   26be4:	ldrtmi	sl, [r1], -r7, lsl #16
   26be8:			; <UNDEFINED> instruction: 0xf7fa58ea
   26bec:	blls	1ce65b0 <__read_chk@plt+0x1cdf084>
   26bf0:			; <UNDEFINED> instruction: 0x46484652
   26bf4:	stmib	r4, {r0, r5, r9, sl, lr}^
   26bf8:			; <UNDEFINED> instruction: 0xf7ff8747
   26bfc:	bmi	326620 <__read_chk@plt+0x31f0f4>
   26c00:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   26c04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26c08:	subsmi	r9, sl, r9, ror #22
   26c0c:	rsblt	sp, sl, r2, lsl #2
   26c10:			; <UNDEFINED> instruction: 0x87f0e8bd
   26c14:	mrc	7, 6, APSR_nzcv, cr14, cr15, {6}
   26c18:	muleq	r3, r2, ip
   26c1c:	andeq	r0, r0, r0, asr r7
   26c20:	andeq	pc, r3, lr, ror #24
   26c24:	andeq	r0, r0, ip, lsr #15
   26c28:	andeq	r0, r0, r4, ror #14
   26c2c:	andeq	pc, r3, lr, lsr ip	; <UNPREDICTABLE>
   26c30:	blmi	df9510 <__read_chk@plt+0xdf1fe4>
   26c34:	push	{r1, r3, r4, r5, r6, sl, lr}
   26c38:	strdlt	r4, [r4], r0
   26c3c:			; <UNDEFINED> instruction: 0xf10d58d3
   26c40:			; <UNDEFINED> instruction: 0xf8d00808
   26c44:			; <UNDEFINED> instruction: 0x460472b0
   26c48:	movwls	r6, #14363	; 0x381b
   26c4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26c50:			; <UNDEFINED> instruction: 0xf8d43702
   26c54:	addmi	r1, pc, #180, 4	; 0x4000000b
   26c58:	adcvs	pc, ip, #212, 16	; 0xd40000
   26c5c:			; <UNDEFINED> instruction: 0x364ad93f
   26c60:	stmibvs	r0!, {r1, r3, r4, r5, r6, r9, fp, ip}^
   26c64:			; <UNDEFINED> instruction: 0x46434431
   26c68:	blx	964c5e <__read_chk@plt+0x95d732>
   26c6c:	ldrdne	pc, [r0, r4]
   26c70:	strmi	r9, [r5], -r2, lsl #20
   26c74:	stmdavs	fp, {r0, r5, r6, r8, ip, sp, pc}^
   26c78:			; <UNDEFINED> instruction: 0xf8d4b153
   26c7c:			; <UNDEFINED> instruction: 0x460832b4
   26c80:	andcs	r9, r1, #268435456	; 0x10000000
   26c84:	ldrtmi	r9, [r3], #-1280	; 0xfffffb00
   26c88:			; <UNDEFINED> instruction: 0xf7ff69e1
   26c8c:	bls	e6ab8 <__read_chk@plt+0xdf58c>
   26c90:	ldmib	r4, {r1, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   26c94:			; <UNDEFINED> instruction: 0xf8d431ac
   26c98:	strtmi	r0, [r9], #-380	; 0xfffffe84
   26c9c:	adcsne	pc, r4, #196, 16	; 0xc40000
   26ca0:	strtmi	r2, [r8], #-2305	; 0xfffff6ff
   26ca4:	cmneq	ip, r4, asr #17	; <UNPREDICTABLE>
   26ca8:	andcs	fp, r0, #148, 30	; 0x250
   26cac:	blcs	2f4b8 <__read_chk@plt+0x27f8c>
   26cb0:	ldrmi	fp, [r3], -ip, lsl #30
   26cb4:	blcs	2f8bc <__read_chk@plt+0x28390>
   26cb8:			; <UNDEFINED> instruction: 0xf8d4d0cd
   26cbc:			; <UNDEFINED> instruction: 0xf50432ac
   26cc0:			; <UNDEFINED> instruction: 0xf8b3702b
   26cc4:	blt	1b7adf4 <__read_chk@plt+0x1b738c8>
   26cc8:	strtmi	fp, [r9], -sp, lsr #5
   26ccc:			; <UNDEFINED> instruction: 0xf9f0f7fd
   26cd0:	andls	r4, r2, r2, lsl #12
   26cd4:			; <UNDEFINED> instruction: 0x1cafb960
   26cd8:	adcspl	pc, r0, #196, 16	; 0xc40000
   26cdc:			; <UNDEFINED> instruction: 0xf8d4e7b9
   26ce0:	andcs	r1, r0, #176, 4
   26ce4:	ldrsbcc	pc, [r8, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   26ce8:	movwcc	r6, #5233	; 0x1471
   26cec:	cmncc	r8, r4, asr #17	; <UNPREDICTABLE>
   26cf0:	blmi	1f9118 <__read_chk@plt+0x1f1bec>
   26cf4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   26cf8:	blls	100d64 <__read_chk@plt+0xf9838>
   26cfc:	qaddle	r4, r9, r3
   26d00:	andlt	r4, r4, r0, lsl r6
   26d04:	ldrhhi	lr, [r0, #141]!	; 0x8d
   26d08:	mcr	7, 3, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
   26d0c:	andeq	pc, r3, ip, lsl #24
   26d10:	andeq	r0, r0, r0, asr r7
   26d14:	andeq	pc, r3, ip, asr #22
   26d18:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   26d1c:	ldrblt	r4, [r0, #2837]!	; 0xb15
   26d20:	strdlt	r4, [fp], #76	; 0x4c	; <UNPREDICTABLE>
   26d24:			; <UNDEFINED> instruction: 0xf85c460d
   26d28:	strmi	r3, [r7], -r3
   26d2c:	ldrmi	r4, [r6], -ip, ror #12
   26d30:	vst4.8	{d18,d20,d22,d24}, [pc], r0
   26d34:			; <UNDEFINED> instruction: 0x462072d0
   26d38:	cmnls	r9, #1769472	; 0x1b0000
   26d3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26d40:	bl	fffe4cc4 <__read_chk@plt+0xfffdd798>
   26d44:			; <UNDEFINED> instruction: 0xf1056c6b
   26d48:	ldrtmi	r0, [r8], -ip, asr #4
   26d4c:	strbcs	r4, [r5, #-1569]!	; 0xfffff9df
   26d50:	eorvs	r6, r5, r6, ror #3
   26d54:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   26d58:	blmi	1b957c <__read_chk@plt+0x1b2050>
   26d5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26d60:	blls	1a80dd0 <__read_chk@plt+0x1a798a4>
   26d64:	qaddle	r4, sl, r1
   26d68:	ldcllt	0, cr11, [r0, #428]!	; 0x1ac
   26d6c:	mrc	7, 1, APSR_nzcv, cr2, cr15, {6}
   26d70:	andeq	pc, r3, r0, lsr #22
   26d74:	andeq	r0, r0, r0, asr r7
   26d78:	andeq	pc, r3, r4, ror #21
   26d7c:	mvnsmi	lr, sp, lsr #18
   26d80:	mcrrvs	6, 0, r4, fp, cr13
   26d84:	ldmdbmi	r8!, {r1, r3, r6, r7, ip, sp, pc}
   26d88:	bmi	e52598 <__read_chk@plt+0xe4b06c>
   26d8c:	ldrbtmi	r2, [r9], #-2827	; 0xfffff4f5
   26d90:	stmpl	sl, {r2, r9, sl, lr}
   26d94:	subls	r6, r9, #1179648	; 0x120000
   26d98:	andeq	pc, r0, #79	; 0x4f
   26d9c:	rscscc	pc, pc, #79	; 0x4f
   26da0:	stmdble	r5, {r1, r4, r5, sp, lr}
   26da4:			; <UNDEFINED> instruction: 0x2188f8b0
   26da8:	strhcc	pc, [ip], #-133	; 0xffffff7b	; <UNPREDICTABLE>
   26dac:	mulsle	fp, sl, r2
   26db0:	ldrdvc	pc, [r0, r4]
   26db4:	strbmi	pc, [sp], #1608	; 0x648	; <UNPREDICTABLE>
   26db8:	ldrcc	pc, [r1], #1737	; 0x6c9
   26dbc:	teqlt	pc, r4, lsr r0	; <UNPREDICTABLE>
   26dc0:			; <UNDEFINED> instruction: 0xb12b687b
   26dc4:	strtmi	r4, [r9], -r2, lsr #12
   26dc8:			; <UNDEFINED> instruction: 0xf7ff4638
   26dcc:	ldmdavs	r4!, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   26dd0:	blmi	9b9674 <__read_chk@plt+0x9b2148>
   26dd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26dd8:	blls	1280e48 <__read_chk@plt+0x127991c>
   26ddc:	qdaddle	r4, sl, r1
   26de0:	sublt	r4, sl, r0, lsr #12
   26de4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   26de8:	ldrhcc	pc, [r0], #-133	; 0xffffff7b	; <UNPREDICTABLE>
   26dec:	sbcsle	r2, pc, r0, lsl #22
   26df0:	strtmi	sl, [sl], -r3, lsl #30
   26df4:	ldrtmi	r2, [r8], -ip, lsl #2
   26df8:			; <UNDEFINED> instruction: 0xf862f7fe
   26dfc:	bicsle	r2, r7, r0, lsl #16
   26e00:			; <UNDEFINED> instruction: 0xf8d468ba
   26e04:	addsmi	r3, sl, #144, 4
   26e08:	ldmvs	sl!, {r1, r4, r6, r7, r8, ip, lr, pc}^
   26e0c:	addscc	pc, r4, #212, 16	; 0xd40000
   26e10:			; <UNDEFINED> instruction: 0xd1cd429a
   26e14:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   26e18:	strtmi	r9, [fp], -r0, lsl #12
   26e1c:			; <UNDEFINED> instruction: 0x464088ba
   26e20:	orrvc	pc, r0, pc, asr #8
   26e24:	stc2l	7, cr15, [r8, #-1012]!	; 0xfffffc0c
   26e28:	ldrdvc	pc, [r0, r4]
   26e2c:	ldmcs	pc!, {r6, r7, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   26e30:			; <UNDEFINED> instruction: 0xf8d4d8c0
   26e34:	addmi	r3, r3, #140, 4	; 0xc0000008
   26e38:			; <UNDEFINED> instruction: 0xf504d1bc
   26e3c:	strbmi	r7, [r1], -r5, asr #1
   26e40:	ldmdb	r8, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26e44:	stmdacs	r0, {r2, r9, sl, lr}
   26e48:	svccs	0x0000d1b4
   26e4c:	ldmdavs	fp!, {r6, r7, ip, lr, pc}^
   26e50:	adcsle	r2, sp, r0, lsl #22
   26e54:	ldrtmi	r4, [r8], -r9, lsr #12
   26e58:			; <UNDEFINED> instruction: 0xf7ff2200
   26e5c:	sbfx	pc, sp, #30, #24
   26e60:			; <UNDEFINED> instruction: 0xe7ac6834
   26e64:	ldc	7, cr15, [r6, #892]!	; 0x37c
   26e68:			; <UNDEFINED> instruction: 0x0003fab2
   26e6c:	andeq	r0, r0, r0, asr r7
   26e70:	andeq	pc, r3, ip, ror #20
   26e74:	mvnsmi	lr, #737280	; 0xb4000
   26e78:	mcrmi	6, 1, r4, cr1, cr13, {0}
   26e7c:	blmi	893230 <__read_chk@plt+0x88bd04>
   26e80:	ldrbtmi	r4, [lr], #-1664	; 0xfffff980
   26e84:	strmi	r4, [r9], ip, ror #12
   26e88:	ldmpl	r3!, {r0, r1, r2, r4, r9, sl, lr}^
   26e8c:	sbcsvc	pc, r0, #1325400064	; 0x4f000000
   26e90:	strtmi	r2, [r0], -r0, lsl #2
   26e94:	cmnls	r9, #1769472	; 0x1b0000
   26e98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26e9c:			; <UNDEFINED> instruction: 0xf7df9e72
   26ea0:	blmi	6a1be8 <__read_chk@plt+0x69a6bc>
   26ea4:	stmdage	r7, {r0, r3, r4, r9, fp, lr}
   26ea8:	biccs	r4, r8, fp, ror r4
   26eac:	strbmi	r6, [r9], -r1, lsr #32
   26eb0:			; <UNDEFINED> instruction: 0xf7fa589a
   26eb4:	bmi	5e62e8 <__read_chk@plt+0x5dedbc>
   26eb8:			; <UNDEFINED> instruction: 0xc000f8b5
   26ebc:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
   26ec0:	orrvc	pc, r2, #1325400064	; 0x4f000000
   26ec4:			; <UNDEFINED> instruction: 0xf852a827
   26ec8:	bcs	fe02ef80 <__read_chk@plt+0xfe027a54>
   26ecc:	addcs	fp, r0, #40, 30	; 0xa0
   26ed0:	stmda	r8!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26ed4:	ldrmi	r2, [sl], -r0, lsl #6
   26ed8:	strtmi	r4, [r1], -r0, asr #12
   26edc:	strbvc	lr, [r7], -r4, asr #19
   26ee0:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
   26ee4:	blmi	1f9718 <__read_chk@plt+0x1f21ec>
   26ee8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26eec:	blls	1a80f5c <__read_chk@plt+0x1a79a30>
   26ef0:	qaddle	r4, sl, r2
   26ef4:	pop	{r0, r1, r3, r5, r6, ip, sp, pc}
   26ef8:			; <UNDEFINED> instruction: 0xf7df83f0
   26efc:	svclt	0x0000ed6c
   26f00:			; <UNDEFINED> instruction: 0x0003f9be
   26f04:	andeq	r0, r0, r0, asr r7
   26f08:	muleq	r3, r8, r9
   26f0c:	andeq	r0, r0, ip, lsr #15
   26f10:	andeq	r8, r2, lr, ror r3
   26f14:	andeq	pc, r3, r8, asr r9	; <UNPREDICTABLE>
   26f18:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   26f1c:	ldrblt	r4, [r0, #2839]!	; 0xb17
   26f20:	strdlt	r4, [fp], #76	; 0x4c	; <UNPREDICTABLE>
   26f24:			; <UNDEFINED> instruction: 0xf85c460c
   26f28:	strmi	r3, [r7], -r3
   26f2c:	ldrmi	r4, [r6], -sp, ror #12
   26f30:	vst1.8	{d20-d22}, [pc :128], r8
   26f34:	ldrdcs	r7, [r0, -r0]
   26f38:	cmnls	r9, #1769472	; 0x1b0000
   26f3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26f40:	b	fffe4ec4 <__read_chk@plt+0xfffdd998>
   26f44:	eorvs	r2, fp, r7, asr #7
   26f48:	stfvsp	f3, [r3], #-560	; 0xfffffdd0
   26f4c:	subeq	pc, ip, #4, 2
   26f50:			; <UNDEFINED> instruction: 0x46294638
   26f54:			; <UNDEFINED> instruction: 0xf7ff61ee
   26f58:	bmi	2a62c4 <__read_chk@plt+0x29ed98>
   26f5c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   26f60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26f64:	subsmi	r9, sl, r9, ror #22
   26f68:	rsblt	sp, fp, r4, lsl #2
   26f6c:			; <UNDEFINED> instruction: 0x4622bdf0
   26f70:	strb	r4, [sp, r3, lsr #12]!
   26f74:	stc	7, cr15, [lr, #-892]!	; 0xfffffc84
   26f78:	andeq	pc, r3, r0, lsr #18
   26f7c:	andeq	r0, r0, r0, asr r7
   26f80:	andeq	pc, r3, r2, ror #17
   26f84:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   26f88:	ldrblt	r4, [r0, #2839]!	; 0xb17
   26f8c:	strdlt	r4, [fp], #76	; 0x4c	; <UNPREDICTABLE>
   26f90:			; <UNDEFINED> instruction: 0xf85c460c
   26f94:	strmi	r3, [r7], -r3
   26f98:	ldrmi	r4, [r6], -sp, ror #12
   26f9c:	vst1.8	{d20-d22}, [pc :128], r8
   26fa0:	ldrdcs	r7, [r0, -r0]
   26fa4:	cmnls	r9, #1769472	; 0x1b0000
   26fa8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26fac:	b	ff264f30 <__read_chk@plt+0xff25da04>
   26fb0:	eorvs	r2, fp, r3, ror #6
   26fb4:	stfvsp	f3, [r3], #-560	; 0xfffffdd0
   26fb8:	subeq	pc, ip, #4, 2
   26fbc:			; <UNDEFINED> instruction: 0x46294638
   26fc0:			; <UNDEFINED> instruction: 0xf7ff61ee
   26fc4:	bmi	2a6258 <__read_chk@plt+0x29ed2c>
   26fc8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   26fcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26fd0:	subsmi	r9, sl, r9, ror #22
   26fd4:	rsblt	sp, fp, r4, lsl #2
   26fd8:			; <UNDEFINED> instruction: 0x4622bdf0
   26fdc:	strb	r4, [sp, r3, lsr #12]!
   26fe0:	ldcl	7, cr15, [r8], #892	; 0x37c
   26fe4:			; <UNDEFINED> instruction: 0x0003f8b4
   26fe8:	andeq	r0, r0, r0, asr r7
   26fec:	andeq	pc, r3, r6, ror r8	; <UNPREDICTABLE>
   26ff0:	ldrbmi	lr, [r0, sp, lsr #18]!
   26ff4:	bmi	8b8a44 <__read_chk@plt+0x8b1518>
   26ff8:	blmi	8b8a64 <__read_chk@plt+0x8b1538>
   26ffc:	ldrbtmi	fp, [sl], #-234	; 0xffffff16
   27000:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   27004:			; <UNDEFINED> instruction: 0xf04f9369
   27008:	tstlt	r8, #0, 6
   2700c:	strmi	r6, [r7], -r3, asr #16
   27010:	strbtmi	fp, [r8], r3, lsl #6
   27014:	vst1.8	{d20-d22}, [pc], ip
   27018:	ldrdcs	r7, [r0, -r0]
   2701c:			; <UNDEFINED> instruction: 0xf5044640
   27020:			; <UNDEFINED> instruction: 0xf7df7680
   27024:	vstrge	s28, [r7, #-568]	; 0xfffffdc8
   27028:			; <UNDEFINED> instruction: 0xf8c82301
   2702c:	and	r3, r1, r0
   27030:			; <UNDEFINED> instruction: 0xd01a42b4
   27034:	blne	a508c <__read_chk@plt+0x9db60>
   27038:	blne	a5054 <__read_chk@plt+0x9db28>
   2703c:	mvnsle	r2, r0, lsl #18
   27040:	ldrtmi	r2, [r8], -r0, lsl #6
   27044:	ldrmi	r4, [sl], -r1, asr #12
   27048:	stmdbge	r7, {r3, r6, r7, r8, fp, sp, lr, pc}^
   2704c:	smlawtcc	r4, r8, r8, pc	; <UNPREDICTABLE>
   27050:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
   27054:	blmi	2f988c <__read_chk@plt+0x2f2360>
   27058:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2705c:	blls	1a810cc <__read_chk@plt+0x1a79ba0>
   27060:	qaddle	r4, sl, sl
   27064:	pop	{r1, r3, r5, r6, ip, sp, pc}
   27068:	movwcs	r8, #2032	; 0x7f0
   2706c:	stccc	8, cr15, [r1], {5}
   27070:	blne	a50d0 <__read_chk@plt+0x9dba4>
   27074:	mvnsle	r2, r0, lsl #18
   27078:			; <UNDEFINED> instruction: 0xf7dfe7e2
   2707c:	svclt	0x0000ecac
   27080:	andeq	pc, r3, r2, asr #16
   27084:	andeq	r0, r0, r0, asr r7
   27088:	andeq	pc, r3, r8, ror #15
   2708c:			; <UNDEFINED> instruction: 0x4605b538
   27090:			; <UNDEFINED> instruction: 0xf7df200c
   27094:			; <UNDEFINED> instruction: 0x4604ef38
   27098:	rsbvs	fp, r0, r0, lsr r1
   2709c:	movwcs	r2, #4608	; 0x1200
   270a0:	addvs	r6, r3, r2
   270a4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   270a8:	ldm	r0!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   270ac:	eorvs	r6, fp, r3, lsl #16
   270b0:	svclt	0x0000e7f8
   270b4:	ldrlt	fp, [r8, #-472]!	; 0xfffffe28
   270b8:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
   270bc:	ldmda	r3, {r0, r2, r9, sl, lr}^
   270c0:	cdpne	15, 5, cr2, cr1, cr0, {0}
   270c4:	andne	lr, r0, r3, asr #16
   270c8:	mvnsle	r2, r0, lsl #16
   270cc:	tstle	sp, r1, lsl #20
   270d0:	teqlt	r4, ip, lsr #16
   270d4:			; <UNDEFINED> instruction: 0xf8d44620
   270d8:			; <UNDEFINED> instruction: 0xf7de4164
   270dc:	stccs	15, cr14, [r0], {238}	; 0xee
   270e0:			; <UNDEFINED> instruction: 0x4628d1f8
   270e4:	ldrhtmi	lr, [r8], -sp
   270e8:	svclt	0x00e4f7de
   270ec:			; <UNDEFINED> instruction: 0x4770bd38
   270f0:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
   270f4:	svceq	0x0000e853
   270f8:	stmda	r3, {r1, r6, sl, fp, ip}^
   270fc:	stmdbcs	r0, {r8, sp}
   27100:			; <UNDEFINED> instruction: 0x4770d1f8
   27104:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
   27108:	svceq	0x0000e853
   2710c:	stmda	r3, {r1, r6, r9, sl, fp, ip}^
   27110:	stmdbcs	r0, {r8, sp}
   27114:			; <UNDEFINED> instruction: 0x4770d1f8
   27118:			; <UNDEFINED> instruction: 0xf100b140
   2711c:	ldmda	r3, {r3, r8, r9}^
   27120:	bcc	72d28 <__read_chk@plt+0x6b7fc>
   27124:	tstcs	r0, r3, asr #16
   27128:	mvnsle	r2, r0, lsl #18
   2712c:	svclt	0x00004770
   27130:	blmi	9399c4 <__read_chk@plt+0x932498>
   27134:	push	{r1, r3, r4, r5, r6, sl, lr}
   27138:	strdlt	r4, [lr], r0
   2713c:	ldmpl	r3, {r1, r2, fp, sp, lr}^
   27140:	movwls	r6, #55323	; 0xd81b
   27144:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27148:			; <UNDEFINED> instruction: 0xf10db366
   2714c:	strmi	r0, [sp], -r4, lsl #16
   27150:			; <UNDEFINED> instruction: 0x71a8f506
   27154:	strbmi	r2, [r2], -pc, lsr #6
   27158:	ldrdeq	pc, [ip, #-134]	; 0xffffff7a
   2715c:			; <UNDEFINED> instruction: 0xf8d64637
   27160:			; <UNDEFINED> instruction: 0xf7df6164
   27164:	strtmi	lr, [r9], -r2, lsr #17
   27168:			; <UNDEFINED> instruction: 0xf7e04640
   2716c:			; <UNDEFINED> instruction: 0x4640e950
   27170:	mcr	7, 6, pc, cr14, cr15, {6}	; <UNPREDICTABLE>
   27174:	strmi	r2, [r4], -pc, lsl #16
   27178:	strcc	sp, [r1], #-2054	; 0xfffff7fa
   2717c:	eorcs	r4, r0, r9, lsr #12
   27180:	mcr	7, 4, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
   27184:	mvnsle	r2, r0, lsl ip
   27188:	eorcs	r4, r0, r9, lsr #12
   2718c:	mrc	7, 3, APSR_nzcv, cr14, cr15, {6}
   27190:	ldrtmi	r4, [r8], -r9, lsr #12
   27194:	ldmdb	sl!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27198:	andcs	r4, sl, r9, lsr #12
   2719c:	mrc	7, 3, APSR_nzcv, cr6, cr15, {6}
   271a0:	bicsle	r2, r5, r0, lsl #28
   271a4:	blmi	1f99cc <__read_chk@plt+0x1f24a0>
   271a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   271ac:	blls	38121c <__read_chk@plt+0x379cf0>
   271b0:	qaddle	r4, sl, r3
   271b4:	andlt	r2, lr, r0
   271b8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   271bc:	stc	7, cr15, [sl], {223}	; 0xdf
   271c0:	andeq	pc, r3, ip, lsl #14
   271c4:	andeq	r0, r0, r0, asr r7
   271c8:	muleq	r3, r8, r6
   271cc:	mvnsmi	lr, #737280	; 0xb4000
   271d0:	vst1.32	{d20-d22}, [pc], r0
   271d4:			; <UNDEFINED> instruction: 0xf89d70b4
   271d8:	strmi	r9, [sp], -r0, lsr #32
   271dc:			; <UNDEFINED> instruction: 0x461f4616
   271e0:	mrc	7, 4, APSR_nzcv, cr0, cr15, {6}
   271e4:	stmdacs	r0, {r2, r9, sl, lr}
   271e8:			; <UNDEFINED> instruction: 0x4638d03e
   271ec:	mrc	7, 4, APSR_nzcv, cr0, cr15, {6}
   271f0:			; <UNDEFINED> instruction: 0x4603b130
   271f4:	vst1.8	{d20-d22}, [pc :256], sl
   271f8:	strtmi	r7, [r0], -r0, lsl #3
   271fc:	mcr2	7, 4, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
   27200:			; <UNDEFINED> instruction: 0xf8c42d02
   27204:	eorle	r5, r5, ip, asr #2
   27208:	andle	r2, r6, sl, lsl #26
   2720c:			; <UNDEFINED> instruction: 0x46202516
   27210:	svc	0x0052f7de
   27214:	pop	{r3, r5, r9, sl, lr}
   27218:	ldmdavs	r0!, {r3, r4, r5, r6, r7, r8, r9, pc}
   2721c:	strvc	pc, [r8, #1284]!	; 0x504
   27220:	ldmvs	r2!, {r0, r4, r5, r6, fp, sp, lr}
   27224:	strgt	r6, [pc, #-2291]	; 26939 <__read_chk@plt+0x1f40d>
   27228:	addvc	pc, r0, r4, lsl #10
   2722c:	cmpcs	sl, r2, lsr r6
   27230:			; <UNDEFINED> instruction: 0xffdef7fd
   27234:	ldrdcs	pc, [r4], -r8
   27238:	ldrmi	r2, [sp], -r0, lsl #6
   2723c:	msrcc	SPSR_s, r4, asr #17
   27240:	msrls	SPSR_, r4, lsl #17
   27244:			; <UNDEFINED> instruction: 0x73b2f504
   27248:			; <UNDEFINED> instruction: 0x46286014
   2724c:	andcc	pc, r4, r8, asr #17
   27250:	mvnshi	lr, #12386304	; 0xbd0000
   27254:			; <UNDEFINED> instruction: 0xf5046833
   27258:	ldrtmi	r7, [r2], -r0, lsl #1
   2725c:			; <UNDEFINED> instruction: 0xf8c4214a
   27260:			; <UNDEFINED> instruction: 0xf7fd3150
   27264:	strb	pc, [r5, r5, lsl #30]!	; <UNPREDICTABLE>
   27268:	svc	0x00d0f7df
   2726c:	strb	r6, [lr, r5, lsl #16]
   27270:	svcmi	0x00f0e92d
   27274:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   27278:	bmi	1709e88 <__read_chk@plt+0x170295c>
   2727c:	ldrbtmi	r4, [sl], #-2907	; 0xfffff4a5
   27280:	beq	462aa8 <__read_chk@plt+0x45b57c>
   27284:	cfldr32vc	mvfx15, [pc, #-692]	; 26fd8 <__read_chk@plt+0x1faac>
   27288:	ldmpl	r3, {r3, r9, sl, lr}^
   2728c:	beq	3636c8 <__read_chk@plt+0x35c19c>
   27290:	ldmvc	sl!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   27294:	blvc	febe46d0 <__read_chk@plt+0xfebdd1a4>
   27298:	orrsls	r6, sp, #1769472	; 0x1b0000
   2729c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   272a0:	bl	1465224 <__read_chk@plt+0x145dcf8>
   272a4:	vst4.8	{d18,d20,d22,d24}, [pc], r0
   272a8:			; <UNDEFINED> instruction: 0x465072b4
   272ac:			; <UNDEFINED> instruction: 0xf7df460d
   272b0:	strtmi	lr, [r9], r8, asr #18
   272b4:	vst4.8	{d18,d20,d22,d24}, [pc], r0
   272b8:	strbmi	r7, [r0], -r0, lsl #5
   272bc:			; <UNDEFINED> instruction: 0xf7df460e
   272c0:	ldrtmi	lr, [r8], -r0, asr #18
   272c4:	svc	0x00baf7de
   272c8:	strmi	r1, [r4], -r3, asr #24
   272cc:	stmdacs	sl, {r2, r3, r4, ip, lr, pc}
   272d0:	ldccs	0, cr13, [fp], #-300	; 0xfffffed4
   272d4:	stccs	15, cr11, [r3], #-96	; 0xffffffa0
   272d8:	movwcs	fp, #7948	; 0x1f0c
   272dc:	tstmi	sp, #0, 6
   272e0:			; <UNDEFINED> instruction: 0xf7dfd1ef
   272e4:	rsclt	lr, r2, #252, 24	; 0xfc00
   272e8:			; <UNDEFINED> instruction: 0xf8336803
   272ec:	ldreq	r3, [sl], #18
   272f0:			; <UNDEFINED> instruction: 0x4638d43e
   272f4:	svclt	0x00982efe
   272f8:	andmi	pc, r6, r8, lsl #16
   272fc:	svc	0x009ef7de
   27300:	mcrrne	6, 0, r3, r3, cr1
   27304:	mvnle	r4, r4, lsl #12
   27308:			; <UNDEFINED> instruction: 0xf119b306
   2730c:	andsle	r0, fp, r1, lsl #18
   27310:	svceq	0x0001f1b9
   27314:	teqcs	sl, ip, asr #2
   27318:			; <UNDEFINED> instruction: 0xf7e04640
   2731c:	ldrbmi	lr, [sl], -ip, asr #17
   27320:			; <UNDEFINED> instruction: 0xf04f4641
   27324:	stmdacs	r0, {r0, r8, fp}
   27328:	andcs	fp, sl, r4, lsl pc
   2732c:			; <UNDEFINED> instruction: 0xf8ca2002
   27330:			; <UNDEFINED> instruction: 0xf7de014c
   27334:	bl	fec62e8c <__read_chk@plt+0xfec5b960>
   27338:	svclt	0x00180509
   2733c:			; <UNDEFINED> instruction: 0xf1b42501
   27340:	svclt	0x00183fff
   27344:			; <UNDEFINED> instruction: 0xd1b52c0a
   27348:			; <UNDEFINED> instruction: 0xd1ab3401
   2734c:	bmi	a2f354 <__read_chk@plt+0xa27e28>
   27350:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   27354:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27358:			; <UNDEFINED> instruction: 0x405a9b9d
   2735c:			; <UNDEFINED> instruction: 0xf50dd140
   27360:	ldc	13, cr7, [sp], #124	; 0x7c
   27364:	pop	{r1, r8, r9, fp, pc}
   27368:	mcrcs	15, 0, r8, cr0, cr0, {7}
   2736c:	ldr	sp, [r9, sp, asr #3]
   27370:	addsle	r2, pc, r0, lsl #28
   27374:	stmdbeq	r1, {r0, r3, r4, r8, ip, sp, lr, pc}
   27378:			; <UNDEFINED> instruction: 0xf1b9d034
   2737c:	sbcle	r0, sl, r1, lsl #30
   27380:	ldrtmi	r4, [r3], -r2, asr #12
   27384:	orrvc	pc, r0, pc, asr #8
   27388:			; <UNDEFINED> instruction: 0xf7fa4650
   2738c:			; <UNDEFINED> instruction: 0xf1b9fdb9
   27390:	cdp	15, 1, cr0, cr8, cr2, {0}
   27394:			; <UNDEFINED> instruction: 0x46530a10
   27398:	andcs	fp, r0, #148, 30	; 0x250
   2739c:	andls	r2, r0, #268435456	; 0x10000000
   273a0:			; <UNDEFINED> instruction: 0xf8da465a
   273a4:			; <UNDEFINED> instruction: 0xf7ff114c
   273a8:	stmdacs	r0, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   273ac:	strb	sp, [lr, r2, lsl #1]
   273b0:	ldrtmi	r4, [r3], -r2, asr #12
   273b4:	orrvc	pc, r0, pc, asr #8
   273b8:			; <UNDEFINED> instruction: 0xf7fa4650
   273bc:			; <UNDEFINED> instruction: 0xf1b9fda1
   273c0:	cdp	15, 1, cr0, cr8, cr2, {0}
   273c4:			; <UNDEFINED> instruction: 0x46530a10
   273c8:	andcs	fp, r0, #148, 30	; 0x250
   273cc:	andls	r2, r0, #268435456	; 0x10000000
   273d0:			; <UNDEFINED> instruction: 0xf8da465a
   273d4:			; <UNDEFINED> instruction: 0xf7ff114c
   273d8:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   273dc:	ldr	sp, [r6, pc, lsr #1]!
   273e0:	b	ffe65364 <__read_chk@plt+0xffe5de38>
   273e4:	strb	r4, [r5, -sp, asr #12]!
   273e8:	andeq	pc, r3, r2, asr #11
   273ec:	andeq	r0, r0, r0, asr r7
   273f0:	andeq	pc, r3, lr, ror #9
   273f4:	blmi	4f8c24 <__read_chk@plt+0x4f16f8>
   273f8:			; <UNDEFINED> instruction: 0x4605b530
   273fc:	bmi	4b8c44 <__read_chk@plt+0x4b1718>
   27400:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   27404:	ldmpl	r3, {r0, r3, r5, r6, r9, sl, lr}^
   27408:	movwls	r6, #6171	; 0x181b
   2740c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27410:	mrc2	7, 6, pc, cr2, cr10, {7}
   27414:	strmi	fp, [r4], -r8, asr #2
   27418:	strtmi	r4, [r1], -r8, lsr #12
   2741c:			; <UNDEFINED> instruction: 0xff28f7ff
   27420:	strtmi	r4, [r0], -r3, lsl #12
   27424:			; <UNDEFINED> instruction: 0xf7df9300
   27428:	bmi	262b20 <__read_chk@plt+0x25b5f4>
   2742c:	ldrbtmi	r4, [sl], #-2821	; 0xfffff4fb
   27430:	ldmpl	r3, {fp, ip, pc}^
   27434:	blls	814a4 <__read_chk@plt+0x79f78>
   27438:	qaddle	r4, sl, r1
   2743c:	ldclt	0, cr11, [r0, #-12]!
   27440:	b	ff2653c4 <__read_chk@plt+0xff25de98>
   27444:	andeq	r0, r0, r0, asr r7
   27448:	andeq	pc, r3, lr, lsr r4	; <UNPREDICTABLE>
   2744c:	andeq	pc, r3, r2, lsl r4	; <UNPREDICTABLE>
   27450:	blmi	579ca8 <__read_chk@plt+0x57277c>
   27454:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   27458:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   2745c:	strbtmi	r4, [r8], -r5, lsl #12
   27460:	movwls	r6, #6171	; 0x181b
   27464:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27468:	mrc2	7, 0, pc, cr0, cr15, {7}
   2746c:	orrlt	r4, r0, r4, lsl #12
   27470:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
   27474:			; <UNDEFINED> instruction: 0xffbef7ff
   27478:	ldmdblt	r8, {ip, pc}^
   2747c:	blmi	2b9cb4 <__read_chk@plt+0x2b2788>
   27480:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27484:	blls	814f4 <__read_chk@plt+0x79fc8>
   27488:	qaddle	r4, sl, r9
   2748c:	andlt	r4, r3, r0, lsr #12
   27490:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
   27494:	strtmi	r6, [r0], -r8, lsr #32
   27498:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2749c:	strb	r2, [sp, r0, lsl #8]!
   274a0:	b	fe665424 <__read_chk@plt+0xfe65def8>
   274a4:	andeq	pc, r3, ip, ror #7
   274a8:	andeq	r0, r0, r0, asr r7
   274ac:	andeq	r5, r2, r2, asr #26
   274b0:	andeq	pc, r3, r0, asr #7
   274b4:	svcmi	0x00f0e92d
   274b8:	cfstr64vc	mvdx15, [r3, #-692]!	; 0xfffffd4c
   274bc:	blmi	18b8d20 <__read_chk@plt+0x18b17f4>
   274c0:	stcge	7, cr9, [lr], {5}
   274c4:			; <UNDEFINED> instruction: 0xf44f4f61
   274c8:	pkhbtmi	r7, r8, r3, lsl #4
   274cc:	ldrbtmi	r4, [pc], #-1541	; 274d4 <__read_chk@plt+0x1ffa8>
   274d0:	tstcs	r0, r0, lsr #12
   274d4:	ldmpl	fp!, {r3, r9, sl, fp, sp, pc}^
   274d8:	beq	763914 <__read_chk@plt+0x75c3e8>
   274dc:	mvnls	r6, #1769472	; 0x1b0000
   274e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   274e4:	stmda	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   274e8:	vst1.8	{d20-d22}, [pc :128], r0
   274ec:			; <UNDEFINED> instruction: 0xf7fc7100
   274f0:			; <UNDEFINED> instruction: 0x4642fdb9
   274f4:	strmi	r2, [r7], -ip, lsl #2
   274f8:			; <UNDEFINED> instruction: 0xf7fd4630
   274fc:	strmi	pc, [r4], -r1, ror #25
   27500:	andeq	pc, r0, sl, asr #17
   27504:	teqle	r9, r0, lsl #16
   27508:	stmdbvc	r1!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2750c:			; <UNDEFINED> instruction: 0xf8cd4643
   27510:	vst4.8	{d26-d29}, [pc], r0
   27514:	ldmhi	r2!, {r7, r8, ip, sp, lr}
   27518:			; <UNDEFINED> instruction: 0xf7fd4648
   2751c:	strmi	pc, [r0], sp, ror #19
   27520:	ldmcs	pc!, {r4, r6, r8, r9, ip, sp, pc}^	; <UNPREDICTABLE>
   27524:	ldmvs	r0!, {r1, r3, r4, r5, fp, ip, lr, pc}^
   27528:	stmib	sp, {r0, r1, r6, r9, sl, lr}^
   2752c:	strbmi	r4, [sl], -r2, lsl #8
   27530:	andls	r2, r1, r1, lsl #2
   27534:	ldmvs	r4!, {r3, r4, r5, r9, sl, lr}
   27538:			; <UNDEFINED> instruction: 0xf7fe9400
   2753c:			; <UNDEFINED> instruction: 0x4604fbdf
   27540:	andeq	pc, r0, sl, asr #17
   27544:	ldmvs	r3!, {r4, r6, r7, r8, fp, ip, sp, pc}
   27548:	subsle	r2, r6, ip, lsl #22
   2754c:	subsle	r2, r1, ip, lsl fp
   27550:	eorle	r2, r8, r1, lsl #22
   27554:			; <UNDEFINED> instruction: 0x46516c78
   27558:	stc2l	7, cr15, [r4, #1008]	; 0x3f0
   2755c:	cmplt	r8, r5, lsl #12
   27560:			; <UNDEFINED> instruction: 0xf1076c03
   27564:	ldfvse	f0, [sl], #-304	; 0xfffffed0
   27568:	addsmi	r3, sl, #76	; 0x4c
   2756c:	ldrmi	fp, [sl], -r8, lsr #30
   27570:			; <UNDEFINED> instruction: 0xf7df646a
   27574:	mul	r4, lr, ip
   27578:	ldrdmi	pc, [r0], -sl
   2757c:	strcs	r9, [r0, #-2821]	; 0xfffff4fb
   27580:	bmi	cff5f8 <__read_chk@plt+0xcf80cc>
   27584:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   27588:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2758c:	subsmi	r9, sl, r1, ror #23
   27590:			; <UNDEFINED> instruction: 0x4628d157
   27594:	cfstr64vc	mvdx15, [r3, #-52]!	; 0xffffffcc
   27598:	svchi	0x00f0e8bd
   2759c:	strbmi	pc, [r1], #1608	; 0x648	; <UNPREDICTABLE>
   275a0:	ldrcc	pc, [r1], #1737	; 0x6c9
   275a4:			; <UNDEFINED> instruction: 0xf04fe7ea
   275a8:	stmdavs	sp!, {r1, r8, r9, fp}
   275ac:	ldrb	fp, [r1, r5, lsr #18]
   275b0:	ldrdpl	pc, [r4, #-133]!	; 0xffffff7b
   275b4:	sbcle	r2, sp, r0, lsl #26
   275b8:	ldrdcc	pc, [ip, #-133]	; 0xffffff7b
   275bc:	mvnsle	r4, fp, asr r5
   275c0:	strbmi	r4, [r8], -r9, lsr #12
   275c4:	ldcl	7, cr15, [r6, #-888]	; 0xfffffc88
   275c8:	mvnsle	r2, r0, lsl #16
   275cc:			; <UNDEFINED> instruction: 0xf50568f1
   275d0:	andls	r7, r2, r8, lsr #9
   275d4:	strbmi	r4, [sl], -r3, asr #12
   275d8:	tstcs	r2, r1, lsl #2
   275dc:	strls	r6, [r3], #-2224	; 0xfffff750
   275e0:	ldrtmi	r9, [r8], -r0
   275e4:	blx	fe2e55e6 <__read_chk@plt+0xfe2de0ba>
   275e8:			; <UNDEFINED> instruction: 0xf8ca4604
   275ec:	stmdacs	r0, {}	; <UNPREDICTABLE>
   275f0:			; <UNDEFINED> instruction: 0xe7c3d0de
   275f4:	bleq	2e3738 <__read_chk@plt+0x2dc20c>
   275f8:	stmdavs	sp!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   275fc:	str	fp, [r9, r5, lsr #18]!
   27600:	ldrdpl	pc, [r4, #-133]!	; 0xffffff7b
   27604:	adcle	r2, r5, r0, lsl #26
   27608:	msrcc	SPSR_, r5	; <illegal shifter operand>
   2760c:	mvnsle	r2, r0, lsl #22
   27610:	orrvc	pc, r0, r5, lsl #10
   27614:			; <UNDEFINED> instruction: 0xf7de4648
   27618:	stmdacs	r0, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
   2761c:	ldmvs	r4!, {r4, r5, r6, r7, r8, ip, lr, pc}
   27620:	stmib	sp, {r0, r1, r6, r9, sl, lr}^
   27624:	strbmi	r0, [sl], -r2, lsl #10
   27628:	strdcs	r6, [r2, -r0]
   2762c:	andls	r9, r1, r0, lsl #8
   27630:			; <UNDEFINED> instruction: 0xf7fe4638
   27634:	strmi	pc, [r4], -r3, ror #22
   27638:	andeq	pc, r0, sl, asr #17
   2763c:	sbcsle	r2, pc, r0, lsl #16
   27640:			; <UNDEFINED> instruction: 0xf7dfe79c
   27644:	svclt	0x0000e9c8
   27648:	andeq	r0, r0, r0, asr r7
   2764c:	andeq	pc, r3, r2, ror r3	; <UNPREDICTABLE>
   27650:			; <UNDEFINED> instruction: 0x0003f2ba
   27654:			; <UNDEFINED> instruction: 0x4606b570
   27658:	subvs	pc, ip, r0, asr #4
   2765c:	mrrc	7, 13, pc, r2, cr15	; <UNPREDICTABLE>
   27660:	stmdacs	r0, {r2, r9, sl, lr}
   27664:			; <UNDEFINED> instruction: 0xf500d052
   27668:	vrshl.s8	<illegal reg q11.5>, q0, q8
   2766c:	tstcs	r0, ip, asr #4
   27670:	svc	0x0066f7de
   27674:	msrvs	SPSR_x, #1610612740	; 0x60000004
   27678:	tstcs	r0, r0, lsr #4
   2767c:	strcc	pc, [r0, #2244]	; 0x8c4
   27680:	addpl	pc, r4, r4, lsl #4
   27684:	svc	0x005cf7de
   27688:	movwcs	r2, #8714	; 0x220a
   2768c:	strcs	pc, [r8, #2244]!	; 0x8c4
   27690:	movwpl	pc, #707	; 0x2c3	; <UNPREDICTABLE>
   27694:	eorvs	r2, r3, r5, lsl #4
   27698:	movwcs	r4, #9768	; 0x2628
   2769c:	orrvc	pc, r0, pc, asr #8
   276a0:	strcc	pc, [r4, #2244]!	; 0x8c4
   276a4:	ldrcc	pc, [ip, #2244]!	; 0x8c4
   276a8:	strbcc	pc, [r8, #2212]	; 0x8a4	; <UNPREDICTABLE>
   276ac:			; <UNDEFINED> instruction: 0xf8c42301
   276b0:			; <UNDEFINED> instruction: 0xf8c425b8
   276b4:	movwcs	r3, #1460	; 0x5b4
   276b8:			; <UNDEFINED> instruction: 0xf7df6063
   276bc:	bllt	a62284 <__read_chk@plt+0xa5ad58>
   276c0:	strtmi	r2, [r8], -lr, lsr #2
   276c4:	mrc	7, 7, APSR_nzcv, cr6, cr15, {6}
   276c8:			; <UNDEFINED> instruction: 0x4628b350
   276cc:	stc	7, cr15, [r0], #-892	; 0xfffffc84
   276d0:	stmiblt	r0, {r0, r1, r9, sl, lr}
   276d4:	strtmi	r4, [r8], -sl, lsr #12
   276d8:	orrvc	pc, r0, pc, asr #8
   276dc:	mrc2	7, 3, pc, cr0, cr12, {7}
   276e0:	bicvs	pc, r9, #4, 10	; 0x1000000
   276e4:	svccs	0x0000e853
   276e8:	stmda	r3, {r0, r9, ip, sp}^
   276ec:	stmdbcs	r0, {r8, sp}
   276f0:			; <UNDEFINED> instruction: 0x4620d1f8
   276f4:			; <UNDEFINED> instruction: 0x462abd70
   276f8:	orrvc	pc, r0, pc, asr #8
   276fc:			; <UNDEFINED> instruction: 0xf7fa4628
   27700:			; <UNDEFINED> instruction: 0x4628fbff
   27704:	stc	7, cr15, [r4], {223}	; 0xdf
   27708:	strb	r4, [r3, r3, lsl #12]!
   2770c:	ldcl	7, cr15, [lr, #-892]!	; 0xfffffc84
   27710:	strtmi	r6, [r0], -r3, lsl #16
   27714:	eorsvs	r2, r3, r0, lsl #8
   27718:	stcl	7, cr15, [lr], {222}	; 0xde
   2771c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   27720:	vst1.8	{d20-d22}, [pc], r1
   27724:	strtmi	r7, [r8], -r0, lsl #5
   27728:	svc	0x000af7de
   2772c:	svclt	0x0000e7d8
   27730:			; <UNDEFINED> instruction: 0xf500b158
   27734:	ldmda	r3, {r0, r3, r6, r7, r8, r9, sp, lr}^
   27738:	cdpne	15, 5, cr2, cr1, cr0, {0}
   2773c:	stcne	8, cr14, [r0], {67}	; 0x43
   27740:	svceq	0x0000f1bc
   27744:	bcs	9bf28 <__read_chk@plt+0x949fc>
   27748:	ldrbmi	sp, [r0, -r0]!
   2774c:	ldclt	7, cr15, [r2], #888	; 0x378
   27750:	bicvs	pc, r9, #0, 10
   27754:	svceq	0x0000e853
   27758:	stmda	r3, {r1, r6, sl, fp, ip}^
   2775c:	stmdbcs	r0, {r8, sp}
   27760:			; <UNDEFINED> instruction: 0x4770d1f8
   27764:	bicvs	pc, r9, #0, 10
   27768:	svceq	0x0000e853
   2776c:	stmda	r3, {r1, r6, r9, sl, fp, ip}^
   27770:	stmdbcs	r0, {r8, sp}
   27774:			; <UNDEFINED> instruction: 0x4770d1f8
   27778:			; <UNDEFINED> instruction: 0xf500b140
   2777c:	ldmda	r3, {r0, r3, r6, r7, r8, r9, sp, lr}^
   27780:	bcc	73388 <__read_chk@plt+0x6be5c>
   27784:	tstcs	r0, r3, asr #16
   27788:	mvnsle	r2, r0, lsl #18
   2778c:	svclt	0x00004770
   27790:	mvnsmi	lr, #737280	; 0xb4000
   27794:	cdpmi	4, 4, cr2, cr2, cr0, {0}
   27798:	blmi	10d3a2c <__read_chk@plt+0x10cc500>
   2779c:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
   277a0:	rsbscs	r4, ip, #13631488	; 0xd00000
   277a4:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
   277a8:	strbtmi	sl, [r9], r1, lsl #16
   277ac:			; <UNDEFINED> instruction: 0x9321681b
   277b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   277b4:			; <UNDEFINED> instruction: 0xf7de9400
   277b8:	strtmi	lr, [r1], -r4, asr #29
   277bc:	addcs	r4, r0, #56, 12	; 0x3800000
   277c0:	addls	pc, r0, sp, asr #17
   277c4:	mrc	7, 5, APSR_nzcv, cr12, cr14, {6}
   277c8:	blvs	a5824 <__read_chk@plt+0x9e2f8>
   277cc:	subsle	r2, lr, r0, lsl #28
   277d0:			; <UNDEFINED> instruction: 0xf10d2e3a
   277d4:			; <UNDEFINED> instruction: 0xf04f027f
   277d8:	suble	r0, fp, r2, lsl #16
   277dc:	vnmlacs.f16	s27, s22, s0	; <UNPREDICTABLE>
   277e0:	cdpcs	0, 5, cr13, cr13, cr2, {2}
   277e4:			; <UNDEFINED> instruction: 0xf815d148
   277e8:			; <UNDEFINED> instruction: 0x2c004b01
   277ec:			; <UNDEFINED> instruction: 0xf7dfd053
   277f0:			; <UNDEFINED> instruction: 0x2600ea76
   277f4:			; <UNDEFINED> instruction: 0xf8326802
   277f8:	ldreq	r3, [fp, #-20]	; 0xffffffec
   277fc:	bl	1d7508 <__read_chk@plt+0x1cffdc>
   27800:	bl	129220 <__read_chk@plt+0x121cf4>
   27804:	cfldrscc	mvf0, [r0], #-280	; 0xfffffee8
   27808:			; <UNDEFINED> instruction: 0xf815b2a6
   2780c:			; <UNDEFINED> instruction: 0x2c004b01
   27810:			; <UNDEFINED> instruction: 0xf1b8d1f1
   27814:	eorsle	r0, sl, r2, lsl #30
   27818:	svceq	0x000af1b8
   2781c:			; <UNDEFINED> instruction: 0xf107bf08
   27820:	teqle	r0, r8, lsl #4
   27824:	strbmi	r4, [r0], -r9, asr #12
   27828:	blx	fe4e5818 <__read_chk@plt+0xfe4de2ec>
   2782c:	blt	1d55dd4 <__read_chk@plt+0x1d4e8a8>
   27830:	stmdblt	lr, {r2, r5, r7, r9, ip, sp, pc}
   27834:	ldrbpl	pc, [r4], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
   27838:	movweq	pc, #32808	; 0x8028	; <UNPREDICTABLE>
   2783c:	blmi	6d64f0 <__read_chk@plt+0x6cefc4>
   27840:	movwcc	r4, #17531	; 0x447b
   27844:			; <UNDEFINED> instruction: 0xf8a7801c
   27848:	bmi	647850 <__read_chk@plt+0x640324>
   2784c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   27850:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27854:	subsmi	r9, sl, r1, lsr #22
   27858:	eorlt	sp, r3, pc, lsl r1
   2785c:	mvnshi	lr, #12386304	; 0xbd0000
   27860:	andle	r2, r1, r9, lsl #28
   27864:	tstle	r7, r0, lsr #28
   27868:	blvs	a58c4 <__read_chk@plt+0x9e398>
   2786c:	sbcsle	r2, r0, r0, lsl #28
   27870:			; <UNDEFINED> instruction: 0xd1b32e3a
   27874:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27878:	addsmi	r9, r3, #32, 22	; 0x8000
   2787c:	mrrcne	15, 3, fp, r9, cr14
   27880:	andsvc	r9, lr, r0, lsr #2
   27884:	andcs	lr, r0, #240, 14	; 0x3c00000
   27888:	ldcne	7, cr14, [fp], #816	; 0x330
   2788c:	ldcne	7, cr14, [sl, #-872]!	; 0xfffffc98
   27890:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27894:	strtmi	lr, [r6], -r6, asr #15
   27898:			; <UNDEFINED> instruction: 0xf7dfe7bb
   2789c:	svclt	0x0000e89c
   278a0:	andeq	pc, r3, r2, lsr #1
   278a4:	andeq	r0, r0, r0, asr r7
   278a8:	andeq	r0, r4, r8, asr r9
   278ac:	strdeq	lr, [r3], -r2
   278b0:	svcmi	0x00f0e92d
   278b4:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   278b8:	movwcs	r8, #2820	; 0xb04
   278bc:	pkhbtmi	r4, fp, ip, lsl #25
   278c0:	ldrmi	r2, [r9], -r0, lsr #4
   278c4:	sfmmi	f7, 1, [ip, #692]	; 0x2b4
   278c8:	rsbmi	pc, r4, sp, lsl #4
   278cc:	cfldr32mi	mvfx9, [r9, #12]
   278d0:	stmdbpl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   278d4:			; <UNDEFINED> instruction: 0xf8cd6824
   278d8:			; <UNDEFINED> instruction: 0xf04f4484
   278dc:			; <UNDEFINED> instruction: 0xf8cd0400
   278e0:			; <UNDEFINED> instruction: 0xf7de3460
   278e4:	blmi	fe5631a4 <__read_chk@plt+0xfe55bc78>
   278e8:	mcr	4, 0, r4, cr9, cr11, {3}
   278ec:	blmi	fe4f6134 <__read_chk@plt+0xfe4eec08>
   278f0:	mcr	4, 0, r4, cr9, cr11, {3}
   278f4:	mul	r4, r0, sl
   278f8:			; <UNDEFINED> instruction: 0x46594891
   278fc:			; <UNDEFINED> instruction: 0xf7f94478
   27900:	ldrbmi	pc, [r8], -pc, lsl #30	; <UNPREDICTABLE>
   27904:	stcl	7, cr15, [r6, #-888]	; 0xfffffc88
   27908:			; <UNDEFINED> instruction: 0xf0402800
   2790c:			; <UNDEFINED> instruction: 0x465880bc
   27910:	b	fe465894 <__read_chk@plt+0xfe45e368>
   27914:	stmdacs	r0, {r0, r2, r9, sl, lr}
   27918:	adcshi	pc, r5, r0, asr #32
   2791c:	stcge	8, cr4, [r5], {137}	; 0x89
   27920:	ldrbmi	sl, [r9], -r4, lsl #30
   27924:	mrcge	4, 0, r4, cr6, cr8, {3}
   27928:			; <UNDEFINED> instruction: 0xf8c46425
   2792c:			; <UNDEFINED> instruction: 0xf8c46448
   27930:			; <UNDEFINED> instruction: 0xf7f96444
   27934:			; <UNDEFINED> instruction: 0x4620fef5
   27938:			; <UNDEFINED> instruction: 0x4659463a
   2793c:	blx	feb6592e <__read_chk@plt+0xfeb5e402>
   27940:	sbcsle	r2, r9, r0, lsl #16
   27944:			; <UNDEFINED> instruction: 0xf7f96820
   27948:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2794c:	stfvsd	f5, [r3], #-848	; 0xfffffcb0
   27950:	blcc	93e84 <__read_chk@plt+0x8c958>
   27954:			; <UNDEFINED> instruction: 0xf8546423
   27958:			; <UNDEFINED> instruction: 0xf8442023
   2795c:			; <UNDEFINED> instruction: 0xf8c45023
   27960:			; <UNDEFINED> instruction: 0xf8c42448
   27964:	ldmdami	r8!, {r2, r6, sl, sp}^
   27968:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
   2796c:	mrc2	7, 6, pc, cr8, cr9, {7}
   27970:	sbcle	r2, r1, r0, lsl #16
   27974:			; <UNDEFINED> instruction: 0xf88d2300
   27978:	blmi	1d34b00 <__read_chk@plt+0x1d2d5d4>
   2797c:	strvs	pc, [ip, #1293]	; 0x50d
   27980:			; <UNDEFINED> instruction: 0x960046da
   27984:	mcr	4, 0, r4, cr8, cr11, {3}
   27988:	blmi	1c761d0 <__read_chk@plt+0x1c6eca4>
   2798c:	movwls	r4, #9339	; 0x247b
   27990:	bls	5f9b4 <__read_chk@plt+0x58488>
   27994:	eorvc	r2, fp, r0, lsl #6
   27998:			; <UNDEFINED> instruction: 0xf8c46423
   2799c:			; <UNDEFINED> instruction: 0xf8c42448
   279a0:	ldrtmi	r2, [sl], -r4, asr #8
   279a4:			; <UNDEFINED> instruction: 0x46204651
   279a8:	blx	1de599a <__read_chk@plt+0x1dde46e>
   279ac:	rsble	r2, r8, r0, lsl #16
   279b0:	mrc	6, 0, r4, cr8, cr1, {2}
   279b4:			; <UNDEFINED> instruction: 0xf7f90a10
   279b8:			; <UNDEFINED> instruction: 0x4650feb3
   279bc:	ldm	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   279c0:	pkhtbmi	r4, r0, r1, asr #12
   279c4:	svc	0x00e2f7de
   279c8:	svceq	0x005bf1b8
   279cc:			; <UNDEFINED> instruction: 0xf8d4d06f
   279d0:	vhadd.s8	<illegal reg q4.5>, <illegal reg q6.5>, q0
   279d4:	blne	16f87ec <__read_chk@plt+0x16f12c0>
   279d8:	andeq	pc, r1, #1073741826	; 0x40000002
   279dc:	bicsle	r4, r8, #805306377	; 0x30000009
   279e0:			; <UNDEFINED> instruction: 0xf7f96820
   279e4:			; <UNDEFINED> instruction: 0xf1a0fdb1
   279e8:	blcs	a8610 <__read_chk@plt+0xa10e4>
   279ec:	blmi	169dd38 <__read_chk@plt+0x169680c>
   279f0:	ldrmi	r4, [r8], #-1147	; 0xfffffb85
   279f4:	addscc	pc, r8, #144, 16	; 0x900000
   279f8:	svclt	0x00082b00
   279fc:			; <UNDEFINED> instruction: 0xf1b9233f
   27a00:			; <UNDEFINED> instruction: 0xf8050f02
   27a04:	stmible	r4, {r0, r8, r9, fp, ip, sp}^
   27a08:			; <UNDEFINED> instruction: 0xf1a94b53
   27a0c:	bmi	14e9e20 <__read_chk@plt+0x14e28f4>
   27a10:	bvc	fe463238 <__read_chk@plt+0xfe45bd0c>
   27a14:	b	13f8c08 <__read_chk@plt+0x13f16dc>
   27a18:	ldrbtmi	r0, [sl], #-2393	; 0xfffff6a7
   27a1c:	bge	20c228 <__read_chk@plt+0x204cfc>
   27a20:	bl	b94b4 <__read_chk@plt+0xb1f88>
   27a24:	ldrmi	r0, [r8], r9, asr #19
   27a28:	cdpcs	0, 0, cr14, cr2, cr9, {0}
   27a2c:	cmpcs	r2, #12, 30	; 0x30
   27a30:	rsbvc	r2, fp, r3, asr #6
   27a34:			; <UNDEFINED> instruction: 0xf10b3502
   27a38:	ldrbmi	r0, [r9, #2824]	; 0xb08
   27a3c:			; <UNDEFINED> instruction: 0xf8dbd01e
   27a40:			; <UNDEFINED> instruction: 0xf7f90004
   27a44:	cdpne	13, 8, cr15, cr3, cr1, {4}
   27a48:	blcs	f9268 <__read_chk@plt+0xf1d3c>
   27a4c:	bl	25de20 <__read_chk@plt+0x2568f4>
   27a50:			; <UNDEFINED> instruction: 0xf8db0300
   27a54:			; <UNDEFINED> instruction: 0xf8930008
   27a58:	svccs	0x00007298
   27a5c:	ldrcs	fp, [pc, -r8, lsl #30]!
   27a60:	ldc2l	7, cr15, [r2, #-996]!	; 0xfffffc1c
   27a64:	svcne	0x0083702f
   27a68:	ldmle	lr, {r0, r8, r9, fp, sp}^
   27a6c:	ldrmi	r9, [r8], #-2817	; 0xfffff4ff
   27a70:	addscc	pc, r8, #144, 16	; 0x900000
   27a74:	svclt	0x00082b00
   27a78:			; <UNDEFINED> instruction: 0xe7da233f
   27a7c:	bvc	fe4632e4 <__read_chk@plt+0xfe45bdb8>
   27a80:	ldrbmi	lr, [r3], r7, lsl #15
   27a84:			; <UNDEFINED> instruction: 0xf89de738
   27a88:	blcs	34c10 <__read_chk@plt+0x2d6e4>
   27a8c:	bmi	d5bfa8 <__read_chk@plt+0xd54a7c>
   27a90:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   27a94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27a98:	strcc	pc, [r4], #2269	; 0x8dd
   27a9c:	qdaddle	r4, sl, r5
   27aa0:	vhadd.s8	d2, d13, d0
   27aa4:	ldc	13, cr4, [sp], #560	; 0x230
   27aa8:	pop	{r2, r8, r9, fp, pc}
   27aac:	stmdals	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27ab0:			; <UNDEFINED> instruction: 0xf7f94651
   27ab4:	mrc	14, 0, APSR_nzcv, cr9, cr5, {1}
   27ab8:	vmov	r6, s18
   27abc:	mul	sp, r0, sl
   27ac0:			; <UNDEFINED> instruction: 0x46304651
   27ac4:	mcr2	7, 1, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
   27ac8:			; <UNDEFINED> instruction: 0x4651463a
   27acc:			; <UNDEFINED> instruction: 0xf7fa4620
   27ad0:	orrlt	pc, r0, r3, ror #21
   27ad4:			; <UNDEFINED> instruction: 0x46404651
   27ad8:	mcr2	7, 1, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
   27adc:			; <UNDEFINED> instruction: 0x4651463a
   27ae0:			; <UNDEFINED> instruction: 0xf7fa4620
   27ae4:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   27ae8:	ldmdami	lr, {r1, r3, r5, r6, r7, r8, ip, lr, pc}
   27aec:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   27af0:	mrc2	7, 0, pc, cr6, cr9, {7}
   27af4:	stcvs	7, cr14, [r3], #-428	; 0xfffffe54
   27af8:	blcc	9402c <__read_chk@plt+0x8cb00>
   27afc:			; <UNDEFINED> instruction: 0xf8546423
   27b00:			; <UNDEFINED> instruction: 0xf8442023
   27b04:			; <UNDEFINED> instruction: 0xf8c40023
   27b08:			; <UNDEFINED> instruction: 0xf8c42448
   27b0c:	ldmdami	r6, {r2, r6, sl, sp}
   27b10:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   27b14:	mcr2	7, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   27b18:	blls	121abc <__read_chk@plt+0x11a590>
   27b1c:	orrvs	pc, ip, sp, lsl #10
   27b20:			; <UNDEFINED> instruction: 0xf5032224
   27b24:			; <UNDEFINED> instruction: 0xf7df60b0
   27b28:			; <UNDEFINED> instruction: 0xe7b0eb9e
   27b2c:	svc	0x0052f7de
   27b30:	andeq	r0, r0, r0, asr r7
   27b34:	andeq	lr, r3, r0, ror pc
   27b38:	andeq	r7, r2, r8, lsr #8
   27b3c:	andeq	r2, r2, r0, lsl #22
   27b40:	andeq	r7, r2, r4, lsl #8
   27b44:	andeq	pc, r1, r0, asr #25
   27b48:	muleq	r2, sl, r3
   27b4c:	andeq	r2, r2, ip, ror #20
   27b50:	andeq	r7, r2, ip, ror r3
   27b54:	andeq	r7, r2, ip, asr #16
   27b58:	andeq	r7, r2, r8, lsr #16
   27b5c:	andeq	r7, r2, r2, lsr #16
   27b60:	andeq	lr, r3, lr, lsr #27
   27b64:	andeq	r7, r2, lr, lsr #4
   27b68:	andeq	r7, r2, r2, lsl #4
   27b6c:	blmi	4f939c <__read_chk@plt+0x4f1e70>
   27b70:			; <UNDEFINED> instruction: 0x4605b530
   27b74:	bmi	4b93bc <__read_chk@plt+0x4b1e90>
   27b78:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   27b7c:	ldmpl	r3, {r0, r3, r5, r6, r9, sl, lr}^
   27b80:	movwls	r6, #6171	; 0x181b
   27b84:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27b88:	blx	5e5b7a <__read_chk@plt+0x5de64e>
   27b8c:	strmi	fp, [r4], -r8, asr #2
   27b90:	strtmi	r4, [r1], -r8, lsr #12
   27b94:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   27b98:	strtmi	r4, [r0], -r3, lsl #12
   27b9c:			; <UNDEFINED> instruction: 0xf7df9300
   27ba0:	bmi	2623a8 <__read_chk@plt+0x25ae7c>
   27ba4:	ldrbtmi	r4, [sl], #-2821	; 0xfffff4fb
   27ba8:	ldmpl	r3, {fp, ip, pc}^
   27bac:	blls	81c1c <__read_chk@plt+0x7a6f0>
   27bb0:	qaddle	r4, sl, r1
   27bb4:	ldclt	0, cr11, [r0, #-12]!
   27bb8:	svc	0x000cf7de
   27bbc:	andeq	r0, r0, r0, asr r7
   27bc0:	andeq	lr, r3, r6, asr #25
   27bc4:	muleq	r3, sl, ip
   27bc8:	svcmi	0x00f0e92d
   27bcc:	cdpmi	6, 5, cr4, cr8, cr0, {4}
   27bd0:	ldclmi	0, cr11, [r8, #-532]	; 0xfffffdec
   27bd4:	ldrbtmi	r4, [lr], #-1547	; 0xfffff9f5
   27bd8:			; <UNDEFINED> instruction: 0xf8df4857
   27bdc:	strmi	r9, [ip], -r0, ror #2
   27be0:	ldrbtmi	r5, [r8], #-2421	; 0xfffff68b
   27be4:	tstcs	r1, r6, lsl #4
   27be8:	strls	r6, [r3, #-2093]	; 0xfffff7d3
   27bec:	streq	pc, [r0, #-79]	; 0xffffffb1
   27bf0:			; <UNDEFINED> instruction: 0xf7df44f9
   27bf4:	blmi	14e2144 <__read_chk@plt+0x14dac18>
   27bf8:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
   27bfc:	bl	24c808 <__read_chk@plt+0x2452dc>
   27c00:			; <UNDEFINED> instruction: 0xf8930307
   27c04:	blcs	3520c <__read_chk@plt+0x2dce0>
   27c08:	blcs	1b9bd1c <__read_chk@plt+0x1b947f0>
   27c0c:	streq	pc, [r1, -r7, lsl #2]
   27c10:	strbmi	sp, [fp], #-3133	; 0xfffff3c3
   27c14:	adcne	pc, r4, #9633792	; 0x930000
   27c18:	movweq	pc, #33185	; 0x81a1	; <UNPREDICTABLE>
   27c1c:	ldmdale	r6!, {r1, r8, r9, fp, sp}
   27c20:			; <UNDEFINED> instruction: 0xf04f2f23
   27c24:			; <UNDEFINED> instruction: 0xf04f0606
   27c28:	ldrtmi	r0, [r2], r7, lsl #22
   27c2c:	stmdale	r6, {r0, r2, r4, r5, r9, sl, lr}
   27c30:	adcsvs	pc, r0, r8, lsl #10
   27c34:	sfmpl	f7, 1, [r1], {8}
   27c38:	blcs	3f34c <__read_chk@plt+0x37e20>
   27c3c:	stmdbcs	sl, {r0, r3, r6, r8, ip, lr, pc}
   27c40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   27c44:	ldmdble	r9!, {r1, r8, r9, ip, pc}
   27c48:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
   27c4c:	tstcs	r1, lr, lsr sl
   27c50:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   27c54:	stc	7, cr15, [r2], #-888	; 0xfffffc88
   27c58:	ldrbmi	sl, [r9], -r2, lsl #20
   27c5c:	andcs	r4, r2, r3, lsr #12
   27c60:			; <UNDEFINED> instruction: 0xf7fa9200
   27c64:	bls	66d70 <__read_chk@plt+0x5f844>
   27c68:	strtmi	r4, [r9], -r3, lsr #12
   27c6c:			; <UNDEFINED> instruction: 0xf7fa2003
   27c70:	bls	66d64 <__read_chk@plt+0x5f838>
   27c74:	ldrbmi	r4, [r1], -r3, lsr #12
   27c78:			; <UNDEFINED> instruction: 0xf7fa2004
   27c7c:			; <UNDEFINED> instruction: 0x4623fc35
   27c80:	ldrtmi	r9, [r1], -r0, lsl #20
   27c84:			; <UNDEFINED> instruction: 0xf7fa2005
   27c88:	blls	e6d4c <__read_chk@plt+0xdf820>
   27c8c:	svccs	0x0023b98b
   27c90:			; <UNDEFINED> instruction: 0x4621d9b5
   27c94:			; <UNDEFINED> instruction: 0xf7df200a
   27c98:	bmi	b62088 <__read_chk@plt+0xb5ab5c>
   27c9c:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   27ca0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27ca4:	subsmi	r9, sl, r3, lsl #22
   27ca8:	andcs	sp, r0, pc, lsr r1
   27cac:	pop	{r0, r2, ip, sp, pc}
   27cb0:	qsub8mi	r8, r1, r0
   27cb4:			; <UNDEFINED> instruction: 0xf7df205d
   27cb8:	strb	lr, [r8, sl, ror #17]!
   27cbc:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
   27cc0:	orreq	lr, r1, r3, lsl #22
   27cc4:	eorscc	pc, r4, #13697024	; 0xd10000
   27cc8:			; <UNDEFINED> instruction: 0xd1bf2b00
   27ccc:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   27cd0:	svccs	0x0023e7bc
   27cd4:			; <UNDEFINED> instruction: 0xf81cd0b3
   27cd8:			; <UNDEFINED> instruction: 0xf1bee007
   27cdc:	adcle	r0, lr, r0, lsl #30
   27ce0:	fstmiaxle	ip!, {d2-d55}	;@ Deprecated
   27ce4:			; <UNDEFINED> instruction: 0xf1be9a01
   27ce8:	ldrmi	r0, [r3], #-3949	; 0xfffff093
   27cec:	adccc	pc, r4, #9633792	; 0x930000
   27cf0:	ldrbtmi	sp, [r2], #-3237	; 0xfffff35b
   27cf4:	adccs	pc, r4, #9568256	; 0x920000
   27cf8:	mvfeqdp	f7, f2
   27cfc:	svceq	0x0001f1be
   27d00:	blcc	ddf7c <__read_chk@plt+0xd6a50>
   27d04:	ldmle	sl, {r0, r1, r8, r9, fp, sp}
   27d08:			; <UNDEFINED> instruction: 0xf003e8df
   27d0c:	stmdbeq	ip, {r2, r9}
   27d10:			; <UNDEFINED> instruction: 0x465a4615
   27d14:	ldrmi	r3, [r3], r2, lsl #14
   27d18:	orrle	r2, sp, r4, lsr #30
   27d1c:	ldrmi	lr, [r6], -pc, lsl #15
   27d20:	ubfx	r4, sl, #12, #24
   27d24:			; <UNDEFINED> instruction: 0x465a4692
   27d28:			; <UNDEFINED> instruction: 0xf7dee7f4
   27d2c:	svclt	0x0000ee54
   27d30:	andeq	lr, r3, sl, ror #24
   27d34:	andeq	r0, r0, r0, asr r7
   27d38:	andeq	r7, r2, lr, lsr r1
   27d3c:	andeq	r7, r2, ip, asr #12
   27d40:	andeq	r7, r2, r2, asr #12
   27d44:	andeq	r7, r2, r2, asr #1
   27d48:	andeq	r6, r2, sl, asr #19
   27d4c:	andeq	lr, r3, r2, lsr #23
   27d50:	andeq	lr, r3, r6, ror #12
   27d54:	andeq	r7, r2, lr, lsr r0
   27d58:			; <UNDEFINED> instruction: 0x4604b570
   27d5c:	strmi	r4, [r8], -sp, lsl #12
   27d60:			; <UNDEFINED> instruction: 0x4616213a
   27d64:	bl	fe9e5ce8 <__read_chk@plt+0xfe9de7bc>
   27d68:	strmi	r2, [r1], -r0, lsl #5
   27d6c:	adcsvs	pc, r9, r4, lsl #10
   27d70:			; <UNDEFINED> instruction: 0x2100b199
   27d74:	bl	ff965cf4 <__read_chk@plt+0xff95e7c8>
   27d78:	adcsvs	pc, sl, #4, 10	; 0x1000000
   27d7c:	andcs	r4, sl, r9, lsr #12
   27d80:			; <UNDEFINED> instruction: 0xffe6f7f9
   27d84:	ldfltp	f3, [r0, #-0]
   27d88:	sbcpl	pc, sl, #4, 4	; 0x40000000
   27d8c:	blt	1db09bc <__read_chk@plt+0x1da9490>
   27d90:	andshi	r2, r6, r0
   27d94:	strbcc	pc, [r8, #2212]	; 0x8a4	; <UNPREDICTABLE>
   27d98:			; <UNDEFINED> instruction: 0xf7debd70
   27d9c:	vpadd.i8	q7, q10, q1
   27da0:	strtmi	r5, [r9], -ip, asr #5
   27da4:			; <UNDEFINED> instruction: 0xf7f92002
   27da8:	vrecps.f32	<illegal reg q7.5>, q10, <illegal reg q1.5>
   27dac:	movwcs	r5, #8906	; 0x22ca
   27db0:	rscle	r2, ip, r0, lsl #16
   27db4:	svclt	0x0000bd70
   27db8:	svcmi	0x00f0e92d
   27dbc:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27dc0:	blhi	e327c <__read_chk@plt+0xdbd50>
   27dc4:	bmi	ff8f9604 <__read_chk@plt+0xff8f20d8>
   27dc8:	ldrbtmi	r4, [sl], #-3043	; 0xfffff41d
   27dcc:	lfmvs	f7, 1, [r4, #-692]	; 0xfffffd4c
   27dd0:	andls	sl, r0, r3, lsl #30
   27dd4:	ldmpl	r3, {r3, r9, sl, lr}^
   27dd8:			; <UNDEFINED> instruction: 0xf8cd681b
   27ddc:			; <UNDEFINED> instruction: 0xf04f360c
   27de0:			; <UNDEFINED> instruction: 0xf7de0300
   27de4:	movwcs	lr, #3504	; 0xdb0
   27de8:	tstcs	r0, r1, lsl #6
   27dec:	sbcvs	pc, r0, #1325400064	; 0x4f000000
   27df0:			; <UNDEFINED> instruction: 0x460d4638
   27df4:	bl	fe965d74 <__read_chk@plt+0xfe95e848>
   27df8:	ldrtmi	r4, [r0], -r9, lsr #13
   27dfc:	mrc	7, 4, APSR_nzcv, cr12, cr14, {6}
   27e00:	stclne	6, cr4, [r0], #-16
   27e04:	stccs	0, cr13, [sl], {33}	; 0x21
   27e08:			; <UNDEFINED> instruction: 0xf7ded01f
   27e0c:	rsclt	lr, r2, #104, 30	; 0x1a0
   27e10:			; <UNDEFINED> instruction: 0xf8336803
   27e14:	vmov.i32	d19, #178	; 0x000000b2
   27e18:	stccs	3, cr3, [ip], #-256	; 0xffffff00
   27e1c:			; <UNDEFINED> instruction: 0xf043bf08
   27e20:	blcs	28a2c <__read_chk@plt+0x21500>
   27e24:	adcshi	pc, r8, r0
   27e28:	svceq	0x0000f1b9
   27e2c:	strcc	sp, [r1, #-229]	; 0xffffff1b
   27e30:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27e34:	stmible	r0!, {r0, r2, r8, sl, fp, sp}^
   27e38:			; <UNDEFINED> instruction: 0xf7de4630
   27e3c:			; <UNDEFINED> instruction: 0xf1b0ee7e
   27e40:	svclt	0x00183fff
   27e44:	mvnsle	r2, sl, lsl #16
   27e48:			; <UNDEFINED> instruction: 0xf1b94604
   27e4c:	andle	r0, r0, r0, lsl #30
   27e50:	cfstr32cs	mvfx3, [r1, #-4]
   27e54:	ldrtmi	sp, [r8], -r7, lsr #18
   27e58:			; <UNDEFINED> instruction: 0xff8cf7f9
   27e5c:	stmdale	r2!, {r2, r4, fp, sp}
   27e60:			; <UNDEFINED> instruction: 0xf010e8df
   27e64:	eorseq	r0, r4, r5, lsl r0
   27e68:	teqeq	sl, r4, lsr r0
   27e6c:	eoreq	r0, r1, r1, lsr #32
   27e70:	tsteq	r2, r1, lsr #32
   27e74:	eoreq	r0, r1, r1, lsr #32
   27e78:	eoreq	r0, r1, r4, ror r0
   27e7c:	eoreq	r0, r1, r1, lsr #32
   27e80:	eoreq	r0, r1, r1, lsr #32
   27e84:	eoreq	r0, r1, r1, lsr #32
   27e88:	eoreq	r0, r1, r1, lsr #32
   27e8c:	stcls	0, cr0, [r1, #-368]	; 0xfffffe90
   27e90:	stmdale	r8, {r1, r8, sl, fp, sp}
   27e94:	stmdbge	r3, {r8, r9, fp, ip, pc}^
   27e98:	sbcne	lr, r5, r3, lsl #22
   27e9c:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   27ea0:	strcc	fp, [r1, #-2312]	; 0xfffff6f8
   27ea4:	strcc	r9, [r1], #-1281	; 0xfffffaff
   27ea8:	bmi	feb5c52c <__read_chk@plt+0xfeb55000>
   27eac:	ldrbtmi	r4, [sl], #-2986	; 0xfffff456
   27eb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27eb4:			; <UNDEFINED> instruction: 0x360cf8dd
   27eb8:			; <UNDEFINED> instruction: 0xf040405a
   27ebc:	andcs	r8, r0, r9, asr #2
   27ec0:	lfmvs	f7, 1, [r4, #-52]	; 0xffffffcc
   27ec4:	blhi	e31c0 <__read_chk@plt+0xdbc94>
   27ec8:	svchi	0x00f0e8bd
   27ecc:			; <UNDEFINED> instruction: 0xf44f9b00
   27ed0:	smlabbcs	r0, r0, r2, r6
   27ed4:	bvc	fe1e5310 <__read_chk@plt+0xfe1ddde4>
   27ed8:	sbcvc	pc, r0, r3, lsl #10
   27edc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27ee0:	bl	be5e60 <__read_chk@plt+0xbde934>
   27ee4:			; <UNDEFINED> instruction: 0xf1039b00
   27ee8:	ldrbmi	r0, [r0], -r0, lsl #23
   27eec:	ldmda	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27ef0:			; <UNDEFINED> instruction: 0x4603b138
   27ef4:	bl	2f9844 <__read_chk@plt+0x2f2318>
   27ef8:	vst4.8	{d18-d21}, [pc], r9
   27efc:			; <UNDEFINED> instruction: 0xf7f97180
   27f00:			; <UNDEFINED> instruction: 0xf109ffff
   27f04:	strbmi	r0, [sp, #-2305]	; 0xfffff6ff
   27f08:			; <UNDEFINED> instruction: 0xf1b9d0cd
   27f0c:			; <UNDEFINED> instruction: 0xf50a0f05
   27f10:	mvnle	r7, r0, lsl #21
   27f14:			; <UNDEFINED> instruction: 0xf47f3401
   27f18:	strb	sl, [r6, r8, ror #30]
   27f1c:	mrc	7, 6, APSR_nzcv, cr14, cr14, {6}
   27f20:	andcs	sl, r0, #2146304	; 0x20c000
   27f24:	and	r6, r2, r5, lsl #16
   27f28:	andcc	pc, r2, #8, 22	; 0x2000
   27f2c:			; <UNDEFINED> instruction: 0xf8113a30
   27f30:			; <UNDEFINED> instruction: 0xf8353b01
   27f34:	streq	r0, [r0, #-19]	; 0xffffffed
   27f38:	stmdals	r0, {r1, r2, r4, r5, r6, r7, sl, ip, lr, pc}
   27f3c:	stmdbge	r3, {r1, r4, r7, r9, ip, sp, pc}^
   27f40:			; <UNDEFINED> instruction: 0xff0af7ff
   27f44:			; <UNDEFINED> instruction: 0xf47f3401
   27f48:	sbfx	sl, r0, #30, #15
   27f4c:	blvc	fe1e5388 <__read_chk@plt+0xfe1dde5c>
   27f50:	bvs	463778 <__read_chk@plt+0x45c24c>
   27f54:	strcs	lr, [r5, #-2823]	; 0xfffff4f9
   27f58:	beq	12409c <__read_chk@plt+0x11cb70>
   27f5c:			; <UNDEFINED> instruction: 0xf8dd465e
   27f60:			; <UNDEFINED> instruction: 0xf04fb000
   27f64:	ldrtmi	r0, [r0], -r1, lsl #18
   27f68:			; <UNDEFINED> instruction: 0xff04f7f9
   27f6c:	stmdacs	r8, {r0, r1, r3, fp, ip, sp}
   27f70:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   27f74:	orrvc	pc, r6, #0
   27f78:	strbmi	r4, [r9], -r0, ror #24
   27f7c:	eoreq	r0, lr, r3, asr #10
   27f80:	strbls	pc, [r4, #2251]	; 0x8cb	; <UNPREDICTABLE>
   27f84:	strvc	pc, [r0], r6, lsl #10
   27f88:	strhle	r4, [ip, #37]!	; 0x25
   27f8c:	cfmuls	mvf3, mvf8, mvf1
   27f90:			; <UNDEFINED> instruction: 0xf47f6a10
   27f94:	str	sl, [r8, sl, lsr #30]
   27f98:	svclt	0x00182c3b
   27f9c:	svclt	0x000c2c23
   27fa0:	movwcs	r2, #769	; 0x301
   27fa4:	svcge	0x0048f43f
   27fa8:	svceq	0x00fef1b9
   27fac:	bl	21dfcc <__read_chk@plt+0x216aa0>
   27fb0:			; <UNDEFINED> instruction: 0xf8032305
   27fb4:			; <UNDEFINED> instruction: 0xf1094009
   27fb8:	ldr	r0, [lr, -r1, lsl #18]
   27fbc:			; <UNDEFINED> instruction: 0x46994630
   27fc0:	ldc	7, cr15, [sl, #888]!	; 0x378
   27fc4:	svccc	0x00fff1b0
   27fc8:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   27fcc:	svcge	0x0034f47f
   27fd0:	ldcne	7, cr14, [r0, #-232]!	; 0xffffff18
   27fd4:	mcr2	7, 6, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
   27fd8:	stmdacs	r4, {r0, r2, r4, fp, ip, sp}
   27fdc:	movwge	sp, #10450	; 0x28d2
   27fe0:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   27fe4:			; <UNDEFINED> instruction: 0x47184413
   27fe8:	andeq	r0, r0, fp, asr r1
   27fec:			; <UNDEFINED> instruction: 0xffffff99
   27ff0:	andeq	r0, r0, r1, ror #2
   27ff4:			; <UNDEFINED> instruction: 0xffffff99
   27ff8:	andeq	r0, r0, fp, asr r1
   27ffc:	strbls	pc, [r2, #2187]	; 0x88b	; <UNPREDICTABLE>
   28000:			; <UNDEFINED> instruction: 0xf88be7c0
   28004:	ldr	r9, [sp, r1, asr #11]!
   28008:	strbls	pc, [r0, #2187]	; 0x88b	; <UNPREDICTABLE>
   2800c:			; <UNDEFINED> instruction: 0xf7dee7ba
   28010:			; <UNDEFINED> instruction: 0xf106ee66
   28014:			; <UNDEFINED> instruction: 0xf8d00208
   28018:	andcs	ip, r0, r0
   2801c:	blcc	c6002c <__read_chk@plt+0xc58b00>
   28020:	andcc	pc, r0, r8, lsl #22
   28024:	svccc	0x0001f812
   28028:	andsne	pc, r3, ip, lsr r8	; <UNPREDICTABLE>
   2802c:	ldrbtle	r0, [r6], #1289	; 0x509
   28030:	ldreq	pc, [ip, #2251]!	; 0x8cb
   28034:			; <UNDEFINED> instruction: 0xf7dee7a6
   28038:	ldclne	14, cr14, [r2, #328]!	; 0x148
   2803c:	ldrdgt	pc, [r0], -r0
   28040:	and	r2, r2, r0
   28044:	blx	236d0e <__read_chk@plt+0x22f7e2>
   28048:			; <UNDEFINED> instruction: 0xf8123000
   2804c:			; <UNDEFINED> instruction: 0xf83c3f01
   28050:	streq	r1, [r9, #-19]	; 0xffffffed
   28054:			; <UNDEFINED> instruction: 0xf8cbd4f6
   28058:			; <UNDEFINED> instruction: 0xe79305b8
   2805c:	mrc	7, 1, APSR_nzcv, cr14, cr14, {6}
   28060:			; <UNDEFINED> instruction: 0xf8d01d72
   28064:	andcs	ip, r0, r0
   28068:	blcc	c60078 <__read_chk@plt+0xc58b4c>
   2806c:	andcc	pc, r0, r8, lsl #22
   28070:	svccc	0x0001f812
   28074:	andsne	pc, r3, ip, lsr r8	; <UNPREDICTABLE>
   28078:	ldrbtle	r0, [r6], #1289	; 0x509
   2807c:	ldreq	pc, [r4, #2251]!	; 0x8cb
   28080:			; <UNDEFINED> instruction: 0xf88be780
   28084:			; <UNDEFINED> instruction: 0xe77d95b0
   28088:	bleq	641cc <__read_chk@plt+0x5cca0>
   2808c:	beq	a41d0 <__read_chk@plt+0x9cca4>
   28090:	bvs	4638b8 <__read_chk@plt+0x45c38c>
   28094:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28098:			; <UNDEFINED> instruction: 0x46d3465e
   2809c:	ldrdge	pc, [r0], -sp
   280a0:	stmdacs	r9, {r1, r2, r3, sp, lr, pc}
   280a4:	bl	2dc4bc <__read_chk@plt+0x2d4f90>
   280a8:	strcc	r0, [r1], -r6, lsl #7
   280ac:	strhi	pc, [r4, #2243]!	; 0x8c3
   280b0:	bleq	a44e4 <__read_chk@plt+0x9cfb8>
   280b4:			; <UNDEFINED> instruction: 0xf43f455d
   280b8:	cdpcs	15, 0, cr10, cr3, cr9, {3}
   280bc:	svcge	0x0066f43f
   280c0:	andcs	lr, fp, r7, lsl #22
   280c4:	mrc2	7, 2, pc, cr6, cr9, {7}
   280c8:	mvnle	r2, r8, lsl #16
   280cc:	orreq	lr, r6, #10240	; 0x2800
   280d0:			; <UNDEFINED> instruction: 0xf8c33601
   280d4:	strb	r9, [fp, r4, lsr #11]!
   280d8:	beq	6421c <__read_chk@plt+0x5ccf0>
   280dc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   280e0:	bvs	463908 <__read_chk@plt+0x45c3dc>
   280e4:	bleq	18e4228 <__read_chk@plt+0x18dccfc>
   280e8:			; <UNDEFINED> instruction: 0x46ca4656
   280ec:	ldrdls	pc, [r0], -sp
   280f0:	stmdacs	r4, {r0, r3, sp, lr, pc}
   280f4:			; <UNDEFINED> instruction: 0xf10ad01d
   280f8:	ldrbmi	r0, [r5, #-2561]	; 0xfffff5ff
   280fc:	svcge	0x0046f43f
   28100:			; <UNDEFINED> instruction: 0xf43f2e24
   28104:	bl	213e18 <__read_chk@plt+0x20c8ec>
   28108:			; <UNDEFINED> instruction: 0xf7f9200a
   2810c:	stmdacs	r5, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   28110:	stmdacs	r6, {r0, r3, ip, lr, pc}
   28114:	bl	29c8d0 <__read_chk@plt+0x2953a4>
   28118:			; <UNDEFINED> instruction: 0xf04f0306
   2811c:	strcc	r0, [r1], -r3, ror #4
   28120:	strcs	pc, [r0, #2179]	; 0x883
   28124:	bl	2a20c8 <__read_chk@plt+0x29ab9c>
   28128:	strcc	r0, [r1], -r6, lsl #6
   2812c:	strlt	pc, [r0, #2179]	; 0x883
   28130:	bl	2a20bc <__read_chk@plt+0x29ab90>
   28134:			; <UNDEFINED> instruction: 0xf04f0306
   28138:	strcc	r0, [r1], -r6, ror #4
   2813c:	strcs	pc, [r0, #2179]	; 0x883
   28140:			; <UNDEFINED> instruction: 0xf8cbe7d9
   28144:	ldr	sl, [sp, -r4, asr #11]
   28148:			; <UNDEFINED> instruction: 0xf8cb2300
   2814c:	ldr	r3, [r9, -r4, asr #11]
   28150:	mcrr	7, 13, pc, r0, cr14	; <UNPREDICTABLE>
   28154:	andeq	lr, r3, r6, ror sl
   28158:	andeq	r0, r0, r0, asr r7
   2815c:	muleq	r3, r2, r9
   28160:	blmi	4f9990 <__read_chk@plt+0x4f2464>
   28164:			; <UNDEFINED> instruction: 0x4605b530
   28168:	bmi	4b99b0 <__read_chk@plt+0x4b2484>
   2816c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
   28170:	ldmpl	r3, {r0, r3, r5, r6, r9, sl, lr}^
   28174:	movwls	r6, #6171	; 0x181b
   28178:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2817c:			; <UNDEFINED> instruction: 0xf81cf7fa
   28180:	strmi	fp, [r4], -r8, asr #2
   28184:	strtmi	r4, [r1], -r8, lsr #12
   28188:	mrc2	7, 0, pc, cr6, cr15, {7}
   2818c:	strtmi	r4, [r0], -r3, lsl #12
   28190:			; <UNDEFINED> instruction: 0xf7de9300
   28194:	bmi	263db4 <__read_chk@plt+0x25c888>
   28198:	ldrbtmi	r4, [sl], #-2821	; 0xfffff4fb
   2819c:	ldmpl	r3, {fp, ip, pc}^
   281a0:	blls	82210 <__read_chk@plt+0x7ace4>
   281a4:	qaddle	r4, sl, r1
   281a8:	ldclt	0, cr11, [r0, #-12]!
   281ac:	ldc	7, cr15, [r2], {222}	; 0xde
   281b0:	andeq	r0, r0, r0, asr r7
   281b4:	ldrdeq	lr, [r3], -r2
   281b8:	andeq	lr, r3, r6, lsr #13
   281bc:	blmi	6faa2c <__read_chk@plt+0x6f3500>
   281c0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   281c4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   281c8:	strbtmi	r4, [r8], -r5, lsl #12
   281cc:	movwls	r6, #6171	; 0x181b
   281d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   281d4:	blx	fe61d8 <__read_chk@plt+0xfdecac>
   281d8:	bicslt	r4, r8, r4, lsl #12
   281dc:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   281e0:			; <UNDEFINED> instruction: 0xffbef7ff
   281e4:	movweq	pc, #8240	; 0x2030	; <UNPREDICTABLE>
   281e8:	tstle	r4, r0
   281ec:			; <UNDEFINED> instruction: 0x46204911
   281f0:			; <UNDEFINED> instruction: 0xf7ff4479
   281f4:			; <UNDEFINED> instruction: 0xf030fcbb
   281f8:	andls	r0, r0, r2, lsl #6
   281fc:	bmi	3dc630 <__read_chk@plt+0x3d5104>
   28200:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   28204:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28208:	subsmi	r9, sl, r1, lsl #22
   2820c:	strtmi	sp, [r0], -r9, lsl #2
   28210:	ldclt	0, cr11, [r0, #-12]!
   28214:	eorvs	r9, r8, r0, lsl #16
   28218:			; <UNDEFINED> instruction: 0xf7ff4620
   2821c:	strcs	pc, [r0], #-2697	; 0xfffff577
   28220:			; <UNDEFINED> instruction: 0xf7dee7ed
   28224:	svclt	0x0000ebd8
   28228:	andeq	lr, r3, r0, lsl #13
   2822c:	andeq	r0, r0, r0, asr r7
   28230:	strdeq	r4, [r2], -r6
   28234:	andeq	r4, r2, r4, lsl #30
   28238:	andeq	lr, r3, lr, lsr r6
   2823c:			; <UNDEFINED> instruction: 0xf7ffb508
   28240:			; <UNDEFINED> instruction: 0xb110ffbd
   28244:			; <UNDEFINED> instruction: 0xf8802301
   28248:	cfstr32lt	mvfx3, [r8, #-772]	; 0xfffffcfc
   2824c:	svcmi	0x00f0e92d
   28250:	stc	6, cr4, [sp, #-124]!	; 0xffffff84
   28254:	strmi	r8, [r5], -r2, lsl #22
   28258:			; <UNDEFINED> instruction: 0x460e4b91
   2825c:			; <UNDEFINED> instruction: 0xf8ddb089
   28260:	andls	r8, r0, #84	; 0x54
   28264:			; <UNDEFINED> instruction: 0xf8d84a8f
   28268:	ldrbtmi	r4, [sl], #-0
   2826c:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   28270:	stmdbcs	r7, {r2, r6, r7, r8, r9, ip, sp, lr, pc}
   28274:	rsclt	r5, r2, #13828096	; 0xd30000
   28278:	blcs	562bbc <__read_chk@plt+0x55b690>
   2827c:	strmi	pc, [r7], #-964	; 0xfffffc3c
   28280:	movwls	r6, #30747	; 0x781b
   28284:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28288:	stmdale	ip!, {r0, r1, r2, r3, r4, r9, fp, sp}
   2828c:			; <UNDEFINED> instruction: 0xf002e8df
   28290:	blcs	af30f0 <__read_chk@plt+0xaebbc4>
   28294:	blcs	af7f48 <__read_chk@plt+0xaf0a1c>
   28298:	blcs	af2f4c <__read_chk@plt+0xaeba20>
   2829c:	blcs	aec350 <__read_chk@plt+0xae4e24>
   282a0:	blcs	af2f54 <__read_chk@plt+0xaeba28>
   282a4:	blcs	af2f58 <__read_chk@plt+0xaeba2c>
   282a8:	blcs	432f5c <__read_chk@plt+0x42ba30>
   282ac:	svccc	0x002b2b2b
   282b0:	svceq	0x00fcf01b
   282b4:	b	1417f1c <__read_chk@plt+0x14109f0>
   282b8:	tstle	r6, r9, lsl #22
   282bc:	blcs	2a2c00 <__read_chk@plt+0x29b6d4>
   282c0:	andeq	lr, fp, #10240	; 0x2800
   282c4:			; <UNDEFINED> instruction: 0x2180f892
   282c8:			; <UNDEFINED> instruction: 0xf8dabb22
   282cc:	adcmi	r2, r2, #180, 10	; 0x2d000000
   282d0:	addshi	pc, r8, r0, lsl #4
   282d4:	vst3.8	{d0-d2}, [r4 :128], r4
   282d8:	b	11294dc <__read_chk@plt+0x1121fb0>
   282dc:			; <UNDEFINED> instruction: 0xf04b0b0b
   282e0:			; <UNDEFINED> instruction: 0xf8c80422
   282e4:	ldmdbmi	r0!, {lr}^
   282e8:			; <UNDEFINED> instruction: 0x46284632
   282ec:			; <UNDEFINED> instruction: 0xf7fb4479
   282f0:	bmi	1be76bc <__read_chk@plt+0x1be0190>
   282f4:	ldrbtmi	r4, [sl], #-2922	; 0xfffff496
   282f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   282fc:	subsmi	r9, sl, r7, lsl #22
   28300:	sbchi	pc, r6, r0, asr #32
   28304:	ldc	0, cr11, [sp], #36	; 0x24
   28308:	pop	{r1, r8, r9, fp, pc}
   2830c:	b	140c2d4 <__read_chk@plt+0x1404da8>
   28310:	ldrb	r2, [pc, r9, lsl #22]
   28314:	ldrtmi	sl, [sl], -r2, lsl #16
   28318:	strtmi	r9, [lr], #-2304	; 0xfffff700
   2831c:	beq	463b44 <__read_chk@plt+0x45c618>
   28320:	strls	r9, [r2, #-1540]	; 0xfffff9fc
   28324:	strls	r2, [r3, #-1536]	; 0xfffffa00
   28328:	blvc	ff06575c <__read_chk@plt+0xff05e230>
   2832c:	strvs	lr, [r5], -sp, asr #19
   28330:			; <UNDEFINED> instruction: 0xff70f7f8
   28334:	andcc	lr, r3, #3620864	; 0x374000
   28338:			; <UNDEFINED> instruction: 0xf10944da
   2833c:	addsmi	r0, r3, #16384	; 0x4000
   28340:	mrrcne	15, 3, fp, sl, cr15
   28344:	eorcs	r9, lr, #805306368	; 0x30000000
   28348:			; <UNDEFINED> instruction: 0xf080701a
   2834c:	mrc	0, 0, r8, cr8, cr12, {4}
   28350:			; <UNDEFINED> instruction: 0x46510a10
   28354:			; <UNDEFINED> instruction: 0xf914f7f9
   28358:			; <UNDEFINED> instruction: 0xf7de4650
   2835c:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   28360:	ldmib	sp, {r4, r5, r6, r8, ip, lr, pc}^
   28364:	addsmi	r3, r3, #805306368	; 0x30000000
   28368:	mrrcne	15, 3, fp, sl, cr15
   2836c:	eorcs	r9, lr, #805306368	; 0x30000000
   28370:			; <UNDEFINED> instruction: 0xf080701a
   28374:	ldmib	sp, {r0, r1, r2, r3, r7, pc}^
   28378:	addsmi	r2, sl, #201326592	; 0xc000000
   2837c:	blls	dd170 <__read_chk@plt+0xd5c44>
   28380:	addsmi	r9, sl, #393216	; 0x60000
   28384:			; <UNDEFINED> instruction: 0xf812d90d
   28388:	teqlt	r9, r1, lsl #24
   2838c:	tstcs	r0, r1
   28390:			; <UNDEFINED> instruction: 0xf8029006
   28394:	stmdals	r6, {r0, sl, fp, ip}
   28398:	andcc	lr, r2, #3620864	; 0x374000
   2839c:	bne	ff4b6ba8 <__read_chk@plt+0xff4af67c>
   283a0:	b	13f93e8 <__read_chk@plt+0x13f1ebc>
   283a4:	strteq	r2, [r4], #-2313	; 0xfffff6f7
   283a8:	ldrbteq	pc, [pc], #-1028	; 283b0 <__read_chk@plt+0x20e84>	; <UNPREDICTABLE>
   283ac:	vshll.u8	<illegal reg q7.5>, d15, #1
   283b0:			; <UNDEFINED> instruction: 0xf0434323
   283b4:			; <UNDEFINED> instruction: 0xf8c8031a
   283b8:	ldr	r3, [sl, r0]
   283bc:	ldrmi	r9, [r9], -r0, lsl #22
   283c0:	ldrtmi	fp, [fp], #-303	; 0xfffffed1
   283c4:	stccs	8, cr15, [r1], {19}
   283c8:	bcs	bb9c34 <__read_chk@plt+0xbb2708>
   283cc:	strcs	sp, [r0], #-45	; 0xffffffd3
   283d0:	stmdals	r0, {r0, r8, sl, ip, pc}
   283d4:	strmi	r4, [ip], -r5, lsr #12
   283d8:	strcc	lr, [r1, #-1]
   283dc:	bne	8b43e8 <__read_chk@plt+0x8acebc>
   283e0:			; <UNDEFINED> instruction: 0xf7de212e
   283e4:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   283e8:			; <UNDEFINED> instruction: 0xf8dad1f7
   283ec:			; <UNDEFINED> instruction: 0x462c25b4
   283f0:	adcmi	r9, r2, #1, 26	; 0x40
   283f4:			; <UNDEFINED> instruction: 0xf01bd92c
   283f8:	svclt	0x00180ffc
   283fc:	blcs	2a2d40 <__read_chk@plt+0x29b814>
   28400:	svcge	0x005cf43f
   28404:			; <UNDEFINED> instruction: 0x463bb137
   28408:	ldrtmi	r9, [r1], -r0, lsl #20
   2840c:			; <UNDEFINED> instruction: 0xf7f94628
   28410:			; <UNDEFINED> instruction: 0x4607fd77
   28414:	ldrtmi	r0, [r8], -r4, lsr #8
   28418:	ldrbteq	pc, [pc], #-1028	; 28420 <__read_chk@plt+0x20ef4>	; <UNPREDICTABLE>
   2841c:	streq	lr, [fp], #-2628	; 0xfffff5bc
   28420:	ldreq	pc, [pc], #-68	; 28428 <__read_chk@plt+0x20efc>
   28424:	andmi	pc, r0, r8, asr #17
   28428:	strteq	lr, [r4], #-1891	; 0xfffff89d
   2842c:	b	114ec34 <__read_chk@plt+0x1147708>
   28430:	ldrtmi	r2, [fp], -r9, lsl #8
   28434:			; <UNDEFINED> instruction: 0xf0444631
   28438:			; <UNDEFINED> instruction: 0xf7f90405
   2843c:			; <UNDEFINED> instruction: 0xf8c8fd61
   28440:	ldrb	r4, [r6, -r0]
   28444:			; <UNDEFINED> instruction: 0xf81a4482
   28448:	blcs	bb7454 <__read_chk@plt+0xbaff28>
   2844c:	ldr	sp, [r2, r9, lsl #3]
   28450:			; <UNDEFINED> instruction: 0x463bb137
   28454:	ldrtmi	r9, [r1], -r0, lsl #20
   28458:			; <UNDEFINED> instruction: 0xf7f94628
   2845c:			; <UNDEFINED> instruction: 0x4607fd51
   28460:	ldrtmi	r0, [r8], -r4, lsr #8
   28464:	ldrbteq	pc, [pc], #-1028	; 2846c <__read_chk@plt+0x20f40>	; <UNPREDICTABLE>
   28468:	stmdbcs	r9, {r2, r6, r9, fp, sp, lr, pc}
   2846c:	movweq	pc, #53321	; 0xd049	; <UNPREDICTABLE>
   28470:	andcc	pc, r0, r8, asr #17
   28474:	movwcs	lr, #1853	; 0x73d
   28478:	ldmib	sp, {r0, r1, r4, ip, sp, lr}^
   2847c:	stmdals	r6, {r1, r9, ip, sp}
   28480:	ldrmi	r1, [r8], #-2771	; 0xfffff52d
   28484:	cdp	7, 1, cr14, cr8, cr13, {4}
   28488:			; <UNDEFINED> instruction: 0xf7f90a10
   2848c:	smmul	lr, r3, sl
   28490:	b	fe866410 <__read_chk@plt+0xfe85eee4>
   28494:	beq	463cfc <__read_chk@plt+0x45c7d0>
   28498:	blx	366484 <__read_chk@plt+0x35ef58>
   2849c:	svclt	0x0000e76b
   284a0:	andeq	r0, r0, r0, asr r7
   284a4:	ldrdeq	lr, [r3], -r6
   284a8:	andeq	r6, r2, r0, lsr #20
   284ac:	andeq	lr, r3, sl, asr #10
   284b0:	blmi	feebaf9c <__read_chk@plt+0xfeeb3a70>
   284b4:	push	{r1, r3, r4, r5, r6, sl, lr}
   284b8:			; <UNDEFINED> instruction: 0xb0914ff0
   284bc:			; <UNDEFINED> instruction: 0xf1004fb8
   284c0:	ldmpl	r3, {r3, sl}^
   284c4:	stmibvc	r4, {r8, sl, ip, sp, lr, pc}^
   284c8:	sbcsge	pc, r8, #14614528	; 0xdf0000
   284cc:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   284d0:			; <UNDEFINED> instruction: 0xf04f930f
   284d4:			; <UNDEFINED> instruction: 0xf5070300
   284d8:	ldrbtmi	r7, [sl], #1861	; 0x745
   284dc:	strmi	r4, [sp], -r6, lsl #12
   284e0:	stclt	8, cr15, [r8], {52}	; 0x34
   284e4:	svceq	0x0000f1bb
   284e8:	ldm	r7, {r0, r2, r3, r5, ip, lr, pc}
   284ec:			; <UNDEFINED> instruction: 0xf10d0007
   284f0:	strbmi	r0, [r3], -ip, lsl #16
   284f4:			; <UNDEFINED> instruction: 0xf10dc303
   284f8:	andshi	r0, sl, r6, lsl r0
   284fc:	eorcs	r2, r5, #0, 2
   28500:	ldmda	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28504:	svceq	0x0002f1bb
   28508:			; <UNDEFINED> instruction: 0xf04f4658
   2850c:	strbmi	r0, [r2], -pc, lsr #6
   28510:	rscshi	pc, r1, r0
   28514:	svceq	0x000af1bb
   28518:	rschi	pc, r7, r0, asr #32
   2851c:			; <UNDEFINED> instruction: 0xf7dd4621
   28520:			; <UNDEFINED> instruction: 0xf834eec4
   28524:	blt	16f7544 <__read_chk@plt+0x16f0018>
   28528:	blcs	d94f9c <__read_chk@plt+0xd8da70>
   2852c:	sbcshi	pc, r5, r0
   28530:			; <UNDEFINED> instruction: 0x21014a9d
   28534:	strtmi	r9, [r8], -r0, lsl #6
   28538:			; <UNDEFINED> instruction: 0x4643447a
   2853c:	svc	0x00aef7dd
   28540:	strmi	r3, [r1, #1152]!	; 0x480
   28544:	ldmmi	r9, {r2, r3, r6, r7, r8, ip, lr, pc}
   28548:	andcs	r4, r6, #45088768	; 0x2b00000
   2854c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   28550:			; <UNDEFINED> instruction: 0xf7de4f97
   28554:			; <UNDEFINED> instruction: 0xf506eca2
   28558:	ldrbtmi	r6, [pc], #-2176	; 28560 <__read_chk@plt+0x21034>
   2855c:			; <UNDEFINED> instruction: 0xf8944634
   28560:	cmplt	r3, r0, lsl #3
   28564:	bicvc	pc, r0, #4, 10	; 0x1000000
   28568:			; <UNDEFINED> instruction: 0xf504463a
   2856c:	smlabbcs	r1, r0, r4, r7
   28570:			; <UNDEFINED> instruction: 0xf7dd4628
   28574:	strbmi	lr, [r4, #-3988]	; 0xfffff06c
   28578:			; <UNDEFINED> instruction: 0x4629d1f1
   2857c:			; <UNDEFINED> instruction: 0xf7de200a
   28580:	stmmi	ip, {r1, r2, r7, sl, fp, sp, lr, pc}
   28584:	andcs	r4, r2, #45088768	; 0x2b00000
   28588:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2858c:	stc	7, cr15, [r4], {222}	; 0xde
   28590:	ldrtmi	r4, [r0], -r9, lsr #12
   28594:	eorge	pc, r0, #14614528	; 0xdf0000
   28598:	blx	5e659e <__read_chk@plt+0x5df072>
   2859c:			; <UNDEFINED> instruction: 0xf8df4887
   285a0:	strtmi	r9, [fp], -r0, lsr #4
   285a4:	andshi	pc, ip, #14614528	; 0xdf0000
   285a8:	andcs	r4, r6, #120, 8	; 0x78000000
   285ac:			; <UNDEFINED> instruction: 0xf7de2101
   285b0:	vfma.f32	q7, q3, q10
   285b4:	vqshl.s8	<illegal reg q2.5>, <illegal reg q15.5>, q3
   285b8:	ldrbtmi	r5, [sl], #1955	; 0x7a3
   285bc:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   285c0:	blcs	18e05d8 <__read_chk@plt+0x18d90ac>
   285c4:	addhi	pc, r2, r0
   285c8:	andle	r4, lr, r7, lsr #5
   285cc:	svccc	0x0001f814
   285d0:	blcs	1914b44 <__read_chk@plt+0x190d618>
   285d4:	blcs	19dc7a8 <__read_chk@plt+0x19d527c>
   285d8:			; <UNDEFINED> instruction: 0x462bd1f3
   285dc:	tstcs	r1, r5, lsl #4
   285e0:			; <UNDEFINED> instruction: 0xf7de4648
   285e4:	adcmi	lr, r7, #23040	; 0x5a00
   285e8:			; <UNDEFINED> instruction: 0x4629d1f0
   285ec:			; <UNDEFINED> instruction: 0xf7de200a
   285f0:			; <UNDEFINED> instruction: 0xf8d6ec4e
   285f4:			; <UNDEFINED> instruction: 0xf8d625b8
   285f8:			; <UNDEFINED> instruction: 0x210145bc
   285fc:	ldrcc	pc, [r4, #2262]!	; 0x8d6
   28600:	stmib	sp, {r3, r5, r9, sl, lr}^
   28604:	bmi	1c3160c <__read_chk@plt+0x1c2a0e0>
   28608:			; <UNDEFINED> instruction: 0xf7dd447a
   2860c:			; <UNDEFINED> instruction: 0xf896ef48
   28610:	blcs	35cd8 <__read_chk@plt+0x2e7ac>
   28614:	addshi	pc, r8, r0, asr #32
   28618:	strbcc	pc, [r0, #2198]	; 0x896	; <UNPREDICTABLE>
   2861c:			; <UNDEFINED> instruction: 0xf0402b00
   28620:			; <UNDEFINED> instruction: 0xf896808b
   28624:	blcs	35d30 <__read_chk@plt+0x2e804>
   28628:			; <UNDEFINED> instruction: 0xf896d17e
   2862c:	blcs	35d3c <__read_chk@plt+0x2e810>
   28630:			; <UNDEFINED> instruction: 0xf8d6d167
   28634:	stmdbcs	r2, {r2, r6, r7, r8, sl, ip}
   28638:	stmdbcs	r3, {r1, r2, r3, r5, r6, ip, lr, pc}
   2863c:	addshi	pc, r3, r0
   28640:			; <UNDEFINED> instruction: 0xf0002901
   28644:	strtmi	r8, [r9], -r9, lsl #1
   28648:			; <UNDEFINED> instruction: 0xf7de200a
   2864c:			; <UNDEFINED> instruction: 0xf8b6ec20
   28650:	movtlt	r4, #17864	; 0x45c8
   28654:			; <UNDEFINED> instruction: 0xf10d4b5d
   28658:	ldrbtmi	r0, [fp], #-2060	; 0xfffff7f4
   2865c:			; <UNDEFINED> instruction: 0xf5034647
   28660:	ldm	r3, {r0, r2, r6, r8, r9, ip, sp, lr}
   28664:	strgt	r0, [r3, -r7]
   28668:	andseq	pc, r6, sp, lsl #2
   2866c:	tstcs	r0, sl, lsr r0
   28670:			; <UNDEFINED> instruction: 0xf7dd2225
   28674:	stccs	15, cr14, [r2], {102}	; 0x66
   28678:			; <UNDEFINED> instruction: 0xf04f4620
   2867c:	strbmi	r0, [r2], -pc, lsr #6
   28680:	stccs	0, cr13, [sl], {121}	; 0x79
   28684:			; <UNDEFINED> instruction: 0xf506d17e
   28688:			; <UNDEFINED> instruction: 0xf7dd61ba
   2868c:			; <UNDEFINED> instruction: 0xf8b6ee0e
   28690:	bmi	13f9dc0 <__read_chk@plt+0x13f2894>
   28694:	strbmi	fp, [r3], -r4, ror #20
   28698:	adclt	r4, r4, #40, 12	; 0x2800000
   2869c:	tstcs	r1, sl, ror r4
   286a0:			; <UNDEFINED> instruction: 0xf7dd9400
   286a4:	bmi	132429c <__read_chk@plt+0x131cd70>
   286a8:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
   286ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   286b0:	subsmi	r9, sl, pc, lsl #22
   286b4:	andcs	sp, r0, sp, ror #2
   286b8:	pop	{r0, r4, ip, sp, pc}
   286bc:	qsub8mi	r8, fp, r0
   286c0:	tstcs	r1, r6, lsl #4
   286c4:			; <UNDEFINED> instruction: 0xf7de4650
   286c8:	ldrb	lr, [sp, -r8, ror #23]!
   286cc:	andcs	r4, r5, #45088768	; 0x2b00000
   286d0:	strbmi	r2, [r0], -r1, lsl #2
   286d4:	bl	ff866654 <__read_chk@plt+0xff85f128>
   286d8:	bmi	10224b8 <__read_chk@plt+0x101af8c>
   286dc:	tstcs	r1, r3, asr #12
   286e0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   286e4:	mrc	7, 6, APSR_nzcv, cr10, cr13, {6}
   286e8:	tstcs	r0, sl, lsr #14
   286ec:	ldcl	7, cr15, [ip, #884]	; 0x374
   286f0:			; <UNDEFINED> instruction: 0x3004f8ba
   286f4:	svcne	0x0021e717
   286f8:	ldcl	7, cr15, [r6, #884]	; 0x374
   286fc:	stccc	8, cr15, [r6], {52}	; 0x34
   28700:	ldmdami	r6!, {r0, r4, r8, r9, sl, sp, lr, pc}
   28704:	strtmi	r2, [fp], -r1, lsl #2
   28708:	ldrbtmi	r2, [r8], #-518	; 0xfffffdfa
   2870c:	bl	ff16668c <__read_chk@plt+0xff15f160>
   28710:	strbne	pc, [r4, #2262]	; 0x8d6	; <UNPREDICTABLE>
   28714:	orrsle	r2, r0, r2, lsl #18
   28718:			; <UNDEFINED> instruction: 0x462b4831
   2871c:	tstcs	r1, sl, lsl #4
   28720:			; <UNDEFINED> instruction: 0xf7de4478
   28724:			; <UNDEFINED> instruction: 0xe78eebba
   28728:	strtmi	r4, [fp], -lr, lsr #16
   2872c:	tstcs	r1, r8, lsl #4
   28730:			; <UNDEFINED> instruction: 0xf7de4478
   28734:			; <UNDEFINED> instruction: 0xe778ebb2
   28738:	strtmi	r4, [fp], -fp, lsr #16
   2873c:	tstcs	r1, r7, lsl #4
   28740:			; <UNDEFINED> instruction: 0xf7de4478
   28744:	strb	lr, [ip, -sl, lsr #23]!
   28748:	strtmi	r4, [fp], -r8, lsr #16
   2874c:	tstcs	r1, r6, lsl #4
   28750:			; <UNDEFINED> instruction: 0xf7de4478
   28754:	ldrb	lr, [pc, -r2, lsr #23]
   28758:	strtmi	r4, [fp], -r5, lsr #16
   2875c:	ldrbtmi	r2, [r8], #-516	; 0xfffffdfc
   28760:	bl	fe6e66e0 <__read_chk@plt+0xfe6df1b4>
   28764:	stmdami	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   28768:	andcs	r4, ip, #45088768	; 0x2b00000
   2876c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   28770:	bl	fe4e66f0 <__read_chk@plt+0xfe4df1c4>
   28774:	vabd.s8	q7, q3, <illegal reg q11.5>
   28778:			; <UNDEFINED> instruction: 0xf7dd51cc
   2877c:			; <UNDEFINED> instruction: 0xf8b6ed96
   28780:	str	r4, [r6, sl, asr #11]
   28784:			; <UNDEFINED> instruction: 0xf7dd2100
   28788:	blmi	723dd0 <__read_chk@plt+0x71c8a4>
   2878c:	ldmhi	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   28790:			; <UNDEFINED> instruction: 0xf7dee77f
   28794:	svclt	0x0000e920
   28798:	andeq	lr, r3, ip, lsl #7
   2879c:	andeq	r0, r0, r0, asr r7
   287a0:	andeq	r6, r2, r0, ror sp
   287a4:			; <UNDEFINED> instruction: 0x0003fcbe
   287a8:	andeq	r6, r2, r0, lsl #16
   287ac:	andeq	r6, r2, r2, lsl #16
   287b0:	andeq	r6, r2, r2, asr #1
   287b4:	andeq	r6, r2, lr, asr #15
   287b8:			; <UNDEFINED> instruction: 0x0001debe
   287bc:	andeq	sp, r1, ip, lsl lr
   287c0:	andeq	r6, r2, r8, lsr #15
   287c4:	muleq	r2, lr, r7
   287c8:	andeq	r6, r2, r4, ror #14
   287cc:	andeq	r6, r2, r2, ror #23
   287d0:	andeq	r6, r2, r0, asr #14
   287d4:	muleq	r3, r6, r1
   287d8:	andeq	r6, r2, r6, asr #12
   287dc:	andeq	r6, r2, r6, lsr #13
   287e0:	andeq	r6, r2, r0, lsr #13
   287e4:	andeq	r6, r2, r4, ror r6
   287e8:	andeq	r6, r2, ip, asr r6
   287ec:	andeq	r6, r2, r4, asr #12
   287f0:	andeq	r6, r2, sl, asr r6
   287f4:	andeq	r6, r2, lr, asr r6
   287f8:	andeq	pc, r3, ip, lsl #20
   287fc:	andcs	fp, r8, r8, lsr r5
   28800:			; <UNDEFINED> instruction: 0xf7de460d
   28804:	strmi	lr, [r4], -r0, lsl #23
   28808:	blmi	2d4dd0 <__read_chk@plt+0x2cd8a4>
   2880c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   28810:	stm	r4, {r0, r4, r6, r7, r8}
   28814:	ldmda	r4, {r0, r1}^
   28818:	movwcc	r3, #7936	; 0x1f00
   2881c:	andcc	lr, r0, #68, 16	; 0x440000
   28820:	mvnsle	r2, r0, lsl #20
   28824:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   28828:	ldcl	7, cr15, [r0], #888	; 0x378
   2882c:	eorvs	r6, fp, r3, lsl #16
   28830:	svclt	0x0000e7f8
   28834:	andeq	r6, r2, r0, lsr sl
   28838:	ldrlt	fp, [r8, #-456]!	; 0xfffffe38
   2883c:	ldmda	r5, {r0, r2, r9, sl, lr}^
   28840:	cdpne	15, 5, cr3, cr10, cr0, {0}
   28844:	tstcs	r0, r5, asr #16
   28848:	mvnsle	r2, r0, lsl #18
   2884c:	tstle	sp, r1, lsl #22
   28850:	teqlt	r4, ip, ror #16
   28854:			; <UNDEFINED> instruction: 0xf8d44620
   28858:			; <UNDEFINED> instruction: 0xf7dd4944
   2885c:	stccs	12, cr14, [r0], {46}	; 0x2e
   28860:			; <UNDEFINED> instruction: 0x4628d1f8
   28864:	ldrhtmi	lr, [r8], -sp
   28868:	stclt	7, cr15, [r4], #-884	; 0xfffffc8c
   2886c:			; <UNDEFINED> instruction: 0x4770bd38
   28870:	ldmda	r3, {r0, r1, r9, sl, lr}^
   28874:	mcrrne	15, 0, r0, r2, cr0
   28878:	tstcs	r0, r3, asr #16
   2887c:	mvnsle	r2, r0, lsl #18
   28880:	svclt	0x00004770
   28884:	ldmda	r3, {r0, r1, r9, sl, lr}^
   28888:	cdpne	15, 4, cr0, cr2, cr0, {0}
   2888c:	tstcs	r0, r3, asr #16
   28890:	mvnsle	r2, r0, lsl #18
   28894:	svclt	0x00004770
   28898:	ldmda	r0, {r4, r5, r8, ip, sp, pc}^
   2889c:	blcc	784a4 <__read_chk@plt+0x70f78>
   288a0:	andcc	lr, r0, #64, 16	; 0x400000
   288a4:	mvnsle	r2, r0, lsl #20
   288a8:	svclt	0x00004770
   288ac:	mvnsmi	lr, sp, lsr #18
   288b0:	stmdavs	r4, {r7, r9, sl, lr}^
   288b4:	ldrmi	r4, [r7], -sp, lsl #12
   288b8:	ldmdblt	ip, {r1, r2, r3, r4, r9, sl, lr}
   288bc:			; <UNDEFINED> instruction: 0xf8d4e02c
   288c0:	movtlt	r4, #51524	; 0xc944
   288c4:	strtmi	r4, [r8], -r1, lsr #12
   288c8:	bl	ff566844 <__read_chk@plt+0xff55f318>
   288cc:	mvnsle	r2, r0, lsl #16
   288d0:	stmdbcs	r0, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   288d4:	blmi	831eec <__read_chk@plt+0x82a9c0>
   288d8:			; <UNDEFINED> instruction: 0xf0024639
   288dc:	ldmdahi	r8!, {r0, r1, r2, r3, r9}
   288e0:	blx	179ad6 <__read_chk@plt+0x1725aa>
   288e4:			; <UNDEFINED> instruction: 0xf853f502
   288e8:			; <UNDEFINED> instruction: 0xf5052020
   288ec:	strtmi	r7, [r5], #-128	; 0xffffff80
   288f0:			; <UNDEFINED> instruction: 0xf7de4420
   288f4:			; <UNDEFINED> instruction: 0xf8d4eade
   288f8:	vmlscs.f16	s4, s2, s0	; <UNPREDICTABLE>
   288fc:			; <UNDEFINED> instruction: 0x2601bf38
   28900:	svclt	0x00982a0f
   28904:			; <UNDEFINED> instruction: 0xf8c53201
   28908:	svclt	0x00966180
   2890c:	andcs	r2, r0, r0
   28910:	stmdbcs	r0, {r2, r6, r7, fp, ip, sp, lr, pc}^
   28914:	ldrhhi	lr, [r0, #141]!	; 0x8d
   28918:	subne	pc, r8, r0, asr #12
   2891c:	b	ffce689c <__read_chk@plt+0xffcdf370>
   28920:	lsllt	r4, r4, #12
   28924:			; <UNDEFINED> instruction: 0xf640490d
   28928:	ldrbtmi	r1, [r9], #-584	; 0xfffffdb8
   2892c:	cmpvc	r3, r1, lsl #10	; <UNPREDICTABLE>
   28930:	b	fefe68b0 <__read_chk@plt+0xfefdf384>
   28934:	vst1.8	{d20-d22}, [pc :128], r9
   28938:	strtmi	r7, [r0], -r0, lsl #5
   2893c:			; <UNDEFINED> instruction: 0xf9caf7fb
   28940:	ldrdcc	pc, [r4], -r8
   28944:	andmi	pc, r4, r8, asr #17
   28948:	stmdbcc	r4, {r2, r6, r7, fp, ip, sp, lr, pc}^
   2894c:			; <UNDEFINED> instruction: 0xf7dee7c0
   28950:	stmdavs	r0, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
   28954:	svclt	0x0000e7de
   28958:	andeq	r6, r2, ip, asr r9
   2895c:	andeq	r6, r2, r2, lsl r9
   28960:	blmi	dfb240 <__read_chk@plt+0xdf3d14>
   28964:	push	{r1, r3, r4, r5, r6, sl, lr}
   28968:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
   2896c:	pkhtbmi	r5, fp, r3, asr #17
   28970:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   28974:			; <UNDEFINED> instruction: 0xf04f9321
   28978:			; <UNDEFINED> instruction: 0xf7ff0300
   2897c:			; <UNDEFINED> instruction: 0x4607ff3f
   28980:	subsle	r2, r6, r0, lsl #16
   28984:	cdpge	13, 0, cr4, cr1, cr15, {1}
   28988:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
   2898c:	ldrbtmi	r2, [sp], #-1026	; 0xfffffbfe
   28990:	ldrsbtls	pc, [r8], pc	; <UNPREDICTABLE>
   28994:	stmpl	fp, {r0, r2, r8, sl, ip, sp, lr, pc}
   28998:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   2899c:	ldmdaeq	r8, {r3, r8, ip, sp, lr, pc}
   289a0:	ldrmi	pc, [r8, #1541]	; 0x605
   289a4:	beq	164dd4 <__read_chk@plt+0x15d8a8>
   289a8:	stccs	0, cr14, [sl], {34}	; 0x22
   289ac:	svclt	0x00084629
   289b0:	strtmi	sl, [r0], -r3, lsl #20
   289b4:	andcs	fp, r0, #24, 30	; 0x60
   289b8:			; <UNDEFINED> instruction: 0xf9caf7f9
   289bc:	bllt	c4c9c4 <__read_chk@plt+0xc45498>
   289c0:	svclt	0x00182c0a
   289c4:	tstle	r1, r2, asr r6
   289c8:	andeq	pc, r6, #1073741827	; 0x40000003
   289cc:	cmppl	r4, pc, asr #8	; <UNPREDICTABLE>
   289d0:	andshi	r2, r1, r1, lsl #6
   289d4:			; <UNDEFINED> instruction: 0x46324638
   289d8:			; <UNDEFINED> instruction: 0xf8ad4649
   289dc:			; <UNDEFINED> instruction: 0xf7ff4004
   289e0:	andls	pc, r0, r5, ror #30
   289e4:	ldrcc	fp, [r4, #-2456]!	; 0xfffff668
   289e8:	andsle	r4, r6, r5, asr #10
   289ec:	stcmi	8, cr15, [r4], {85}	; 0x55
   289f0:	smlabbcs	r0, r0, r2, r2
   289f4:			; <UNDEFINED> instruction: 0xf7dd4630
   289f8:	stccs	13, cr14, [r2], {164}	; 0xa4
   289fc:	bge	dd158 <__read_chk@plt+0xd5c2c>
   28a00:	strtmi	r4, [r0], -r9, lsr #12
   28a04:			; <UNDEFINED> instruction: 0xf9a4f7f9
   28a08:	stmdacs	r0, {ip, pc}
   28a0c:			; <UNDEFINED> instruction: 0xf8cbd0dc
   28a10:	ldrtmi	r0, [r8], -r0
   28a14:			; <UNDEFINED> instruction: 0xff10f7ff
   28a18:	bmi	372620 <__read_chk@plt+0x36b0f4>
   28a1c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   28a20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28a24:	subsmi	r9, sl, r1, lsr #22
   28a28:	ldrtmi	sp, [r8], -r5, lsl #2
   28a2c:	pop	{r0, r1, r5, ip, sp, pc}
   28a30:	stmdals	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28a34:			; <UNDEFINED> instruction: 0xf7dde7eb
   28a38:	svclt	0x0000efce
   28a3c:	ldrdeq	sp, [r3], -ip
   28a40:	andeq	r0, r0, r0, asr r7
   28a44:	andeq	r6, r2, lr, lsr #17
   28a48:	andeq	pc, r3, r0, lsl #16
   28a4c:	andeq	r6, r2, sl, asr r3
   28a50:	andeq	sp, r3, r2, lsr #28
   28a54:	svcmi	0x00f0e92d
   28a58:	ldrmi	fp, [r7], -r9, lsl #1
   28a5c:	movwls	r4, #6694	; 0x1a26
   28a60:	beq	2024ba4 <__read_chk@plt+0x201d678>
   28a64:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   28a68:	vmvn.i32	d17, #851967	; 0x000cffff
   28a6c:			; <UNDEFINED> instruction: 0xf10d1a00
   28a70:	strmi	r0, [r1], ip, lsl #22
   28a74:	pkhtbmi	r5, r8, r3, asr #17
   28a78:	strcs	r2, [r0, #-1537]	; 0xfffff9ff
   28a7c:	movwls	r6, #30747	; 0x781b
   28a80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28a84:	stccc	8, cr15, [r4], {52}	; 0x34
   28a88:	blcs	d515c <__read_chk@plt+0xcdc30>
   28a8c:	stfeqd	f7, [r4], {164}	; 0xa4
   28a90:	stmdavs	r3!, {r0, r8, ip, lr, pc}
   28a94:	strbtmi	fp, [r2], -r3, ror #3
   28a98:			; <UNDEFINED> instruction: 0x46414633
   28a9c:			; <UNDEFINED> instruction: 0xf7ff4648
   28aa0:	bllt	8686bc <__read_chk@plt+0x861190>
   28aa4:	strbcc	pc, [r0, #2199]	; 0x897	; <UNPREDICTABLE>
   28aa8:	cfstr32cs	mvfx3, [r3, #-4]
   28aac:	streq	pc, [r0], #260	; 0x104
   28ab0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   28ab4:	mvnle	r4, lr, lsl r4
   28ab8:	blmi	43b304 <__read_chk@plt+0x433dd8>
   28abc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28ac0:	blls	202b30 <__read_chk@plt+0x1fb604>
   28ac4:	tstle	r5, sl, asr r0
   28ac8:	andlt	r4, r9, r8, lsr #12
   28acc:	svchi	0x00f0e8bd
   28ad0:	ldrdeq	pc, [r0], -ip
   28ad4:			; <UNDEFINED> instruction: 0xf8dc46de
   28ad8:			; <UNDEFINED> instruction: 0xf8dc1004
   28adc:			; <UNDEFINED> instruction: 0xf8dc2008
   28ae0:	ldrbmi	r3, [ip], ip
   28ae4:	andeq	lr, pc, lr, lsr #17
   28ae8:	andsge	pc, r0, sp, asr #17
   28aec:	blls	a2a40 <__read_chk@plt+0x9b514>
   28af0:			; <UNDEFINED> instruction: 0xe7e16018
   28af4:	svc	0x006ef7dd
   28af8:	ldrdeq	sp, [r3], -sl
   28afc:	andeq	r0, r0, r0, asr r7
   28b00:	andeq	sp, r3, r4, lsl #27
   28b04:	blmi	9bb3a0 <__read_chk@plt+0x9b3e74>
   28b08:	ldrblt	r4, [r0, #1146]!	; 0x47a
   28b0c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   28b10:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   28b14:			; <UNDEFINED> instruction: 0xf04f9301
   28b18:	cmplt	r0, #0, 6
   28b1c:	bicvs	pc, r9, #0, 10
   28b20:	ldmda	r3, {r2, r9, sl, lr}^
   28b24:	andcc	r2, r1, #0, 30
   28b28:	tstcs	r0, r3, asr #16
   28b2c:	mvnsle	r2, r0, lsl #18
   28b30:	ldrtmi	r4, [r1], -lr, ror #12
   28b34:			; <UNDEFINED> instruction: 0xf7ff4620
   28b38:	blls	684c4 <__read_chk@plt+0x60f98>
   28b3c:	movwlt	r4, #34309	; 0x8605
   28b40:			; <UNDEFINED> instruction: 0x46334918
   28b44:	strcs	r4, [r0], -r2, lsr #12
   28b48:			; <UNDEFINED> instruction: 0x96004479
   28b4c:			; <UNDEFINED> instruction: 0xff82f7ff
   28b50:	blls	56f78 <__read_chk@plt+0x4fa4c>
   28b54:			; <UNDEFINED> instruction: 0x4620b9b3
   28b58:	stc2l	7, cr15, [sl, #1016]!	; 0x3f8
   28b5c:	blmi	43b3ac <__read_chk@plt+0x433e80>
   28b60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28b64:	blls	82bd4 <__read_chk@plt+0x7b6a8>
   28b68:	tstle	r4, sl, asr r0
   28b6c:	andlt	r4, r3, r8, lsr #12
   28b70:			; <UNDEFINED> instruction: 0x466ebdf0
   28b74:			; <UNDEFINED> instruction: 0xf7ff4630
   28b78:	strmi	pc, [r4], -r1, lsr #22
   28b7c:	bicsle	r2, r8, r0, lsl #16
   28b80:	strmi	r9, [r5], -r0, lsl #22
   28b84:	eorsvs	r4, fp, r0, lsr #12
   28b88:	ldc2l	7, cr15, [r2, #1016]	; 0x3f8
   28b8c:			; <UNDEFINED> instruction: 0xf7ff4628
   28b90:	strcs	pc, [r0, #-3667]	; 0xfffff1ad
   28b94:			; <UNDEFINED> instruction: 0xf7dde7e2
   28b98:	svclt	0x0000ef1e
   28b9c:	andeq	sp, r3, r8, lsr sp
   28ba0:	andeq	r0, r0, r0, asr r7
   28ba4:	andeq	r6, r2, ip, lsr #3
   28ba8:	andeq	sp, r3, r0, ror #25
   28bac:	svcmi	0x00f0e92d
   28bb0:	ldcls	0, cr11, [r2], {137}	; 0x89
   28bb4:	tstls	r3, r2, lsl #6
   28bb8:	andls	r6, r7, #6684672	; 0x660000
   28bbc:	mcrcs	8, 0, r6, cr0, cr12, {0}
   28bc0:	addshi	pc, sp, r0
   28bc4:	and	r4, r4, r5, lsl #12
   28bc8:	stmdbvs	r4, {r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   28bcc:			; <UNDEFINED> instruction: 0xf0002e00
   28bd0:			; <UNDEFINED> instruction: 0x46318096
   28bd4:			; <UNDEFINED> instruction: 0xf7dd4620
   28bd8:	stmdacs	r0, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
   28bdc:	blls	dd3b4 <__read_chk@plt+0xd5e88>
   28be0:	ldmdavs	ip, {r0, r1, r2, r9, fp, ip, pc}^
   28be4:	stmdbcc	r0, {r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   28be8:	svclt	0x00182a00
   28bec:	svclt	0x009642a3
   28bf0:	movwcs	r2, #4864	; 0x1300
   28bf4:	vcgt.s8	d25, d0, d1
   28bf8:	blmi	12c8e0c <__read_chk@plt+0x12c18e0>
   28bfc:	ldrbtmi	r9, [fp], #-1
   28c00:	svcne	0x002b9305
   28c04:	blls	cd81c <__read_chk@plt+0xc62f0>
   28c08:	beq	26501c <__read_chk@plt+0x25daf0>
   28c0c:	stmdbls	r4, {r2, r7, r9, sp}
   28c10:			; <UNDEFINED> instruction: 0xf404fb02
   28c14:	movwcc	r9, #6913	; 0x1b01
   28c18:			; <UNDEFINED> instruction: 0xf5049301
   28c1c:	ldmdbne	r3!, {r7, sl, ip, sp, lr}
   28c20:	svccc	0x0004f841
   28c24:	tstls	r4, r3, lsr fp
   28c28:			; <UNDEFINED> instruction: 0xf8519905
   28c2c:	stmdbls	r3, {r0, r1, r5, ip, sp}
   28c30:	blcc	166d3c <__read_chk@plt+0x15f810>
   28c34:			; <UNDEFINED> instruction: 0xf8d69b02
   28c38:	tstls	r3, r0, asr #18
   28c3c:	ldrdhi	pc, [r4], -r3
   28c40:	svceq	0x0000f1bb
   28c44:	blx	dcdce <__read_chk@plt+0xd58a2>
   28c48:	ldrtmi	r6, [r5], -r8, lsl #6
   28c4c:			; <UNDEFINED> instruction: 0xf8d32400
   28c50:	movwls	r3, #384	; 0x180
   28c54:	ldrmi	lr, [fp, #2]!
   28c58:	subsle	r4, r5, ip, lsr r6
   28c5c:	ldrdcc	pc, [r0, r5]
   28c60:	svcls	0x00004620
   28c64:	ldrbmi	r3, [r2], -r4, lsl #11
   28c68:	blne	ff6fa574 <__read_chk@plt+0xff6f3048>
   28c6c:	streq	pc, [r1, -r4, lsl #2]
   28c70:			; <UNDEFINED> instruction: 0xf7f8d102
   28c74:			; <UNDEFINED> instruction: 0x4603fe5d
   28c78:			; <UNDEFINED> instruction: 0xddec2b00
   28c7c:	bls	8f8a0 <__read_chk@plt+0x88374>
   28c80:	svclt	0x00944293
   28c84:	movwcs	r2, #4864	; 0x1300
   28c88:	movwls	r4, #26043	; 0x65bb
   28c8c:	orrcs	sp, r4, #1097728	; 0x10c000
   28c90:	stmdbvs	r7, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
   28c94:			; <UNDEFINED> instruction: 0x46da4653
   28c98:			; <UNDEFINED> instruction: 0xf8d9469b
   28c9c:	ldrbmi	r5, [sl], -r0, lsl #3
   28ca0:			; <UNDEFINED> instruction: 0xf1099b00
   28ca4:	strbmi	r0, [r1], -r4, lsl #19
   28ca8:	bl	fed7a590 <__read_chk@plt+0xfed73064>
   28cac:	tstle	r2, r3, lsl #24
   28cb0:	mrc2	7, 1, pc, cr14, cr8, {7}
   28cb4:			; <UNDEFINED> instruction: 0xf1bc4684
   28cb8:			; <UNDEFINED> instruction: 0xf04f0f00
   28cbc:	blx	e9ad6 <__read_chk@plt+0xe25aa>
   28cc0:	strtmi	r6, [r1], -r4, lsl #28
   28cc4:			; <UNDEFINED> instruction: 0x465a4638
   28cc8:			; <UNDEFINED> instruction: 0xf8dedd0a
   28ccc:	bne	ffb752d4 <__read_chk@plt+0xffb6dda8>
   28cd0:			; <UNDEFINED> instruction: 0xf7f8d102
   28cd4:	strmi	pc, [r5], -sp, lsr #28
   28cd8:	strteq	lr, [r5], #-2612	; 0xfffff5cc
   28cdc:	ldrtmi	fp, [ip], -r8, lsr #30
   28ce0:	ldrbmi	r3, [r7, #-1793]	; 0xfffff8ff
   28ce4:	blls	1dd450 <__read_chk@plt+0x1d5f24>
   28ce8:	adcsmi	r4, ip, #228589568	; 0xda00000
   28cec:	movwcs	fp, #3884	; 0xf2c
   28cf0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   28cf4:	subsvs	r9, r4, r2, lsl #20
   28cf8:	orrle	r2, r7, r0, lsl #22
   28cfc:	strls	lr, [r1], -r0
   28d00:	andlt	r9, r9, r1, lsl #16
   28d04:	svchi	0x00f0e8bd
   28d08:	stmdals	r1, {r1, r8, r9, fp, ip, pc}
   28d0c:	andlt	pc, r4, r3, asr #17
   28d10:	pop	{r0, r3, ip, sp, pc}
   28d14:	blls	1cccdc <__read_chk@plt+0x1c57b0>
   28d18:	svclt	0x002c455c
   28d1c:			; <UNDEFINED> instruction: 0xf0032300
   28d20:	strb	r0, [r7, r1, lsl #6]!
   28d24:	andeq	r6, r2, lr, lsr r6
   28d28:	svcmi	0x00f0e92d
   28d2c:	stc	6, cr4, [sp, #-12]!
   28d30:	ldrmi	r8, [r4], -r2, lsl #22
   28d34:	vst1.8	{d20-d22}, [pc]
   28d38:	tstcs	r0, r3, lsl r2
   28d3c:	cfldr64vc	mvdx15, [pc, #-692]!	; 28a90 <__read_chk@plt+0x21564>
   28d40:	ldcge	14, cr10, [r3, #-168]	; 0xffffff58
   28d44:	strcc	lr, [r5], #-2509	; 0xfffff633
   28d48:	bleq	f65184 <__read_chk@plt+0xf5dc58>
   28d4c:	ldrtmi	r4, [r0], -ip, lsl #25
   28d50:	ldrbtmi	r4, [ip], #-2956	; 0xfffff474
   28d54:	strcs	r5, [r1], #-2275	; 0xfffff71d
   28d58:	mvnsls	r6, #1769472	; 0x1b0000
   28d5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28d60:	bl	ffbe6cdc <__read_chk@plt+0xffbdf7b0>
   28d64:	tstcs	r0, r0, asr #4
   28d68:			; <UNDEFINED> instruction: 0xf7dda81a
   28d6c:	bge	6a3d1c <__read_chk@plt+0x69c7f0>
   28d70:	andlt	pc, r0, sp, asr #17
   28d74:			; <UNDEFINED> instruction: 0x4621463b
   28d78:	andsvs	r4, r4, r8, lsr #12
   28d7c:	stc2l	7, cr15, [sl], #-1008	; 0xfffffc10
   28d80:			; <UNDEFINED> instruction: 0xf0002800
   28d84:	blge	fef8908c <__read_chk@plt+0xfef81b60>
   28d88:	andlt	pc, r0, sp, asr #17
   28d8c:	orrvc	pc, r0, pc, asr #8
   28d90:	ldrmi	r8, [r8], -sl, lsr #17
   28d94:	bcc	4645bc <__read_chk@plt+0x45d090>
   28d98:			; <UNDEFINED> instruction: 0xf7fb463b
   28d9c:	andls	pc, r7, sp, lsr #27
   28da0:			; <UNDEFINED> instruction: 0xf0002800
   28da4:	blls	20906c <__read_chk@plt+0x201b40>
   28da8:	vpadd.i8	q1, q8, <illegal reg q15.5>
   28dac:	vst4.<illegal width 64>	{d24-d27}, [pc :128], r2
   28db0:	ldrtmi	r7, [r0], -r0, lsl #2
   28db4:			; <UNDEFINED> instruction: 0xf956f7fb
   28db8:			; <UNDEFINED> instruction: 0x4629463a
   28dbc:	umaalcc	pc, lr, r0, r8	; <UNPREDICTABLE>
   28dc0:			; <UNDEFINED> instruction: 0xf0434681
   28dc4:			; <UNDEFINED> instruction: 0xf8800380
   28dc8:			; <UNDEFINED> instruction: 0xf7fd304e
   28dcc:			; <UNDEFINED> instruction: 0xf8cbf885
   28dd0:	stmdacs	r0, {}	; <UNPREDICTABLE>
   28dd4:	addshi	pc, r9, r0, asr #32
   28dd8:	strtmi	r4, [r3], -fp, ror #20
   28ddc:	strcs	r9, [r2, #-2]
   28de0:	andls	r4, r3, #2046820352	; 0x7a000000
   28de4:	tstcs	r4, r9, ror #20
   28de8:	strls	r4, [r1], #-1608	; 0xfffff9b8
   28dec:	strls	r4, [r0, #-1146]	; 0xfffffb86
   28df0:			; <UNDEFINED> instruction: 0xff84f7fc
   28df4:	andeq	pc, r0, fp, asr #17
   28df8:			; <UNDEFINED> instruction: 0xf0402800
   28dfc:	bmi	194901c <__read_chk@plt+0x1941af0>
   28e00:	blmi	1954648 <__read_chk@plt+0x194d11c>
   28e04:	beq	e65240 <__read_chk@plt+0xe5dd14>
   28e08:	svcge	0x000d447a
   28e0c:	ldmdbge	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   28e10:	orrcc	r4, r0, #144, 12	; 0x9000000
   28e14:	movwls	r9, #33033	; 0x8109
   28e18:	mrrcmi	11, 0, r9, pc, cr8	; <UNPREDICTABLE>
   28e1c:	bhi	6443c <__read_chk@plt+0x5cf10>
   28e20:	muleq	r3, r3, r8
   28e24:	blls	27a01c <__read_chk@plt+0x272af0>
   28e28:	andeq	lr, r3, r3, lsl #17
   28e2c:	ldrmi	r6, [r8, r3, lsr #16]
   28e30:	stmdacs	r0, {r4, r5, r7, sp, lr}
   28e34:	blls	19d224 <__read_chk@plt+0x195cf8>
   28e38:	ldmdavs	ip, {r0, r2, r4, r5, fp, sp, lr}^
   28e3c:	eors	fp, fp, ip, lsl r9
   28e40:	stmdbmi	r4, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   28e44:	strtmi	fp, [r1], -r4, asr #7
   28e48:			; <UNDEFINED> instruction: 0xf7dd4628
   28e4c:	stmdacs	r0, {r2, r4, r8, fp, sp, lr, pc}
   28e50:			; <UNDEFINED> instruction: 0xf8d4d1f6
   28e54:	blcs	7735c <__read_chk@plt+0x6fe30>
   28e58:	svclt	0x0098469c
   28e5c:	stmdble	sl!, {r0, r9, sl, lr}
   28e60:			; <UNDEFINED> instruction: 0xee07aa12
   28e64:	vmov	s15, r7
   28e68:			; <UNDEFINED> instruction: 0xf8cd8a10
   28e6c:	strls	fp, [fp], -r8, lsr #32
   28e70:	strmi	r2, [r7], -r1, lsl #10
   28e74:	strbtmi	r4, [r6], -r3, lsr #13
   28e78:	orrcs	r4, r4, #144, 12	; 0x9000000
   28e7c:	andeq	pc, r4, #212, 16	; 0xd40000
   28e80:	movwlt	pc, #31491	; 0x7b03	; <UNPREDICTABLE>
   28e84:	ldrdcc	pc, [r0, r3]
   28e88:	smlabtle	r4, r0, sl, r1
   28e8c:	ldrtmi	r4, [r9], -r2, asr #12
   28e90:			; <UNDEFINED> instruction: 0xf7f84628
   28e94:	b	e283d0 <__read_chk@plt+0xe20ea4>
   28e98:	svclt	0x00280720
   28e9c:	strcc	r4, [r1, #-1583]	; 0xfffff9d1
   28ea0:			; <UNDEFINED> instruction: 0xf10442ae
   28ea4:	mvnle	r0, r4, lsl #9
   28ea8:	mrc	6, 0, r4, cr7, cr9, {1}
   28eac:	vmov	r8, s14
   28eb0:	ldmib	sp, {r4, r7, r9, fp, ip, sp, lr}^
   28eb4:	rsbsvs	fp, r1, sl, lsl #12
   28eb8:	strcs	r9, [r1], #-3333	; 0xfffff2fb
   28ebc:	bcs	e0f14 <__read_chk@plt+0xd99e8>
   28ec0:	andcs	fp, r1, #28, 30	; 0x70
   28ec4:	mrsle	r2, SP_irq
   28ec8:	andcs	r3, r1, #4, 6	; 0x10000000
   28ecc:	movwls	r2, #12544	; 0x3100
   28ed0:	movwcs	r9, #49664	; 0xc200
   28ed4:	strbmi	r9, [r2], -r2, lsl #2
   28ed8:	strbmi	r2, [r8], -r8, lsl #2
   28edc:			; <UNDEFINED> instruction: 0xf7fc9401
   28ee0:			; <UNDEFINED> instruction: 0xf8cbff0d
   28ee4:	stmiblt	r0, {}	; <UNPREDICTABLE>
   28ee8:	andcs	r4, r1, #53477376	; 0x3300000
   28eec:			; <UNDEFINED> instruction: 0x46384651
   28ef0:			; <UNDEFINED> instruction: 0xf7ff9500
   28ef4:	bicslt	pc, r0, fp, asr lr	; <UNPREDICTABLE>
   28ef8:	ldmdahi	sl, {r0, r1, r3, r4, r5, fp, sp, lr}
   28efc:	bicsle	r2, lr, sl, lsl #20
   28f00:	andscs	r3, ip, #8, 6	; 0x20000000
   28f04:			; <UNDEFINED> instruction: 0xf8dbe7e2
   28f08:	blls	1a8f10 <__read_chk@plt+0x1a19e4>
   28f0c:	andsvs	r2, r8, r0, lsl #8
   28f10:	blmi	73b7a0 <__read_chk@plt+0x734274>
   28f14:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28f18:	blls	fff82f88 <__read_chk@plt+0xfff7ba5c>
   28f1c:	qsuble	r4, sl, sp
   28f20:			; <UNDEFINED> instruction: 0xf50d4620
   28f24:	ldc	13, cr7, [sp], #508	; 0x1fc
   28f28:	pop	{r1, r8, r9, fp, pc}
   28f2c:	mrc	15, 0, r8, cr8, cr0, {7}
   28f30:	vst1.8	{d18-d19}, [pc :64], r0
   28f34:	muf<illegal precision>	f7, f0, f0
   28f38:	blls	1eb780 <__read_chk@plt+0x1e4254>
   28f3c:	blx	1066f30 <__read_chk@plt+0x105fa04>
   28f40:	stmdacs	r0, {r0, r1, r2, ip, pc}
   28f44:	svcge	0x0068f47f
   28f48:	ldrdeq	pc, [r4], #-137	; 0xffffff77
   28f4c:			; <UNDEFINED> instruction: 0xf7fb4659
   28f50:	strmi	pc, [r4], -r9, asr #17
   28f54:	sbcsle	r2, r6, r0, lsl #16
   28f58:			; <UNDEFINED> instruction: 0xf1096c03
   28f5c:			; <UNDEFINED> instruction: 0xf8d9014c
   28f60:	subcc	r2, ip, r4, asr #32
   28f64:	svclt	0x0028429a
   28f68:	strbtvs	r4, [r2], #-1562	; 0xfffff9e6
   28f6c:	svc	0x00a0f7dd
   28f70:			; <UNDEFINED> instruction: 0xf648e7ce
   28f74:			; <UNDEFINED> instruction: 0xf6c940c1
   28f78:	bfi	r3, r1, #1, #6
   28f7c:	stc	7, cr15, [sl, #-884]!	; 0xfffffc8c
   28f80:	andeq	sp, r3, lr, ror #21
   28f84:	andeq	r0, r0, r0, asr r7
   28f88:	andeq	r6, r2, r0, lsl r0
   28f8c:	andeq	r5, r2, r8, lsl #30
   28f90:	andeq	r5, r2, r8, ror #31
   28f94:	andeq	r7, r2, r8, lsr #10
   28f98:	andeq	lr, r3, ip, lsl sl
   28f9c:	andeq	sp, r3, ip, lsr #18
   28fa0:	blmi	e3b884 <__read_chk@plt+0xe34358>
   28fa4:	push	{r1, r3, r4, r5, r6, sl, lr}
   28fa8:			; <UNDEFINED> instruction: 0xb0914ff0
   28fac:	ldmpl	r3, {r0, r1, r2, r6, fp, sp, lr}^
   28fb0:	movwls	r6, #63515	; 0xf81b
   28fb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28fb8:	subsle	r2, sp, r0, lsl #30
   28fbc:	ldrdlt	pc, [r8], #143	; 0x8f
   28fc0:			; <UNDEFINED> instruction: 0xf8df4688
   28fc4:			; <UNDEFINED> instruction: 0xf8dfa0c8
   28fc8:	ldrbtmi	r9, [fp], #200	; 0xc8
   28fcc:	ldrbtmi	r4, [r9], #1274	; 0x4fa
   28fd0:			; <UNDEFINED> instruction: 0x465a463b
   28fd4:	strbmi	r2, [r0], -r1, lsl #2
   28fd8:	b	1866f54 <__read_chk@plt+0x185fa28>
   28fdc:	stmdbcc	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   28fe0:	suble	r2, r5, r0, lsl #22
   28fe4:	strvc	pc, [r2], #1287	; 0x507
   28fe8:	strcs	sl, [r0, #-3587]	; 0xfffff1fd
   28fec:	stcne	0, cr14, [r1, #-84]!	; 0xffffffac
   28ff0:	ldmdb	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28ff4:	svcvs	0x00e3b330
   28ff8:	stceq	8, cr15, [r2], {52}	; 0x34
   28ffc:	strbmi	fp, [sl], -r0, asr #20
   29000:	strls	r2, [r0], -r1, lsl #2
   29004:	andls	fp, r1, r0, lsl #5
   29008:	strcc	r4, [r1, #-1600]	; 0xfffff9c0
   2900c:	b	11e6f88 <__read_chk@plt+0x11dfa5c>
   29010:	stmdbcc	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   29014:	adcmi	r3, fp, #132, 8	; 0x84000000
   29018:			; <UNDEFINED> instruction: 0xf834d92a
   2901c:			; <UNDEFINED> instruction: 0x232e0c04
   29020:	stmdacs	r2, {r1, r4, r5, r9, sl, lr}
   29024:	stmdacs	sl, {r0, r3, ip, lr, pc}
   29028:	smlattcs	r0, r1, r0, sp
   2902c:	ldmdb	ip!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29030:	svcvs	0x00e3b1c0
   29034:			; <UNDEFINED> instruction: 0x0004f8ba
   29038:	strtmi	lr, [r1], -r0, ror #15
   2903c:	ldmdb	r4!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29040:	bicsle	r2, r8, r0, lsl #16
   29044:	stmia	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29048:	stmdacs	r0, {fp, sp, lr}
   2904c:	bmi	49d3a0 <__read_chk@plt+0x495e74>
   29050:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   29054:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29058:	subsmi	r9, sl, pc, lsl #22
   2905c:	andslt	sp, r1, lr, lsl #2
   29060:	svchi	0x00f0e8bd
   29064:	ldm	r2, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29068:	stmdacs	r0, {fp, sp, lr}
   2906c:	strb	sp, [lr, r1, ror #1]!
   29070:	stmdbvc	r4, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
   29074:			; <UNDEFINED> instruction: 0xd1ab2f00
   29078:	strb	r2, [r8, r0]!
   2907c:	stc	7, cr15, [sl], #884	; 0x374
   29080:	muleq	r3, ip, r8
   29084:	andeq	r0, r0, r0, asr r7
   29088:	andeq	r5, r2, r6, lsr lr
   2908c:	andeq	pc, r3, ip, asr #3
   29090:	andeq	r5, r2, lr, lsr lr
   29094:	andeq	sp, r3, lr, ror #15
   29098:	eorscs	fp, r8, #112, 10	; 0x1c000000
   2909c:	strmi	r2, [r4], -r0, lsl #2
   290a0:	b	13e701c <__read_chk@plt+0x13dfaf0>
   290a4:	vldrmi	d4, [r0, #-60]	; 0xffffffc4
   290a8:	ldrbtmi	r2, [fp], #-1537	; 0xfffff9ff
   290ac:	rsbvs	r4, r3, pc, lsl #18
   290b0:	bmi	3fa2ac <__read_chk@plt+0x3f2d80>
   290b4:	blmi	3fa2a0 <__read_chk@plt+0x3f2d74>
   290b8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   290bc:	ldrbtmi	r6, [fp], #-165	; 0xffffff5b
   290c0:			; <UNDEFINED> instruction: 0x612260e1
   290c4:	stfmis	f6, [ip, #-396]	; 0xfffffe74
   290c8:	bmi	37b500 <__read_chk@plt+0x373fd4>
   290cc:	blmi	37a2c8 <__read_chk@plt+0x372d9c>
   290d0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   290d4:	smlabtpl	r6, r4, r9, lr
   290d8:	cmnvs	r6, #2063597568	; 0x7b000000
   290dc:	movwcs	lr, #35268	; 0x89c4
   290e0:	svclt	0x0000bd70
   290e4:			; <UNDEFINED> instruction: 0xffff8593
   290e8:			; <UNDEFINED> instruction: 0xffff85a1
   290ec:			; <UNDEFINED> instruction: 0xffff8139
   290f0:			; <UNDEFINED> instruction: 0xffff8137
   290f4:			; <UNDEFINED> instruction: 0xffff8137
   290f8:			; <UNDEFINED> instruction: 0xffff812d
   290fc:			; <UNDEFINED> instruction: 0xffff812d
   29100:			; <UNDEFINED> instruction: 0xffff8133
   29104:			; <UNDEFINED> instruction: 0xffff8131
   29108:	stmvs	r3, {r3, r8, ip, sp, pc}
   2910c:			; <UNDEFINED> instruction: 0x47704718
   29110:			; <UNDEFINED> instruction: 0x4604b510
   29114:	adceq	pc, ip, #208, 16	; 0xd00000
   29118:	svc	0x00cef7dc
   2911c:	sbcvc	pc, r2, r4, lsl #10
   29120:	addsvc	pc, sl, #1325400064	; 0x4f000000
   29124:	pop	{r8, sp}
   29128:			; <UNDEFINED> instruction: 0xf7dd4010
   2912c:	svclt	0x0000ba07
   29130:			; <UNDEFINED> instruction: 0x4604b510
   29134:			; <UNDEFINED> instruction: 0xffecf7ff
   29138:	andseq	pc, r8, r4, lsl #2
   2913c:			; <UNDEFINED> instruction: 0xf7f84621
   29140:			; <UNDEFINED> instruction: 0xf104fb07
   29144:			; <UNDEFINED> instruction: 0x4621001c
   29148:	blx	e7132 <__read_chk@plt+0xdfc06>
   2914c:			; <UNDEFINED> instruction: 0xf7f84620
   29150:			; <UNDEFINED> instruction: 0xf8d4fe5f
   29154:	pop	{r7, r8}
   29158:			; <UNDEFINED> instruction: 0xf7fd4010
   2915c:	svclt	0x0000ba57
   29160:	ldrdgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   29164:	mvnsmi	lr, sp, lsr #18
   29168:	blmi	e7a9e4 <__read_chk@plt+0xe734b8>
   2916c:	strdlt	r4, [r6], ip
   29170:	ldrmi	r4, [r6], -r4, lsl #12
   29174:			; <UNDEFINED> instruction: 0xf85c460f
   29178:	vst4.8	{d19-d22}, [pc], r3
   2917c:	tstcs	r0, lr, lsr #4
   29180:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   29184:	movwls	r6, #22555	; 0x581b
   29188:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2918c:	ldmib	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29190:	mvnscc	pc, #79	; 0x4f
   29194:	stmib	r4, {r1, r2, r5, r6, r7, r9, sp, lr}^
   29198:	teqlt	r5, r6, lsl #6
   2919c:	strtmi	ip, [r6], -pc, lsl #26
   291a0:	ldm	r5, {r0, r1, r2, r3, r9, sl, lr, pc}
   291a4:	stm	r6, {r0, r1}
   291a8:	cps	#3
   291ac:	cmplt	pc, r0, lsr r3	; <UNPREDICTABLE>
   291b0:	ldrmi	r4, [r8], -r8, lsr #20
   291b4:			; <UNDEFINED> instruction: 0x4639883d
   291b8:			; <UNDEFINED> instruction: 0xf852447a
   291bc:			; <UNDEFINED> instruction: 0xf7dd2025
   291c0:			; <UNDEFINED> instruction: 0x4603ee78
   291c4:	ldrmi	r4, [r8], -r2, asr #12
   291c8:			; <UNDEFINED> instruction: 0xf7f82102
   291cc:	ldrdvs	pc, [r0, r3]!
   291d0:	eorsle	r3, r4, r1
   291d4:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
   291d8:	svcge	0x0005ad01
   291dc:	ldrbtmi	r2, [r8], #768	; 0x300
   291e0:			; <UNDEFINED> instruction: 0xf8c4462e
   291e4:			; <UNDEFINED> instruction: 0xf64f3130
   291e8:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
   291ec:	movwcs	r3, #33613	; 0x834d
   291f0:	teqcc	ip, r4, asr #17	; <UNPREDICTABLE>
   291f4:	smlalbtcc	pc, r4, r4, r8	; <UNPREDICTABLE>
   291f8:			; <UNDEFINED> instruction: 0xf8c423ff
   291fc:			; <UNDEFINED> instruction: 0xf8d83140
   29200:	ldrmi	r3, [r8, r0]
   29204:	bleq	167324 <__read_chk@plt+0x15fdf8>
   29208:	ldrhle	r4, [r8, #46]!	; 0x2e
   2920c:	strtmi	ip, [r6], -pc, lsl #26
   29210:			; <UNDEFINED> instruction: 0xf8c42520
   29214:			; <UNDEFINED> instruction: 0xf8c45158
   29218:			; <UNDEFINED> instruction: 0xf8c40148
   2921c:			; <UNDEFINED> instruction: 0xf8c4114c
   29220:			; <UNDEFINED> instruction: 0xf8c42150
   29224:	bmi	37577c <__read_chk@plt+0x36e250>
   29228:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   2922c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29230:	subsmi	r9, sl, r5, lsl #22
   29234:	ldrtmi	sp, [r0], -r8, lsl #2
   29238:	pop	{r1, r2, ip, sp, pc}
   2923c:			; <UNDEFINED> instruction: 0x462081f0
   29240:			; <UNDEFINED> instruction: 0xf7ff2600
   29244:			; <UNDEFINED> instruction: 0xe7eeff75
   29248:	bl	ff1671c4 <__read_chk@plt+0xff15fc98>
   2924c:	ldrdeq	sp, [r3], -r4
   29250:	andeq	r0, r0, r0, asr r7
   29254:	andeq	r6, r2, r4, lsl #1
   29258:	andeq	lr, r3, r2, ror #12
   2925c:	andeq	sp, r3, r6, lsl r6
   29260:	mvnsmi	lr, sp, lsr #18
   29264:	addlt	r4, r2, r6, lsl #12
   29268:	eorvc	pc, lr, pc, asr #8
   2926c:	ldrmi	r4, [r0], pc, lsl #12
   29270:			; <UNDEFINED> instruction: 0xf7dd461d
   29274:	strmi	lr, [r4], -r8, asr #28
   29278:	strls	fp, [r0, #-432]	; 0xfffffe50
   2927c:	ldrtmi	r4, [sl], -r3, asr #12
   29280:			; <UNDEFINED> instruction: 0xf7ff4631
   29284:	strmi	pc, [r5], -sp, ror #30
   29288:			; <UNDEFINED> instruction: 0x4620b118
   2928c:	pop	{r1, ip, sp, pc}
   29290:			; <UNDEFINED> instruction: 0x462081f0
   29294:			; <UNDEFINED> instruction: 0xff4cf7ff
   29298:			; <UNDEFINED> instruction: 0xf7dc4620
   2929c:	strtmi	lr, [ip], -lr, lsl #30
   292a0:	andlt	r4, r2, r0, lsr #12
   292a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   292a8:	svc	0x00b0f7dd
   292ac:	eorvs	r6, fp, r3, lsl #16
   292b0:	svclt	0x0000e7eb
   292b4:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   292b8:			; <UNDEFINED> instruction: 0xf7ff4604
   292bc:	qasxmi	pc, r0, r9	; <UNPREDICTABLE>
   292c0:			; <UNDEFINED> instruction: 0x4010e8bd
   292c4:	mrclt	7, 7, APSR_nzcv, cr6, cr12, {6}
   292c8:	svclt	0x00004770
   292cc:			; <UNDEFINED> instruction: 0xf500b508
   292d0:			; <UNDEFINED> instruction: 0xf7f77098
   292d4:	addlt	pc, r0, #3408	; 0xd50
   292d8:	svclt	0x0000bd08
   292dc:	mvnsmi	lr, sp, lsr #18
   292e0:	bmi	13bab44 <__read_chk@plt+0x13b3618>
   292e4:	blmi	13d5514 <__read_chk@plt+0x13cdfe8>
   292e8:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
   292ec:	ldmpl	r3, {r2, r9, sl, lr}^
   292f0:	movwls	r6, #38939	; 0x981b
   292f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   292f8:	bicmi	pc, r4, #72, 12	; 0x4800000
   292fc:	orrscc	pc, r1, #210763776	; 0xc900000
   29300:			; <UNDEFINED> instruction: 0xf7ff9302
   29304:	tstcs	ip, r5, lsl #30	; <UNPREDICTABLE>
   29308:	bl	37abb8 <__read_chk@plt+0x37368c>
   2930c:			; <UNDEFINED> instruction: 0xf7fb0001
   29310:	ldrdls	pc, [r2], -r7
   29314:			; <UNDEFINED> instruction: 0x4620b1d0
   29318:	mrc2	7, 7, pc, cr10, cr15, {7}
   2931c:	ldrdeq	pc, [r0, r4]
   29320:	teqlt	r8, r2, lsl #28
   29324:			; <UNDEFINED> instruction: 0xb12b6843
   29328:			; <UNDEFINED> instruction: 0x463a4633
   2932c:			; <UNDEFINED> instruction: 0xf7fd4629
   29330:	vmlals.f64	d15, d2, d27
   29334:	blmi	ebbc28 <__read_chk@plt+0xeb46fc>
   29338:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2933c:	blls	2833ac <__read_chk@plt+0x27be80>
   29340:	qdsuble	r4, sl, r9
   29344:	andlt	r4, sl, r0, lsr r6
   29348:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2934c:			; <UNDEFINED> instruction: 0xf504aa02
   29350:	andls	r7, r0, #197	; 0xc5
   29354:			; <UNDEFINED> instruction: 0xf8bd462b
   29358:	vst4.8	{d18-d21}, [pc :64], r0
   2935c:			; <UNDEFINED> instruction: 0xf7fb7180
   29360:			; <UNDEFINED> instruction: 0xf8c4facb
   29364:	stmdacs	r0, {r2, r3, r7, r9}
   29368:	mcrhi	0, 3, sp, cr9, cr5, {6}
   2936c:	eorvc	pc, fp, r4, lsl #10
   29370:	movwcs	lr, #23005	; 0x59dd
   29374:	stmib	r4, {r8, fp, sp}^
   29378:	svclt	0x000823a4
   2937c:	cmpvc	r0, pc, asr #8	; <UNPREDICTABLE>
   29380:	mrc2	7, 4, pc, cr6, cr10, {7}
   29384:	andls	r4, r2, r6, lsl #12
   29388:			; <UNDEFINED> instruction: 0xf7ddb120
   2938c:	stmdavs	r3, {r6, r8, r9, sl, fp, sp, lr, pc}
   29390:	strb	r9, [r0, r2, lsl #6]
   29394:	ldrtmi	r4, [r9], -r4, lsr #22
   29398:			; <UNDEFINED> instruction: 0xf104883a
   2939c:	ldrbtmi	r0, [fp], #-176	; 0xffffff50
   293a0:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   293a4:	stc	7, cr15, [r4, #884]	; 0x374
   293a8:	stmib	r4, {r4, r5, r9, sl, lr}^
   293ac:			; <UNDEFINED> instruction: 0xf7dd56a6
   293b0:			; <UNDEFINED> instruction: 0xf8d4ef06
   293b4:			; <UNDEFINED> instruction: 0xf8b88298
   293b8:	stmib	r4, {r2, r3, r6, ip, sp}^
   293bc:	movwlt	r0, #13993	; 0x36a9
   293c0:			; <UNDEFINED> instruction: 0xf8a468e2
   293c4:			; <UNDEFINED> instruction: 0xb1b23188
   293c8:			; <UNDEFINED> instruction: 0xb1a38813
   293cc:			; <UNDEFINED> instruction: 0xf8d4230b
   293d0:			; <UNDEFINED> instruction: 0xf8c40180
   293d4:			; <UNDEFINED> instruction: 0xf8d43184
   293d8:	movwcc	r3, #4444	; 0x115c
   293dc:	cmpcc	ip, r4, asr #17	; <UNPREDICTABLE>
   293e0:	adcle	r2, r7, r0, lsl #16
   293e4:	blcs	434f8 <__read_chk@plt+0x3bfcc>
   293e8:	ldrtmi	sp, [sl], -r4, lsr #1
   293ec:	movwcs	r4, #1577	; 0x629
   293f0:	blx	ff2e73ec <__read_chk@plt+0xff2dfec0>
   293f4:	bvs	ff923274 <__read_chk@plt+0xff91bd48>
   293f8:	svclt	0x000c2b01
   293fc:	movwcs	r2, #4870	; 0x1306
   29400:			; <UNDEFINED> instruction: 0xf504e7e5
   29404:			; <UNDEFINED> instruction: 0xf7f77098
   29408:			; <UNDEFINED> instruction: 0xf8d4fe3b
   2940c:			; <UNDEFINED> instruction: 0xf8a83298
   29410:			; <UNDEFINED> instruction: 0xf8b3004c
   29414:	ldrb	r3, [r3, ip, asr #32]
   29418:	b	ff767394 <__read_chk@plt+0xff75fe68>
   2941c:	andeq	sp, r3, r6, asr r5
   29420:	andeq	r0, r0, r0, asr r7
   29424:	andeq	sp, r3, r8, lsl #10
   29428:	muleq	r2, lr, lr
   2942c:			; <UNDEFINED> instruction: 0x2764f8df
   29430:			; <UNDEFINED> instruction: 0x3764f8df
   29434:	push	{r1, r3, r4, r5, r6, sl, lr}
   29438:	strdlt	r4, [r7], r0	; <UNPREDICTABLE>
   2943c:			; <UNDEFINED> instruction: 0x460458d3
   29440:	smmlsvs	r8, pc, r8, pc	; <UNPREDICTABLE>
   29444:	smmlsvc	r8, pc, r8, pc	; <UNPREDICTABLE>
   29448:			; <UNDEFINED> instruction: 0x9325681b
   2944c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29450:	smmlspl	r0, pc, r8, pc	; <UNPREDICTABLE>
   29454:			; <UNDEFINED> instruction: 0xf8d0447e
   29458:	ldrbtmi	r3, [pc], #-388	; 29460 <__read_chk@plt+0x21f34>
   2945c:			; <UNDEFINED> instruction: 0x4619447d
   29460:	bcs	530dd0 <__read_chk@plt+0x5298a4>
   29464:	orrshi	pc, r0, #0, 4
   29468:			; <UNDEFINED> instruction: 0xf012e8df
   2946c:	sbcseq	r0, pc, #-1879048182	; 0x9000000a
   29470:	eorseq	r0, pc, r6, ror r2	; <UNPREDICTABLE>
   29474:	addeq	r0, r1, r3, ror r0
   29478:	cmneq	r1, lr, lsr r1
   2947c:	cmneq	fp, lr, ror #2
   29480:	orrseq	r0, r4, pc, lsl #5
   29484:	ldrsbeq	r0, [r0, #30]!
   29488:	subseq	r0, r4, #536870916	; 0x20000004
   2948c:	strhteq	r0, [r5], #11
   29490:	strdeq	r0, [r1, -r7]!
   29494:			; <UNDEFINED> instruction: 0xf7dd0129
   29498:			; <UNDEFINED> instruction: 0xf8d4eeba
   2949c:	stmdavs	r2, {r7, r8, ip}
   294a0:	stmdbcs	r0, {r0, r1, r9, ip, pc}
   294a4:	msrhi	SPSR_fs, #0
   294a8:	strmi	r6, [r0], r8, asr #16
   294ac:			; <UNDEFINED> instruction: 0xf04fb168
   294b0:			; <UNDEFINED> instruction: 0xf8d40800
   294b4:			; <UNDEFINED> instruction: 0x46083298
   294b8:	andcs	r9, r2, #268435456	; 0x10000000
   294bc:	andhi	pc, r0, sp, asr #17
   294c0:	stmibvs	r1!, {r2, r3, r6, r8, r9, ip, sp}
   294c4:	blx	ff3e74c0 <__read_chk@plt+0xff3dff94>
   294c8:	bcs	4fcdc <__read_chk@plt+0x487b0>
   294cc:	ldmib	r4, {r0, r1, r2, r5, r6, r8, ip, lr, pc}^
   294d0:	bl	f2238 <__read_chk@plt+0xead0c>
   294d4:			; <UNDEFINED> instruction: 0xf8d40008
   294d8:	andcc	r3, r1, #132, 2	; 0x21
   294dc:	msreq	SPSR_s, r4, asr #17
   294e0:			; <UNDEFINED> instruction: 0xf8c43301
   294e4:			; <UNDEFINED> instruction: 0xf8c42160
   294e8:			; <UNDEFINED> instruction: 0xf8d43184
   294ec:	blge	f1fa4 <__read_chk@plt+0xeaa78>
   294f0:			; <UNDEFINED> instruction: 0xf10269a0
   294f4:	ldfvss	f0, [r2], {76}	; 0x4c
   294f8:	mrc2	7, 6, pc, cr12, cr8, {7}
   294fc:	ldrdne	pc, [r0, r4]
   29500:	strmi	r9, [r0], r3, lsl #20
   29504:	stmdavs	fp, {r0, r3, r5, r6, r8, ip, sp, pc}^
   29508:			; <UNDEFINED> instruction: 0xf8d4b15b
   2950c:	strmi	r3, [r8], -ip, lsr #5
   29510:	andcs	r9, r2, #268435456	; 0x10000000
   29514:	andhi	pc, r0, sp, asr #17
   29518:	stmibvs	r1!, {r2, r3, r6, r8, r9, ip, sp}
   2951c:	blx	106751a <__read_chk@plt+0x105ffee>
   29520:	bcs	4fd34 <__read_chk@plt+0x48808>
   29524:			; <UNDEFINED> instruction: 0xf8d4d13b
   29528:	strtmi	r1, [r0], -ip, lsr #5
   2952c:	subscc	lr, sl, #212, 18	; 0x350000
   29530:	subhi	pc, r4, r1, asr #17
   29534:	movwcc	r4, #5186	; 0x1442
   29538:	subscc	lr, sl, #196, 18	; 0x310000
   2953c:	ldc2	7, cr15, [lr], {253}	; 0xfd
   29540:	stmdacs	r0, {r0, r1, ip, pc}
   29544:	sbchi	pc, ip, r0, asr #32
   29548:	ldrdcc	pc, [r4, r4]
   2954c:			; <UNDEFINED> instruction: 0xf8c43301
   29550:			; <UNDEFINED> instruction: 0xf8d43184
   29554:			; <UNDEFINED> instruction: 0xf89222ac
   29558:	ldreq	r2, [r0, lr, asr #32]
   2955c:	tsthi	r8, r0, asr #2	; <UNPREDICTABLE>
   29560:	bcs	c40f0 <__read_chk@plt+0xbcbc4>
   29564:	tsthi	r4, r0	; <UNPREDICTABLE>
   29568:			; <UNDEFINED> instruction: 0xf8c43301
   2956c:			; <UNDEFINED> instruction: 0xf8b43184
   29570:	mcrhi	0, 1, r2, cr3, cr0, {5}
   29574:			; <UNDEFINED> instruction: 0xf000429a
   29578:			; <UNDEFINED> instruction: 0xf1048291
   2957c:			; <UNDEFINED> instruction: 0x46200118
   29580:	blx	1667568 <__read_chk@plt+0x166003c>
   29584:	andls	r4, r3, r2, lsl #12
   29588:			; <UNDEFINED> instruction: 0xf104b948
   2958c:			; <UNDEFINED> instruction: 0x4620011c
   29590:	blx	1467578 <__read_chk@plt+0x146004c>
   29594:	andls	r4, r3, r2, lsl #12
   29598:			; <UNDEFINED> instruction: 0xf0002800
   2959c:	bcs	149f7c <__read_chk@plt+0x142a50>
   295a0:	addshi	pc, lr, r0
   295a4:	cmneq	r2, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   295a8:	svclt	0x00982b01
   295ac:			; <UNDEFINED> instruction: 0xf8df220b
   295b0:			; <UNDEFINED> instruction: 0xf8df15f8
   295b4:	ldrbtmi	r3, [r9], #-1508	; 0xfffffa1c
   295b8:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
   295bc:	subsmi	r9, r9, r5, lsr #22
   295c0:	rschi	pc, r0, #64	; 0x40
   295c4:	eorlt	r4, r7, r0, lsl r6
   295c8:	svchi	0x00f0e8bd
   295cc:			; <UNDEFINED> instruction: 0xf0402a05
   295d0:			; <UNDEFINED> instruction: 0xf893828c
   295d4:	blcs	35710 <__read_chk@plt+0x2e1e4>
   295d8:	addhi	pc, r7, #64	; 0x40
   295dc:			; <UNDEFINED> instruction: 0xf8c42311
   295e0:			; <UNDEFINED> instruction: 0xf8d43184
   295e4:	mulcs	r2, r8, r2
   295e8:	ldrhtne	pc, [r0], r4	; <UNPREDICTABLE>
   295ec:			; <UNDEFINED> instruction: 0xf8c42205
   295f0:	mulcs	r0, ip, r2
   295f4:			; <UNDEFINED> instruction: 0xf883290a
   295f8:			; <UNDEFINED> instruction: 0xf883004e
   295fc:			; <UNDEFINED> instruction: 0xf04f204c
   29600:			; <UNDEFINED> instruction: 0xf8830201
   29604:	svclt	0x0008204d
   29608:			; <UNDEFINED> instruction: 0xf8b42016
   2960c:	svclt	0x001810b0
   29610:	ldrbvs	r2, [r8], #-10
   29614:			; <UNDEFINED> instruction: 0xf000290a
   29618:			; <UNDEFINED> instruction: 0xf8838275
   2961c:			; <UNDEFINED> instruction: 0xf8d4204f
   29620:	ldrvs	r2, [sl, #-180]	; 0xffffff4c
   29624:	ldrhtcs	pc, [r2], r4	; <UNPREDICTABLE>
   29628:	subscs	pc, r4, r3, lsr #17
   2962c:	ldrdcc	pc, [r4, r4]
   29630:			; <UNDEFINED> instruction: 0xf8c43301
   29634:	strtmi	r3, [r0], -r4, lsl #3
   29638:	blx	1767634 <__read_chk@plt+0x1760108>
   2963c:	andls	r4, r3, r2, lsl #12
   29640:			; <UNDEFINED> instruction: 0xd1ac2800
   29644:	ldrdcc	pc, [r4, r4]
   29648:			; <UNDEFINED> instruction: 0xf8c42202
   2964c:	andcs	r2, sl, #180, 4	; 0x4000000b
   29650:			; <UNDEFINED> instruction: 0xf8c43301
   29654:			; <UNDEFINED> instruction: 0xf8c422b0
   29658:	strtmi	r3, [r0], -r4, lsl #3
   2965c:	blx	ffa67658 <__read_chk@plt+0xffa6012c>
   29660:	andls	r4, r3, r2, lsl #12
   29664:	orrsle	r2, sl, r0, lsl #16
   29668:	adccc	pc, ip, #212, 16	; 0xd40000
   2966c:	umaalcs	pc, ip, r3, r8	; <UNPREDICTABLE>
   29670:			; <UNDEFINED> instruction: 0xf0402a05
   29674:			; <UNDEFINED> instruction: 0xf8938238
   29678:	bcs	317b8 <__read_chk@plt+0x2a28c>
   2967c:	eorshi	pc, r3, #64	; 0x40
   29680:	umaalcs	pc, sp, r3, r8	; <UNPREDICTABLE>
   29684:			; <UNDEFINED> instruction: 0xf0402a00
   29688:			; <UNDEFINED> instruction: 0xf8938254
   2968c:	blcs	757d0 <__read_chk@plt+0x6e2a4>
   29690:	blcs	15d6ec <__read_chk@plt+0x1561c0>
   29694:	eorhi	pc, r9, #64	; 0x40
   29698:	ldrdcc	pc, [r4, r4]
   2969c:			; <UNDEFINED> instruction: 0xf8c42202
   296a0:	andcs	r2, ip, #180, 4	; 0x4000000b
   296a4:			; <UNDEFINED> instruction: 0xf8c43301
   296a8:			; <UNDEFINED> instruction: 0xf8c422b0
   296ac:	strtmi	r3, [r0], -r4, lsl #3
   296b0:	blx	fefe76ac <__read_chk@plt+0xfefe0180>
   296b4:	andls	r4, r3, r2, lsl #12
   296b8:			; <UNDEFINED> instruction: 0xf47f2800
   296bc:			; <UNDEFINED> instruction: 0xf8d4af70
   296c0:			; <UNDEFINED> instruction: 0xf8d482a0
   296c4:			; <UNDEFINED> instruction: 0xf7dc0298
   296c8:	movwcs	lr, #3320	; 0xcf8
   296cc:			; <UNDEFINED> instruction: 0xf8c42208
   296d0:	stmib	r4, {r3, r4, r7, r9, pc}^
   296d4:	stmib	r4, {r0, r1, r2, r5, r7, r8, r9, ip, sp}^
   296d8:			; <UNDEFINED> instruction: 0xf8c433ac
   296dc:	eor	r2, r6, r4, lsl #3
   296e0:	ldrdcc	pc, [r4, r4]
   296e4:	ssat	r4, #28, r9, lsl #12
   296e8:			; <UNDEFINED> instruction: 0xf8b469e0
   296ec:			; <UNDEFINED> instruction: 0xf10430b0
   296f0:			; <UNDEFINED> instruction: 0x464108b0
   296f4:	eorcs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   296f8:	mcr2	7, 7, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
   296fc:	ldrdne	pc, [r0, r4]
   29700:	andls	r4, r3, r2, lsl #12
   29704:	stmdavs	fp, {r0, r3, r6, r8, ip, sp, pc}^
   29708:	andls	fp, r0, fp, lsr r1
   2970c:	strmi	r2, [r8], -r1, lsl #4
   29710:	stmibvs	r1!, {r0, r1, r6, r9, sl, lr}^
   29714:	blx	febe7712 <__read_chk@plt+0xfebe01e6>
   29718:	bcs	4ff2c <__read_chk@plt+0x48a00>
   2971c:	bcs	1ad9384 <__read_chk@plt+0x1ad1e58>
   29720:	svcge	0x003df47f
   29724:	ldrdcc	pc, [r4, r4]
   29728:			; <UNDEFINED> instruction: 0xf8c43301
   2972c:	strtmi	r3, [r0], -r4, lsl #3
   29730:			; <UNDEFINED> instruction: 0xf9e0f7fd
   29734:	andls	r4, r3, r2, lsl #12
   29738:			; <UNDEFINED> instruction: 0xf47f2800
   2973c:			; <UNDEFINED> instruction: 0xf8d4af30
   29740:	movwcc	r3, #4484	; 0x1184
   29744:	orrcc	pc, r4, r4, asr #17
   29748:			; <UNDEFINED> instruction: 0xf7fd4620
   2974c:			; <UNDEFINED> instruction: 0x4602fa71
   29750:	stmdacs	r0, {r0, r1, ip, pc}
   29754:	svcge	0x0023f47f
   29758:	ldrdcc	pc, [r4, r4]
   2975c:			; <UNDEFINED> instruction: 0xf8c43301
   29760:	bvs	ff8f5d78 <__read_chk@plt+0xff8ee84c>
   29764:	andle	r2, r9, r1, lsl #22
   29768:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   2976c:			; <UNDEFINED> instruction: 0xf7f84620
   29770:	strmi	pc, [r2], -r1, ror #18
   29774:	stmdacs	r0, {r0, r1, ip, pc}
   29778:	svcge	0x0011f47f
   2977c:	adcne	pc, ip, #212, 16	; 0xd40000
   29780:			; <UNDEFINED> instruction: 0xf7fd4620
   29784:			; <UNDEFINED> instruction: 0x4602fafb
   29788:	stmdacs	r0, {r0, r1, ip, pc}
   2978c:	svcge	0x0007f47f
   29790:	str	r2, [ip, -r0, lsl #4]
   29794:	stmiavs	r1!, {r5, r6, r7, r8, fp, sp, lr}^
   29798:			; <UNDEFINED> instruction: 0xf856880b
   2979c:			; <UNDEFINED> instruction: 0xf7f82023
   297a0:			; <UNDEFINED> instruction: 0xf8d4fe99
   297a4:	strmi	r3, [r2], -r0, lsl #3
   297a8:	cmplt	fp, r3
   297ac:	teqlt	r9, r9, asr r8
   297b0:	andcs	r9, r1, #0
   297b4:	stmibvs	r1!, {r3, r4, r9, sl, lr}^
   297b8:			; <UNDEFINED> instruction: 0xf7fd68e3
   297bc:	bls	128530 <__read_chk@plt+0x121004>
   297c0:	stmdaeq	sl!, {r1, r4, r5, r7, r8, ip, sp, lr, pc}^
   297c4:			; <UNDEFINED> instruction: 0xf04fbf18
   297c8:	bcs	2b7d4 <__read_chk@plt+0x242a8>
   297cc:			; <UNDEFINED> instruction: 0xf04fbf08
   297d0:			; <UNDEFINED> instruction: 0xf1b80800
   297d4:			; <UNDEFINED> instruction: 0xf47f0f00
   297d8:			; <UNDEFINED> instruction: 0xf8d4aee2
   297dc:			; <UNDEFINED> instruction: 0xf8d49298
   297e0:			; <UNDEFINED> instruction: 0xf7dc02a0
   297e4:			; <UNDEFINED> instruction: 0xf504ec6a
   297e8:			; <UNDEFINED> instruction: 0xf8c47026
   297ec:			; <UNDEFINED> instruction: 0xf8c48298
   297f0:			; <UNDEFINED> instruction: 0xf7fa92a0
   297f4:			; <UNDEFINED> instruction: 0xf8d4fc8f
   297f8:	andcs	r3, r2, #152, 4	; 0x80000009
   297fc:			; <UNDEFINED> instruction: 0xf8c42105
   29800:	andcs	r2, r1, #156, 4	; 0xc0000009
   29804:	subne	pc, ip, r3, lsl #17
   29808:			; <UNDEFINED> instruction: 0xf8832103
   2980c:	stmdbvs	r2!, {r0, r2, r3, r6, sp}
   29810:	bcs	4297c <__read_chk@plt+0x3b450>
   29814:	andcs	fp, r2, #20, 30	; 0x50
   29818:			; <UNDEFINED> instruction: 0xf8832200
   2981c:			; <UNDEFINED> instruction: 0xf8d4204e
   29820:	movwcc	r3, #4484	; 0x1184
   29824:	orrcc	pc, r4, r4, asr #17
   29828:			; <UNDEFINED> instruction: 0xf7fd4620
   2982c:	strmi	pc, [r2], -r3, ror #18
   29830:	stmdacs	r0, {r0, r1, ip, pc}
   29834:	mrcge	4, 5, APSR_nzcv, cr3, cr15, {3}
   29838:	ldrdcc	pc, [r4, r4]
   2983c:			; <UNDEFINED> instruction: 0xf8c42202
   29840:	movwcc	r2, #4788	; 0x12b4
   29844:	adcscs	pc, r0, #196, 16	; 0xc40000
   29848:	orrcc	pc, r4, r4, asr #17
   2984c:			; <UNDEFINED> instruction: 0xf7fd4620
   29850:	strmi	pc, [r2], -pc, ror #19
   29854:	stmdacs	r0, {r0, r1, ip, pc}
   29858:	mcrge	4, 5, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   2985c:	adccc	pc, ip, #212, 16	; 0xd40000
   29860:			; <UNDEFINED> instruction: 0xf8936920
   29864:	stmdacs	r0, {r2, r3, r6, sp}
   29868:	mrcge	4, 5, APSR_nzcv, cr0, cr15, {1}
   2986c:			; <UNDEFINED> instruction: 0xf0402a05
   29870:			; <UNDEFINED> instruction: 0xf893813c
   29874:			; <UNDEFINED> instruction: 0xf1b8804d
   29878:			; <UNDEFINED> instruction: 0xf0400f02
   2987c:			; <UNDEFINED> instruction: 0xf8d48136
   29880:			; <UNDEFINED> instruction: 0xf1baa014
   29884:			; <UNDEFINED> instruction: 0xf0000f00
   29888:			; <UNDEFINED> instruction: 0xf7dd8179
   2988c:	vmlsne.f64	d30, d3, d2
   29890:	blcs	fffbb29c <__read_chk@plt+0xfffb3d70>
   29894:	cmnhi	r2, r0, lsl #4	; <UNPREDICTABLE>
   29898:			; <UNDEFINED> instruction: 0xf7dd4650
   2989c:	vmovne.8	d3[1], lr
   298a0:	blcs	fffbb2b0 <__read_chk@plt+0xfffb3d84>
   298a4:	msrhi	(UNDEF: 106), r0
   298a8:	addscc	pc, r8, #212, 16	; 0xd40000
   298ac:	bleq	125cd8 <__read_chk@plt+0x11e7ac>
   298b0:	addshi	pc, ip, #196, 16	; 0xc40000
   298b4:			; <UNDEFINED> instruction: 0xf1032201
   298b8:	bl	2b9f0 <__read_chk@plt+0x244c4>
   298bc:			; <UNDEFINED> instruction: 0xf883010b
   298c0:			; <UNDEFINED> instruction: 0xf103904d
   298c4:			; <UNDEFINED> instruction: 0xf883004e
   298c8:	strbmi	r2, [sl], -ip, asr #32
   298cc:	ldrbvs	r4, [r9], #-1217	; 0xfffffb3f
   298d0:			; <UNDEFINED> instruction: 0xf7dd6921
   298d4:			; <UNDEFINED> instruction: 0xf889eaee
   298d8:	bl	2518e8 <__read_chk@plt+0x24a3bc>
   298dc:	stmdbvs	r1!, {r0, r1, r3}^
   298e0:			; <UNDEFINED> instruction: 0xf7dd4652
   298e4:			; <UNDEFINED> instruction: 0xf8d4eae6
   298e8:	movwcc	r3, #4484	; 0x1184
   298ec:	orrcc	pc, r4, r4, asr #17
   298f0:			; <UNDEFINED> instruction: 0xf7fd4620
   298f4:			; <UNDEFINED> instruction: 0x4602f8ff
   298f8:	stmdacs	r0, {r0, r1, ip, pc}
   298fc:	mcrge	4, 2, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   29900:	ldrdcc	pc, [r4, r4]
   29904:			; <UNDEFINED> instruction: 0xf8c42202
   29908:	movwcc	r2, #4788	; 0x12b4
   2990c:	adcscs	pc, r0, #196, 16	; 0xc40000
   29910:	orrcc	pc, r4, r4, asr #17
   29914:			; <UNDEFINED> instruction: 0xf7fd4620
   29918:	strmi	pc, [r2], -fp, lsl #19
   2991c:	stmdacs	r0, {r0, r1, ip, pc}
   29920:	mrcge	4, 1, APSR_nzcv, cr13, cr15, {3}
   29924:	adccc	pc, ip, #212, 16	; 0xd40000
   29928:	umaalcs	pc, ip, r3, r8	; <UNPREDICTABLE>
   2992c:			; <UNDEFINED> instruction: 0xf0402a01
   29930:			; <UNDEFINED> instruction: 0xf89380da
   29934:	blcs	35a70 <__read_chk@plt+0x2e544>
   29938:	rscshi	pc, r9, r0, asr #32
   2993c:	ldrdcc	pc, [r4, r4]
   29940:			; <UNDEFINED> instruction: 0xf8c43301
   29944:	strb	r3, [ip], -r4, lsl #3
   29948:			; <UNDEFINED> instruction: 0xf47f2a00
   2994c:			; <UNDEFINED> instruction: 0xf8d4ae28
   29950:	movwcc	r3, #4484	; 0x1184
   29954:	orrcc	pc, r4, r4, asr #17
   29958:	addscs	pc, r8, #212, 16	; 0xd40000
   2995c:	stmibvs	r0!, {r8, r9, sp}
   29960:	cmpeq	ip, r2, lsl #2	; <UNPREDICTABLE>
   29964:			; <UNDEFINED> instruction: 0xf7dd6c52
   29968:			; <UNDEFINED> instruction: 0xf1b0ec5e
   2996c:			; <UNDEFINED> instruction: 0xf6ff0800
   29970:			; <UNDEFINED> instruction: 0xf8d4ad92
   29974:	andcs	r1, r0, #128, 2
   29978:	stmdbcs	r0, {r0, r1, r9, ip, pc}
   2997c:	cfstrsge	mvf15, [r7, #252]!	; 0xfc
   29980:	blcs	43ab4 <__read_chk@plt+0x3c588>
   29984:	cfldrsge	mvf15, [r5, #508]	; 0x1fc
   29988:			; <UNDEFINED> instruction: 0xf104e5a1
   2998c:			; <UNDEFINED> instruction: 0x4620011c
   29990:			; <UNDEFINED> instruction: 0xf850f7f8
   29994:	andls	r4, r3, r2, lsl #12
   29998:			; <UNDEFINED> instruction: 0xf47f2800
   2999c:	bge	1151a4 <__read_chk@plt+0x10dc78>
   299a0:	eorseq	pc, r0, r4, lsl #2
   299a4:			; <UNDEFINED> instruction: 0xf7f72101
   299a8:	mcrrne	14, 14, pc, r3, cr5	; <UNPREDICTABLE>
   299ac:			; <UNDEFINED> instruction: 0xf00061e0
   299b0:			; <UNDEFINED> instruction: 0xf8d480bc
   299b4:	movwcc	r3, #4484	; 0x1184
   299b8:	orrcc	pc, r4, r4, asr #17
   299bc:			; <UNDEFINED> instruction: 0xf8b4e6eb
   299c0:	mcrhi	0, 1, r2, cr3, cr0, {5}
   299c4:	svclt	0x00084293
   299c8:	eorle	r6, sl, r0, lsr #19
   299cc:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   299d0:			; <UNDEFINED> instruction: 0xf7f84620
   299d4:	strmi	pc, [r2], -pc, lsr #16
   299d8:	stmdacs	r0, {r0, r1, ip, pc}
   299dc:	cfldrdge	mvd15, [pc, #508]	; 29be0 <__read_chk@plt+0x226b4>
   299e0:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   299e4:			; <UNDEFINED> instruction: 0xf7f84620
   299e8:	strmi	pc, [r2], -r5, lsr #16
   299ec:	stmdacs	r0, {r0, r1, ip, pc}
   299f0:	cfldrdge	mvd15, [r5, #508]	; 0x1fc
   299f4:	teqeq	r0, #4, 2	; <UNPREDICTABLE>
   299f8:	addcs	r4, r0, #1048576	; 0x100000
   299fc:			; <UNDEFINED> instruction: 0xf7dc4618
   29a00:			; <UNDEFINED> instruction: 0xf8b4eda0
   29a04:	bge	119ccc <__read_chk@plt+0x1127a0>
   29a08:			; <UNDEFINED> instruction: 0xf8a42102
   29a0c:			; <UNDEFINED> instruction: 0xf7f7c030
   29a10:	mcrrne	14, 11, pc, r3, cr1	; <UNPREDICTABLE>
   29a14:			; <UNDEFINED> instruction: 0xf00061a0
   29a18:			; <UNDEFINED> instruction: 0xf8d48088
   29a1c:			; <UNDEFINED> instruction: 0xf8b41184
   29a20:	strhcc	r2, [r1, -r0]
   29a24:	orrne	pc, r4, r4, asr #17
   29a28:	stmibvs	r0!, {r1, sp, lr, pc}
   29a2c:	ldrhtcs	pc, [r0], r4	; <UNPREDICTABLE>
   29a30:	ldmibeq	r0!, {r2, r8, ip, sp, lr, pc}
   29a34:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   29a38:	bcs	1c21a50 <__read_chk@plt+0x1c1a524>
   29a3c:	stmibvs	r0!, {r2, r7, r8, ip, lr, pc}
   29a40:	ldrhtcs	pc, [r0], r4	; <UNPREDICTABLE>
   29a44:	eorcs	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   29a48:			; <UNDEFINED> instruction: 0xf7f84649
   29a4c:			; <UNDEFINED> instruction: 0xf8d4fd43
   29a50:	strmi	r1, [r2], -r0, lsl #3
   29a54:	cmplt	r9, r3
   29a58:	teqlt	fp, fp, asr #16
   29a5c:	andcs	r9, r2, #0
   29a60:	strbmi	r4, [fp], -r8, lsl #12
   29a64:			; <UNDEFINED> instruction: 0xf7fd69a1
   29a68:	bls	128284 <__read_chk@plt+0x120d58>
   29a6c:	mvnle	r2, r6, lsl sl
   29a70:	stmibvs	r0!, {r8, r9, sp}
   29a74:	movwcc	lr, #2504	; 0x9c8
   29a78:	stmib	r8, {r4, r9, sp}^
   29a7c:	strbmi	r3, [r1], -r2, lsl #6
   29a80:	andscc	pc, r4, sp, lsr #17
   29a84:	ldmdb	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29a88:			; <UNDEFINED> instruction: 0x4601e7d9
   29a8c:			; <UNDEFINED> instruction: 0xf1042280
   29a90:			; <UNDEFINED> instruction: 0xf7dc0030
   29a94:			; <UNDEFINED> instruction: 0xf8b4ed56
   29a98:			; <UNDEFINED> instruction: 0x862330b0
   29a9c:	orrcs	r6, r0, #224, 18	; 0x380000
   29aa0:	mcrrne	3, 0, r9, r1, cr4
   29aa4:			; <UNDEFINED> instruction: 0xf10dd006
   29aa8:	bge	12bb00 <__read_chk@plt+0x1245d4>
   29aac:			; <UNDEFINED> instruction: 0xf7dc4641
   29ab0:	mvnlt	lr, r6, ror #24
   29ab4:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   29ab8:			; <UNDEFINED> instruction: 0xf7f74620
   29abc:			; <UNDEFINED> instruction: 0x4602ffbb
   29ac0:	stmdacs	r0, {r0, r1, ip, pc}
   29ac4:	cfstrdge	mvd15, [fp, #-508]!	; 0xfffffe04
   29ac8:			; <UNDEFINED> instruction: 0xf104aa03
   29acc:	tstcs	r1, r0, lsr r0
   29ad0:	mrc2	7, 2, pc, cr0, cr7, {7}
   29ad4:	mvnvs	r1, r2, asr #24
   29ad8:			; <UNDEFINED> instruction: 0xf8d4d027
   29adc:	movwcc	r3, #4484	; 0x1184
   29ae0:	orrcc	pc, r4, r4, asr #17
   29ae4:	subcs	lr, r7, #1048576	; 0x100000
   29ae8:	subscs	lr, pc, #406847488	; 0x18400000
   29aec:			; <UNDEFINED> instruction: 0xf104e55f
   29af0:			; <UNDEFINED> instruction: 0x464001b0
   29af4:	stc2	7, cr15, [r0], #-992	; 0xfffffc20
   29af8:	bicsle	r2, fp, r0, lsl #16
   29afc:			; <UNDEFINED> instruction: 0xf8c42308
   29b00:	ldr	r3, [r4], -r4, lsl #3
   29b04:	tstcs	r4, r2, lsr #12
   29b08:	subne	pc, pc, r3, lsl #17
   29b0c:	svcgt	0x00b8f852
   29b10:	ldmvs	r1, {r4, r6, fp, sp, lr}
   29b14:			; <UNDEFINED> instruction: 0xf8c368d2
   29b18:	ldrbvs	ip, [r8, #-80]	; 0xffffffb0
   29b1c:	ldrbvs	r6, [sl, #1433]	; 0x599
   29b20:	ldrhtcs	pc, [r2], r4	; <UNPREDICTABLE>
   29b24:	rsbcs	pc, r0, r3, lsr #17
   29b28:	bls	123130 <__read_chk@plt+0x11bc04>
   29b2c:	andcs	lr, sp, #230686720	; 0xdc00000
   29b30:	bcc	a302c <__read_chk@plt+0x9bb00>
   29b34:	ldmle	r8, {r0, r1, r2, r9, fp, sp}^
   29b38:			; <UNDEFINED> instruction: 0xf853a302
   29b3c:	ldrmi	r2, [r3], #-34	; 0xffffffde
   29b40:	svclt	0x00004718
   29b44:	andeq	r0, r0, r5, lsr r0
   29b48:			; <UNDEFINED> instruction: 0xffffffeb
   29b4c:	andeq	r0, r0, r1, lsr r0
   29b50:	andeq	r0, r0, sp, lsr #32
   29b54:	andeq	r0, r0, r9, lsr #32
   29b58:	andeq	r0, r0, r5, lsr #32
   29b5c:			; <UNDEFINED> instruction: 0xffffffa7
   29b60:	andeq	r0, r0, r1, lsr #32
   29b64:	str	r2, [r2, #-605]!	; 0xfffffda3
   29b68:	str	r2, [r0, #-622]!	; 0xfffffd92
   29b6c:	ldr	r2, [lr, #-623]	; 0xfffffd91
   29b70:	ldr	r2, [ip, #-625]	; 0xfffffd8f
   29b74:	ldr	r2, [sl, #-613]	; 0xfffffd9b
   29b78:	ldr	r2, [r8, #-612]	; 0xfffffd9c
   29b7c:	ldr	r2, [r6, #-534]	; 0xfffffdea
   29b80:	strt	r4, [r2], #1672	; 0x688
   29b84:	svc	0x0026f7dc
   29b88:	sbcmi	pc, r4, #72, 12	; 0x4800000
   29b8c:	addscc	pc, r1, #210763776	; 0xc900000
   29b90:	svclt	0x0000e50d
   29b94:	andeq	sp, r3, ip, lsl #8
   29b98:	andeq	r0, r0, r0, asr r7
   29b9c:	andeq	r5, r2, r8, ror #27
   29ba0:	andeq	r5, r2, r2, ror #27
   29ba4:	andeq	r5, r2, r0, ror #27
   29ba8:	andeq	sp, r3, sl, lsl #5
   29bac:	rsbcc	lr, r0, #208, 18	; 0x340000
   29bb0:	bcs	196ff8 <__read_chk@plt+0x18facc>
   29bb4:	bcs	2ddc00 <__read_chk@plt+0x2d66d4>
   29bb8:			; <UNDEFINED> instruction: 0xf648d00f
   29bbc:	ldrmi	r4, [ip], -r4, asr #5
   29bc0:	addscc	pc, r1, #210763776	; 0xc900000
   29bc4:	teqlt	r3, sl
   29bc8:			; <UNDEFINED> instruction: 0xb124685c
   29bcc:	ldrmi	r2, [r8], -r0, lsl #2
   29bd0:			; <UNDEFINED> instruction: 0xf7fd460c
   29bd4:	strtmi	pc, [r0], -r1, lsr #19
   29bd8:			; <UNDEFINED> instruction: 0xf8d0bd10
   29bdc:	andcs	r4, r0, #172, 4	; 0xc000000a
   29be0:	adccs	pc, ip, #192, 16	; 0xc00000
   29be4:	rscsle	r2, r6, r0, lsl #22
   29be8:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
   29bec:			; <UNDEFINED> instruction: 0x4618d0f3
   29bf0:			; <UNDEFINED> instruction: 0xf7fd4621
   29bf4:			; <UNDEFINED> instruction: 0x4620f991
   29bf8:	svclt	0x0000bd10
   29bfc:	svcmi	0x00f0e92d
   29c00:	stc	3, cr2, [sp, #-864]!	; 0xfffffca0
   29c04:	strmi	r8, [r3], r4, lsl #22
   29c08:	ldrtne	pc, [r0], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   29c0c:	sbcmi	pc, r0, r8, asr #12
   29c10:	stclcs	8, cr15, [ip], #892	; 0x37c
   29c14:	addscc	pc, r1, r9, asr #13
   29c18:			; <UNDEFINED> instruction: 0xf2ad46da
   29c1c:	ldrbtmi	r5, [sl], #-3428	; 0xfffff29c
   29c20:	movwlt	pc, #6915	; 0x1b03	; <UNPREDICTABLE>
   29c24:			; <UNDEFINED> instruction: 0xf8df9006
   29c28:			; <UNDEFINED> instruction: 0xf5020cdc
   29c2c:	andls	r7, r9, #1610612737	; 0x60000001
   29c30:	vmov.i32	d18, #512	; 0x00000200
   29c34:	andls	r0, r8, #268435456	; 0x10000000
   29c38:	stclcs	8, cr15, [ip], {223}	; 0xdf
   29c3c:			; <UNDEFINED> instruction: 0xf8d34478
   29c40:			; <UNDEFINED> instruction: 0x468b3434
   29c44:	ldmdavs	r2, {r1, r7, fp, ip, lr}
   29c48:	ldrbcs	pc, [ip, #-2253]	; 0xfffff733	; <UNPREDICTABLE>
   29c4c:	andeq	pc, r0, #79	; 0x4f
   29c50:	blx	1733ba <__read_chk@plt+0x16be8e>
   29c54:	vrshl.s8	d15, d11, d5
   29c58:	ldrbmi	r4, [r4], #-1076	; 0xfffffbcc
   29c5c:	vpadd.i8	d2, d1, d9
   29c60:	ldm	pc, {r0, r2, r3, r4, r6, sl, pc}^	; <UNPREDICTABLE>
   29c64:	biceq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   29c68:	stfeqe	f0, [r9], {206}	; 0xce
   29c6c:	movteq	r0, #43786	; 0xab0a
   29c70:			; <UNDEFINED> instruction: 0x07310835
   29c74:	strbeq	r0, [r9], #-1892	; 0xfffff89c
   29c78:	ldrbeq	r0, [fp], #-2124	; 0xfffff7b4
   29c7c:	bleq	9ec8b4 <__read_chk@plt+0x9e5388>
   29c80:	rsceq	r0, r8, #164, 16	; 0xa40000
   29c84:	strbeq	r0, [r7, -ip, asr #24]!
   29c88:			; <UNDEFINED> instruction: 0x076a0c53
   29c8c:	subeq	r0, r1, #132, 2	; 0x21
   29c90:	ldreq	r0, [r2], #-893	; 0xfffffc83
   29c94:	mvneq	r0, #-2147483595	; 0x80000035
   29c98:	ldrbcs	r0, [r8, #930]	; 0x3a2
   29c9c:	strge	pc, [fp, #-2821]	; 0xfffff4fb
   29ca0:	strbvs	pc, [r8], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   29ca4:			; <UNDEFINED> instruction: 0xf0012e00
   29ca8:			; <UNDEFINED> instruction: 0xf50d83b4
   29cac:	vmla.i8	d7, d13, d4
   29cb0:	vst2.16	{d20-d23}, [pc :64], ip
   29cb4:	tstcs	r0, r3, lsl r2
   29cb8:	ldrmi	r4, [pc], -r8, asr #12
   29cbc:	bcc	4654e8 <__read_chk@plt+0x45dfbc>
   29cc0:	ldc	7, cr15, [lr], #-880	; 0xfffffc90
   29cc4:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
   29cc8:			; <UNDEFINED> instruction: 0xf7fa4648
   29ccc:			; <UNDEFINED> instruction: 0xf10df9cb
   29cd0:	ldrtmi	r0, [r3], -r8, asr #16
   29cd4:	vst1.8	{d18-d21}, [pc], ip
   29cd8:			; <UNDEFINED> instruction: 0xf8cd7180
   29cdc:	strmi	r8, [r4], -r0
   29ce0:			; <UNDEFINED> instruction: 0xf7fa4638
   29ce4:	stmdacs	r0, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
   29ce8:	rsbshi	pc, r4, #1
   29cec:	vtst.8	q1, <illegal reg q8.5>, <illegal reg q15.5>
   29cf0:	blge	689e28 <__read_chk@plt+0x6828fc>
   29cf4:	tstcs	ip, r2, lsr r6
   29cf8:	mcr	6, 0, r4, cr8, cr8, {0}
   29cfc:			; <UNDEFINED> instruction: 0xf7fb3a90
   29d00:			; <UNDEFINED> instruction: 0x4606f8df
   29d04:			; <UNDEFINED> instruction: 0xf0412800
   29d08:	cdp	0, 1, cr8, cr8, cr0, {2}
   29d0c:	ldmvs	fp, {r4, r7, r9, fp, ip, sp}
   29d10:	blcs	4e92c <__read_chk@plt+0x47400>
   29d14:	rschi	pc, ip, #1
   29d18:			; <UNDEFINED> instruction: 0xf7dd4638
   29d1c:	strdcs	lr, [r1, -sl]
   29d20:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
   29d24:	tstls	r1, r2, lsl #12
   29d28:	stmdals	r5, {r0, r1, r9, sl, lr}
   29d2c:	strtmi	r9, [r0], -r0
   29d30:			; <UNDEFINED> instruction: 0xffe4f7fb
   29d34:	andeq	pc, r0, r8, asr #17
   29d38:			; <UNDEFINED> instruction: 0xf0412800
   29d3c:			; <UNDEFINED> instruction: 0x4655801a
   29d40:	eorge	pc, ip, sp, asr #17
   29d44:	eorlt	pc, r8, sp, asr #17
   29d48:			; <UNDEFINED> instruction: 0x46c246d3
   29d4c:	cfmsub32	mvax5, mvfx4, mvfx8, mvfx8
   29d50:			; <UNDEFINED> instruction: 0xae335a90
   29d54:	bls	46557c <__read_chk@plt+0x45e050>
   29d58:			; <UNDEFINED> instruction: 0xf8d84681
   29d5c:	movwls	r3, #29772	; 0x744c
   29d60:	eorscs	fp, r8, #-1946157056	; 0x8c000000
   29d64:	ldmdage	r6!, {r8, sp}
   29d68:			; <UNDEFINED> instruction: 0xf7dc460f
   29d6c:	blls	1a4d1c <__read_chk@plt+0x19d7f0>
   29d70:	sfm	f2, 4, [r6, #56]	; 0x38
   29d74:	eorsvs	r9, r2, r1, lsl #20
   29d78:	blls	20204c <__read_chk@plt+0x1fab20>
   29d7c:			; <UNDEFINED> instruction: 0xf8d8e00e
   29d80:	strtmi	r2, [r9], -ip, asr #8
   29d84:	movwcs	r4, #9760	; 0x2620
   29d88:			; <UNDEFINED> instruction: 0xf7fc602b
   29d8c:			; <UNDEFINED> instruction: 0xf8caf8a5
   29d90:	stmdacs	r0, {}	; <UNPREDICTABLE>
   29d94:	andshi	pc, r5, #65	; 0x41
   29d98:	strbcc	pc, [ip], #-2264	; 0xfffff728	; <UNPREDICTABLE>
   29d9c:	tstcs	r1, r2, lsr r6
   29da0:	strls	r4, [r0, -r8, lsr #12]
   29da4:	mrrc2	7, 15, pc, r6, cr11	; <UNPREDICTABLE>
   29da8:	mvnle	r2, r0, lsl #16
   29dac:	ldrtcs	pc, [r0], #-2267	; 0xfffff725	; <UNPREDICTABLE>
   29db0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   29db4:	ldmeq	r8, {r3, r8, ip, sp, lr, pc}^
   29db8:	stmible	lr, {r0, r4, r7, r8, sl, lr}^
   29dbc:	ldrhcc	pc, [r2], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   29dc0:	mrc	6, 0, r4, cr8, cr0, {6}
   29dc4:			; <UNDEFINED> instruction: 0x46da9a10
   29dc8:			; <UNDEFINED> instruction: 0xf8ddba5b
   29dcc:	addslt	fp, fp, #40	; 0x28
   29dd0:	cmple	r9, r0, lsl #22
   29dd4:	blt	fe46563c <__read_chk@plt+0xfe45e110>
   29dd8:			; <UNDEFINED> instruction: 0xf8cdad33
   29ddc:			; <UNDEFINED> instruction: 0x46c2a014
   29de0:	ldrdhi	pc, [ip], -sp	; <UNPREDICTABLE>
   29de4:	ldrmi	r2, [r9], r2, lsl #14
   29de8:	strbcc	pc, [ip], #-2264	; 0xfffff728	; <UNPREDICTABLE>
   29dec:	teqlt	fp, #469762048	; 0x1c000000
   29df0:	eorscs	r2, r8, #0, 2
   29df4:			; <UNDEFINED> instruction: 0x460ea836
   29df8:	bl	fe8e7d70 <__read_chk@plt+0xfe8e0844>
   29dfc:	andcs	r2, r5, #-2147483645	; 0x80000003
   29e00:	bls	a541c <__read_chk@plt+0x9def0>
   29e04:	eorvs	r9, r9, r7, lsl #22
   29e08:	and	r6, lr, sl, lsr #1
   29e0c:	strbcs	pc, [ip], #-2264	; 0xfffff728	; <UNPREDICTABLE>
   29e10:			; <UNDEFINED> instruction: 0x46204659
   29e14:	andvc	pc, r0, fp, asr #17
   29e18:			; <UNDEFINED> instruction: 0xf85ef7fc
   29e1c:	andeq	pc, r0, sl, asr #17
   29e20:			; <UNDEFINED> instruction: 0xf0412800
   29e24:			; <UNDEFINED> instruction: 0xf8d88312
   29e28:	strtmi	r3, [sl], -ip, asr #8
   29e2c:	ldrbmi	r2, [r8], -r1, lsl #2
   29e30:			; <UNDEFINED> instruction: 0xf7fb9600
   29e34:	stmdacs	r0, {r0, r1, r2, r3, sl, fp, ip, sp, lr, pc}
   29e38:	blls	19e5e0 <__read_chk@plt+0x1970b4>
   29e3c:	ldrtcs	pc, [r0], #-2259	; 0xfffff72d	; <UNPREDICTABLE>
   29e40:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   29e44:	ldmeq	r8, {r3, r8, ip, sp, lr, pc}^
   29e48:	stmible	sp, {r0, r4, r7, r8, sl, lr}^
   29e4c:	ldrhcc	pc, [r2], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   29e50:	mrc	6, 0, r4, cr8, cr0, {6}
   29e54:	blt	171069c <__read_chk@plt+0x1709170>
   29e58:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   29e5c:			; <UNDEFINED> instruction: 0xa014f8dd
   29e60:	blcs	568d4 <__read_chk@plt+0x4f3a8>
   29e64:	movthi	pc, #8193	; 0x2001	; <UNPREDICTABLE>
   29e68:	strbmi	r6, [r1], -r0, ror #24
   29e6c:			; <UNDEFINED> instruction: 0xf93af7fa
   29e70:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29e74:	teqhi	r4, #1	; <UNPREDICTABLE>
   29e78:			; <UNDEFINED> instruction: 0xf1046c63
   29e7c:	ldrbcs	r0, [r8], #332	; 0x14c
   29e80:	blx	144e92 <__read_chk@plt+0x13d966>
   29e84:	addsmi	sl, sl, #184549376	; 0xb000000
   29e88:			; <UNDEFINED> instruction: 0xf100ae44
   29e8c:	svclt	0x0028004c
   29e90:	strbtvs	r4, [sl], #-1562	; 0xfffff9e6
   29e94:	stmda	ip, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29e98:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   29e9c:	andcs	r4, ip, #48, 12	; 0x3000000
   29ea0:	strbcc	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   29ea4:	orrvc	pc, r0, pc, asr #8
   29ea8:	strbpl	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   29eac:	bvs	4656d8 <__read_chk@plt+0x45e1ac>
   29eb0:	andhi	pc, r0, sp, asr #17
   29eb4:	stc2	7, cr15, [r0, #-1000]!	; 0xfffffc18
   29eb8:			; <UNDEFINED> instruction: 0xf0012800
   29ebc:	ldmcs	pc!, {r2, r3, r4, r9, pc}^	; <UNPREDICTABLE>
   29ec0:	addhi	pc, r7, #268435456	; 0x10000000
   29ec4:	tstcs	r0, ip, lsr r2
   29ec8:			; <UNDEFINED> instruction: 0xf7dca886
   29ecc:			; <UNDEFINED> instruction: 0xf8d4eb3a
   29ed0:	cdp	4, 1, cr2, cr8, cr8, {2}
   29ed4:			; <UNDEFINED> instruction: 0x210c0a90
   29ed8:			; <UNDEFINED> instruction: 0xf8c92302
   29edc:			; <UNDEFINED> instruction: 0xf8c96004
   29ee0:			; <UNDEFINED> instruction: 0xf7fa3000
   29ee4:	cdp	15, 1, cr15, cr8, cr13, {7}
   29ee8:	movwcs	r4, #2704	; 0xa90
   29eec:	stmiavs	r3!, {r8, fp, ip, sp, pc}
   29ef0:	mrcge	4, 0, r2, cr3, cr8, {6}
   29ef4:	strge	pc, [fp, #-2820]	; 0xfffff4fc
   29ef8:	andcc	pc, r8, r9, asr #17
   29efc:	ldrtmi	r2, [r0], -r0, lsl #14
   29f00:	tstcs	r1, sl, asr #12
   29f04:	strbcc	pc, [ip], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   29f08:			; <UNDEFINED> instruction: 0xf7fb9700
   29f0c:	strmi	pc, [r7], -r3, lsr #23
   29f10:			; <UNDEFINED> instruction: 0xf0402800
   29f14:	strmi	r8, [r1], -r9, lsl #12
   29f18:	stmge	r7, {r3, r4, r5, r9, sp}
   29f1c:	bl	467e94 <__read_chk@plt+0x460968>
   29f20:	strbcc	pc, [ip], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   29f24:	strls	r4, [r0, -sl, asr #12]
   29f28:	strcs	r2, [r2, -r1, lsl #2]
   29f2c:	bls	a5558 <__read_chk@plt+0x9e02c>
   29f30:			; <UNDEFINED> instruction: 0xf8c94630
   29f34:	strcs	r7, [r5, -r0]
   29f38:	andvc	pc, r8, r9, asr #17
   29f3c:	blx	fe2e7f32 <__read_chk@plt+0xfe2e0a06>
   29f40:			; <UNDEFINED> instruction: 0xf0012800
   29f44:	mcrgt	1, 0, r8, cr15, cr11, {5}
   29f48:	ldrbmi	pc, [r4, #517]!	; 0x205	; <UNPREDICTABLE>
   29f4c:	strgt	r2, [pc, #-1811]	; 29841 <__read_chk@plt+0x22315>
   29f50:	muleq	r3, r6, r8
   29f54:	andeq	lr, r3, r5, lsl #17
   29f58:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   29f5c:			; <UNDEFINED> instruction: 0xf50bfb04
   29f60:	ldrtmi	pc, [r4], #-517	; 0xfffffdfb	; <UNPREDICTABLE>
   29f64:	movweq	lr, #23306	; 0x5b0a
   29f68:			; <UNDEFINED> instruction: 0xf8c34454
   29f6c:	ldrbcc	r7, [r8], #1076	; 0x434
   29f70:	mvnscs	pc, #10485760	; 0xa00000
   29f74:			; <UNDEFINED> instruction: 0xf080429c
   29f78:			; <UNDEFINED> instruction: 0x26d8855e
   29f7c:	blx	1d4096 <__read_chk@plt+0x1ccb6a>
   29f80:	vmax.s8	d10, d5, d11
   29f84:	ldrbmi	r4, [r1], #-500	; 0xfffffe0c
   29f88:	beq	4657b4 <__read_chk@plt+0x45e288>
   29f8c:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   29f90:	strbcs	pc, [ip], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   29f94:	stc2l	7, cr15, [r4, #-1000]!	; 0xfffffc18
   29f98:			; <UNDEFINED> instruction: 0xf8c84607
   29f9c:	stmdacs	r0, {}	; <UNPREDICTABLE>
   29fa0:	teqhi	r4, #64	; 0x40	; <UNPREDICTABLE>
   29fa4:			; <UNDEFINED> instruction: 0xf8d6ab19
   29fa8:	tstcs	ip, r8, asr #8
   29fac:			; <UNDEFINED> instruction: 0x461d4618
   29fb0:			; <UNDEFINED> instruction: 0xff86f7fa
   29fb4:	stmdblt	r0, {r0, r1, r3, r4, r5, r9, sl, lr}
   29fb8:	cdp	8, 1, cr6, cr9, cr11, {5}
   29fbc:			; <UNDEFINED> instruction: 0x46212a10
   29fc0:			; <UNDEFINED> instruction: 0xf7fc4650
   29fc4:			; <UNDEFINED> instruction: 0x4607f9b9
   29fc8:	andeq	pc, r0, r8, asr #17
   29fcc:			; <UNDEFINED> instruction: 0xf0402800
   29fd0:	bicscs	r8, r8, #1946157056	; 0x74000000
   29fd4:	tstge	fp, r3, lsl #22	; <UNPREDICTABLE>
   29fd8:	ldrtcs	pc, [r4], #-2257	; 0xfffff72f	; <UNPREDICTABLE>
   29fdc:			; <UNDEFINED> instruction: 0xf8c13201
   29fe0:			; <UNDEFINED> instruction: 0xf8da2434
   29fe4:			; <UNDEFINED> instruction: 0xf1022430
   29fe8:			; <UNDEFINED> instruction: 0xf8ca0b01
   29fec:	blx	1170b6 <__read_chk@plt+0x10fb8a>
   29ff0:			; <UNDEFINED> instruction: 0xf8c3a30b
   29ff4:	bicscs	r0, r8, #52, 8	; 0x34000000
   29ff8:	blx	f2806 <__read_chk@plt+0xeb2da>
   29ffc:			; <UNDEFINED> instruction: 0xf8c3a30b
   2a000:			; <UNDEFINED> instruction: 0xf1bb2434
   2a004:			; <UNDEFINED> instruction: 0xf47f0f00
   2a008:	movwcs	sl, #11848	; 0x2e48
   2a00c:	ldrtcc	pc, [r4], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   2a010:			; <UNDEFINED> instruction: 0xf8d4e61e
   2a014:	svccs	0x000070f0
   2a018:	mvnhi	pc, r1
   2a01c:	ldmdage	r4!, {r6, r9, sp}
   2a020:	rsfges	f2, f3, f0
   2a024:	b	fe367f9c <__read_chk@plt+0xfe360a70>
   2a028:	blx	f2f92 <__read_chk@plt+0xeba66>
   2a02c:	vcgt.s8	d10, d5, d11
   2a030:	bl	2bb568 <__read_chk@plt+0x2b403c>
   2a034:	andcs	r0, r2, #5
   2a038:	bvs	465860 <__read_chk@plt+0x45e334>
   2a03c:	andcs	r6, r1, #50	; 0x32
   2a040:	mrcge	0, 0, r6, cr3, cr2, {5}
   2a044:	andsge	pc, ip, sp, asr #17
   2a048:	strmi	r9, [r3], r5, lsl #6
   2a04c:			; <UNDEFINED> instruction: 0x46a2463b
   2a050:	cfmuls	mvf2, mvf8, mvf0
   2a054:	tstcs	r1, r0, lsl sl
   2a058:	strls	r4, [r0], #-1584	; 0xfffff9d0
   2a05c:	blx	ffee8050 <__read_chk@plt+0xffee0b24>
   2a060:			; <UNDEFINED> instruction: 0xf0012800
   2a064:	movwcs	r8, #33172	; 0x8194
   2a068:	blls	18213c <__read_chk@plt+0x17ac10>
   2a06c:	stmge	r5, {r6, r9, sp}
   2a070:			; <UNDEFINED> instruction: 0xf8da4621
   2a074:			; <UNDEFINED> instruction: 0xf50d90f0
   2a078:			; <UNDEFINED> instruction: 0xf8d37804
   2a07c:			; <UNDEFINED> instruction: 0xf7dc744c
   2a080:	ldmvs	r2!, {r5, r6, r9, fp, sp, lr, pc}
   2a084:	ldcge	3, cr2, [r9, #-32]	; 0xffffffe0
   2a088:	andcc	pc, r0, r8, asr #17
   2a08c:	andcs	pc, r8, r8, asr #17
   2a090:	ldrtmi	lr, [fp], -r6
   2a094:	strbmi	r4, [r9], -sl, lsr #12
   2a098:			; <UNDEFINED> instruction: 0xf7fb4630
   2a09c:	movwlt	pc, #2631	; 0xa47	; <UNPREDICTABLE>
   2a0a0:			; <UNDEFINED> instruction: 0x4642463b
   2a0a4:	strtmi	r2, [r8], -r1, lsl #2
   2a0a8:			; <UNDEFINED> instruction: 0xf7fb9400
   2a0ac:	stmdacs	r0, {r0, r1, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   2a0b0:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   2a0b4:	ldcge	7, cr5, [r1], {5}
   2a0b8:	adcsmi	lr, r8, #9
   2a0bc:	adcshi	pc, r7, #64	; 0x40
   2a0c0:			; <UNDEFINED> instruction: 0xf7fa4658
   2a0c4:	eorvs	pc, r0, r7, lsr #16
   2a0c8:			; <UNDEFINED> instruction: 0xf0402800
   2a0cc:			; <UNDEFINED> instruction: 0xf8da82b0
   2a0d0:			; <UNDEFINED> instruction: 0x463120f0
   2a0d4:	strbeq	pc, [ip], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   2a0d8:	mrc2	7, 7, pc, cr14, cr11, {7}
   2a0dc:	stmdacs	r0, {r5, sp, lr}
   2a0e0:			; <UNDEFINED> instruction: 0xf8dad1eb
   2a0e4:			; <UNDEFINED> instruction: 0xe7b330f0
   2a0e8:			; <UNDEFINED> instruction: 0xf8d423d8
   2a0ec:	blx	ee4b6 <__read_chk@plt+0xe6f8a>
   2a0f0:	ldcge	3, cr10, [r9], {11}
   2a0f4:			; <UNDEFINED> instruction: 0xf10d6c4a
   2a0f8:	smlabtls	sp, ip, r8, r0
   2a0fc:	bmi	fe465924 <__read_chk@plt+0xfe45e3f8>
   2a100:	ldmdbge	r4!, {r5, r8, ip, pc}
   2a104:	blt	3e4840 <__read_chk@plt+0x3dd314>
   2a108:			; <UNDEFINED> instruction: 0xf8d3a81f
   2a10c:	strmi	r3, [fp], ip, asr #8
   2a110:	cdp	0, 0, cr9, cr8, cr12, {0}
   2a114:	vmovvs	r3, fp, s0, s1
   2a118:	movwls	r4, #46099	; 0xb413
   2a11c:	bne	fe465984 <__read_chk@plt+0xfe45e458>
   2a120:			; <UNDEFINED> instruction: 0xf7f9980b
   2a124:	blls	36a0a8 <__read_chk@plt+0x362b7c>
   2a128:	bvs	fe465990 <__read_chk@plt+0xfe45e464>
   2a12c:	addsvs	r4, r8, r1, lsl #13
   2a130:			; <UNDEFINED> instruction: 0xf0012800
   2a134:	stfged	f0, [r4], {148}	; 0x94
   2a138:	tstcs	r0, r0, asr #4
   2a13c:			; <UNDEFINED> instruction: 0xf7dc4658
   2a140:	vnmls.f32	s28, s16, s0
   2a144:	movwcs	r7, #6672	; 0x1a10
   2a148:	bmi	fe465974 <__read_chk@plt+0xfe45e448>
   2a14c:			; <UNDEFINED> instruction: 0xf8c82500
   2a150:	and	r3, r8, r0
   2a154:			; <UNDEFINED> instruction: 0x4621463a
   2a158:			; <UNDEFINED> instruction: 0xf7fb4648
   2a15c:	ldrhtvs	pc, [r0], -sp	; <UNPREDICTABLE>
   2a160:			; <UNDEFINED> instruction: 0xf0402800
   2a164:	ldrtmi	r8, [fp], -ip, asr #4
   2a168:	tstcs	r1, r2, asr #12
   2a16c:	strls	r4, [r0, #-1568]	; 0xfffff9e0
   2a170:	blx	1c68164 <__read_chk@plt+0x1c60c38>
   2a174:	mvnle	r2, r0, lsl #16
   2a178:			; <UNDEFINED> instruction: 0xf10dab23
   2a17c:	strmi	r0, [r4], -r8, lsl #21
   2a180:	bcc	4659ac <__read_chk@plt+0x45e480>
   2a184:	movwls	r2, #41731	; 0xa303
   2a188:	movwls	r2, #21250	; 0x5302
   2a18c:	bpl	fe4659f8 <__read_chk@plt+0xfe45e4cc>
   2a190:	cdp	3, 1, cr2, cr8, cr0, {0}
   2a194:	movwls	r7, #31248	; 0x7a10
   2a198:	beq	465a04 <__read_chk@plt+0x45e4d8>
   2a19c:	tstcs	r0, r0, asr #4
   2a1a0:	stmib	lr, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a1a4:			; <UNDEFINED> instruction: 0xf8ca9b05
   2a1a8:	ldrtmi	r3, [fp], -r0
   2a1ac:	tstcs	r1, r2, asr r6
   2a1b0:	strls	r4, [r0], #-1576	; 0xfffff9d8
   2a1b4:	blx	13e81a8 <__read_chk@plt+0x13e0c7c>
   2a1b8:			; <UNDEFINED> instruction: 0xf0002800
   2a1bc:	subcs	r8, r0, #244, 12	; 0xf400000
   2a1c0:	ldrbmi	r2, [r8], -r0, lsl #2
   2a1c4:			; <UNDEFINED> instruction: 0xf7dcae90
   2a1c8:	stmiavs	fp!, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   2a1cc:			; <UNDEFINED> instruction: 0xf8c8220e
   2a1d0:			; <UNDEFINED> instruction: 0xf8c82000
   2a1d4:	and	r3, r7, r8
   2a1d8:	ldrtmi	r4, [r2], -fp, asr #12
   2a1dc:			; <UNDEFINED> instruction: 0x46284639
   2a1e0:			; <UNDEFINED> instruction: 0xf9a4f7fb
   2a1e4:	rscle	r2, r0, r0, lsl #16
   2a1e8:	strbmi	r4, [r2], -fp, asr #12
   2a1ec:	ldrtmi	r2, [r0], -r1, lsl #2
   2a1f0:			; <UNDEFINED> instruction: 0xf7fb9400
   2a1f4:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   2a1f8:	ldrtmi	sp, [sl], -lr, ror #3
   2a1fc:	strbmi	r4, [r8], -r9, lsr #12
   2a200:	mcr2	7, 3, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
   2a204:	bcc	fe465a6c <__read_chk@plt+0xfe45e540>
   2a208:	stmdacs	r0, {r3, r4, sp, lr}
   2a20c:	stcls	0, cr13, [fp], {205}	; 0xcd
   2a210:	mvnsvc	pc, #82837504	; 0x4f00000
   2a214:	addsmi	r9, ip, #98304	; 0x18000
   2a218:	addmi	fp, r8, #152, 30	; 0x260
   2a21c:	mvnhi	pc, r0, asr #32
   2a220:			; <UNDEFINED> instruction: 0xf7db4648
   2a224:	rsbeq	lr, r2, sl, asr #30
   2a228:	mvnsvc	pc, #82837504	; 0x4f00000
   2a22c:	svclt	0x0038429a
   2a230:	andls	r4, fp, #27262976	; 0x1a00000
   2a234:	blge	1164004 <__read_chk@plt+0x115cad8>
   2a238:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2a23c:	vst1.8	{d18-d21}, [pc], ip
   2a240:	adf<illegal precision>	f7, f1, f0
   2a244:			; <UNDEFINED> instruction: 0x46183a10
   2a248:	ldrdcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   2a24c:	andhi	pc, r0, sp, asr #17
   2a250:	blx	14e8242 <__read_chk@plt+0x14e0d16>
   2a254:			; <UNDEFINED> instruction: 0xf0012800
   2a258:	ldmcs	pc!, {r1, r2, r3, r6, pc}^	; <UNPREDICTABLE>
   2a25c:	adcshi	pc, r9, r1, lsl #4
   2a260:	stmdbvc	r4, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2a264:	stmge	r7, {r3, r4, r5, r9, sp}
   2a268:	ldrbcs	r2, [r8, #256]	; 0x100
   2a26c:	stmdb	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a270:	strge	pc, [fp, #-2821]	; 0xfffff4fb
   2a274:	bls	a58a0 <__read_chk@plt+0x9e374>
   2a278:	movwcs	r2, #4622	; 0x120e
   2a27c:			; <UNDEFINED> instruction: 0xf8c9ae13
   2a280:			; <UNDEFINED> instruction: 0xf8c92000
   2a284:	ands	r3, r4, r8
   2a288:	ldrsbtcs	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   2a28c:			; <UNDEFINED> instruction: 0xf8d54631
   2a290:	movwcs	r0, #33872	; 0x8450
   2a294:			; <UNDEFINED> instruction: 0xf7fb6033
   2a298:			; <UNDEFINED> instruction: 0xf8c8fe1f
   2a29c:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2a2a0:	bichi	pc, r5, r0, asr #32
   2a2a4:	orrsvs	pc, r1, #20971520	; 0x1400000
   2a2a8:	strvs	pc, [pc, r5, lsl #10]
   2a2ac:	stm	r7, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   2a2b0:	tstcs	r0, pc
   2a2b4:	ldrsbtcc	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
   2a2b8:	tstls	r0, sl, asr #12
   2a2bc:	tstcs	r1, r0, lsr r6
   2a2c0:			; <UNDEFINED> instruction: 0xf9c8f7fb
   2a2c4:	bicsle	r2, pc, r0, lsl #16
   2a2c8:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2a2cc:	andcs	r2, ip, #216, 10	; 0x36000000
   2a2d0:			; <UNDEFINED> instruction: 0xf50bfb05
   2a2d4:	movweq	lr, #23306	; 0x5b0a
   2a2d8:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2a2dc:			; <UNDEFINED> instruction: 0xf8dae15f
   2a2e0:	bcs	32df8 <__read_chk@plt+0x2b8cc>
   2a2e4:	orrhi	pc, lr, #0
   2a2e8:	ssatmi	r2, #12, r8, asr #7
   2a2ec:			; <UNDEFINED> instruction: 0xf505fb03
   2a2f0:	bl	2b2b08 <__read_chk@plt+0x2ab5dc>
   2a2f4:			; <UNDEFINED> instruction: 0xf8c30305
   2a2f8:	ldrbcs	r2, [r8], #1076	; 0x434
   2a2fc:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2a300:	strge	pc, [fp], #-2820	; 0xfffff4fc
   2a304:			; <UNDEFINED> instruction: 0xf8c82300
   2a308:			; <UNDEFINED> instruction: 0xf8d43000
   2a30c:	stmdacs	r0, {r3, r6, sl}
   2a310:	strhi	pc, [r1, r0]
   2a314:	sbcne	pc, r4, #14286848	; 0xda0000
   2a318:	ldrbcs	r4, [r8], r2, asr #12
   2a31c:	strge	pc, [fp, #-2822]	; 0xfffff4fa
   2a320:	ldrmi	r6, [r8, fp, asr #17]
   2a324:			; <UNDEFINED> instruction: 0xf8d54604
   2a328:			; <UNDEFINED> instruction: 0xf7db044c
   2a32c:			; <UNDEFINED> instruction: 0xf8c5eec6
   2a330:	cfstrscs	mvf4, [r0], {76}	; 0x4c
   2a334:	ldrhi	pc, [sl, -r0]!
   2a338:	ldrhvc	pc, [r2], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   2a33c:	adcslt	fp, pc, #520192	; 0x7f000
   2a340:			; <UNDEFINED> instruction: 0xf0002f00
   2a344:			; <UNDEFINED> instruction: 0xf8da8526
   2a348:	andscs	fp, r5, #48, 8	; 0x30000000
   2a34c:			; <UNDEFINED> instruction: 0xf60bfb06
   2a350:	movweq	lr, #27402	; 0x6b0a
   2a354:	ldrtmi	pc, [r4], -r6, lsl #4	; <UNPREDICTABLE>
   2a358:	streq	lr, [r6], #-2826	; 0xfffff4f6
   2a35c:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2a360:	blx	f32ca <__read_chk@plt+0xebd9e>
   2a364:	bl	2e6f98 <__read_chk@plt+0x2dfa6c>
   2a368:			; <UNDEFINED> instruction: 0xf8d10103
   2a36c:	bcs	334a4 <__read_chk@plt+0x2bf78>
   2a370:	eorshi	pc, r5, r1
   2a374:	adcscs	pc, r8, #14286848	; 0xda0000
   2a378:	strbpl	pc, [r2, #2194]	; 0x892	; <UNPREDICTABLE>
   2a37c:	streq	pc, [r1, #-133]	; 0xffffff7b
   2a380:	svceq	0x0000f1bb
   2a384:			; <UNDEFINED> instruction: 0xf045bf18
   2a388:	cfstr32cs	mvfx0, [r0, #-4]
   2a38c:	vhadd.s8	<illegal reg q6.5>, <illegal reg q1.5>, q12
   2a390:	tstcs	r8, #52, 8	; 0x34000000
   2a394:			; <UNDEFINED> instruction: 0xf8c14454
   2a398:	sub	r3, r9, r4, lsr r4
   2a39c:	ssatmi	r2, #12, r8, asr #7
   2a3a0:	strge	pc, [r5, #-2819]	; 0xfffff4fd
   2a3a4:			; <UNDEFINED> instruction: 0xf8c52319
   2a3a8:			; <UNDEFINED> instruction: 0xf10d3434
   2a3ac:	vst2.16	{d16-d17}, [pc], r4
   2a3b0:	ldrbcs	r7, [r8], #168	; 0xa8
   2a3b4:			; <UNDEFINED> instruction: 0xf7f94641
   2a3b8:	blx	169e16 <__read_chk@plt+0x1628ea>
   2a3bc:	strmi	sl, [r5], -fp, lsl #22
   2a3c0:	strbeq	pc, [ip], #-2267	; 0xfffff725	; <UNPREDICTABLE>
   2a3c4:	mrc	7, 3, APSR_nzcv, cr8, cr11, {6}
   2a3c8:	strbpl	pc, [ip], #-2251	; 0xfffff735	; <UNPREDICTABLE>
   2a3cc:			; <UNDEFINED> instruction: 0xf0002d00
   2a3d0:			; <UNDEFINED> instruction: 0xf8b58792
   2a3d4:			; <UNDEFINED> instruction: 0xf50a304e
   2a3d8:	andls	r7, r5, #52, 4	; 0x40000003
   2a3dc:	cmnvs	r8, #587202560	; 0x23000000	; <UNPREDICTABLE>
   2a3e0:	vst1.8	{d20-d22}, [r3 :64], r0
   2a3e4:			; <UNDEFINED> instruction: 0xf8a57320
   2a3e8:			; <UNDEFINED> instruction: 0xf7dc304e
   2a3ec:			; <UNDEFINED> instruction: 0xf8daed92
   2a3f0:			; <UNDEFINED> instruction: 0xf8da13d8
   2a3f4:	bls	18334c <__read_chk@plt+0x17be20>
   2a3f8:	tstcs	r1, r1, lsl #2
   2a3fc:	strmi	r9, [r3], -r0, lsl #12
   2a400:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
   2a404:	strpl	lr, [r2, #-2509]	; 0xfffff633
   2a408:	ldc2l	7, cr15, [r8], #-1004	; 0xfffffc14
   2a40c:			; <UNDEFINED> instruction: 0xf8c84607
   2a410:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2a414:	rscshi	pc, sl, r0, asr #32
   2a418:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2a41c:			; <UNDEFINED> instruction: 0xf40bfb04
   2a420:	bl	2b2c88 <__read_chk@plt+0x2ab75c>
   2a424:	vcgt.s8	d0, d4, d4
   2a428:	ldrbmi	r4, [r4], #-1076	; 0xfffffbcc
   2a42c:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2a430:	blx	b2f9a <__read_chk@plt+0xaba6e>
   2a434:			; <UNDEFINED> instruction: 0xf8d3a30b
   2a438:	blcs	37570 <__read_chk@plt+0x30044>
   2a43c:	strbhi	pc, [pc, r0]	; <UNPREDICTABLE>
   2a440:	svceq	0x0000f1bb
   2a444:	eorshi	pc, r9, r1
   2a448:	blcc	2687c <__read_chk@plt+0x1f350>
   2a44c:	ldclcc	8, cr15, [r8], {84}	; 0x54
   2a450:	ldrtlt	pc, [r0], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   2a454:	andge	pc, fp, #2048	; 0x800
   2a458:	ldrtcc	pc, [r4], #-2242	; 0xfffff73e	; <UNPREDICTABLE>
   2a45c:	bllt	ffe68460 <__read_chk@plt+0xffe60f34>
   2a460:	strtmi	r9, [fp], r9, lsl #22
   2a464:	bicspl	pc, r4, #14286848	; 0xda0000
   2a468:	strmi	pc, [ip], -sl, lsl #4
   2a46c:			; <UNDEFINED> instruction: 0xf8ca2702
   2a470:	blgt	407418 <__read_chk@plt+0x3ffeec>
   2a474:	ldrmi	pc, [ip, -sl, lsl #4]
   2a478:	mvnspl	pc, #13238272	; 0xca0000
   2a47c:	andeq	lr, pc, r6, lsl #17
   2a480:	stm	r7, {r1, r2, r4, r9, sl, sp}
   2a484:			; <UNDEFINED> instruction: 0xf8ca000f
   2a488:	ldrbcc	r6, [r8], #1076	; 0x434
   2a48c:	mvnscs	pc, #10485760	; 0xa00000
   2a490:	svclt	0x0028429c
   2a494:	sbcle	r2, r1, #216, 8	; 0xd8000000
   2a498:			; <UNDEFINED> instruction: 0xf50a23d8
   2a49c:	blx	108a8e <__read_chk@plt+0x101562>
   2a4a0:			; <UNDEFINED> instruction: 0xf10da50b
   2a4a4:	cdpge	8, 1, cr0, cr3, cr4, {2}
   2a4a8:	strbcc	pc, [ip], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   2a4ac:	tstcs	r1, sl, asr #12
   2a4b0:			; <UNDEFINED> instruction: 0xf8cd4630
   2a4b4:	vhadd.s8	d8, d5, d0
   2a4b8:			; <UNDEFINED> instruction: 0xf7fb474c
   2a4bc:	stmdacs	r0, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}
   2a4c0:	ldrbhi	pc, [r0, r0]	; <UNPREDICTABLE>
   2a4c4:	blcs	404798 <__read_chk@plt+0x3fd26c>
   2a4c8:	ldrhi	pc, [r6], r0
   2a4cc:			; <UNDEFINED> instruction: 0xf0002b21
   2a4d0:	blcs	cbee8 <__read_chk@plt+0xc49bc>
   2a4d4:			; <UNDEFINED> instruction: 0xf50dd1e8
   2a4d8:	ldmdavs	sl!, {r2, r8, fp, ip, sp, lr}
   2a4dc:			; <UNDEFINED> instruction: 0x46484631
   2a4e0:	blx	fefe84d0 <__read_chk@plt+0xfefe0fa4>
   2a4e4:			; <UNDEFINED> instruction: 0xf8c84607
   2a4e8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2a4ec:	addhi	pc, lr, r0, asr #32
   2a4f0:	strtmi	r4, [r1], -sl, asr #12
   2a4f4:	strb	r2, [r3, #-769]!	; 0xfffffcff
   2a4f8:	ldrbmi	r4, [sp], -fp, lsr #12
   2a4fc:			; <UNDEFINED> instruction: 0xf0002d00
   2a500:	sbcscs	r8, r8, #212, 8	; 0xd4000000
   2a504:	andge	pc, r5, #2048	; 0x800
   2a508:	strbne	pc, [r8], #-2258	; 0xfffff72e	; <UNPREDICTABLE>
   2a50c:			; <UNDEFINED> instruction: 0xf0002900
   2a510:	strtmi	r8, [fp], r0, lsl #15
   2a514:	tstcs	sl, sp, lsl r6
   2a518:	ldrtne	pc, [r4], #-2242	; 0xfffff73e	; <UNPREDICTABLE>
   2a51c:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2a520:			; <UNDEFINED> instruction: 0x464224d8
   2a524:	strge	pc, [fp], #-2820	; 0xfffff4fc
   2a528:	sbceq	pc, r0, #14286848	; 0xda0000
   2a52c:	strbne	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2a530:	blx	ffee8532 <__read_chk@plt+0xffee1006>
   2a534:			; <UNDEFINED> instruction: 0xf8d44606
   2a538:			; <UNDEFINED> instruction: 0xf7db0450
   2a53c:			; <UNDEFINED> instruction: 0xf8c4edbe
   2a540:	cfmvsrcs	mvf0, r6
   2a544:	ldrbhi	pc, [r7], r0	; <UNPREDICTABLE>
   2a548:	ldrtcc	pc, [r4], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2a54c:			; <UNDEFINED> instruction: 0xf8c43301
   2a550:	blmi	ffbb7628 <__read_chk@plt+0xffbb00fc>
   2a554:	blx	1338be <__read_chk@plt+0x12c392>
   2a558:	ldrbtmi	sl, [fp], #-1035	; 0xfffffbf5
   2a55c:	tstvc	r6, #12582912	; 0xc00000	; <UNPREDICTABLE>
   2a560:			; <UNDEFINED> instruction: 0xc3acf8df
   2a564:	cdpeq	0, 0, cr15, cr4, cr15, {2}
   2a568:			; <UNDEFINED> instruction: 0xf504cb0f
   2a56c:			; <UNDEFINED> instruction: 0xf504668f
   2a570:	ldrbtmi	r6, [ip], #1937	; 0x791
   2a574:	andeq	lr, pc, r6, lsl #17
   2a578:	stm	r7, {r1, r9, sl, sp}
   2a57c:			; <UNDEFINED> instruction: 0xf8d4000f
   2a580:			; <UNDEFINED> instruction: 0xf8d42450
   2a584:			; <UNDEFINED> instruction: 0xf8c43434
   2a588:	cfldrdvs	mvd14, [r1], {84}	; 0x54
   2a58c:			; <UNDEFINED> instruction: 0xf8c43301
   2a590:			; <UNDEFINED> instruction: 0xf8c4645c
   2a594:			; <UNDEFINED> instruction: 0xf8c4c46c
   2a598:			; <UNDEFINED> instruction: 0xf8c41470
   2a59c:			; <UNDEFINED> instruction: 0x26d83434
   2a5a0:	lfmmi	f7, 3, [r4], {5}
   2a5a4:	blge	3291c4 <__read_chk@plt+0x321c98>
   2a5a8:	ldrbmi	pc, [ip, #517]	; 0x205	; <UNPREDICTABLE>
   2a5ac:	orrvs	pc, pc, #46137344	; 0x2c00000
   2a5b0:	ldrvs	pc, [r1, fp, lsl #10]
   2a5b4:	stm	r7, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   2a5b8:	bl	2aa5fc <__read_chk@plt+0x2a30d0>
   2a5bc:			; <UNDEFINED> instruction: 0xf8db020c
   2a5c0:	bl	2b7708 <__read_chk@plt+0x2b01dc>
   2a5c4:	tstcs	r1, r5
   2a5c8:	andhi	pc, r0, sp, asr #17
   2a5cc:			; <UNDEFINED> instruction: 0xf842f7fb
   2a5d0:			; <UNDEFINED> instruction: 0xf8dbbb78
   2a5d4:	movwcc	r3, #5188	; 0x1444
   2a5d8:	strbcc	pc, [r4], #-2251	; 0xfffff735	; <UNPREDICTABLE>
   2a5dc:	adcscs	pc, r8, #14286848	; 0xda0000
   2a5e0:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2a5e4:	ldrcs	pc, [ip, #2258]!	; 0x8d2
   2a5e8:			; <UNDEFINED> instruction: 0xf0804293
   2a5ec:	blx	1cac52 <__read_chk@plt+0x1c3726>
   2a5f0:	andcs	pc, fp, #46137344	; 0x2c00000
   2a5f4:	movweq	lr, #23306	; 0x5b0a
   2a5f8:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2a5fc:	strmi	lr, [r3], -r9, lsr #15
   2a600:	ldcge	6, cr4, [r1], {72}	; 0x48
   2a604:			; <UNDEFINED> instruction: 0xf7db9311
   2a608:	stmdavs	r7!, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
   2a60c:	blmi	fefbd118 <__read_chk@plt+0xfefb5bec>
   2a610:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a614:			; <UNDEFINED> instruction: 0xf8dd681a
   2a618:	subsmi	r3, sl, ip, asr r5
   2a61c:	ldrbhi	pc, [ip, -r0, asr #32]!	; <UNPREDICTABLE>
   2a620:	vmin.s8	d4, d13, d24
   2a624:	ldc	13, cr5, [sp], #400	; 0x190
   2a628:	pop	{r2, r8, r9, fp, pc}
   2a62c:			; <UNDEFINED> instruction: 0x46078ff0
   2a630:	blmi	feea45e8 <__read_chk@plt+0xfee9d0bc>
   2a634:	vpmax.s8	q5, <illegal reg q5.5>, q2
   2a638:	vqrshl.s8	d4, d28, d27
   2a63c:	ldrbtmi	r4, [fp], #-1228	; 0xfffffb34
   2a640:	bcs	465e6c <__read_chk@plt+0x45e940>
   2a644:	tstvc	r6, #12582912	; 0xc00000	; <UNPREDICTABLE>
   2a648:	blgt	3f428c <__read_chk@plt+0x3ecd60>
   2a64c:	andeq	lr, pc, r5, lsl #17
   2a650:	andeq	lr, pc, r4, lsl #17
   2a654:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2a658:			; <UNDEFINED> instruction: 0xf50bfb06
   2a65c:	movweq	lr, #23306	; 0x5b0a
   2a660:	ldrtvc	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2a664:	vcge.s8	q1, <illegal reg q10.5>, q4
   2a668:	blx	fade2 <__read_chk@plt+0xf38b6>
   2a66c:	cfmuls	mvf10, mvf9, mvf11
   2a670:	ldrbmi	r0, [r1], #-2576	; 0xfffff5f0
   2a674:	ldrbcs	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2a678:			; <UNDEFINED> instruction: 0xf9f2f7fa
   2a67c:			; <UNDEFINED> instruction: 0xf8c84607
   2a680:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2a684:	mnf<illegal precision>m	f5, f2
   2a688:			; <UNDEFINED> instruction: 0xf5052a10
   2a68c:	bl	2c4ce0 <__read_chk@plt+0x2bd7b4>
   2a690:	mufges	f0, f3, #1.0
   2a694:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2a698:			; <UNDEFINED> instruction: 0xf8d4200e
   2a69c:	cfmvsr	mvf8, r3
   2a6a0:			; <UNDEFINED> instruction: 0xf8c41a10
   2a6a4:			; <UNDEFINED> instruction: 0x46300498
   2a6a8:	strtls	pc, [r0], #2244	; 0x8c4
   2a6ac:	ldrcs	pc, [ip], #2244	; 0x8c4
   2a6b0:			; <UNDEFINED> instruction: 0xf8cd460a
   2a6b4:	strbmi	r8, [r9], -r0
   2a6b8:			; <UNDEFINED> instruction: 0xffccf7fa
   2a6bc:			; <UNDEFINED> instruction: 0xf0002800
   2a6c0:	bhi	ffd0ade0 <__read_chk@plt+0xffd038b4>
   2a6c4:	ldrbne	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2a6c8:			; <UNDEFINED> instruction: 0xf0402b04
   2a6cc:	bhi	fed0c0dc <__read_chk@plt+0xfed04bb0>
   2a6d0:	stmdbvc	r4, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2a6d4:	ldrtcs	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2a6d8:			; <UNDEFINED> instruction: 0xf8914419
   2a6dc:			; <UNDEFINED> instruction: 0xf891304c
   2a6e0:	ldreq	r0, [fp], -sp, asr #32
   2a6e4:	movwmi	lr, #2627	; 0xa43
   2a6e8:	umaaleq	pc, pc, r1, r8	; <UNPREDICTABLE>
   2a6ec:	umaalne	pc, lr, r1, r8	; <UNPREDICTABLE>
   2a6f0:			; <UNDEFINED> instruction: 0xf8c94303
   2a6f4:			; <UNDEFINED> instruction: 0xf8c87000
   2a6f8:	b	1106700 <__read_chk@plt+0x10ff1d4>
   2a6fc:			; <UNDEFINED> instruction: 0xf8c92301
   2a700:	blt	706728 <__read_chk@plt+0x6ff1fc>
   2a704:	andvc	pc, ip, r9, asr #17
   2a708:	andcc	pc, r4, r9, asr #17
   2a70c:			; <UNDEFINED> instruction: 0xf8a92302
   2a710:	vst4.8	{d19-d22}, [pc], r0
   2a714:	bcs	3f46c <__read_chk@plt+0x37f40>
   2a718:	strbhi	pc, [r1, #0]!	; <UNPREDICTABLE>
   2a71c:	sbceq	pc, r8, #14286848	; 0xda0000
   2a720:	andcc	pc, r2, r9, lsr #17
   2a724:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}^
   2a728:	mnfep	f3, f3
   2a72c:			; <UNDEFINED> instruction: 0x464a1a10
   2a730:	blx	fe66871e <__read_chk@plt+0xfe6611f2>
   2a734:			; <UNDEFINED> instruction: 0x464a24d8
   2a738:	strge	pc, [fp], #-2820	; 0xfffff4fc
   2a73c:			; <UNDEFINED> instruction: 0xf8d44650
   2a740:			; <UNDEFINED> instruction: 0xf7fe1448
   2a744:	strmi	pc, [r7], -fp, asr #27
   2a748:	andeq	pc, r0, r8, asr #17
   2a74c:			; <UNDEFINED> instruction: 0xf47f2800
   2a750:			; <UNDEFINED> instruction: 0xf8d4af5d
   2a754:	movwcc	r3, #5172	; 0x1434
   2a758:	ldrtcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   2a75c:	msrvc	CPSR_fx, sl, lsl #10
   2a760:	eorvc	pc, r9, sl, lsl #10
   2a764:	blx	1b6874a <__read_chk@plt+0x1b6121e>
   2a768:	adcscc	pc, r8, #14286848	; 0xda0000
   2a76c:	ldrcc	pc, [r8, #2259]!	; 0x8d3
   2a770:	svclt	0x00b82b00
   2a774:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   2a778:	vhsub.u8	d20, d16, d3
   2a77c:	ldrbmi	r8, [r0], -sl, asr #8
   2a780:	mrc2	7, 2, pc, cr4, cr14, {7}
   2a784:	ldrdcs	pc, [r4, sl]
   2a788:	svclt	0x00183a0c
   2a78c:	stmdacs	pc!, {r0, r9, sp}^	; <UNPREDICTABLE>
   2a790:			; <UNDEFINED> instruction: 0xf8c84607
   2a794:	svclt	0x00180000
   2a798:	bcs	32fa0 <__read_chk@plt+0x2ba74>
   2a79c:	ldrthi	pc, [r9], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   2a7a0:			; <UNDEFINED> instruction: 0xf47f2800
   2a7a4:			; <UNDEFINED> instruction: 0x4641af33
   2a7a8:			; <UNDEFINED> instruction: 0xf7ff4650
   2a7ac:	ldrbcs	pc, [r8], #2559	; 0x9ff	; <UNPREDICTABLE>
   2a7b0:	strge	pc, [fp], -r4, lsl #22
   2a7b4:			; <UNDEFINED> instruction: 0xf8d64607
   2a7b8:			; <UNDEFINED> instruction: 0xf7db044c
   2a7bc:			; <UNDEFINED> instruction: 0xf8c6ec7e
   2a7c0:	svccs	0x0000744c
   2a7c4:	ldrhi	pc, [r7]
   2a7c8:	umaalcc	pc, pc, r7, r8	; <UNPREDICTABLE>
   2a7cc:			; <UNDEFINED> instruction: 0xf0036b7a
   2a7d0:	b	10eb414 <__read_chk@plt+0x10e3ee8>
   2a7d4:	blcs	43f424 <__read_chk@plt+0x437ef8>
   2a7d8:	bls	260804 <__read_chk@plt+0x2592d8>
   2a7dc:	vpmax.u8	d15, d3, d18
   2a7e0:	strle	r0, [r4, #-2010]	; 0xfffff826
   2a7e4:	strbne	pc, [r0], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   2a7e8:			; <UNDEFINED> instruction: 0xf100078b
   2a7ec:	bicscs	r8, r8, #136, 10	; 0x22000000
   2a7f0:	blx	116046 <__read_chk@plt+0x10eb1a>
   2a7f4:	ldrtmi	sl, [r0], -fp, lsl #8
   2a7f8:			; <UNDEFINED> instruction: 0xf8d4210c
   2a7fc:			; <UNDEFINED> instruction: 0xf7fa2448
   2a800:			; <UNDEFINED> instruction: 0x4607fb5f
   2a804:	andeq	pc, r0, r8, asr #17
   2a808:			; <UNDEFINED> instruction: 0xf47f2800
   2a80c:	bge	1156410 <__read_chk@plt+0x114eee4>
   2a810:	strbcc	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2a814:	orrvc	pc, r0, pc, asr #8
   2a818:	andhi	pc, r0, sp, asr #17
   2a81c:	bcs	466048 <__read_chk@plt+0x45eb1c>
   2a820:	ldmhi	r2!, {r4, r9, sl, lr}
   2a824:			; <UNDEFINED> instruction: 0xf868f7fa
   2a828:			; <UNDEFINED> instruction: 0xf0002800
   2a82c:	ldmcs	pc!, {r2, r5, r6, r8, sl, pc}^	; <UNPREDICTABLE>
   2a830:	strbhi	pc, [pc, #512]	; 2aa38 <__read_chk@plt+0x2350c>	; <UNPREDICTABLE>
   2a834:	ldrtmi	sl, [r9], -r7, lsl #27
   2a838:			; <UNDEFINED> instruction: 0xf50d2238
   2a83c:	strtmi	r7, [r8], -r4, lsl #18
   2a840:	bleq	e6984 <__read_chk@plt+0xdf458>
   2a844:	mrc	7, 3, APSR_nzcv, cr12, cr11, {6}
   2a848:	strbcc	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2a84c:	strbmi	r9, [sl], -r0, lsl #14
   2a850:			; <UNDEFINED> instruction: 0x210168b7
   2a854:	bls	a5e80 <__read_chk@plt+0x9e954>
   2a858:			; <UNDEFINED> instruction: 0xf8c94630
   2a85c:			; <UNDEFINED> instruction: 0xf8c9b000
   2a860:			; <UNDEFINED> instruction: 0xf7fa7008
   2a864:			; <UNDEFINED> instruction: 0x4607fef7
   2a868:			; <UNDEFINED> instruction: 0xf0402800
   2a86c:	strtmi	r8, [r8], -pc, lsl #9
   2a870:			; <UNDEFINED> instruction: 0x46392238
   2a874:			; <UNDEFINED> instruction: 0xf7db2505
   2a878:			; <UNDEFINED> instruction: 0xf8d4ee64
   2a87c:	strbmi	r3, [sl], -ip, asr #8
   2a880:	tstcs	r1, r0, lsl #14
   2a884:	andpl	pc, r8, r9, asr #17
   2a888:	bls	a5eb4 <__read_chk@plt+0x9e988>
   2a88c:			; <UNDEFINED> instruction: 0xf8c94630
   2a890:			; <UNDEFINED> instruction: 0xf7fab000
   2a894:			; <UNDEFINED> instruction: 0x4605fedf
   2a898:			; <UNDEFINED> instruction: 0xf0402800
   2a89c:			; <UNDEFINED> instruction: 0xf8da84f4
   2a8a0:			; <UNDEFINED> instruction: 0xf89222b8
   2a8a4:	blcs	37fb0 <__read_chk@plt+0x30a84>
   2a8a8:	strbhi	pc, [r6, #-0]	; <UNPREDICTABLE>
   2a8ac:	subcs	r4, r0, #1048576	; 0x100000
   2a8b0:			; <UNDEFINED> instruction: 0xf7dba885
   2a8b4:			; <UNDEFINED> instruction: 0xf8d4ee46
   2a8b8:	ldrtmi	r3, [r0], -ip, asr #8
   2a8bc:	strcs	r9, [r4], -r0, lsl #10
   2a8c0:	tstcs	r1, sl, asr #12
   2a8c4:	andlt	pc, r8, r9, asr #17
   2a8c8:	andvs	pc, r0, r9, asr #17
   2a8cc:	mcr2	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
   2a8d0:			; <UNDEFINED> instruction: 0xf0402800
   2a8d4:			; <UNDEFINED> instruction: 0xf8d485a4
   2a8d8:			; <UNDEFINED> instruction: 0xf8da344c
   2a8dc:			; <UNDEFINED> instruction: 0xf893b430
   2a8e0:			; <UNDEFINED> instruction: 0xf013304e
   2a8e4:			; <UNDEFINED> instruction: 0xf04f0f04
   2a8e8:			; <UNDEFINED> instruction: 0xf04003d8
   2a8ec:	blx	10beee <__read_chk@plt+0x1049c2>
   2a8f0:	andcs	pc, pc, #46137344	; 0x2c00000
   2a8f4:	movweq	lr, #23306	; 0x5b0a
   2a8f8:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2a8fc:	svclt	0x0000e6b2
   2a900:	andeq	r5, r2, lr, lsl r6
   2a904:	andeq	ip, r3, r4, lsl #24
   2a908:	andeq	r0, r0, r0, asr r7
   2a90c:	andeq	r4, r2, r2, ror #25
   2a910:			; <UNDEFINED> instruction: 0xffffb5ab
   2a914:	andeq	ip, r3, r0, lsr r2
   2a918:	strdeq	r4, [r2], -lr
   2a91c:	strge	pc, [fp], -r6, lsl #22
   2a920:	movwcs	r4, #9821	; 0x265d
   2a924:	ldrtcc	pc, [r4], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   2a928:	blx	32c92 <__read_chk@plt+0x2b766>
   2a92c:			; <UNDEFINED> instruction: 0xf8d0a00b
   2a930:	blcs	8f7a28 <__read_chk@plt+0x8f04fc>
   2a934:			; <UNDEFINED> instruction: 0xf8dadc68
   2a938:			; <UNDEFINED> instruction: 0xf50322b8
   2a93c:			; <UNDEFINED> instruction: 0xf64f63b0
   2a940:			; <UNDEFINED> instruction: 0xf6cf2180
   2a944:			; <UNDEFINED> instruction: 0x460471ff
   2a948:	bne	fe23b99c <__read_chk@plt+0xfe234470>
   2a94c:			; <UNDEFINED> instruction: 0x51a4f202
   2a950:	blcs	a89a4 <__read_chk@plt+0xa1478>
   2a954:	subsle	r2, r7, r0, lsl #20
   2a958:	stmiane	r6, {r1, r6, r9, fp, ip, sp}^
   2a95c:	ldrtvs	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   2a960:	stmdale	pc, {r2, r5, r9, fp, sp}^	; <UNPREDICTABLE>
   2a964:			; <UNDEFINED> instruction: 0xf856a602
   2a968:	ldrmi	r2, [r6], #-34	; 0xffffffde
   2a96c:	svclt	0x00004730
   2a970:	andeq	r0, r0, r5, lsr #10
   2a974:			; <UNDEFINED> instruction: 0xfffff96f
   2a978:	muleq	r0, r5, r0
   2a97c:	muleq	r0, r5, r0
   2a980:			; <UNDEFINED> instruction: 0x000004bb
   2a984:	muleq	r0, r5, r0
   2a988:	muleq	r0, r5, r0
   2a98c:	muleq	r0, r5, r0
   2a990:	muleq	r0, r5, r0
   2a994:	muleq	r0, r5, r0
   2a998:	muleq	r0, r5, r0
   2a99c:	muleq	r0, r5, r0
   2a9a0:	muleq	r0, r5, r0
   2a9a4:	muleq	r0, r5, r0
   2a9a8:	muleq	r0, r5, r0
   2a9ac:	muleq	r0, r5, r0
   2a9b0:	muleq	r0, r5, r0
   2a9b4:	muleq	r0, r5, r0
   2a9b8:	muleq	r0, r5, r0
   2a9bc:	muleq	r0, r5, r0
   2a9c0:	muleq	r0, r5, r0
   2a9c4:	muleq	r0, r5, r0
   2a9c8:	muleq	r0, r5, r0
   2a9cc:	muleq	r0, r5, r0
   2a9d0:	muleq	r0, r5, r0
   2a9d4:	muleq	r0, r5, r0
   2a9d8:	muleq	r0, r5, r0
   2a9dc:	muleq	r0, r5, r0
   2a9e0:	muleq	r0, r5, r0
   2a9e4:	muleq	r0, r5, r0
   2a9e8:	muleq	r0, r5, r0
   2a9ec:	muleq	r0, r5, r0
   2a9f0:	andeq	r0, r0, r5, lsr #10
   2a9f4:			; <UNDEFINED> instruction: 0xfffff96f
   2a9f8:	muleq	r0, r5, r0
   2a9fc:	muleq	r0, r5, r0
   2aa00:			; <UNDEFINED> instruction: 0x000004bb
   2aa04:			; <UNDEFINED> instruction: 0xd1a34299
   2aa08:			; <UNDEFINED> instruction: 0xf47f2d00
   2aa0c:			; <UNDEFINED> instruction: 0xf8daacc7
   2aa10:	cdpcs	4, 0, cr6, cr0, cr12, {1}
   2aa14:	cfstrdge	mvd15, [r2], {63}	; 0x3f
   2aa18:	blx	133d82 <__read_chk@plt+0x12c856>
   2aa1c:			; <UNDEFINED> instruction: 0xf8d7a70b
   2aa20:			; <UNDEFINED> instruction: 0xf7db044c
   2aa24:			; <UNDEFINED> instruction: 0xf8daeb4a
   2aa28:	andscs	fp, r5, #48, 8	; 0x30000000
   2aa2c:	strbvs	pc, [ip], #-2247	; 0xfffff739	; <UNPREDICTABLE>
   2aa30:	strtpl	pc, [ip], #-2250	; 0xfffff736
   2aa34:	ldrbcs	lr, [r8], #1
   2aa38:	blx	133296 <__read_chk@plt+0x12bd6a>
   2aa3c:	bl	2e7a70 <__read_chk@plt+0x2e0544>
   2aa40:	vcgt.s8	d0, d4, d4
   2aa44:	ldrbmi	r4, [r4], #-1076	; 0xfffffbcc
   2aa48:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2aa4c:			; <UNDEFINED> instruction: 0xf8b4e488
   2aa50:	blcs	37d50 <__read_chk@plt+0x30824>
   2aa54:	rscshi	pc, sl, #64	; 0x40
   2aa58:	bvc	ff268ddc <__read_chk@plt+0xff2618b0>
   2aa5c:	ldrmi	pc, [ip, #516]!	; 0x204
   2aa60:	blmi	ff367278 <__read_chk@plt+0xff35fd4c>
   2aa64:	ldceq	0, cr15, [ip], {79}	; 0x4f
   2aa68:			; <UNDEFINED> instruction: 0xf507447f
   2aa6c:	ldm	r7, {r1, r2, r4, r8, r9, sl, ip, sp, lr}
   2aa70:	stm	r5, {r0, r1, r2, r3}
   2aa74:	stm	fp, {r0, r1, r2, r3}
   2aa78:	strbmi	r0, [r9], -pc
   2aa7c:	beq	4662e8 <__read_chk@plt+0x45edbc>
   2aa80:	ldrbcc	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2aa84:	strtgt	pc, [r0], #2244	; 0x8c4
   2aa88:	bcs	4662f0 <__read_chk@plt+0x45edc4>
   2aa8c:	ldreq	pc, [ip], #2244	; 0x8c4
   2aa90:			; <UNDEFINED> instruction: 0x260e4630
   2aa94:	ldrvs	pc, [r8], #2244	; 0x8c4
   2aa98:	andhi	pc, r0, sp, asr #17
   2aa9c:	ldc2l	7, cr15, [sl, #1000]	; 0x3e8
   2aaa0:			; <UNDEFINED> instruction: 0xf0002800
   2aaa4:	ldm	r7, {r1, r4, r5, r6, r9, pc}
   2aaa8:	ldrcs	r0, [r1], #-15
   2aaac:	andeq	lr, pc, r5, lsl #17
   2aab0:	andeq	lr, pc, fp, lsl #17
   2aab4:			; <UNDEFINED> instruction: 0xf8da23d8
   2aab8:	blx	117b82 <__read_chk@plt+0x110656>
   2aabc:	bl	2e7ef0 <__read_chk@plt+0x2e09c4>
   2aac0:			; <UNDEFINED> instruction: 0xf8c30305
   2aac4:	and	r4, r9, #52, 8	; 0x34000000
   2aac8:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2aacc:	sbceq	pc, r4, #14286848	; 0xda0000
   2aad0:	ldrmi	r6, [r8, r3, asr #18]
   2aad4:			; <UNDEFINED> instruction: 0xf8c84607
   2aad8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2aadc:	cfldrsge	mvf15, [r6, #508]	; 0x1fc
   2aae0:	blx	f3a4a <__read_chk@plt+0xec51e>
   2aae4:			; <UNDEFINED> instruction: 0xf8d3a30b
   2aae8:	andcc	r2, r1, #52, 8	; 0x34000000
   2aaec:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2aaf0:	sbceq	pc, r4, #14286848	; 0xda0000
   2aaf4:	strbmi	r2, [r1], -r0, lsl #4
   2aaf8:	andcs	pc, r0, r8, asr #17
   2aafc:	stmibvs	r3, {r3, r4, r6, r7, sl, sp}
   2ab00:	blx	13c96a <__read_chk@plt+0x13543e>
   2ab04:	strmi	sl, [r5], -fp, lsl #12
   2ab08:	strbeq	pc, [ip], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   2ab0c:	b	ff568a80 <__read_chk@plt+0xff561554>
   2ab10:	strbpl	pc, [ip], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   2ab14:			; <UNDEFINED> instruction: 0xf0002d00
   2ab18:			; <UNDEFINED> instruction: 0xf8b5826e
   2ab1c:	blt	2006c6c <__read_chk@plt+0x1fff740>
   2ab20:	svccs	0x0000b2bf
   2ab24:	addhi	pc, r4, #0
   2ab28:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2ab2c:			; <UNDEFINED> instruction: 0xf10de784
   2ab30:	ldrb	r0, [sp, r4, asr #16]
   2ab34:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2ab38:			; <UNDEFINED> instruction: 0xf10de610
   2ab3c:			; <UNDEFINED> instruction: 0xf50a0844
   2ab40:			; <UNDEFINED> instruction: 0xf50a712a
   2ab44:			; <UNDEFINED> instruction: 0xf7f77029
   2ab48:			; <UNDEFINED> instruction: 0xf8daf97b
   2ab4c:			; <UNDEFINED> instruction: 0xf8d332b8
   2ab50:	blcs	38238 <__read_chk@plt+0x30d0c>
   2ab54:			; <UNDEFINED> instruction: 0xf06fbfb8
   2ab58:	addmi	r4, r3, #0, 6
   2ab5c:			; <UNDEFINED> instruction: 0x81b1f340
   2ab60:			; <UNDEFINED> instruction: 0xf7fe4650
   2ab64:	stmdacs	pc!, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2ab68:			; <UNDEFINED> instruction: 0xf8c84607
   2ab6c:			; <UNDEFINED> instruction: 0xf0000000
   2ab70:	stmdacs	r0, {r3, r5, r7, r8, pc}
   2ab74:	cfstrdge	mvd15, [sl, #-508]	; 0xfffffe04
   2ab78:	ldrbmi	r4, [r0], -r1, asr #12
   2ab7c:			; <UNDEFINED> instruction: 0xf816f7ff
   2ab80:	blx	133eea <__read_chk@plt+0x12c9be>
   2ab84:	strmi	sl, [r7], -fp, lsl #12
   2ab88:	strbeq	pc, [ip], #-2262	; 0xfffff72a	; <UNPREDICTABLE>
   2ab8c:	b	fe568b00 <__read_chk@plt+0xfe5615d4>
   2ab90:	strbvc	pc, [ip], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   2ab94:			; <UNDEFINED> instruction: 0xf0002f00
   2ab98:			; <UNDEFINED> instruction: 0xf89783ae
   2ab9c:	blvs	1eb6ce0 <__read_chk@plt+0x1eaf7b4>
   2aba0:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   2aba4:	tstpl	r2, #274432	; 0x43000
   2aba8:	stmdale	r9, {r4, r8, r9, fp, sp}
   2abac:	blx	8d13d4 <__read_chk@plt+0x8c9ea8>
   2abb0:	ldrbeq	pc, [pc, r3, lsl #6]	; <UNPREDICTABLE>
   2abb4:			; <UNDEFINED> instruction: 0xf8d6d504
   2abb8:	streq	r1, [r8, r0, asr #8]
   2abbc:	bichi	pc, fp, #0, 2
   2abc0:	mrcge	3, 0, r2, cr3, cr8, {6}
   2abc4:	strge	pc, [fp], #-2819	; 0xfffff4fd
   2abc8:	tstcs	ip, r0, lsr r6
   2abcc:	strbcs	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2abd0:			; <UNDEFINED> instruction: 0xf976f7fa
   2abd4:			; <UNDEFINED> instruction: 0xf8c84607
   2abd8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2abdc:	cfldrsge	mvf15, [r6, #-508]	; 0xfffffe04
   2abe0:			; <UNDEFINED> instruction: 0xf8d4aa44
   2abe4:	vst3.16	{d19-d21}, [pc], r8
   2abe8:			; <UNDEFINED> instruction: 0xf8cd7180
   2abec:	cdp	0, 0, cr8, cr9, cr0, {0}
   2abf0:			; <UNDEFINED> instruction: 0x46102a10
   2abf4:			; <UNDEFINED> instruction: 0xf7f988b2
   2abf8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2abfc:	cmnhi	fp, #0	; <UNPREDICTABLE>
   2ac00:	vtst.8	q1, q8, <illegal reg q15.5>
   2ac04:	stcge	3, cr8, [r7, #920]	; 0x398
   2ac08:	eorscs	r4, r8, #59768832	; 0x3900000
   2ac0c:	stmdbvc	r4, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2ac10:			; <UNDEFINED> instruction: 0xf04f4628
   2ac14:			; <UNDEFINED> instruction: 0xf7db0b02
   2ac18:			; <UNDEFINED> instruction: 0xf8d4ec94
   2ac1c:	strls	r3, [r0, -ip, asr #8]
   2ac20:	ldmvs	r7!, {r1, r3, r6, r9, sl, lr}
   2ac24:	stfs	f2, [r9, #4]
   2ac28:	ldrtmi	r9, [r0], -r1, lsl #20
   2ac2c:	andlt	pc, r0, r9, asr #17
   2ac30:	andvc	pc, r8, r9, asr #17
   2ac34:	stc2	7, cr15, [lr, #-1000]	; 0xfffffc18
   2ac38:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2ac3c:	adchi	pc, r6, #64	; 0x40
   2ac40:	eorscs	r4, r8, #40, 12	; 0x2800000
   2ac44:	strcs	r4, [r5, #-1593]	; 0xfffff9c7
   2ac48:	ldcl	7, cr15, [sl], #-876	; 0xfffffc94
   2ac4c:	strbcc	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2ac50:	strls	r4, [r0, -sl, asr #12]
   2ac54:			; <UNDEFINED> instruction: 0xf8c92101
   2ac58:	stc	0, cr5, [r9, #32]
   2ac5c:	ldrtmi	r9, [r0], -r1, lsl #20
   2ac60:	andlt	pc, r0, r9, asr #17
   2ac64:	ldc2l	7, cr15, [r6], #1000	; 0x3e8
   2ac68:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2ac6c:	movwhi	pc, #45120	; 0xb040	; <UNPREDICTABLE>
   2ac70:	adcscs	pc, r8, #14286848	; 0xda0000
   2ac74:	strbcc	pc, [r1, #2194]	; 0x892	; <UNPREDICTABLE>
   2ac78:			; <UNDEFINED> instruction: 0xf0002b00
   2ac7c:			; <UNDEFINED> instruction: 0x4601835d
   2ac80:	stmge	r5, {r6, r9, sp}
   2ac84:	mrrc	7, 13, pc, ip, cr11	; <UNPREDICTABLE>
   2ac88:	strbcc	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2ac8c:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   2ac90:	strbmi	r2, [sl], -r4, lsl #12
   2ac94:			; <UNDEFINED> instruction: 0xf8c92101
   2ac98:			; <UNDEFINED> instruction: 0xf8c9b008
   2ac9c:			; <UNDEFINED> instruction: 0xf7fa6000
   2aca0:	stmdacs	r0, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   2aca4:			; <UNDEFINED> instruction: 0x83bbf040
   2aca8:	strbcc	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2acac:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2acb0:	umaalcc	pc, lr, r3, r8	; <UNPREDICTABLE>
   2acb4:	svceq	0x0004f013
   2acb8:	bicseq	pc, r8, #79	; 0x4f
   2acbc:	orrshi	pc, r5, #64	; 0x40
   2acc0:			; <UNDEFINED> instruction: 0xf50bfb03
   2acc4:	bl	2b3510 <__read_chk@plt+0x2abfe4>
   2acc8:			; <UNDEFINED> instruction: 0xf8c30305
   2accc:	tst	r5, r4, lsr r4
   2acd0:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2acd4:			; <UNDEFINED> instruction: 0xf8da24d8
   2acd8:	blx	12f7f2 <__read_chk@plt+0x1282c6>
   2acdc:	stmdbvs	fp, {r0, r1, r3, sl, sp, pc}
   2ace0:	strbeq	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2ace4:			; <UNDEFINED> instruction: 0x46074798
   2ace8:	andeq	pc, r0, r8, asr #17
   2acec:			; <UNDEFINED> instruction: 0xf47f2800
   2acf0:			; <UNDEFINED> instruction: 0xf8d4ac8d
   2acf4:	movwcc	r3, #5172	; 0x1434
   2acf8:	ldrtcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   2acfc:	blge	116489c <__read_chk@plt+0x115d370>
   2ad00:	adcscs	pc, r8, #14286848	; 0xda0000
   2ad04:	bcc	466530 <__read_chk@plt+0x45f004>
   2ad08:	cmnvc	r9, sl, lsl #10	; <UNPREDICTABLE>
   2ad0c:	cdp	2, 1, cr9, cr9, cr0, {0}
   2ad10:			; <UNDEFINED> instruction: 0xf50a0a10
   2ad14:			; <UNDEFINED> instruction: 0xf8da7234
   2ad18:	ldrdls	r3, [r1, -r0]
   2ad1c:	orrvc	pc, r0, pc, asr #8
   2ad20:	blx	fe568d1c <__read_chk@plt+0xfe5617f0>
   2ad24:	ldrbcs	fp, [r8], #824	; 0x338
   2ad28:	bicsvs	pc, r8, #14286848	; 0xda0000
   2ad2c:	strge	pc, [fp], #-2820	; 0xfffff4fc
   2ad30:	bne	46659c <__read_chk@plt+0x45f070>
   2ad34:	orrvs	pc, r9, #20971520	; 0x1400000
   2ad38:	bl	2bc548 <__read_chk@plt+0x2b501c>
   2ad3c:			; <UNDEFINED> instruction: 0xf8da0003
   2ad40:			; <UNDEFINED> instruction: 0xf10d33d4
   2ad44:			; <UNDEFINED> instruction: 0xf8d40844
   2ad48:	strls	r7, [r0], -r0, asr #8
   2ad4c:			; <UNDEFINED> instruction: 0xf7fb9701
   2ad50:			; <UNDEFINED> instruction: 0x4607fa19
   2ad54:	andeq	pc, r0, r8, asr #17
   2ad58:			; <UNDEFINED> instruction: 0xf47f2800
   2ad5c:			; <UNDEFINED> instruction: 0xf8d4ac57
   2ad60:	movwcc	r3, #5172	; 0x1434
   2ad64:	ldrtcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   2ad68:	bllt	ff6e8d6c <__read_chk@plt+0xff6e1840>
   2ad6c:			; <UNDEFINED> instruction: 0xf7db4620
   2ad70:			; <UNDEFINED> instruction: 0xf8c5e9a4
   2ad74:			; <UNDEFINED> instruction: 0xf8da644c
   2ad78:	bicscs	fp, r8, #48, 8	; 0x30000000
   2ad7c:	blx	f358e <__read_chk@plt+0xec062>
   2ad80:	ldrbmi	sl, [sp], -fp, lsl #6
   2ad84:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2ad88:	movwcs	lr, #1486	; 0x5ce
   2ad8c:	strbcc	pc, [ip], #-2245	; 0xfffff73b	; <UNPREDICTABLE>
   2ad90:			; <UNDEFINED> instruction: 0x4620e7f1
   2ad94:	ldmib	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ad98:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2ad9c:			; <UNDEFINED> instruction: 0xf8c52302
   2ada0:	blx	1c7eda <__read_chk@plt+0x1c09ae>
   2ada4:	ldrbmi	sl, [sp], -fp, lsl #12
   2ada8:	ldrtcc	pc, [r4], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   2adac:			; <UNDEFINED> instruction: 0xf10de5bc
   2adb0:	ldrbcc	r0, [r8], #2116	; 0x844
   2adb4:	mvnscs	pc, #10485760	; 0xa00000
   2adb8:			; <UNDEFINED> instruction: 0xf4bf429c
   2adbc:	ldrbcs	sl, [r8], r7, lsl #21
   2adc0:	blx	1d5ada <__read_chk@plt+0x1ce5ae>
   2adc4:	vqdmulh.s<illegal width 8>	d10, d5, d11
   2adc8:	ldrbmi	r4, [r1], #-476	; 0xfffffe24
   2adcc:			; <UNDEFINED> instruction: 0x461d4618
   2add0:	ldrbcs	pc, [r0], #-2267	; 0xfffff725	; <UNPREDICTABLE>
   2add4:	mcr2	7, 2, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   2add8:			; <UNDEFINED> instruction: 0xf8c84607
   2addc:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2ade0:	cfldrsge	mvf15, [r4], {127}	; 0x7f
   2ade4:	strtmi	r4, [r1], -sl, lsr #12
   2ade8:	ldrbmi	r2, [r0], -r1, lsl #6
   2adec:	blx	fe968de0 <__read_chk@plt+0xfe9618b4>
   2adf0:			; <UNDEFINED> instruction: 0xf8c84607
   2adf4:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2adf8:	cfstrsge	mvf15, [r8], {127}	; 0x7f
   2adfc:	ldrtcc	pc, [r4], #-2267	; 0xfffff725	; <UNPREDICTABLE>
   2ae00:	movwcc	r2, #4609	; 0x1201
   2ae04:	ldrtcc	pc, [r4], #-2251	; 0xfffff735	; <UNPREDICTABLE>
   2ae08:	ldrtcc	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2ae0c:	bleq	a7220 <__read_chk@plt+0x9fcf4>
   2ae10:			; <UNDEFINED> instruction: 0xf8ca23d8
   2ae14:	blx	1d7ede <__read_chk@plt+0x1d09b2>
   2ae18:	blx	11464e <__read_chk@plt+0x10d122>
   2ae1c:			; <UNDEFINED> instruction: 0xf8c6a30b
   2ae20:			; <UNDEFINED> instruction: 0xf8c30434
   2ae24:			; <UNDEFINED> instruction: 0xf7ff2434
   2ae28:	bicscs	fp, r8, #236, 16	; 0xec0000
   2ae2c:	blx	f3642 <__read_chk@plt+0xec116>
   2ae30:			; <UNDEFINED> instruction: 0xf8c3a305
   2ae34:	cfstrscs	mvf2, [r0, #-208]	; 0xffffff30
   2ae38:	cmphi	ip, r0	; <UNPREDICTABLE>
   2ae3c:			; <UNDEFINED> instruction: 0xf10d27d8
   2ae40:	blx	1ecf5a <__read_chk@plt+0x1e5a2e>
   2ae44:	strbmi	sl, [r2], -r5, lsl #10
   2ae48:	adcseq	pc, ip, #14286848	; 0xda0000
   2ae4c:	strbne	pc, [r8], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   2ae50:	blx	c68e4a <__read_chk@plt+0xc6191e>
   2ae54:			; <UNDEFINED> instruction: 0xf8d54604
   2ae58:			; <UNDEFINED> instruction: 0xf7db044c
   2ae5c:			; <UNDEFINED> instruction: 0xf8c5e92e
   2ae60:	cfstrscs	mvf4, [r0], {76}	; 0x4c
   2ae64:	subhi	pc, r7, #0
   2ae68:	ldrhvs	pc, [r2], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   2ae6c:	adcslt	fp, r6, #483328	; 0x76000
   2ae70:			; <UNDEFINED> instruction: 0xf43f2e00
   2ae74:			; <UNDEFINED> instruction: 0xf8daaf7b
   2ae78:	andscs	fp, r5, #48, 8	; 0x30000000
   2ae7c:			; <UNDEFINED> instruction: 0xf70bfb07
   2ae80:	movweq	lr, #31498	; 0x7b0a
   2ae84:	ldrmi	pc, [r4, -r7, lsl #4]!
   2ae88:	streq	lr, [r7], #-2826	; 0xfffff4f6
   2ae8c:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2ae90:	blt	19e8e94 <__read_chk@plt+0x19e1968>
   2ae94:	ldrdcs	r2, [r8, -r8]
   2ae98:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   2ae9c:	andeq	lr, r3, #10240	; 0x2800
   2aea0:	ldrtne	pc, [r4], #-2242	; 0xfffff73e	; <UNPREDICTABLE>
   2aea4:			; <UNDEFINED> instruction: 0xf47f2d00
   2aea8:	blge	1155b60 <__read_chk@plt+0x114e634>
   2aeac:	adcscs	pc, r8, #14286848	; 0xda0000
   2aeb0:			; <UNDEFINED> instruction: 0xf8ca46ab
   2aeb4:	cdp	3, 0, cr5, cr9, cr4, {7}
   2aeb8:	movwcs	r3, #39440	; 0x9a10
   2aebc:	ldrtcc	pc, [r4], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   2aec0:			; <UNDEFINED> instruction: 0xf8dae722
   2aec4:	ldrbcs	fp, [r8, #1072]	; 0x430
   2aec8:	andscs	sl, r1, #68, 22	; 0x11000
   2aecc:			; <UNDEFINED> instruction: 0xf50bfb05
   2aed0:	bcc	4666fc <__read_chk@plt+0x45f1d0>
   2aed4:	movweq	lr, #23306	; 0x5b0a
   2aed8:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2aedc:	vcge.s8	q1, <illegal reg q10.5>, q4
   2aee0:	blx	fb65a <__read_chk@plt+0xf412e>
   2aee4:	cfmuls	mvf10, mvf9, mvf11
   2aee8:	ldrbmi	r0, [r1], #-2576	; 0xfffff5f0
   2aeec:	ldrbcs	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2aef0:	ldc2	7, cr15, [r6, #996]!	; 0x3e4
   2aef4:			; <UNDEFINED> instruction: 0xf8c84607
   2aef8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2aefc:	blge	fe1e8100 <__read_chk@plt+0xfe1e0bd4>
   2af00:	bcs	46676c <__read_chk@plt+0x45f240>
   2af04:	ldmibvs	r3, {r0, r2, r8, sl, ip, sp, lr, pc}
   2af08:	mrcge	4, 0, r4, cr3, cr1, {6}
   2af0c:	andcs	r2, lr, ip, lsl r1
   2af10:	strtne	pc, [r0], #2244	; 0x8c4
   2af14:			; <UNDEFINED> instruction: 0xf8c42101
   2af18:			; <UNDEFINED> instruction: 0x46300498
   2af1c:	ldrbcc	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2af20:	ldrcs	pc, [ip], #2244	; 0x8c4
   2af24:			; <UNDEFINED> instruction: 0xf8cd464a
   2af28:			; <UNDEFINED> instruction: 0xf7fa8000
   2af2c:	stmdacs	r0, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   2af30:	addshi	pc, r8, r0, asr #32
   2af34:	ldrtcc	pc, [lr], #2228	; 0x8b4	; <UNPREDICTABLE>
   2af38:			; <UNDEFINED> instruction: 0xf0402b00
   2af3c:			; <UNDEFINED> instruction: 0xf8df8087
   2af40:	vrshl.s8	<illegal reg q3.5>, q12, q10
   2af44:	vqrshl.s8	d4, d28, d20
   2af48:			; <UNDEFINED> instruction: 0xf04f4bcc
   2af4c:	ldrbtmi	r0, [pc], #-3073	; 2af54 <__read_chk@plt+0x23a28>
   2af50:	ldrvc	pc, [r6, -r7, lsl #10]
   2af54:	muleq	pc, r7, r8	; <UNPREDICTABLE>
   2af58:	andeq	lr, pc, r5, lsl #17
   2af5c:	andeq	lr, pc, fp, lsl #17
   2af60:	mrc	6, 0, r4, cr9, cr0, {1}
   2af64:			; <UNDEFINED> instruction: 0x260e1a10
   2af68:	ldrbcc	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2af6c:			; <UNDEFINED> instruction: 0xf8c4464a
   2af70:			; <UNDEFINED> instruction: 0xf8c46498
   2af74:			; <UNDEFINED> instruction: 0xf8c4c4a0
   2af78:			; <UNDEFINED> instruction: 0x4661149c
   2af7c:	andhi	pc, r0, sp, asr #17
   2af80:	blx	1a68f72 <__read_chk@plt+0x1a61a46>
   2af84:			; <UNDEFINED> instruction: 0xf0402800
   2af88:			; <UNDEFINED> instruction: 0xf8da8166
   2af8c:	bicscs	fp, r8, #48, 8	; 0x30000000
   2af90:	blx	f37ce <__read_chk@plt+0xec2a2>
   2af94:	bl	2e83c8 <__read_chk@plt+0x2e0e9c>
   2af98:	vcgt.s8	d0, d5, d5
   2af9c:	ldrbmi	r4, [r4], #-1076	; 0xfffffbcc
   2afa0:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2afa4:	blls	224bc0 <__read_chk@plt+0x21d694>
   2afa8:	mvnslt	r3, r8, lsl r5
   2afac:	subseq	r9, fp, r5, lsl #22
   2afb0:	blls	2cfbcc <__read_chk@plt+0x2c86a0>
   2afb4:	movwls	r3, #43777	; 0xab01
   2afb8:	stmiage	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   2afbc:	blt	3e5738 <__read_chk@plt+0x3de20c>
   2afc0:	blx	13432a <__read_chk@plt+0x12cdfe>
   2afc4:			; <UNDEFINED> instruction: 0xf8d5a50b
   2afc8:			; <UNDEFINED> instruction: 0xf7db044c
   2afcc:			; <UNDEFINED> instruction: 0xf8dae876
   2afd0:	andscs	fp, r5, #48, 8	; 0x30000000
   2afd4:	strbls	pc, [ip], #-2245	; 0xfffff73b	; <UNPREDICTABLE>
   2afd8:	vqrdmulh.s<illegal width 8>	d15, d11, d4
   2afdc:	ldrtmi	pc, [r4], #-515	; 0xfffffdfd	; <UNPREDICTABLE>
   2afe0:	ldrbmi	r4, [r4], #-1107	; 0xfffffbad
   2afe4:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2afe8:	ldmiblt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2afec:	svcls	0x000d2301
   2aff0:			; <UNDEFINED> instruction: 0xf7ff9307
   2aff4:			; <UNDEFINED> instruction: 0xf8d8b8d1
   2aff8:	svccs	0x00007000
   2affc:	blge	1e8200 <__read_chk@plt+0x1e0cd4>
   2b000:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b004:	blx	133c16 <__read_chk@plt+0x12c6ea>
   2b008:	ldrbmi	sl, [sp], -fp, lsl #8
   2b00c:	ldrtcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   2b010:			; <UNDEFINED> instruction: 0xf8dae48a
   2b014:	ldrbcs	fp, [r8, #1072]	; 0x430
   2b018:	andcs	sl, pc, #68, 22	; 0x11000
   2b01c:			; <UNDEFINED> instruction: 0xf50bfb05
   2b020:	bcc	46684c <__read_chk@plt+0x45f320>
   2b024:	movweq	lr, #23306	; 0x5b0a
   2b028:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b02c:	bllt	6e9030 <__read_chk@plt+0x6e1b04>
   2b030:			; <UNDEFINED> instruction: 0xf7db4628
   2b034:			; <UNDEFINED> instruction: 0xf8dae842
   2b038:	movwcs	fp, #9264	; 0x2430
   2b03c:	strbvc	pc, [ip], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   2b040:	strge	pc, [fp], #-2820	; 0xfffff4fc
   2b044:			; <UNDEFINED> instruction: 0xf8c4465d
   2b048:	strbt	r3, [sp], #-1076	; 0xfffffbcc
   2b04c:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b050:	andcs	r2, ip, #216, 6	; 0x60000003
   2b054:			; <UNDEFINED> instruction: 0xf50bfb03
   2b058:	movweq	lr, #23306	; 0x5b0a
   2b05c:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b060:	blt	fe7a9064 <__read_chk@plt+0xfe7a1b38>
   2b064:			; <UNDEFINED> instruction: 0xf8d48af2
   2b068:	bcs	4381b0 <__read_chk@plt+0x430c84>
   2b06c:			; <UNDEFINED> instruction: 0x81b1f040
   2b070:			; <UNDEFINED> instruction: 0xae338ab2
   2b074:	ldrtmi	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b078:	stmdbvc	r4, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2b07c:	ssatmi	r4, #21, r3, lsl #8
   2b080:			; <UNDEFINED> instruction: 0xf853260a
   2b084:			; <UNDEFINED> instruction: 0xf8c80f4c
   2b088:	ldmdavs	r9, {ip, sp, lr}^
   2b08c:	ldmvs	fp, {r1, r3, r4, r7, fp, sp, lr}^
   2b090:	strvc	lr, [r0, -r9, asr #19]
   2b094:	andsvc	pc, r8, r9, asr #17
   2b098:	andeq	lr, pc, ip, lsr #17
   2b09c:	cfstr32vc	mvfx15, [r6], {13}
   2b0a0:	andvs	pc, r0, r9, lsr #17
   2b0a4:	andeq	lr, pc, ip, lsl #17
   2b0a8:	cmppl	r4, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   2b0ac:			; <UNDEFINED> instruction: 0xf0002c00
   2b0b0:			; <UNDEFINED> instruction: 0xf8da810e
   2b0b4:			; <UNDEFINED> instruction: 0xf8a902c8
   2b0b8:	teqlt	r0, r2
   2b0bc:			; <UNDEFINED> instruction: 0xb1236843
   2b0c0:	bne	46692c <__read_chk@plt+0x45f400>
   2b0c4:			; <UNDEFINED> instruction: 0xf7f8464a
   2b0c8:	ldrbcs	pc, [r8], #3789	; 0xecd	; <UNPREDICTABLE>
   2b0cc:	blx	13c9fe <__read_chk@plt+0x1354d2>
   2b0d0:	ldrbmi	sl, [r0], -fp, lsl #8
   2b0d4:	strbne	pc, [r8], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2b0d8:			; <UNDEFINED> instruction: 0xf900f7fe
   2b0dc:			; <UNDEFINED> instruction: 0xf8c84607
   2b0e0:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2b0e4:	bge	fe4e82e8 <__read_chk@plt+0xfe4e0dbc>
   2b0e8:	ldrtcc	pc, [r4], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2b0ec:			; <UNDEFINED> instruction: 0xf8c43301
   2b0f0:	str	r3, [r4, #-1076]!	; 0xfffffbcc
   2b0f4:			; <UNDEFINED> instruction: 0xf8caab44
   2b0f8:			; <UNDEFINED> instruction: 0xf50a53e4
   2b0fc:			; <UNDEFINED> instruction: 0xf50a7679
   2b100:			; <UNDEFINED> instruction: 0xf50a7534
   2b104:			; <UNDEFINED> instruction: 0xac116989
   2b108:	mla	pc, r8, r6, r4	; <UNPREDICTABLE>
   2b10c:	strbeq	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b110:			; <UNDEFINED> instruction: 0xf8da4641
   2b114:			; <UNDEFINED> instruction: 0xf8da73d8
   2b118:	ldrdls	r3, [r1], -r4
   2b11c:	strls	r4, [r0, -r8, asr #12]
   2b120:			; <UNDEFINED> instruction: 0xf830f7fb
   2b124:	stmdacs	r0, {r5, sp, lr}
   2b128:	bge	fe0a832c <__read_chk@plt+0xfe0a0e00>
   2b12c:	strbne	pc, [r8], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b130:			; <UNDEFINED> instruction: 0xf8da4622
   2b134:			; <UNDEFINED> instruction: 0xf7fc02bc
   2b138:			; <UNDEFINED> instruction: 0x4607f9bd
   2b13c:	strbeq	pc, [ip], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b140:	svc	0x00baf7da
   2b144:	strbvc	pc, [ip], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   2b148:			; <UNDEFINED> instruction: 0xf43f2f00
   2b14c:			; <UNDEFINED> instruction: 0xf8b7aa5e
   2b150:	blx	fe7172a0 <__read_chk@plt+0xfe70fd74>
   2b154:	blx	829fc8 <__read_chk@plt+0x822a9c>
   2b158:			; <UNDEFINED> instruction: 0xf1bbfb8b
   2b15c:			; <UNDEFINED> instruction: 0xf0400f00
   2b160:	ldrtmi	r8, [r8], -r8, lsr #2
   2b164:	svc	0x00a8f7da
   2b168:	strblt	pc, [ip], #-2250	; 0xfffff736	; <UNPREDICTABLE>
   2b16c:	adcsvc	pc, r8, #14286848	; 0xda0000
   2b170:	strls	r4, [r1], -sl, lsr #12
   2b174:	orrvc	pc, r0, pc, asr #8
   2b178:	bicscc	pc, r0, #14286848	; 0xda0000
   2b17c:	strls	r4, [r0, -r0, asr #12]
   2b180:			; <UNDEFINED> instruction: 0xf864f7fd
   2b184:	stmdacs	r0, {r1, r9, sl, lr}
   2b188:	ldrb	sp, [r4, #448]!	; 0x1c0
   2b18c:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b190:	andscs	r2, r5, #216, 6	; 0x60000003
   2b194:			; <UNDEFINED> instruction: 0xf10bfb03
   2b198:	movweq	lr, #6922	; 0x1b0a
   2b19c:	teqmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b1a0:	streq	lr, [r1], #-2826	; 0xfffff4f6
   2b1a4:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b1a8:	ldmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b1ac:	ldrdvc	pc, [r0], -r8
   2b1b0:			; <UNDEFINED> instruction: 0xf47f2f00
   2b1b4:			; <UNDEFINED> instruction: 0xf8d5aa2b
   2b1b8:	movwcc	r3, #5172	; 0x1434
   2b1bc:	ldrtcc	pc, [r4], #-2245	; 0xfffff73b	; <UNPREDICTABLE>
   2b1c0:	ldrbmi	lr, [sl], r8, lsl #11
   2b1c4:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
   2b1c8:	blx	f4132 <__read_chk@plt+0xecc06>
   2b1cc:			; <UNDEFINED> instruction: 0xf8c3a30b
   2b1d0:	ldrb	r7, [r0, #1100]	; 0x44c
   2b1d4:	strbeq	pc, [ip], #-2245	; 0xfffff73b	; <UNPREDICTABLE>
   2b1d8:	ldmdavs	sl!, {r0, r2, r3, r6, r7, r8, sl, sp, lr, pc}
   2b1dc:	ldrtmi	sl, [r1], -r4, lsl #17
   2b1e0:	ldc2l	7, cr15, [r0], #996	; 0x3e4
   2b1e4:			; <UNDEFINED> instruction: 0xf8c84607
   2b1e8:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2b1ec:	bge	3e83f0 <__read_chk@plt+0x3e0ec4>
   2b1f0:	andscs	pc, r6, #-805306368	; 0xd0000000
   2b1f4:	ldmdblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b1f8:	stmge	r4, {r1, r3, r4, r5, fp, sp, lr}
   2b1fc:			; <UNDEFINED> instruction: 0xf7f94631
   2b200:			; <UNDEFINED> instruction: 0x4607fbf1
   2b204:	andeq	pc, r0, r8, asr #17
   2b208:			; <UNDEFINED> instruction: 0xf47f2800
   2b20c:	vmul.i8	q5, <illegal reg q14.5>, <illegal reg q15.5>
   2b210:			; <UNDEFINED> instruction: 0xf7ff2212
   2b214:			; <UNDEFINED> instruction: 0xf50ab96e
   2b218:	tstls	r5, r4, lsr r1
   2b21c:	strvs	pc, [r9, #1285]	; 0x505
   2b220:			; <UNDEFINED> instruction: 0xf7db4608
   2b224:			; <UNDEFINED> instruction: 0xf8d4ee76
   2b228:			; <UNDEFINED> instruction: 0xf8da3440
   2b22c:	stmdbls	r5, {r3, r4, r6, r7, r8, r9, sp, lr}
   2b230:	movwvs	lr, #2509	; 0x9cd
   2b234:	bicscc	pc, r4, #14286848	; 0xda0000
   2b238:	bl	2bca48 <__read_chk@plt+0x2b551c>
   2b23c:			; <UNDEFINED> instruction: 0xf7fa0005
   2b240:	strmi	pc, [r7], -r1, lsr #31
   2b244:	andeq	pc, r0, r8, asr #17
   2b248:			; <UNDEFINED> instruction: 0xf47f2800
   2b24c:			; <UNDEFINED> instruction: 0xf8d4a9df
   2b250:			; <UNDEFINED> instruction: 0xf7ff0448
   2b254:	ldm	r7, {r0, r1, r2, r3, r4, r6, fp, ip, sp, pc}
   2b258:	strcs	r0, [pc], #-15	; 2b260 <__read_chk@plt+0x23d34>
   2b25c:	andeq	lr, pc, r5, lsl #17
   2b260:	andeq	lr, pc, fp, lsl #17
   2b264:			; <UNDEFINED> instruction: 0xf8da23d8
   2b268:	blx	118332 <__read_chk@plt+0x110e06>
   2b26c:	bl	2e86a0 <__read_chk@plt+0x2e1174>
   2b270:			; <UNDEFINED> instruction: 0xf8c30305
   2b274:			; <UNDEFINED> instruction: 0xf7ff4434
   2b278:			; <UNDEFINED> instruction: 0x465db9f5
   2b27c:			; <UNDEFINED> instruction: 0xf10de5db
   2b280:			; <UNDEFINED> instruction: 0xf7ff0844
   2b284:	vmlsgt.f16	s22, s30, s13	; <UNPREDICTABLE>
   2b288:	ldrbtmi	pc, [r4], #516	; 0x204	; <UNPREDICTABLE>
   2b28c:	strgt	r2, [pc], #-1811	; 2b294 <__read_chk@plt+0x23d68>
   2b290:	ldm	r6, {r3, r4, r6, r7, r8, r9, sp}
   2b294:	stm	r4, {r0, r1}
   2b298:			; <UNDEFINED> instruction: 0xf8da0003
   2b29c:	blx	118366 <__read_chk@plt+0x110e3a>
   2b2a0:	bl	2e86d4 <__read_chk@plt+0x2e11a8>
   2b2a4:	vcgt.s8	d0, d5, d5
   2b2a8:	ldrbmi	r4, [r4], #-1076	; 0xfffffbcc
   2b2ac:	ldrtvc	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b2b0:	mrclt	7, 2, APSR_nzcv, cr13, cr14, {7}
   2b2b4:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2b2b8:	ldmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b2bc:	ldrtcc	pc, [r4], #-2261	; 0xfffff72b	; <UNPREDICTABLE>
   2b2c0:			; <UNDEFINED> instruction: 0xf8c53301
   2b2c4:			; <UNDEFINED> instruction: 0xf8da3434
   2b2c8:			; <UNDEFINED> instruction: 0xf7ff5430
   2b2cc:			; <UNDEFINED> instruction: 0xf8dabb2d
   2b2d0:	strbtmi	r3, [r1], -r0, asr #5
   2b2d4:			; <UNDEFINED> instruction: 0xf7f66858
   2b2d8:	strmi	pc, [r3], -r3, lsr #29
   2b2dc:			; <UNDEFINED> instruction: 0xf8dae6e9
   2b2e0:	stmibge	r5, {r6, r7, r9, ip, sp}
   2b2e4:			; <UNDEFINED> instruction: 0xf7f66858
   2b2e8:			; <UNDEFINED> instruction: 0x4603fe9b
   2b2ec:	blt	5e92f0 <__read_chk@plt+0x5e1dc4>
   2b2f0:	strbcc	pc, [ip], #-2245	; 0xfffff73b	; <UNPREDICTABLE>
   2b2f4:			; <UNDEFINED> instruction: 0xf8d8e53f
   2b2f8:			; <UNDEFINED> instruction: 0xf7ff7000
   2b2fc:			; <UNDEFINED> instruction: 0xf505b987
   2b300:			; <UNDEFINED> instruction: 0xf0216089
   2b304:	ldrbmi	r0, [r0], #-258	; 0xfffffefe
   2b308:	strbne	pc, [r0], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   2b30c:			; <UNDEFINED> instruction: 0xffb8f7fa
   2b310:			; <UNDEFINED> instruction: 0xf8c84607
   2b314:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2b318:	ldmdbge	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   2b31c:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b320:	andcs	sl, pc, #68, 22	; 0x11000
   2b324:	bcc	466b50 <__read_chk@plt+0x45f624>
   2b328:			; <UNDEFINED> instruction: 0xf50bfb04
   2b32c:	movweq	lr, #23306	; 0x5b0a
   2b330:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b334:	ldmiblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b338:	strtcc	pc, [ip], #-2266	; 0xfffff726
   2b33c:	rsble	r2, r1, r0, lsl #22
   2b340:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b344:	ldrdcs	r2, [r9, -r8]
   2b348:			; <UNDEFINED> instruction: 0xf50bfb05
   2b34c:	movweq	lr, #23306	; 0x5b0a
   2b350:	ldrtne	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b354:			; <UNDEFINED> instruction: 0xf505e4d8
   2b358:			; <UNDEFINED> instruction: 0xf0216089
   2b35c:	ldrbmi	r0, [r0], #-258	; 0xfffffefe
   2b360:	strbne	pc, [r0], #-2246	; 0xfffff73a	; <UNPREDICTABLE>
   2b364:			; <UNDEFINED> instruction: 0xff8cf7fa
   2b368:			; <UNDEFINED> instruction: 0xf8c84607
   2b36c:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2b370:	stmdbge	ip, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   2b374:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b378:	andscs	sl, r1, #68, 22	; 0x11000
   2b37c:	bcc	466ba8 <__read_chk@plt+0x45f67c>
   2b380:			; <UNDEFINED> instruction: 0xf50bfb04
   2b384:	movweq	lr, #23306	; 0x5b0a
   2b388:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b38c:			; <UNDEFINED> instruction: 0xf8dde5a6
   2b390:	bicscs	sl, r8, #28
   2b394:			; <UNDEFINED> instruction: 0xf8da2116
   2b398:	blx	118462 <__read_chk@plt+0x110f36>
   2b39c:	bl	2e7fd0 <__read_chk@plt+0x2e0aa4>
   2b3a0:	vhsub.s8	d0, d3, d3
   2b3a4:	bl	2bc07c <__read_chk@plt+0x2b4b50>
   2b3a8:			; <UNDEFINED> instruction: 0xf8c20403
   2b3ac:			; <UNDEFINED> instruction: 0xf7ff1434
   2b3b0:			; <UNDEFINED> instruction: 0xf8dab86c
   2b3b4:	bicscs	fp, r8, #48, 8	; 0x30000000
   2b3b8:	blx	f3816 <__read_chk@plt+0xec2ea>
   2b3bc:	bl	2e7ff0 <__read_chk@plt+0x2e0ac4>
   2b3c0:	vhsub.s8	d0, d3, d3
   2b3c4:	bl	2bc09c <__read_chk@plt+0x2b4b70>
   2b3c8:			; <UNDEFINED> instruction: 0xf8c20403
   2b3cc:			; <UNDEFINED> instruction: 0xf7fe1434
   2b3d0:			; <UNDEFINED> instruction: 0xf648bfc7
   2b3d4:			; <UNDEFINED> instruction: 0xf6c947c1
   2b3d8:			; <UNDEFINED> instruction: 0xf7ff3791
   2b3dc:			; <UNDEFINED> instruction: 0xf648b917
   2b3e0:			; <UNDEFINED> instruction: 0xf6c947c7
   2b3e4:			; <UNDEFINED> instruction: 0xf7ff3791
   2b3e8:	blx	119836 <__read_chk@plt+0x11230a>
   2b3ec:	andscs	pc, r5, #-1073741822	; 0xc0000002
   2b3f0:	movweq	lr, #6922	; 0x1b0a
   2b3f4:	teqmi	r4, r1, lsl #4	; <UNPREDICTABLE>
   2b3f8:	streq	lr, [r1], #-2826	; 0xfffff4f6
   2b3fc:	ldrtcs	pc, [r4], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b400:	svclt	0x00aef7fe
   2b404:	strbne	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   2b408:	strtne	pc, [ip], #-2250	; 0xfffff736
   2b40c:	strbcc	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   2b410:			; <UNDEFINED> instruction: 0xf648e796
   2b414:			; <UNDEFINED> instruction: 0xf6c947c6
   2b418:			; <UNDEFINED> instruction: 0xf7ff3791
   2b41c:			; <UNDEFINED> instruction: 0xf8d4b8f7
   2b420:			; <UNDEFINED> instruction: 0xf8d40450
   2b424:			; <UNDEFINED> instruction: 0xf7da644c
   2b428:			; <UNDEFINED> instruction: 0xf8daee48
   2b42c:	bicscs	fp, r8, #48, 8	; 0x30000000
   2b430:	strbpl	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   2b434:			; <UNDEFINED> instruction: 0xf8c4220b
   2b438:	blx	104582 <__read_chk@plt+0xfd056>
   2b43c:	bl	2e8870 <__read_chk@plt+0x2e1344>
   2b440:			; <UNDEFINED> instruction: 0xf8c30305
   2b444:			; <UNDEFINED> instruction: 0xf7ff2434
   2b448:			; <UNDEFINED> instruction: 0xf8ddb884
   2b44c:	bicscs	fp, r8, #40	; 0x28
   2b450:			; <UNDEFINED> instruction: 0xa014f8dd
   2b454:	movwge	pc, #47875	; 0xbb03	; <UNPREDICTABLE>
   2b458:	strbvs	pc, [ip], #-2243	; 0xfffff73d	; <UNPREDICTABLE>
   2b45c:	ldmdavs	r3!, {r0, r1, r3, r7, sl, sp, lr, pc}
   2b460:	stmialt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b464:	bicscc	pc, r4, #14286848	; 0xda0000
   2b468:			; <UNDEFINED> instruction: 0xd1292b0f
   2b46c:	strcc	pc, [lr], #-2234	; 0xfffff746
   2b470:			; <UNDEFINED> instruction: 0xf50abb33
   2b474:			; <UNDEFINED> instruction: 0x46217234
   2b478:	ldrbmi	r2, [r0], -r1, lsl #6
   2b47c:			; <UNDEFINED> instruction: 0xff5cf7fa
   2b480:			; <UNDEFINED> instruction: 0xf8c84607
   2b484:	stmdacs	r0, {}	; <UNPREDICTABLE>
   2b488:	stmiage	r0, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   2b48c:	strcc	pc, [lr], #-2234	; 0xfffff746
   2b490:			; <UNDEFINED> instruction: 0xf8aa3301
   2b494:			; <UNDEFINED> instruction: 0xf8d5340e
   2b498:	movwcc	r3, #5172	; 0x1434
   2b49c:	ldrtcc	pc, [r4], #-2245	; 0xfffff73b	; <UNPREDICTABLE>
   2b4a0:	ldrtcc	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b4a4:	bleq	a78b8 <__read_chk@plt+0xa038c>
   2b4a8:			; <UNDEFINED> instruction: 0xf8ca23d8
   2b4ac:	blx	118576 <__read_chk@plt+0x11104a>
   2b4b0:			; <UNDEFINED> instruction: 0xf8c8a80b
   2b4b4:			; <UNDEFINED> instruction: 0xf7fe0434
   2b4b8:			; <UNDEFINED> instruction: 0x465fbd9e
   2b4bc:	stmialt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b4c0:	ldrtlt	pc, [r0], #-2266	; 0xfffff726	; <UNPREDICTABLE>
   2b4c4:			; <UNDEFINED> instruction: 0x211823d8
   2b4c8:	vqrdmulh.s<illegal width 8>	d15, d11, d3
   2b4cc:	andeq	lr, r3, #10240	; 0x2800
   2b4d0:	teqmi	r4, #805306368	; 0x30000000	; <UNPREDICTABLE>
   2b4d4:	streq	lr, [r3], #-2826	; 0xfffff4f6
   2b4d8:	ldrtne	pc, [r4], #-2242	; 0xfffff73e	; <UNPREDICTABLE>
   2b4dc:	svclt	0x00a8f7fe
   2b4e0:	blx	f444a <__read_chk@plt+0xecf1e>
   2b4e4:			; <UNDEFINED> instruction: 0xf8c3a30b
   2b4e8:	strb	r0, [r4], #-1100	; 0xfffffbb4
   2b4ec:	blx	b4056 <__read_chk@plt+0xacb2a>
   2b4f0:			; <UNDEFINED> instruction: 0xf8c2a20b
   2b4f4:	ldrt	r3, [lr], #-1100	; 0xfffffbb4
   2b4f8:			; <UNDEFINED> instruction: 0xf7ff465d
   2b4fc:	blge	1159d58 <__read_chk@plt+0x115282c>
   2b500:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2b504:	bcc	466d30 <__read_chk@plt+0x45f804>
   2b508:	stmialt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b50c:			; <UNDEFINED> instruction: 0xf10dab44
   2b510:	cdp	8, 0, cr0, cr9, cr4, {2}
   2b514:	strbt	r3, [r1], #2576	; 0xa10
   2b518:	b	176948c <__read_chk@plt+0x1761f60>
   2b51c:			; <UNDEFINED> instruction: 0xf7ff2716
   2b520:	svclt	0x0000b875
   2b524:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   2b528:	andeq	r4, r2, lr, ror #5
   2b52c:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2b530:	ldrbtmi	fp, [ip], #1392	; 0x570
   2b534:			; <UNDEFINED> instruction: 0x461e4d18
   2b538:	ldrdcc	pc, [r4, r0]
   2b53c:	strmi	fp, [r4], -r2, lsl #1
   2b540:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   2b544:	strls	r6, [r1, #-2093]	; 0xfffff7d3
   2b548:	streq	pc, [r0, #-79]	; 0xffffffb1
   2b54c:			; <UNDEFINED> instruction: 0xf7fdb91b
   2b550:	andls	pc, r0, r5, asr #29
   2b554:	strtmi	fp, [r0], -r8, asr #19
   2b558:			; <UNDEFINED> instruction: 0xff68f7fd
   2b55c:	stmiblt	r0!, {ip, pc}
   2b560:	strtmi	r4, [r0], -r9, ror #12
   2b564:	blx	8e9566 <__read_chk@plt+0x8e203a>
   2b568:	stmdals	r0, {r0, r2, r9, sl, lr}
   2b56c:	strtmi	fp, [r0], -sp, ror #2
   2b570:	stc2l	7, cr15, [lr, #1012]	; 0x3f4
   2b574:	blmi	23dda0 <__read_chk@plt+0x236874>
   2b578:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b57c:	blls	855ec <__read_chk@plt+0x7e0c0>
   2b580:	qaddle	r4, sl, r5
   2b584:	andlt	r4, r2, r8, lsr #12
   2b588:	strcs	fp, [r0, #-3440]	; 0xfffff290
   2b58c:			; <UNDEFINED> instruction: 0xe7f16030
   2b590:	b	869504 <__read_chk@plt+0x861fd8>
   2b594:	andeq	fp, r3, lr, lsl #6
   2b598:	andeq	r0, r0, r0, asr r7
   2b59c:	andeq	fp, r3, r8, asr #5
   2b5a0:	msrvc	CPSR_fx, r0, lsl #10
   2b5a4:	eorvc	pc, r9, r0, lsl #10
   2b5a8:	mcrrlt	7, 15, pc, sl, cr6	; <UNPREDICTABLE>
   2b5ac:	ldclt	7, cr15, [r0], #-984	; 0xfffffc28
   2b5b0:	ldrdcc	pc, [r4, r0]
   2b5b4:	blcc	c57c4 <__read_chk@plt+0xbe298>
   2b5b8:	svclt	0x00882b07
   2b5bc:	stmdale	r5, {sp}
   2b5c0:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
   2b5c4:	orreq	lr, r3, #1024	; 0x400
   2b5c8:			; <UNDEFINED> instruction: 0x01b4f8d3
   2b5cc:	svclt	0x00012a01
   2b5d0:			; <UNDEFINED> instruction: 0xf0000043
   2b5d4:			; <UNDEFINED> instruction: 0xf0030004
   2b5d8:	tstmi	r8, #134217728	; 0x8000000
   2b5dc:	svclt	0x00004770
   2b5e0:	andeq	r3, r2, sl, ror ip
   2b5e4:	ldrdcc	pc, [r4, r0]
   2b5e8:	vstrle	d2, [r4, #-16]
   2b5ec:	blcs	ba210 <__read_chk@plt+0xb2ce4>
   2b5f0:	stmibvs	r0, {r0, r1, fp, ip, lr, pc}^
   2b5f4:	blcs	7d3bc <__read_chk@plt+0x75e90>
   2b5f8:			; <UNDEFINED> instruction: 0xf04fdc02
   2b5fc:			; <UNDEFINED> instruction: 0x477030ff
   2b600:	ldrbmi	r6, [r0, -r0, lsl #19]!
   2b604:	ldrdcc	pc, [r4, r0]
   2b608:	blcs	13ce38 <__read_chk@plt+0x13590c>
   2b60c:	svcne	0x00d9dd0d
   2b610:	svclt	0x00982902
   2b614:	stmdale	sl, {r6, r7, r8, fp, sp, lr}
   2b618:	stmdbmi	sl, {r1, r8, r9, fp, ip, sp}
   2b61c:	bl	7c808 <__read_chk@plt+0x752dc>
   2b620:			; <UNDEFINED> instruction: 0xf9b30383
   2b624:			; <UNDEFINED> instruction: 0xf7f611b4
   2b628:	blcs	99994 <__read_chk@plt+0x92468>
   2b62c:	blcc	e2654 <__read_chk@plt+0xdb128>
   2b630:	rscscc	pc, pc, pc, asr #32
   2b634:	svclt	0x00882b07
   2b638:	stmible	lr!, {r8, sp}^
   2b63c:	stmialt	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b640:	strb	r6, [r9, r0, lsl #19]!
   2b644:	andeq	r3, r2, r0, lsr #24
   2b648:	adcvc	pc, lr, r0, lsl #10
   2b64c:	svclt	0x00004770
   2b650:	ldrdeq	pc, [r0, r0]
   2b654:	svclt	0x00004770
   2b658:			; <UNDEFINED> instruction: 0xf8d04603
   2b65c:	teqlt	r9, r0, lsl #3
   2b660:	svccs	0x0000e851
   2b664:	stmda	r1, {r0, r9, ip, sp}^
   2b668:			; <UNDEFINED> instruction: 0xf1bc2c00
   2b66c:	mvnsle	r0, r0, lsl #30
   2b670:	orrne	pc, r0, r3, asr #17
   2b674:	svclt	0x00caf7fa
   2b678:			; <UNDEFINED> instruction: 0x4606b5f8
   2b67c:	stc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
   2b680:	strteq	pc, [ip], #-2262	; 0xfffff72a
   2b684:	ldrbvs	pc, [r8, r6, lsl #10]	; <UNPREDICTABLE>
   2b688:	ldc	7, cr15, [r6, #-872]	; 0xfffffc98
   2b68c:	ldrtmi	r2, [r4], -r0, lsl #6
   2b690:			; <UNDEFINED> instruction: 0xf8c6461d
   2b694:			; <UNDEFINED> instruction: 0xf8d4342c
   2b698:	ldrbcc	r0, [r8], #1096	; 0x448
   2b69c:	stc	7, cr15, [ip, #-872]	; 0xfffffc98
   2b6a0:	cmneq	r4, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   2b6a4:	cmnpl	r0, #196, 16	; 0xc40000	; <UNPREDICTABLE>
   2b6a8:	stc	7, cr15, [r6, #-872]	; 0xfffffc98
   2b6ac:	cmnpl	r4, #196, 16	; 0xc40000	; <UNPREDICTABLE>
   2b6b0:	cmneq	r8, #212, 16	; 0xd40000	; <UNPREDICTABLE>
   2b6b4:	stc	7, cr15, [r0, #-872]	; 0xfffffc98
   2b6b8:	cmnpl	r8, #196, 16	; 0xc40000	; <UNPREDICTABLE>
   2b6bc:	strhle	r4, [sl, #44]!	; 0x2c
   2b6c0:	eorsvc	pc, r4, r6, lsl #10
   2b6c4:	eoreq	pc, r4, #64, 12	; 0x4000000
   2b6c8:			; <UNDEFINED> instruction: 0xf5062100
   2b6cc:			; <UNDEFINED> instruction: 0xf7da772e
   2b6d0:	vrecps.f32	d14, d6, d24
   2b6d4:			; <UNDEFINED> instruction: 0xf6064434
   2b6d8:			; <UNDEFINED> instruction: 0x462126f4
   2b6dc:	ldrbcc	r4, [r8], #1592	; 0x638
   2b6e0:			; <UNDEFINED> instruction: 0xf962f7f6
   2b6e4:	ldrhle	r4, [r8, #36]!	; 0x24
   2b6e8:	svclt	0x0000bdf8
   2b6ec:			; <UNDEFINED> instruction: 0xf500b368
   2b6f0:	ldrlt	r7, [r0, #-819]	; 0xfffffccd
   2b6f4:	ldmda	r3, {r2, r9, sl, lr}^
   2b6f8:	cdpne	15, 5, cr2, cr1, cr0, {0}
   2b6fc:	stcne	8, cr14, [r0], {67}	; 0x43
   2b700:	svceq	0x0000f1bc
   2b704:	bcs	9fee8 <__read_chk@plt+0x989bc>
   2b708:	vldrlt.16	s26, [r0, #-0]	; <UNPREDICTABLE>
   2b70c:			; <UNDEFINED> instruction: 0xffb4f7ff
   2b710:			; <UNDEFINED> instruction: 0xf7fd4620
   2b714:			; <UNDEFINED> instruction: 0xf8d4fd0d
   2b718:			; <UNDEFINED> instruction: 0xf7fd02c0
   2b71c:			; <UNDEFINED> instruction: 0xf8d4f88d
   2b720:			; <UNDEFINED> instruction: 0xf7fb02bc
   2b724:			; <UNDEFINED> instruction: 0xf8d4fcc7
   2b728:			; <UNDEFINED> instruction: 0xf7fc02b8
   2b72c:			; <UNDEFINED> instruction: 0xf8d4f801
   2b730:	smlabtlt	r8, r4, r2, r0
   2b734:	ldrmi	r6, [r8, r3, lsl #17]
   2b738:	sbceq	pc, r8, #212, 16	; 0xd40000
   2b73c:			; <UNDEFINED> instruction: 0xff66f7fa
   2b740:	pop	{r5, r9, sl, lr}
   2b744:			; <UNDEFINED> instruction: 0xf7da4010
   2b748:			; <UNDEFINED> instruction: 0x4770bcb5
   2b74c:	svcmi	0x00f0e92d
   2b750:	bmi	16fcfb0 <__read_chk@plt+0x16f5a84>
   2b754:	blmi	16fd1bc <__read_chk@plt+0x16f5c90>
   2b758:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   2b75c:	ldmib	sp, {r0, r3, r7, r9, sl, lr}^
   2b760:	strmi	fp, [r4], -lr, lsl #20
   2b764:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b768:			; <UNDEFINED> instruction: 0xf04f9303
   2b76c:	mrslt	r0, SPSR_irq
   2b770:	bicvs	pc, r9, #0, 10
   2b774:	svccs	0x0000e853
   2b778:	stmda	r3, {r0, r9, ip, sp}^
   2b77c:	stmdbcs	r0, {r8, sp}
   2b780:			; <UNDEFINED> instruction: 0xf1b9d1f8
   2b784:	andle	r0, r8, r0, lsl #30
   2b788:	movweq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
   2b78c:	svccs	0x0000e853
   2b790:	stmda	r3, {r0, r9, ip, sp}^
   2b794:	stmdbcs	r0, {r8, sp}
   2b798:	mcrcs	1, 0, sp, cr0, cr8, {7}
   2b79c:	ldmda	r6, {r0, r1, r2, r5, r6, ip, lr, pc}^
   2b7a0:	movwcc	r3, #7936	; 0x1f00
   2b7a4:	andcc	lr, r0, #4587520	; 0x460000
   2b7a8:	mvnsle	r2, r0, lsl #20
   2b7ac:	svceq	0x0000f1b8
   2b7b0:			; <UNDEFINED> instruction: 0xf108d008
   2b7b4:	ldmda	r3, {r2, r4, r5, r8, r9}^
   2b7b8:	andcc	r2, r1, #0, 30
   2b7bc:	tstcs	r0, r3, asr #16
   2b7c0:	mvnsle	r2, r0, lsl #18
   2b7c4:			; <UNDEFINED> instruction: 0xf286fab6
   2b7c8:			; <UNDEFINED> instruction: 0xf1b90952
   2b7cc:	svclt	0x00080f00
   2b7d0:	sfmcs	f2, 4, [r0], {1}
   2b7d4:	sadd16mi	fp, r7, r4
   2b7d8:	bllt	1ff53e4 <__read_chk@plt+0x1fedeb8>
   2b7dc:	rscscs	pc, r4, r0, asr #12
   2b7e0:	bl	fe469754 <__read_chk@plt+0xfe462228>
   2b7e4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2b7e8:			; <UNDEFINED> instruction: 0xf640d05f
   2b7ec:			; <UNDEFINED> instruction: 0x463922f4
   2b7f0:	mcr	7, 5, pc, cr6, cr10, {6}	; <UNPREDICTABLE>
   2b7f4:	strbcs	pc, [r4, #2260]	; 0x8d4	; <UNPREDICTABLE>
   2b7f8:			; <UNDEFINED> instruction: 0xf8c52301
   2b7fc:	bcs	b8334 <__read_chk@plt+0xb0e08>
   2b800:	bcc	61908 <__read_chk@plt+0x5a3dc>
   2b804:	andcs	fp, r1, #24, 30	; 0x60
   2b808:			; <UNDEFINED> instruction: 0xf504a802
   2b80c:			; <UNDEFINED> instruction: 0x900061b9
   2b810:			; <UNDEFINED> instruction: 0x4628465b
   2b814:	stc2	7, cr15, [r4], #1012	; 0x3f4
   2b818:	suble	r2, sl, r0, lsl #16
   2b81c:	stmibmi	lr!, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   2b820:	ldmvs	r0!, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   2b824:	blmi	9fe0cc <__read_chk@plt+0x9f6ba0>
   2b828:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b82c:	blls	10589c <__read_chk@plt+0xfe370>
   2b830:	qdaddle	r4, sl, r2
   2b834:	andlt	r4, r5, r8, lsr #12
   2b838:	svchi	0x00f0e8bd
   2b83c:	ldrdcc	pc, [r0], -sl
   2b840:	bicslt	r2, r3, r0, lsl #10
   2b844:			; <UNDEFINED> instruction: 0xf7ff4628
   2b848:	qsaxmi	pc, r0, r1	; <UNPREDICTABLE>
   2b84c:			; <UNDEFINED> instruction: 0xff70f7fb
   2b850:			; <UNDEFINED> instruction: 0xf7fb4648
   2b854:	ldrtmi	pc, [r0], -pc, lsr #24	; <UNPREDICTABLE>
   2b858:			; <UNDEFINED> instruction: 0xffeef7fc
   2b85c:	svceq	0x0000f1b8
   2b860:			; <UNDEFINED> instruction: 0xf8d8d003
   2b864:	strbmi	r3, [r0], -r8
   2b868:	strcs	r4, [r0, #-1944]	; 0xfffff868
   2b86c:			; <UNDEFINED> instruction: 0xf1b8e7da
   2b870:	orrsle	r0, lr, r0, lsl #30
   2b874:	ldrdcc	pc, [r0], -sl
   2b878:	tstcs	r6, #1228800	; 0x12c000
   2b87c:			; <UNDEFINED> instruction: 0xf8ca2500
   2b880:	ldrb	r3, [pc, r0]
   2b884:	svclt	0x00142a03
   2b888:	andcs	r2, r2, #0, 4
   2b88c:			; <UNDEFINED> instruction: 0x4640e7bc
   2b890:			; <UNDEFINED> instruction: 0xf7ff4645
   2b894:	strtmi	pc, [r0], -fp, lsr #30
   2b898:			; <UNDEFINED> instruction: 0xff4af7fb
   2b89c:			; <UNDEFINED> instruction: 0xf7fb4648
   2b8a0:	strbmi	pc, [r0], -r9, lsl #24	; <UNPREDICTABLE>
   2b8a4:			; <UNDEFINED> instruction: 0xffc8f7fc
   2b8a8:			; <UNDEFINED> instruction: 0xf7dbe7bc
   2b8ac:	stmdavs	r3, {r4, r5, r7, sl, fp, sp, lr, pc}
   2b8b0:	blls	d04c0 <__read_chk@plt+0xc8f94>
   2b8b4:	andcc	pc, r0, sl, asr #17
   2b8b8:			; <UNDEFINED> instruction: 0xf7dbe7c4
   2b8bc:	svclt	0x0000e88c
   2b8c0:	andeq	fp, r3, r6, ror #1
   2b8c4:	andeq	r0, r0, r0, asr r7
   2b8c8:	andeq	fp, r3, r8, lsl r0
   2b8cc:	mvnsmi	lr, sp, lsr #18
   2b8d0:	addlt	r4, r2, r0, lsl #13
   2b8d4:	strmi	r4, [sp], -r8, lsl #12
   2b8d8:	ldc2l	7, cr15, [r0], #-1008	; 0xfffffc10
   2b8dc:	movwlt	r4, #34308	; 0x8604
   2b8e0:			; <UNDEFINED> instruction: 0xf7fb4628
   2b8e4:			; <UNDEFINED> instruction: 0x4606fdb5
   2b8e8:	strtmi	fp, [r9], -r0, ror #3
   2b8ec:			; <UNDEFINED> instruction: 0xf7fd4620
   2b8f0:	strmi	pc, [r7], -r9, lsl #18
   2b8f4:			; <UNDEFINED> instruction: 0x4602b1d0
   2b8f8:	movwcs	r9, #1281	; 0x501
   2b8fc:			; <UNDEFINED> instruction: 0x46204631
   2b900:	andhi	pc, r0, sp, asr #17
   2b904:			; <UNDEFINED> instruction: 0xff22f7ff
   2b908:	strtmi	r4, [r0], -r5, lsl #12
   2b90c:			; <UNDEFINED> instruction: 0xff10f7fb
   2b910:			; <UNDEFINED> instruction: 0xf7fb4630
   2b914:	ldrtmi	pc, [r8], -pc, asr #23	; <UNPREDICTABLE>
   2b918:			; <UNDEFINED> instruction: 0xff8ef7fc
   2b91c:	andlt	r4, r2, r8, lsr #12
   2b920:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b924:	strtmi	r2, [pc], -r0, lsl #10
   2b928:	strb	r4, [lr, lr, lsr #12]!
   2b92c:	strb	r4, [ip, r5, lsl #12]!
   2b930:			; <UNDEFINED> instruction: 0x4604b510
   2b934:			; <UNDEFINED> instruction: 0xf7ff6a00
   2b938:	bvs	186b4a4 <__read_chk@plt+0x1863f78>
   2b93c:	mcr2	7, 3, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
   2b940:	ldrsbcc	lr, [r0], #-148	; 0xffffff6c
   2b944:	andle	r4, r3, r3, lsl #5
   2b948:	bl	fede98b8 <__read_chk@plt+0xfede238c>
   2b94c:	ldrdeq	pc, [r0, #-132]	; 0xffffff7c
   2b950:	bl	fece98c0 <__read_chk@plt+0xfece2394>
   2b954:	pop	{r5, r9, sl, lr}
   2b958:			; <UNDEFINED> instruction: 0xf7da4010
   2b95c:	svclt	0x0000bbab
   2b960:	teqvc	r3, #0, 10	; <UNPREDICTABLE>
   2b964:	svceq	0x0000e853
   2b968:	stmda	r3, {r1, r6, sl, fp, ip}^
   2b96c:	stmdbcs	r0, {r8, sp}
   2b970:			; <UNDEFINED> instruction: 0x4770d1f8
   2b974:	teqvc	r3, #0, 10	; <UNPREDICTABLE>
   2b978:	svceq	0x0000e853
   2b97c:	stmda	r3, {r1, r6, r9, sl, fp, ip}^
   2b980:	stmdbcs	r0, {r8, sp}
   2b984:			; <UNDEFINED> instruction: 0x4770d1f8
   2b988:			; <UNDEFINED> instruction: 0xf500b140
   2b98c:	ldmda	r3, {r0, r1, r4, r5, r8, r9, ip, sp, lr}^
   2b990:	bcc	77598 <__read_chk@plt+0x7006c>
   2b994:	tstcs	r0, r3, asr #16
   2b998:	mvnsle	r2, r0, lsl #18
   2b99c:	svclt	0x00004770
   2b9a0:	ldrtcs	pc, [r0], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2b9a4:	blx	7410e <__read_chk@plt+0x6cbe2>
   2b9a8:			; <UNDEFINED> instruction: 0xf8d20202
   2b9ac:	bcs	1b4a84 <__read_chk@plt+0x1ad558>
   2b9b0:			; <UNDEFINED> instruction: 0xf8d0d103
   2b9b4:	bvs	10ec4cc <__read_chk@plt+0x10e4fa0>
   2b9b8:			; <UNDEFINED> instruction: 0xf7f64718
   2b9bc:	svclt	0x0000ba29
   2b9c0:			; <UNDEFINED> instruction: 0xf7f66881
   2b9c4:	svclt	0x0000b809
   2b9c8:	ldrtcc	pc, [r0], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2b9cc:	blx	b4536 <__read_chk@plt+0xad00a>
   2b9d0:			; <UNDEFINED> instruction: 0xf8d30303
   2b9d4:	blcs	1b8aac <__read_chk@plt+0x1b1580>
   2b9d8:			; <UNDEFINED> instruction: 0xf8d0d00f
   2b9dc:	blcs	137ff4 <__read_chk@plt+0x130ac8>
   2b9e0:	blcc	222df8 <__read_chk@plt+0x21b8cc>
   2b9e4:	stmdale	r3, {r1, r8, r9, fp, sp}
   2b9e8:	ldrbmi	r6, [r0, -r0, asr #19]!
   2b9ec:			; <UNDEFINED> instruction: 0xdc022b01
   2b9f0:	rscscc	pc, pc, pc, asr #32
   2b9f4:	stmibvs	r0, {r4, r5, r6, r8, r9, sl, lr}
   2b9f8:			; <UNDEFINED> instruction: 0xf8d04770
   2b9fc:	stmibvs	r3, {r2, r6, r7, r9}^
   2ba00:	svclt	0x00004718
   2ba04:	ldrtcs	pc, [r0], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2ba08:	blx	74172 <__read_chk@plt+0x6cc46>
   2ba0c:			; <UNDEFINED> instruction: 0xf8d30302
   2ba10:	blcs	438ae8 <__read_chk@plt+0x4315bc>
   2ba14:	andcs	sp, r1, r1
   2ba18:			; <UNDEFINED> instruction: 0xf7f64770
   2ba1c:	svclt	0x0000baeb
   2ba20:	cmnvc	r8, r0, lsl #10	; <UNPREDICTABLE>
   2ba24:	rsbsvc	pc, r7, r0, lsl #10
   2ba28:	blt	2e9a08 <__read_chk@plt+0x2e24dc>
   2ba2c:	addlt	fp, r3, r0, lsr r5
   2ba30:	tstls	r1, r5, lsl #12
   2ba34:			; <UNDEFINED> instruction: 0xffc8f7ff
   2ba38:	strmi	r2, [r4], -r0, lsl #2
   2ba3c:			; <UNDEFINED> instruction: 0xf7f54628
   2ba40:	bls	ab974 <__read_chk@plt+0xa4448>
   2ba44:	strtmi	r4, [r0], -r1, lsl #12
   2ba48:	andlt	fp, r3, r9, lsl #4
   2ba4c:	ldrhtmi	lr, [r0], -sp
   2ba50:	mcrlt	7, 6, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
   2ba54:	rscsmi	lr, r0, #737280	; 0xb4000
   2ba58:	ldmdbvc	r4!, {r8, sl, ip, sp, lr, pc}
   2ba5c:	strmi	fp, [r4], -r4, lsl #1
   2ba60:	strcs	r4, [r0, #-1558]	; 0xfffff9ea
   2ba64:	tstls	r3, pc, lsl r6
   2ba68:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   2ba6c:	ldrtmi	r9, [r3], -r3, lsl #20
   2ba70:	orrvc	pc, r0, pc, asr #8
   2ba74:	bicsvs	pc, r0, #196, 16	; 0xc40000
   2ba78:	strls	r4, [r0, #-1608]	; 0xfffff9b8
   2ba7c:	stc2	7, cr15, [r6], {248}	; 0xf8
   2ba80:	strtmi	r9, [r8], -sl, lsl #22
   2ba84:	bicsvc	pc, r4, #196, 16	; 0xc40000
   2ba88:	bicscc	pc, r8, #196, 16	; 0xc40000
   2ba8c:	bl	fe5e9a00 <__read_chk@plt+0xfe5e24d4>
   2ba90:	mvnscs	lr, #212, 18	; 0x350000
   2ba94:	stmib	r4, {r0, r3, r6, r9, sl, lr}^
   2ba98:			; <UNDEFINED> instruction: 0xf8d405f7
   2ba9c:			; <UNDEFINED> instruction: 0xf7fb02c8
   2baa0:	strtmi	pc, [r8], -r7, lsr #21
   2baa4:	pop	{r2, ip, sp, pc}
   2baa8:	svclt	0x000082f0
   2baac:	addlt	fp, r4, r0, ror r5
   2bab0:	strmi	r4, [r8], -r4, lsl #12
   2bab4:			; <UNDEFINED> instruction: 0x461e4615
   2bab8:			; <UNDEFINED> instruction: 0xf7db9103
   2babc:	stmdbls	r3, {r1, r3, r5, r9, fp, sp, lr, pc}
   2bac0:	strls	r4, [r0], -fp, lsr #12
   2bac4:	strtmi	r4, [r0], -r2, lsl #12
   2bac8:			; <UNDEFINED> instruction: 0xffc4f7ff
   2bacc:	ldcllt	0, cr11, [r0, #-16]!
   2bad0:	ldrtcc	pc, [r4], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2bad4:	tstle	r1, r8, lsl fp
   2bad8:	ldrbmi	r2, [r0, -r0]!
   2badc:	stmlt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bae0:	ldrtcs	pc, [r4], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2bae4:	sbccc	pc, r8, #208, 16	; 0xd00000
   2bae8:	ldrlt	r2, [r0, #-2584]	; 0xfffff5e8
   2baec:			; <UNDEFINED> instruction: 0xf8d0d10e
   2baf0:	andcs	r4, r0, #76, 8	; 0x4c000000
   2baf4:	strbcs	pc, [ip], #-2240	; 0xfffff740	; <UNPREDICTABLE>
   2baf8:	ldrdlt	fp, [fp, -r4]!
   2bafc:	tstlt	r9, r9, asr r8
   2bb00:			; <UNDEFINED> instruction: 0x46214618
   2bb04:	blx	fe9af8 <__read_chk@plt+0xfe25cc>
   2bb08:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   2bb0c:	sbcmi	pc, r4, #72, 12	; 0x4800000
   2bb10:	addscc	pc, r1, #210763776	; 0xc900000
   2bb14:	andvs	r4, sl, ip, lsl r6
   2bb18:	rscsle	r2, r5, r0, lsl #22
   2bb1c:	stccs	8, cr6, [r0], {92}	; 0x5c
   2bb20:	strdcs	sp, [r0, -r2]
   2bb24:			; <UNDEFINED> instruction: 0x460c4618
   2bb28:	blx	b69b1c <__read_chk@plt+0xb625f0>
   2bb2c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   2bb30:	sbcmi	pc, r8, #72, 12	; 0x4800000
   2bb34:	addscc	pc, r1, #210763776	; 0xc900000
   2bb38:	svclt	0x0000e7ec
   2bb3c:	blmi	57e394 <__read_chk@plt+0x576e68>
   2bb40:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   2bb44:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   2bb48:	strbtmi	r4, [r9], -sp, lsl #12
   2bb4c:	movwls	r6, #6171	; 0x181b
   2bb50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bb54:			; <UNDEFINED> instruction: 0xffc4f7ff
   2bb58:	cmnlt	r8, r4, lsl #12
   2bb5c:	eorcc	r4, r0, r1, lsl #12
   2bb60:			; <UNDEFINED> instruction: 0xff0cf7f9
   2bb64:	bmi	35a0cc <__read_chk@plt+0x352ba0>
   2bb68:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   2bb6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bb70:	subsmi	r9, sl, r1, lsl #22
   2bb74:	strtmi	sp, [r0], -r9, lsl #2
   2bb78:	ldclt	0, cr11, [r0, #-12]!
   2bb7c:	eorvs	r9, r8, r0, lsl #16
   2bb80:			; <UNDEFINED> instruction: 0xf7da4620
   2bb84:	strcs	lr, [r0], #-2714	; 0xfffff566
   2bb88:			; <UNDEFINED> instruction: 0xf7dae7ed
   2bb8c:	svclt	0x0000ef24
   2bb90:	andeq	sl, r3, r0, lsl #26
   2bb94:	andeq	r0, r0, r0, asr r7
   2bb98:	ldrdeq	sl, [r3], -r6
   2bb9c:	mvnsmi	lr, #737280	; 0xb4000
   2bba0:	strmi	fp, [r4], -r5, lsl #1
   2bba4:	ldrmi	r4, [r5], -r8, lsl #12
   2bba8:	tstls	r3, lr, lsl r6
   2bbac:	ldmib	r0!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bbb0:	strls	r4, [r0], -fp, lsr #12
   2bbb4:	ldmib	sp, {r0, r1, r8, fp, ip, pc}^
   2bbb8:	strmi	r7, [r2], -ip, lsl #12
   2bbbc:			; <UNDEFINED> instruction: 0xf7ff4620
   2bbc0:	strmi	pc, [r5], -r9, asr #30
   2bbc4:			; <UNDEFINED> instruction: 0xf504bb10
   2bbc8:			; <UNDEFINED> instruction: 0xf5047978
   2bbcc:			; <UNDEFINED> instruction: 0xf8d47877
   2bbd0:			; <UNDEFINED> instruction: 0x46203434
   2bbd4:	andle	r2, r3, r8, lsl fp
   2bbd8:			; <UNDEFINED> instruction: 0xf810f7fe
   2bbdc:	ldmdblt	r0!, {r0, r2, r9, sl, lr}
   2bbe0:			; <UNDEFINED> instruction: 0x46204631
   2bbe4:	pop	{r0, r2, ip, sp, pc}
   2bbe8:			; <UNDEFINED> instruction: 0xf7ff43f0
   2bbec:			; <UNDEFINED> instruction: 0x4649bf79
   2bbf0:			; <UNDEFINED> instruction: 0xf7f64640
   2bbf4:	tstcs	r1, r5, lsr #18	; <UNPREDICTABLE>
   2bbf8:	strtmi	r4, [r0], -r7, lsl #5
   2bbfc:	vstrcs	d13, [fp, #-44]	; 0xffffffd4
   2bc00:			; <UNDEFINED> instruction: 0xf7ffd104
   2bc04:			; <UNDEFINED> instruction: 0x4605ff13
   2bc08:	rscle	r2, r0, r0, lsl #16
   2bc0c:	eorsvs	r2, r5, r0
   2bc10:	pop	{r0, r2, ip, sp, pc}
   2bc14:	strbcs	r8, [lr, #-1008]!	; 0xfffffc10
   2bc18:	svclt	0x0000e7f8
   2bc1c:	adcvc	pc, lr, r0, lsl #10
   2bc20:	svclt	0x00004770
   2bc24:			; <UNDEFINED> instruction: 0x4605b538
   2bc28:	ldmda	r4, {r2, r3, r9, sl, lr}^
   2bc2c:	movwcc	r3, #7936	; 0x1f00
   2bc30:	andcc	lr, r0, #68, 16	; 0x440000
   2bc34:	mvnsle	r2, r0, lsl #20
   2bc38:	sbceq	pc, r0, #13959168	; 0xd50000
   2bc3c:	ldc2l	7, cr15, [ip, #1008]!	; 0x3f0
   2bc40:	sbcmi	pc, r0, #12910592	; 0xc50000
   2bc44:	svclt	0x0000bd38
   2bc48:	sbceq	pc, r8, #208, 16	; 0xd00000
   2bc4c:	svclt	0x00004770
   2bc50:			; <UNDEFINED> instruction: 0x4605b538
   2bc54:			; <UNDEFINED> instruction: 0xf8d0460c
   2bc58:	teqlt	r1, r8, asr #5
   2bc5c:	svccc	0x0000e854
   2bc60:	stmda	r4, {r0, r8, r9, ip, sp}^
   2bc64:	bcs	3846c <__read_chk@plt+0x30f40>
   2bc68:			; <UNDEFINED> instruction: 0xf8c5d1f8
   2bc6c:			; <UNDEFINED> instruction: 0xf7fa42c8
   2bc70:	strtmi	pc, [r1], -sp, asr #25
   2bc74:	pop	{r3, r5, r9, sl, lr}
   2bc78:			; <UNDEFINED> instruction: 0xf7ff4038
   2bc7c:	svclt	0x0000bced
   2bc80:	mvnsmi	lr, #737280	; 0xb4000
   2bc84:			; <UNDEFINED> instruction: 0xf8dd4681
   2bc88:	strmi	r8, [lr], -r0, lsr #32
   2bc8c:			; <UNDEFINED> instruction: 0x461c4617
   2bc90:	svceq	0x0000f1b8
   2bc94:			; <UNDEFINED> instruction: 0xf508d066
   2bc98:	ldmda	r3, {r0, r1, r4, r5, r8, r9, ip, sp, lr}^
   2bc9c:	andcc	r2, r1, #0, 30
   2bca0:	tstcs	r0, r3, asr #16
   2bca4:	mvnsle	r2, r0, lsl #18
   2bca8:	adcvs	pc, r3, pc, asr #8
   2bcac:	stmdb	sl!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bcb0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2bcb4:	stmdbmi	r2, {r0, r2, r3, r4, r5, r6, ip, lr, pc}^
   2bcb8:	adcvs	pc, r3, #1325400064	; 0x4f000000
   2bcbc:	orrcc	r4, r8, r9, ror r4
   2bcc0:	ldm	r6!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bcc4:	strtmi	ip, [ip], pc, lsl #24
   2bcc8:	andeq	lr, pc, ip, lsr #17
   2bccc:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   2bcd0:	andeq	lr, pc, ip, lsl #17
   2bcd4:	eoreq	pc, r8, r5, lsl #2
   2bcd8:	vst1.16	{d20-d22}, [pc], r9
   2bcdc:			; <UNDEFINED> instruction: 0xf8c57280
   2bce0:			; <UNDEFINED> instruction: 0xf7f78020
   2bce4:	ldmcs	pc!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2bce8:	movwcs	sp, #2145	; 0x861
   2bcec:	smlawtvc	r8, r5, r8, pc	; <UNPREDICTABLE>
   2bcf0:	msrcc	CPSR_fs, r5, lsr #17
   2bcf4:	ldmdavc	r2!, {r1, r2, r4, r5, r6, r7, r8, ip, sp, pc}
   2bcf8:	ldrteq	pc, [r0], #-418	; 0xfffffe5e	; <UNPREDICTABLE>
   2bcfc:	bcs	29888c <__read_chk@plt+0x291360>
   2bd00:			; <UNDEFINED> instruction: 0x4631d83d
   2bd04:	stceq	0, cr15, [sl], {79}	; 0x4f
   2bd08:			; <UNDEFINED> instruction: 0xf5b3e002
   2bd0c:	eorsle	r3, r6, #128, 30	; 0x200
   2bd10:	svccs	0x0001f811
   2bd14:	movwmi	pc, #15116	; 0x3b0c	; <UNPREDICTABLE>
   2bd18:	ldrteq	pc, [r0], #-418	; 0xfffffe5e	; <UNPREDICTABLE>
   2bd1c:	stmdacs	r9, {r5, r6, r7, r9, ip, sp, pc}
   2bd20:	bllt	18e24f4 <__read_chk@plt+0x18dafc8>
   2bd24:	svclt	0x0018428e
   2bd28:	svccc	0x0080f5b3
   2bd2c:	addslt	sp, lr, #1879048194	; 0x70000002
   2bd30:	msrvs	CPSR_fs, r5, lsr #17
   2bd34:			; <UNDEFINED> instruction: 0xf8a52f01
   2bd38:	eorsle	r6, r2, lr, lsr #2
   2bd3c:	andle	r2, sl, ip, lsl pc
   2bd40:	blcs	c5ef4 <__read_chk@plt+0xbe9c8>
   2bd44:	blcs	2dfd70 <__read_chk@plt+0x2d8844>
   2bd48:	stmdblt	r3, {r0, r2, ip, lr, pc}^
   2bd4c:	movwcs	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   2bd50:	teqcc	r0, r5, asr #17	; <UNPREDICTABLE>
   2bd54:	vst4.8	{d30-d33}, [pc], r3
   2bd58:			; <UNDEFINED> instruction: 0xf8c57300
   2bd5c:			; <UNDEFINED> instruction: 0x46283130
   2bd60:	mvnshi	lr, #12386304	; 0xbd0000
   2bd64:			; <UNDEFINED> instruction: 0xf015681d
   2bd68:	orrsle	r0, sp, r4, lsl #10
   2bd6c:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
   2bd70:	mvnsle	r2, r0, lsl #16
   2bd74:	tstcs	r6, #36864	; 0x9000
   2bd78:	andsvs	r4, r3, r5, lsl #12
   2bd7c:			; <UNDEFINED> instruction: 0xf648e7ef
   2bd80:			; <UNDEFINED> instruction: 0xf6c943c9
   2bd84:	bls	278bd0 <__read_chk@plt+0x2716a4>
   2bd88:			; <UNDEFINED> instruction: 0xf04f4628
   2bd8c:	andsvs	r0, r3, r0, lsl #16
   2bd90:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
   2bd94:	strcs	r4, [r0, #-1600]	; 0xfffff9c0
   2bd98:	stc2	7, cr15, [r8], #1020	; 0x3fc
   2bd9c:	pop	{r3, r5, r9, sl, lr}
   2bda0:	movwcs	r8, #9208	; 0x23f8
   2bda4:			; <UNDEFINED> instruction: 0xf8c54628
   2bda8:	pop	{r4, r5, r8, ip, sp}
   2bdac:			; <UNDEFINED> instruction: 0x232483f8
   2bdb0:			; <UNDEFINED> instruction: 0xf7dbe7e9
   2bdb4:	bls	2a666c <__read_chk@plt+0x29f140>
   2bdb8:	andsvs	r6, r3, r3, lsl #16
   2bdbc:	svclt	0x0000e7ea
   2bdc0:	andeq	r4, r2, r8, ror r6
   2bdc4:	ldr	fp, [r3, #256]!	; 0x100
   2bdc8:	svclt	0x00004770
   2bdcc:	ldrbmi	lr, [r0, sp, lsr #18]!
   2bdd0:			; <UNDEFINED> instruction: 0xf8d1460c
   2bdd4:			; <UNDEFINED> instruction: 0xf5ad34ec
   2bdd8:			; <UNDEFINED> instruction: 0xf8df6db0
   2bddc:	strmi	r1, [r5], -r8, lsr #13
   2bde0:	ssatcs	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   2bde4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   2bde8:			; <UNDEFINED> instruction: 0xf8cd6812
   2bdec:			; <UNDEFINED> instruction: 0xf04f257c
   2bdf0:	andcs	r0, r0, #0, 4
   2bdf4:	blcs	383e04 <__read_chk@plt+0x37c8d8>
   2bdf8:	movthi	pc, #8704	; 0x2200	; <UNPREDICTABLE>
   2bdfc:			; <UNDEFINED> instruction: 0xf013e8df
   2be00:	eorseq	r0, ip, r9, lsr r0
   2be04:	rscseq	r0, r5, r8, lsr #32
   2be08:	adceq	r0, r0, #20, 2
   2be0c:	addseq	r0, r9, #805306383	; 0x3000000f
   2be10:	adcseq	r0, r3, #536870926	; 0x2000000e
   2be14:	subseq	r0, r0, #1610612750	; 0x6000000e
   2be18:	umlalseq	r0, r8, r6, r2
   2be1c:	bcs	466ac <__read_chk@plt+0x3f180>
   2be20:			; <UNDEFINED> instruction: 0xf8d4d17c
   2be24:	andseq	r2, fp, #48, 2
   2be28:			; <UNDEFINED> instruction: 0xf1400790
   2be2c:			; <UNDEFINED> instruction: 0xf04382a3
   2be30:			; <UNDEFINED> instruction: 0xf0220320
   2be34:	tstcs	r2, r2, lsl #4
   2be38:	teqcc	r4, r4, asr #17	; <UNPREDICTABLE>
   2be3c:	teqcs	r0, r4, asr #17	; <UNPREDICTABLE>
   2be40:	stmib	r4, {r0, r8, r9, sp}^
   2be44:			; <UNDEFINED> instruction: 0xf8d4134e
   2be48:	movwcc	r3, #5356	; 0x14ec
   2be4c:	strbtcc	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2be50:			; <UNDEFINED> instruction: 0xf104ae1d
   2be54:	andcs	r0, r2, r8, lsr #2
   2be58:	ldrtmi	r9, [r2], -r3, lsl #2
   2be5c:	ldmdb	lr!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2be60:	stmdacs	r1, {r0, r1, r8, fp, ip, pc}
   2be64:	adcshi	pc, r1, r0, asr #32
   2be68:	teqcc	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2be6c:			; <UNDEFINED> instruction: 0xf0002b02
   2be70:	movwcs	r8, #4785	; 0x12b1
   2be74:	strbtcc	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2be78:	teqcs	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2be7c:	movwcs	pc, #29634	; 0x73c2	; <UNPREDICTABLE>
   2be80:	bcs	8d89d0 <__read_chk@plt+0x8d14a4>
   2be84:	tstge	r2, lr, ror #16
   2be88:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   2be8c:	smladmi	r8, r1, r4, r4
   2be90:			; <UNDEFINED> instruction: 0xffffff8d
   2be94:	ldrdeq	r0, [r0], -r5
   2be98:	ldrdeq	r0, [r0], -r5
   2be9c:	ldrdeq	r0, [r0], -r5
   2bea0:	ldrdeq	r0, [r0], -r5
   2bea4:	ldrdeq	r0, [r0], -r5
   2bea8:	ldrdeq	r0, [r0], -r5
   2beac:	ldrdeq	r0, [r0], -r5
   2beb0:	ldrdeq	r0, [r0], -r5
   2beb4:	ldrdeq	r0, [r0], -r5
   2beb8:	ldrdeq	r0, [r0], -r5
   2bebc:	ldrdeq	r0, [r0], -r5
   2bec0:	ldrdeq	r0, [r0], -r5
   2bec4:	ldrdeq	r0, [r0], -r5
   2bec8:	ldrdeq	r0, [r0], -r5
   2becc:	ldrdeq	r0, [r0], -r5
   2bed0:	ldrdeq	r0, [r0], -r5
   2bed4:	ldrdeq	r0, [r0], -r5
   2bed8:	ldrdeq	r0, [r0], -r5
   2bedc:	ldrdeq	r0, [r0], -r5
   2bee0:	ldrdeq	r0, [r0], -r5
   2bee4:	andeq	r0, r0, sp, lsl #1
   2bee8:	ldrdeq	r0, [r0], -r5
   2beec:	andeq	r0, r0, sp, lsl #1
   2bef0:	ldrdeq	r0, [r0], -r5
   2bef4:	ldrdeq	r0, [r0], -r5
   2bef8:	ldrdeq	r0, [r0], -r5
   2befc:	ldrdeq	r0, [r0], -r5
   2bf00:	ldrdeq	r0, [r0], -r5
   2bf04:	ldrdeq	r0, [r0], -r5
   2bf08:	ldrdeq	r0, [r0], -r5
   2bf0c:	ldrdeq	r0, [r0], -r5
   2bf10:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2bf14:	ldrdeq	r0, [r0], -r5
   2bf18:	andeq	r0, r0, fp, asr #1
   2bf1c:			; <UNDEFINED> instruction: 0xdc1c2b02
   2bf20:			; <UNDEFINED> instruction: 0xf8d26a22
   2bf24:			; <UNDEFINED> instruction: 0xf50662b8
   2bf28:			; <UNDEFINED> instruction: 0xe01166b4
   2bf2c:	stmdale	ip, {r5, r9, fp, sp}
   2bf30:	teqeq	r0, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2bf34:	blx	833880 <__read_chk@plt+0x82c354>
   2bf38:	strbeq	pc, [pc, r1, lsl #2]	; <UNPREDICTABLE>
   2bf3c:	bcs	e1358 <__read_chk@plt+0xd9e2c>
   2bf40:	subshi	pc, r7, #0
   2bf44:			; <UNDEFINED> instruction: 0xf0002a0a
   2bf48:	blcs	10c8cc <__read_chk@plt+0x1053a0>
   2bf4c:	eorshi	pc, r2, #0
   2bf50:			; <UNDEFINED> instruction: 0xf8563301
   2bf54:	bcs	33fe8 <__read_chk@plt+0x2cabc>
   2bf58:	andseq	sp, fp, #232, 2	; 0x3a
   2bf5c:	msreq	CPSR_sc, #67	; 0x43
   2bf60:	teqcc	r4, r4, asr #17	; <UNPREDICTABLE>
   2bf64:	andcs	r2, sp, #0, 6
   2bf68:	movtcc	lr, #59844	; 0xe9c4
   2bf6c:	strbtcs	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2bf70:	ldrbtcc	pc, [r0], #2260	; 0x8d4	; <UNPREDICTABLE>
   2bf74:	stmiblt	r3, {r1, sp}^
   2bf78:	ldrdcc	pc, [r0, #-132]	; 0xffffff7c
   2bf7c:			; <UNDEFINED> instruction: 0xf0002b00
   2bf80:			; <UNDEFINED> instruction: 0xf893826c
   2bf84:	blvs	16ec0c8 <__read_chk@plt+0x16e4b9c>
   2bf88:	andeq	pc, pc, r0
   2bf8c:	tstpl	r3, #80, 20	; 0x50000
   2bf90:	andshi	pc, r3, #0
   2bf94:	sbcmi	pc, fp, r8, asr #12
   2bf98:	sbcmi	pc, sl, #72, 12	; 0x4800000
   2bf9c:	addscc	pc, r1, r9, asr #13
   2bfa0:	addscc	pc, r1, #210763776	; 0xc900000
   2bfa4:	svclt	0x00082b03
   2bfa8:			; <UNDEFINED> instruction: 0xf8df4610
   2bfac:			; <UNDEFINED> instruction: 0xf8df24e0
   2bfb0:	ldrbtmi	r3, [sl], #-1240	; 0xfffffb28
   2bfb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bfb8:	ldrbcc	pc, [ip, #-2269]!	; 0xfffff723	; <UNPREDICTABLE>
   2bfbc:			; <UNDEFINED> instruction: 0xf040405a
   2bfc0:			; <UNDEFINED> instruction: 0xf50d8251
   2bfc4:	pop	{r4, r5, r7, r8, sl, fp, sp, lr}
   2bfc8:			; <UNDEFINED> instruction: 0x463287f0
   2bfcc:			; <UNDEFINED> instruction: 0xf7da200a
   2bfd0:	stmdacs	r1, {r1, r2, r7, fp, sp, lr, pc}
   2bfd4:	bicshi	pc, lr, r0
   2bfd8:	ldrbeq	r6, [fp, -r3, lsr #16]
   2bfdc:	svcge	0x0049f53f
   2bfe0:	strbtcc	pc, [ip], #2260	; 0x8d4	; <UNPREDICTABLE>
   2bfe4:			; <UNDEFINED> instruction: 0xf8c43301
   2bfe8:	bvs	9f93a0 <__read_chk@plt+0x9f1e74>
   2bfec:			; <UNDEFINED> instruction: 0xf0002f00
   2bff0:			; <UNDEFINED> instruction: 0xf8d4823b
   2bff4:			; <UNDEFINED> instruction: 0xf1046128
   2bff8:	stmdblt	lr, {r3, r5, r8}
   2bffc:	teqvs	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2c000:	tstls	r3, r8, lsl #12
   2c004:	svc	0x0084f7da
   2c008:	stmdbls	r3, {r0, r1, r4, r5, r9, sl, lr}
   2c00c:	strls	r2, [r0], -r1, lsl #12
   2c010:	ldrtmi	r4, [r8], -r2, lsl #12
   2c014:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
   2c018:	stmdacs	r0, {r0, r2, ip, pc}
   2c01c:			; <UNDEFINED> instruction: 0xf8d4d1c5
   2c020:	ldrtmi	r3, [r3], #-1260	; 0xfffffb14
   2c024:	strbtcc	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2c028:			; <UNDEFINED> instruction: 0xf8d26a22
   2c02c:	ldmdbcs	r8, {r2, r4, r5, sl, ip}
   2c030:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
   2c034:	tstcs	r0, r5, lsl #28
   2c038:	movwcc	r6, #4145	; 0x1031
   2c03c:	strbtcc	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2c040:			; <UNDEFINED> instruction: 0x46314610
   2c044:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
   2c048:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2c04c:	movshi	pc, r0
   2c050:	cmpeq	r0, #212, 18	; 0x350000
   2c054:	andle	r4, r4, r3, lsl #5
   2c058:			; <UNDEFINED> instruction: 0xf7da4618
   2c05c:			; <UNDEFINED> instruction: 0xf8d4e82e
   2c060:	vrhadd.s8	q0, <illegal reg q6.5>, q0
   2c064:			; <UNDEFINED> instruction: 0xf7da487c
   2c068:	ldrtmi	lr, [fp], -r8, lsr #16
   2c06c:	ldrbvc	lr, [r0, -r4, asr #19]
   2c070:	andcs	r4, ip, #64, 12	; 0x4000000
   2c074:	orrvc	pc, r0, pc, asr #8
   2c078:			; <UNDEFINED> instruction: 0xf7f89600
   2c07c:			; <UNDEFINED> instruction: 0x4603fc3d
   2c080:			; <UNDEFINED> instruction: 0xf0002800
   2c084:	ldmcs	pc!, {r0, r2, r4, r7, r8, pc}^	; <UNPREDICTABLE>
   2c088:	bicshi	pc, ip, r0, lsl #4
   2c08c:	ldrdne	pc, [r0, #-132]	; 0xffffff7c
   2c090:	ldrbvc	pc, [r4, r4, lsl #10]!	; <UNPREDICTABLE>
   2c094:	strls	r4, [r1], -r2, asr #12
   2c098:	tstls	r0, r8, lsr r6
   2c09c:	orrvc	pc, r0, pc, asr #8
   2c0a0:	ldc2l	7, cr15, [lr], {249}	; 0xf9
   2c0a4:			; <UNDEFINED> instruction: 0xf0002800
   2c0a8:			; <UNDEFINED> instruction: 0xf5048183
   2c0ac:			; <UNDEFINED> instruction: 0x4639783a
   2c0b0:	addvc	pc, r0, #1325400064	; 0x4f000000
   2c0b4:	ldrvc	pc, [r6, r4, lsl #10]!
   2c0b8:			; <UNDEFINED> instruction: 0xf7f74640
   2c0bc:	blmi	ffd6b8f0 <__read_chk@plt+0xffd643c4>
   2c0c0:	cfldr32vc	mvfx15, [lr], #16
   2c0c4:	cdpeq	0, 0, cr15, cr2, cr15, {2}
   2c0c8:			; <UNDEFINED> instruction: 0xf503447b
   2c0cc:	blgt	408d2c <__read_chk@plt+0x401800>
   2c0d0:	andeq	lr, pc, r7, lsl #17
   2c0d4:	andeq	lr, pc, ip, lsl #17
   2c0d8:	ldrdne	pc, [r8, -r4]!
   2c0dc:	ldmda	r2, {r2, r6, r7, r8, fp, sp, lr, pc}^
   2c0e0:			; <UNDEFINED> instruction: 0xf8d4b909
   2c0e4:			; <UNDEFINED> instruction: 0xf8d4113c
   2c0e8:			; <UNDEFINED> instruction: 0xf50434ec
   2c0ec:	bmi	ffa89f84 <__read_chk@plt+0xffa82a58>
   2c0f0:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c0f4:			; <UNDEFINED> instruction: 0xf8c43301
   2c0f8:	ldrbtmi	r1, [sl], #-336	; 0xfffffeb0
   2c0fc:	strbtcc	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2c100:	msrcs	SPSR_, r4, asr #17
   2c104:	ldrtmi	r9, [sl], -r0, lsl #12
   2c108:	ldrdcc	pc, [r0, #-132]	; 0xffffff7c
   2c10c:	strbmi	r2, [r0], -r1, lsl #2
   2c110:	blx	fe86a0fc <__read_chk@plt+0xfe862bd0>
   2c114:			; <UNDEFINED> instruction: 0xf43f2800
   2c118:			; <UNDEFINED> instruction: 0xf10daeac
   2c11c:			; <UNDEFINED> instruction: 0xf8d40974
   2c120:	strbmi	r2, [r1], -r0, asr #2
   2c124:			; <UNDEFINED> instruction: 0xf7f94648
   2c128:	eorsvs	pc, r0, r5, asr #18
   2c12c:			; <UNDEFINED> instruction: 0xf47f2800
   2c130:			; <UNDEFINED> instruction: 0xf8d8af3c
   2c134:			; <UNDEFINED> instruction: 0xf8b42008
   2c138:	bcs	785f0 <__read_chk@plt+0x710c4>
   2c13c:	msrcc	CPSR_fsx, r4, lsr #17
   2c140:	orrhi	pc, r5, r0
   2c144:			; <UNDEFINED> instruction: 0xf0002a1c
   2c148:			; <UNDEFINED> instruction: 0xf5048182
   2c14c:			; <UNDEFINED> instruction: 0x46137af4
   2c150:	orrvc	pc, r0, pc, asr #8
   2c154:	ldrbmi	r4, [r0], -sl, asr #12
   2c158:	blx	dea148 <__read_chk@plt+0xde2c1c>
   2c15c:			; <UNDEFINED> instruction: 0xf0002800
   2c160:			; <UNDEFINED> instruction: 0xf8d480f2
   2c164:	strmi	r7, [r3], -r0, asr #2
   2c168:	vst1.16	{d20-d22}, [pc :64], r2
   2c16c:	ldrbmi	r7, [r0], -r0, lsl #3
   2c170:	strls	r9, [r0, -r1, lsl #12]
   2c174:	ldc2l	7, cr15, [r4], #-996	; 0xfffffc1c
   2c178:			; <UNDEFINED> instruction: 0xf0002800
   2c17c:			; <UNDEFINED> instruction: 0xf8d88119
   2c180:			; <UNDEFINED> instruction: 0xf8d43008
   2c184:	blcs	87553c <__read_chk@plt+0x86e010>
   2c188:	andeq	pc, r1, #-2147483648	; 0x80000000
   2c18c:			; <UNDEFINED> instruction: 0xf8b9bf04
   2c190:			; <UNDEFINED> instruction: 0xf8a43004
   2c194:	andcc	r3, r1, #-2147483637	; 0x8000000b
   2c198:			; <UNDEFINED> instruction: 0xf8c42300
   2c19c:			; <UNDEFINED> instruction: 0xf8c424ec
   2c1a0:			; <UNDEFINED> instruction: 0xf50434e8
   2c1a4:			; <UNDEFINED> instruction: 0x4651797a
   2c1a8:	addvc	pc, r0, #1325400064	; 0x4f000000
   2c1ac:	ldrbvc	pc, [r8, r4, lsl #10]	; <UNPREDICTABLE>
   2c1b0:			; <UNDEFINED> instruction: 0xf7f74648
   2c1b4:	blmi	fee6b7f8 <__read_chk@plt+0xfee642cc>
   2c1b8:	teqge	ip, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2c1bc:	cfstr64vc	mvdx15, [r0], #16
   2c1c0:			; <UNDEFINED> instruction: 0xf04f447b
   2c1c4:			; <UNDEFINED> instruction: 0xf5030e0e
   2c1c8:	blgt	408e28 <__read_chk@plt+0x4018fc>
   2c1cc:	andeq	lr, pc, r7, lsl #17
   2c1d0:	strbtvc	pc, [ip], #2260	; 0x8d4	; <UNPREDICTABLE>
   2c1d4:	andeq	lr, pc, ip, lsl #17
   2c1d8:			; <UNDEFINED> instruction: 0xf8c43701
   2c1dc:			; <UNDEFINED> instruction: 0xf8c49190
   2c1e0:			; <UNDEFINED> instruction: 0xf8c474ec
   2c1e4:			; <UNDEFINED> instruction: 0xf8c4a194
   2c1e8:	strls	lr, [r0], -ip, lsl #3
   2c1ec:	sbcvc	pc, r6, #4, 10	; 0x1000000
   2c1f0:	ldrdcc	pc, [r4, #-132]	; 0xffffff7c
   2c1f4:	strbmi	r2, [r0], -r1, lsl #2
   2c1f8:	blx	b6a1e4 <__read_chk@plt+0xb62cb8>
   2c1fc:			; <UNDEFINED> instruction: 0xf0402800
   2c200:			; <UNDEFINED> instruction: 0xf8b4810e
   2c204:			; <UNDEFINED> instruction: 0xf50431b2
   2c208:	blcs	4a0a0 <__read_chk@plt+0x42b74>
   2c20c:	addshi	pc, fp, r0, asr #32
   2c210:			; <UNDEFINED> instruction: 0xf8c4230a
   2c214:	eorscs	r3, r8, #236, 8	; 0xec000000
   2c218:	stmdage	pc, {r8, sp}	; <UNPREDICTABLE>
   2c21c:			; <UNDEFINED> instruction: 0xf7da2701
   2c220:	ldmib	r4, {r4, r7, r8, fp, sp, lr, pc}^
   2c224:	bge	33b3bc <__read_chk@plt+0x333e90>
   2c228:	ldrtmi	r9, [r9], -r0, lsl #12
   2c22c:	subsvs	r4, r3, r0, asr #12
   2c230:	andgt	pc, r8, r2, asr #17
   2c234:	ldrdcc	pc, [r4, #-132]	; 0xffffff7c
   2c238:			; <UNDEFINED> instruction: 0xf7f96017
   2c23c:	ldmdblt	r0!, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
   2c240:	strbtcc	pc, [r8], #2260	; 0x8d4	; <UNPREDICTABLE>
   2c244:			; <UNDEFINED> instruction: 0xf8c43301
   2c248:	blcs	795f0 <__read_chk@plt+0x720c4>
   2c24c:	movwcs	sp, #27921	; 0x6d11
   2c250:	strvc	pc, [r4, r4, lsl #10]!
   2c254:	strbtcc	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2c258:			; <UNDEFINED> instruction: 0x4610e754
   2c25c:	stc2l	7, cr15, [lr], {253}	; 0xfd
   2c260:			; <UNDEFINED> instruction: 0xf47f2800
   2c264:	cdpge	14, 0, cr10, cr5, cr2, {5}
   2c268:			; <UNDEFINED> instruction: 0xf8d46a22
   2c26c:	eorsvs	r3, r0, ip, ror #9
   2c270:			; <UNDEFINED> instruction: 0xf8d4e6e3
   2c274:			; <UNDEFINED> instruction: 0x46081190
   2c278:			; <UNDEFINED> instruction: 0xf7da9103
   2c27c:	strls	lr, [r0, -sl, asr #28]
   2c280:			; <UNDEFINED> instruction: 0xf8d49903
   2c284:			; <UNDEFINED> instruction: 0x46023194
   2c288:			; <UNDEFINED> instruction: 0xf7ff6a20
   2c28c:	eorsvs	pc, r0, r3, ror #23
   2c290:			; <UNDEFINED> instruction: 0xf47f2800
   2c294:			; <UNDEFINED> instruction: 0xf8d4ae8a
   2c298:	movwcc	r3, #5356	; 0x14ec
   2c29c:	strbtcc	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2c2a0:			; <UNDEFINED> instruction: 0xf8d26a22
   2c2a4:	ldmdbcs	r8, {r2, r4, r5, sl, ip}
   2c2a8:	mcrge	1, 0, sp, cr5, cr1, {2}
   2c2ac:	eorsvs	r2, r1, r0, lsl #2
   2c2b0:			; <UNDEFINED> instruction: 0xf8c43301
   2c2b4:	ldrmi	r3, [r0], -ip, ror #9
   2c2b8:			; <UNDEFINED> instruction: 0xf7ff4631
   2c2bc:			; <UNDEFINED> instruction: 0x4607fc3f
   2c2c0:	rsbsle	r2, r5, r0, lsl #16
   2c2c4:	strmi	r2, [r2], -pc, lsl #6
   2c2c8:	ldrmi	r9, [r9], -r0, lsl #12
   2c2cc:	ldrdeq	pc, [r4, #-132]	; 0xffffff7c
   2c2d0:	mrc2	7, 2, pc, cr14, cr9, {7}
   2c2d4:	ldrtmi	r4, [r8], -r0, lsl #13
   2c2d8:	mcr	7, 7, pc, cr14, cr9, {6}	; <UNPREDICTABLE>
   2c2dc:	svceq	0x0000f1b8
   2c2e0:	ldmib	r4, {r1, r2, r5, r6, ip, lr, pc}^
   2c2e4:	addsmi	r3, r8, #80	; 0x50
   2c2e8:			; <UNDEFINED> instruction: 0xf7d9d001
   2c2ec:			; <UNDEFINED> instruction: 0xf8d4eee6
   2c2f0:			; <UNDEFINED> instruction: 0xf5042190
   2c2f4:			; <UNDEFINED> instruction: 0xf8c47af4
   2c2f8:			; <UNDEFINED> instruction: 0xf5048144
   2c2fc:	ldrmi	r7, [r0], -r4, lsr #15
   2c300:			; <UNDEFINED> instruction: 0xf7da9203
   2c304:			; <UNDEFINED> instruction: 0xf8cdee06
   2c308:	bls	10c310 <__read_chk@plt+0x104de4>
   2c30c:	orrvc	pc, r0, pc, asr #8
   2c310:			; <UNDEFINED> instruction: 0xf10d9601
   2c314:			; <UNDEFINED> instruction: 0x46030818
   2c318:			; <UNDEFINED> instruction: 0xf7f94650
   2c31c:	orrslt	pc, r0, r1, lsr #23
   2c320:			; <UNDEFINED> instruction: 0xf8c42308
   2c324:			; <UNDEFINED> instruction: 0xf10d34ec
   2c328:			; <UNDEFINED> instruction: 0xe73a0818
   2c32c:	vmlage.f32	s12, s10, s5
   2c330:			; <UNDEFINED> instruction: 0xf504e7c1
   2c334:			; <UNDEFINED> instruction: 0xae057af4
   2c338:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c33c:			; <UNDEFINED> instruction: 0xe72a461a
   2c340:	vmlage.f32	s12, s10, s5
   2c344:	movwcs	lr, #26236	; 0x667c
   2c348:	strbtcc	pc, [ip], #2244	; 0x8c4	; <UNPREDICTABLE>
   2c34c:			; <UNDEFINED> instruction: 0x4610e6da
   2c350:	mrrc2	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
   2c354:			; <UNDEFINED> instruction: 0xf47f2800
   2c358:	cdpge	14, 0, cr10, cr5, cr8, {1}
   2c35c:			; <UNDEFINED> instruction: 0xf8d46a22
   2c360:	eorsvs	r3, r0, ip, ror #9
   2c364:	cdpge	7, 0, cr14, cr5, cr4, {5}
   2c368:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c36c:			; <UNDEFINED> instruction: 0xf8d4e73d
   2c370:	andseq	r2, fp, #48, 2
   2c374:			; <UNDEFINED> instruction: 0xf57f0591
   2c378:			; <UNDEFINED> instruction: 0xf043adf1
   2c37c:	vld2.8	{d0-d3}, [r2 :128], r2
   2c380:	mrscs	r7, R10_fiq
   2c384:	teqcc	r4, r4, asr #17	; <UNPREDICTABLE>
   2c388:	teqcs	r0, r4, asr #17	; <UNPREDICTABLE>
   2c38c:	stmib	r4, {r2, r3, r4, r8, r9, sp}^
   2c390:	ldrb	r1, [r8, #-846]	; 0xfffffcb2
   2c394:	teqcc	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2c398:			; <UNDEFINED> instruction: 0xf47f2b0a
   2c39c:			; <UNDEFINED> instruction: 0xf8c4ad6a
   2c3a0:	strtmi	r0, [r3], -ip, ror #9
   2c3a4:			; <UNDEFINED> instruction: 0x46284631
   2c3a8:			; <UNDEFINED> instruction: 0xf7f5221c
   2c3ac:	ldrb	pc, [ip, #3009]!	; 0xbc1	; <UNPREDICTABLE>
   2c3b0:	ldrb	r6, [sl, #2096]!	; 0x830
   2c3b4:	movtvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   2c3b8:			; <UNDEFINED> instruction: 0xf648e5d0
   2c3bc:			; <UNDEFINED> instruction: 0xf6c940ca
   2c3c0:	ldrb	r3, [r2, #145]!	; 0x91
   2c3c4:	bvc	ffd697dc <__read_chk@plt+0xffd622b0>
   2c3c8:	str	sl, [ip, r5, lsl #28]!
   2c3cc:			; <UNDEFINED> instruction: 0xf10dae05
   2c3d0:			; <UNDEFINED> instruction: 0xe7200818
   2c3d4:			; <UNDEFINED> instruction: 0xf8c44602
   2c3d8:	strtmi	r0, [r3], -ip, ror #9
   2c3dc:			; <UNDEFINED> instruction: 0x46284631
   2c3e0:	blx	fe9ea3be <__read_chk@plt+0xfe9e2e92>
   2c3e4:	cfsh32ge	mvfx14, mvfx5, #-15
   2c3e8:	strvc	pc, [r4, r4, lsl #10]!
   2c3ec:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c3f0:	andseq	lr, fp, #136, 12	; 0x8800000
   2c3f4:	andeq	pc, r2, r0, lsr #32
   2c3f8:	tsteq	r5, #67	; 0x43	; <UNPREDICTABLE>
   2c3fc:	movteq	lr, #51652	; 0xc9c4
   2c400:	stmib	r4, {r0, r8, r9, sp}^
   2c404:	ldr	r2, [lr, #-846]	; 0xfffffcb2
   2c408:	vld1.8	{d0-d3}, [r0 :64], fp
   2c40c:			; <UNDEFINED> instruction: 0xf0437000
   2c410:	stmib	r4, {r0, r1, r2, r4, r8, r9}^
   2c414:	tstcs	ip, #76, 6	; 0x30000001
   2c418:	movtcs	lr, #59844	; 0xe9c4
   2c41c:	svcge	0x001de513
   2c420:	ldrdcs	pc, [r4, #-132]	; 0xffffff7c
   2c424:	ldrtmi	r4, [r8], -r1, asr #12
   2c428:			; <UNDEFINED> instruction: 0xffc4f7f8
   2c42c:	stmdacs	r0, {r4, r5, sp, lr}
   2c430:	cfldrsge	mvf15, [fp, #508]!	; 0x1fc
   2c434:	ldrdcs	pc, [r8], -r8
   2c438:	ldrtmi	r4, [r9], -r3, lsr #12
   2c43c:			; <UNDEFINED> instruction: 0xf7f54628
   2c440:	ldr	pc, [r2, #2935]!	; 0xb77
   2c444:	sbcmi	pc, r1, r8, asr #12
   2c448:	addscc	pc, r1, r9, asr #13
   2c44c:	strtmi	lr, [r3], -sp, lsr #11
   2c450:	strtmi	r4, [r8], -r9, asr #12
   2c454:	blx	1b6a432 <__read_chk@plt+0x1b62f06>
   2c458:			; <UNDEFINED> instruction: 0xf648e5a7
   2c45c:			; <UNDEFINED> instruction: 0xf6c940cb
   2c460:	str	r3, [r2, #145]!	; 0x91
   2c464:	b	fedea3d4 <__read_chk@plt+0xfede2ea8>
   2c468:	vqdmulh.s<illegal width 8>	d20, d2, d12
   2c46c:	stmdbmi	ip, {r0, r5, r6, r9, sp, lr}
   2c470:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   2c474:			; <UNDEFINED> instruction: 0xf5034479
   2c478:	ldrbtmi	r6, [r8], #-948	; 0xfffffc4c
   2c47c:	stmib	ip, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c480:	ldr	r2, [r2, #22]
   2c484:	andeq	sl, r3, ip, asr sl
   2c488:	andeq	r0, r0, r0, asr r7
   2c48c:	andeq	sl, r3, lr, lsl #17
   2c490:	andeq	r3, r2, r4, ror r1
   2c494:			; <UNDEFINED> instruction: 0xffff944b
   2c498:	andeq	r3, r2, ip, ror r0
   2c49c:	andeq	r3, r2, r2, asr #29
   2c4a0:	ldrdeq	r2, [r2], -r8
   2c4a4:	andeq	r2, r2, r2, lsr #19
   2c4a8:			; <UNDEFINED> instruction: 0xb1286a00
   2c4ac:	cmnvc	r8, r0, lsl #10	; <UNPREDICTABLE>
   2c4b0:	rsbsvc	pc, r7, r0, lsl #10
   2c4b4:	stcllt	7, cr15, [r4], {245}	; 0xf5
   2c4b8:	svclt	0x00004770
   2c4bc:	tstlt	r8, r0, lsl #20
   2c4c0:	blt	1bea4c4 <__read_chk@plt+0x1be2f98>
   2c4c4:	svclt	0x00004770
   2c4c8:	tstlt	r0, r0, lsl #20
   2c4cc:			; <UNDEFINED> instruction: 0xf7f56881
   2c4d0:	ldrbmi	fp, [r0, -r3, lsl #21]!
   2c4d4:	tstlt	r8, r0, lsl #20
   2c4d8:	blt	1dea4dc <__read_chk@plt+0x1de2fb0>
   2c4dc:	rscscc	pc, pc, pc, asr #32
   2c4e0:	svclt	0x00004770
   2c4e4:	cmplt	r0, r0, lsl #20
   2c4e8:	ldrtcc	pc, [r0], #-2256	; 0xfffff730	; <UNPREDICTABLE>
   2c4ec:	blx	b5056 <__read_chk@plt+0xadb2a>
   2c4f0:			; <UNDEFINED> instruction: 0xf8d30303
   2c4f4:	blcs	4395cc <__read_chk@plt+0x4320a0>
   2c4f8:	andcs	fp, r1, r8, lsl pc
   2c4fc:	ldrbmi	sp, [r0, -r0]!
   2c500:	ldcllt	7, cr15, [r8, #-980]!	; 0xfffffc2c
   2c504:	tstlt	r8, r0, lsl #20
   2c508:	blt	fe46a50c <__read_chk@plt+0xfe462fe0>
   2c50c:	svclt	0x00004770
   2c510:	tstlt	r3, r3, lsl #20
   2c514:	adcvc	pc, lr, r3, lsl #10
   2c518:	vaba.s8	q2, q0, q8
   2c51c:			; <UNDEFINED> instruction: 0x477040f4
   2c520:	ldrbmi	r6, [r0, -r0, asr #20]!
   2c524:			; <UNDEFINED> instruction: 0x4605b538
   2c528:	bvs	103dd60 <__read_chk@plt+0x1036834>
   2c52c:	ldmda	r4, {r0, r4, r5, r8, ip, sp, pc}^
   2c530:	movwcc	r3, #7936	; 0x1f00
   2c534:	andcc	lr, r0, #68, 16	; 0x440000
   2c538:	mvnsle	r2, r0, lsl #20
   2c53c:			; <UNDEFINED> instruction: 0xf7fa626c
   2c540:	bvs	a6a6dc <__read_chk@plt+0xa631b0>
   2c544:	strtmi	fp, [r1], -r0, lsr #2
   2c548:	ldrhtmi	lr, [r8], -sp
   2c54c:	bllt	fe06a550 <__read_chk@plt+0xfe063024>
   2c550:	svclt	0x0000bd38
   2c554:	ldrbmi	lr, [r0, sp, lsr #18]!
   2c558:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c55c:	addslt	r4, r2, ip, asr sp
   2c560:			; <UNDEFINED> instruction: 0x46414b5c
   2c564:	svcmi	0x005c447d
   2c568:	eorcs	r4, ip, #4, 12	; 0x400000
   2c56c:	ldrbtmi	r5, [pc], #-2283	; 2c574 <__read_chk@plt+0x25048>
   2c570:	strbtmi	sl, [r9], r6, lsl #16
   2c574:	tstls	r1, #1769472	; 0x1b0000
   2c578:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c57c:	ldrvs	pc, [r6, #1287]!	; 0x507
   2c580:	andshi	pc, r4, sp, asr #17
   2c584:	strbvs	pc, [sl, r7, lsl #10]	; <UNPREDICTABLE>
   2c588:	svc	0x00daf7d9
   2c58c:	blge	175d98 <__read_chk@plt+0x16e86c>
   2c590:	stmdahi	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2c594:	movwcc	lr, #2509	; 0x9cd
   2c598:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   2c59c:	movwls	sl, #11025	; 0x2b11
   2c5a0:	ldrcc	lr, [r4, #-3]
   2c5a4:			; <UNDEFINED> instruction: 0xd01542bd
   2c5a8:	eorsmi	r6, r4, #753664	; 0xb8000
   2c5ac:			; <UNDEFINED> instruction: 0x4629d0f9
   2c5b0:			; <UNDEFINED> instruction: 0xf7f44648
   2c5b4:			; <UNDEFINED> instruction: 0x43b4ffe5
   2c5b8:	ldmib	sp, {r0, r1, r4, r5, r6, r7, ip, lr, pc}^
   2c5bc:	addsmi	r3, r3, #268435456	; 0x10000000
   2c5c0:	mrrcne	15, 3, fp, sl, cr14
   2c5c4:			; <UNDEFINED> instruction: 0xf8839201
   2c5c8:	mvnle	r8, #0
   2c5cc:			; <UNDEFINED> instruction: 0xf7f54648
   2c5d0:			; <UNDEFINED> instruction: 0xe7e6f971
   2c5d4:	ldrdhi	pc, [r4], -sp
   2c5d8:	blls	5ac90 <__read_chk@plt+0x53764>
   2c5dc:	andsle	r4, r2, r3, asr #10
   2c5e0:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   2c5e4:	stmdals	r0, {r0, r2, r3, r4, r6, fp, ip, lr, pc}
   2c5e8:	cmple	pc, #64, 10	; 0x10000000
   2c5ec:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
   2c5f0:	blmi	e3eee4 <__read_chk@plt+0xe379b8>
   2c5f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c5f8:	blls	486668 <__read_chk@plt+0x47f13c>
   2c5fc:	qdsuble	r4, sl, r5
   2c600:	pop	{r1, r4, ip, sp, pc}
   2c604:	adclt	r8, r4, #240, 14	; 0x3c00000
   2c608:			; <UNDEFINED> instruction: 0xf04f2500
   2c60c:	strtmi	r0, [r9], -r0, lsl #18
   2c610:	andcs	r4, sl, #32, 12	; 0x2000000
   2c614:	strmi	r2, [r6], -r0, lsl #6
   2c618:			; <UNDEFINED> instruction: 0xf018460f
   2c61c:	svccs	0x0000fea5
   2c620:	cdpcs	15, 0, cr11, cr10, cr8, {0}
   2c624:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2c628:	blls	e11fc <__read_chk@plt+0xd9cd0>
   2c62c:	strcs	r4, [r0, -r6, asr #12]
   2c630:	bl	fe8fe1e0 <__read_chk@plt+0xfe8f6cb4>
   2c634:	strbmi	r0, [fp, #-776]	; 0xfffffcf8
   2c638:	bl	fea9c490 <__read_chk@plt+0xfea94f64>
   2c63c:	bl	fea6ea50 <__read_chk@plt+0xfea67524>
   2c640:	and	r0, r1, r9, lsl #18
   2c644:	strmi	r4, [sp], -r4, lsl #12
   2c648:	ldrmi	r3, [r9, #1793]!	; 0x701
   2c64c:	andcs	sp, sl, #-268435456	; 0xf0000000
   2c650:	strtmi	r2, [r0], -r0, lsl #6
   2c654:			; <UNDEFINED> instruction: 0xf0184629
   2c658:	blls	ec07c <__read_chk@plt+0xe4b50>
   2c65c:			; <UNDEFINED> instruction: 0xf102429e
   2c660:	sbcslt	r0, r2, #48, 4
   2c664:	lfmne	f5, 3, [r3], #-180	; 0xffffff4c
   2c668:	eorsvc	r9, r2, r1, lsl #6
   2c66c:	andcs	r9, sl, #1, 28
   2c670:	strtmi	r2, [r0], -r0, lsl #6
   2c674:			; <UNDEFINED> instruction: 0xf0184629
   2c678:	stccs	14, cr15, [r0, #-476]	; 0xfffffe24
   2c67c:	stccs	15, cr11, [sl], {8}
   2c680:	strbmi	sp, [r6, #-736]	; 0xfffffd20
   2c684:			; <UNDEFINED> instruction: 0xf816d91b
   2c688:			; <UNDEFINED> instruction: 0xf8983d01
   2c68c:	eorsvc	r2, r2, r0
   2c690:	blcc	aa6b8 <__read_chk@plt+0xa318c>
   2c694:	ldmle	r6!, {r1, r2, r6, r8, sl, lr}^
   2c698:	ldrdhi	pc, [r4], -sp
   2c69c:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   2c6a0:	movwcs	sp, #2465	; 0x9a1
   2c6a4:	andcc	pc, r0, r8, lsl #17
   2c6a8:	str	r9, [r1, r0, lsl #16]!
   2c6ac:	stccc	8, cr15, [r1], {24}
   2c6b0:	addsle	r2, sp, r0, lsl #22
   2c6b4:			; <UNDEFINED> instruction: 0xf8082300
   2c6b8:	stmdals	r0, {r0, sl, fp, ip, sp}
   2c6bc:	ssatmi	lr, #17, r8, lsl #15
   2c6c0:	ldrbmi	lr, [r0], -lr, lsl #15
   2c6c4:			; <UNDEFINED> instruction: 0xf8f6f7f5
   2c6c8:	ldrb	r9, [r0, r1, lsl #28]
   2c6cc:	stmib	r2, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c6d0:	ldrdeq	sl, [r3], -ip
   2c6d4:	andeq	r0, r0, r0, asr r7
   2c6d8:	andeq	r3, r2, r6, asr #27
   2c6dc:	andeq	r2, r2, lr, lsl r7
   2c6e0:	andeq	sl, r3, ip, asr #4
   2c6e4:	svcmi	0x00f0e92d
   2c6e8:	stcmi	0, cr11, [ip, #-652]!	; 0xfffffd74
   2c6ec:	blmi	b576f8 <__read_chk@plt+0xb501cc>
   2c6f0:	orreq	pc, r0, r0, lsl #2
   2c6f4:			; <UNDEFINED> instruction: 0x4622447d
   2c6f8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   2c6fc:			; <UNDEFINED> instruction: 0xf04f9321
   2c700:	and	r0, r1, r0, lsl #6
   2c704:	eorsle	r4, pc, r8, lsl #5
   2c708:	blcc	aa750 <__read_chk@plt+0xa3224>
   2c70c:	blcc	aa71c <__read_chk@plt+0xa31f0>
   2c710:	mvnsle	r2, r0, lsl #22
   2c714:			; <UNDEFINED> instruction: 0xf04f4e23
   2c718:			; <UNDEFINED> instruction: 0xf8df0900
   2c71c:	strbtmi	r8, [pc], -ip, lsl #1
   2c720:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
   2c724:	ldrbtmi	r4, [r8], #1150	; 0x47e
   2c728:	ldrbtmi	r9, [sl], #1024	; 0x400
   2c72c:			; <UNDEFINED> instruction: 0x46384631
   2c730:	ldm	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c734:	bicslt	r4, r8, r3, lsl #13
   2c738:	ldrvs	pc, [r6, #1288]!	; 0x508
   2c73c:	and	r2, r3, r0, lsl #8
   2c740:	ldrcc	r3, [r4, #-1025]	; 0xfffffbff
   2c744:	rscsle	r2, r1, r8, lsl #24
   2c748:			; <UNDEFINED> instruction: 0x46284659
   2c74c:	ldc	7, cr15, [r2], {217}	; 0xd9
   2c750:	mvnsle	r2, r0, lsl #16
   2c754:			; <UNDEFINED> instruction: 0x46312314
   2c758:	strge	pc, [r4], #-2819	; 0xfffff4fd
   2c75c:			; <UNDEFINED> instruction: 0xf8d44638
   2c760:	b	1279e68 <__read_chk@plt+0x127293c>
   2c764:			; <UNDEFINED> instruction: 0xf7da0903
   2c768:	strmi	lr, [r3], r0, asr #17
   2c76c:	mvnle	r2, r0, lsl #16
   2c770:	blmi	2fefb4 <__read_chk@plt+0x2f7a88>
   2c774:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c778:	blls	8867e8 <__read_chk@plt+0x87f2bc>
   2c77c:	qaddle	r4, sl, fp
   2c780:	eorlt	r4, r3, r8, asr #12
   2c784:	svchi	0x00f0e8bd
   2c788:			; <UNDEFINED> instruction: 0xf8022300
   2c78c:			; <UNDEFINED> instruction: 0xf8113c01
   2c790:	blcs	3b39c <__read_chk@plt+0x33e70>
   2c794:			; <UNDEFINED> instruction: 0xe7bdd1fb
   2c798:	ldmdb	ip, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c79c:	andeq	sl, r3, ip, asr #2
   2c7a0:	andeq	r0, r0, r0, asr r7
   2c7a4:	andeq	r2, r2, r0, lsl #14
   2c7a8:	andeq	r3, r2, lr, lsl #24
   2c7ac:	andeq	r3, r2, sl, lsl #24
   2c7b0:	andeq	sl, r3, ip, asr #1
   2c7b4:	ldrbmi	lr, [r0, sp, lsr #18]!
   2c7b8:	cfstrdmi	mvd2, [ip, #-0]
   2c7bc:	blmi	1358a0c <__read_chk@plt+0x13514e0>
   2c7c0:	ldrbtmi	r4, [sp], #-1542	; 0xfffff9fa
   2c7c4:	stmdage	r6, {r0, r5, r9, sl, lr}
   2c7c8:	stmiapl	fp!, {r2, r3, r5, r9, sp}^
   2c7cc:	ldmdavs	fp, {r0, r2, r8, sl, fp, sp, pc}
   2c7d0:			; <UNDEFINED> instruction: 0xf04f9311
   2c7d4:	strls	r0, [r5], #-768	; 0xfffffd00
   2c7d8:	mrc	7, 5, APSR_nzcv, cr2, cr9, {6}
   2c7dc:	strls	r2, [r3], #-3585	; 0xfffff1ff
   2c7e0:	cfldrsge	mvf9, [r1], {4}
   2c7e4:	strpl	lr, [r0, #-2509]	; 0xfffff633
   2c7e8:			; <UNDEFINED> instruction: 0xd12c9402
   2c7ec:	strbtmi	r4, [r8], -r1, asr #18
   2c7f0:			; <UNDEFINED> instruction: 0xf5014479
   2c7f4:			; <UNDEFINED> instruction: 0xf7f461ca
   2c7f8:	ldmib	sp, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   2c7fc:	addsmi	r3, ip, #0, 8
   2c800:	blls	e0884 <__read_chk@plt+0xd9358>
   2c804:	tstle	r8, #156, 4	; 0xc0000009
   2c808:	addmi	r9, r4, #0, 16
   2c80c:	ldmdami	sl!, {r2, r3, fp, ip, lr, pc}
   2c810:	bmi	ebd9f8 <__read_chk@plt+0xeb64cc>
   2c814:	ldrbtmi	r4, [sl], #-2870	; 0xfffff4ca
   2c818:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c81c:	subsmi	r9, sl, r1, lsl fp
   2c820:	andslt	sp, r2, r2, ror #2
   2c824:			; <UNDEFINED> instruction: 0x87f0e8bd
   2c828:	stccc	8, cr15, [r1], {20}
   2c82c:	rscsle	r2, r0, r0, lsl #22
   2c830:			; <UNDEFINED> instruction: 0xf8042300
   2c834:	stmdals	r0, {r0, sl, fp, ip, sp}
   2c838:	movwcs	lr, #2027	; 0x7eb
   2c83c:	stmdals	r0, {r0, r1, r5, ip, sp, lr}
   2c840:	strtmi	lr, [r5], -r7, ror #15
   2c844:	adcslt	r9, r6, #512	; 0x200
   2c848:			; <UNDEFINED> instruction: 0xf04f2700
   2c84c:	ldrtmi	r0, [r9], -r0, lsl #20
   2c850:	andcs	r4, sl, #48, 12	; 0x3000000
   2c854:	strmi	r2, [r0], r0, lsl #6
   2c858:			; <UNDEFINED> instruction: 0xf0184689
   2c85c:			; <UNDEFINED> instruction: 0xf1b9fd85
   2c860:	svclt	0x00080f00
   2c864:	svceq	0x000af1b8
   2c868:	beq	a8c98 <__read_chk@plt+0xa176c>
   2c86c:	blne	1921438 <__read_chk@plt+0x1919f0c>
   2c870:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c874:			; <UNDEFINED> instruction: 0x462c4553
   2c878:	bl	feadc6d0 <__read_chk@plt+0xfead51a4>
   2c87c:	bl	feaaf090 <__read_chk@plt+0xfeaa7b64>
   2c880:	strbtmi	r0, [r9], sl, lsl #20
   2c884:	strmi	lr, [r6], -r1
   2c888:			; <UNDEFINED> instruction: 0xf108460f
   2c88c:	strbmi	r0, [r2, #2049]	; 0x801
   2c890:	andcs	sp, sl, #-268435456	; 0xf0000000
   2c894:	ldrtmi	r2, [r0], -r0, lsl #6
   2c898:			; <UNDEFINED> instruction: 0xf0184639
   2c89c:	blls	ebe38 <__read_chk@plt+0xe490c>
   2c8a0:			; <UNDEFINED> instruction: 0xf10242a3
   2c8a4:	sbcslt	r0, r2, #48, 4
   2c8a8:			; <UNDEFINED> instruction: 0x1c63d919
   2c8ac:	eorvc	r9, r2, r1, lsl #6
   2c8b0:	andcs	r9, sl, #256	; 0x100
   2c8b4:	ldrtmi	r2, [r0], -r0, lsl #6
   2c8b8:			; <UNDEFINED> instruction: 0xf0184639
   2c8bc:	svccs	0x0000fd55
   2c8c0:	cdpcs	15, 0, cr11, cr10, cr8, {0}
   2c8c4:	adcmi	sp, r5, #-268435443	; 0xf000000d
   2c8c8:			; <UNDEFINED> instruction: 0xf814d29b
   2c8cc:	stmdavc	sl!, {r0, r8, sl, fp, ip, sp}
   2c8d0:			; <UNDEFINED> instruction: 0xf8057022
   2c8d4:	adcmi	r3, ip, #1024	; 0x400
   2c8d8:	stcls	8, cr13, [r1], {247}	; 0xf7
   2c8dc:			; <UNDEFINED> instruction: 0x4648e791
   2c8e0:			; <UNDEFINED> instruction: 0xffe8f7f4
   2c8e4:	strb	r9, [r4, r1, lsl #24]!
   2c8e8:	ldmda	r4!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c8ec:	andeq	sl, r3, lr, ror r0
   2c8f0:	andeq	r0, r0, r0, asr r7
   2c8f4:	andeq	r3, r2, r4, asr #22
   2c8f8:	strdeq	r2, [r2], -ip
   2c8fc:	andeq	sl, r3, sl, lsr #32
   2c900:			; <UNDEFINED> instruction: 0x4601b538
   2c904:			; <UNDEFINED> instruction: 0x46044b10
   2c908:			; <UNDEFINED> instruction: 0xf503447b
   2c90c:			; <UNDEFINED> instruction: 0xf7d960ca
   2c910:	stmdblt	r8, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   2c914:	ldclt	0, cr2, [r8, #-4]!
   2c918:	stmib	r0!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c91c:	stmdavs	r5, {r9, sp}
   2c920:	strcs	r1, [sl], #-3680	; 0xfffff1a0
   2c924:	blx	164932 <__read_chk@plt+0x15d406>
   2c928:			; <UNDEFINED> instruction: 0xf8101202
   2c92c:			; <UNDEFINED> instruction: 0xf1a33f01
   2c930:			; <UNDEFINED> instruction: 0xf8350130
   2c934:	ldreq	r3, [fp, #-19]	; 0xffffffed
   2c938:			; <UNDEFINED> instruction: 0xf64fd4f5
   2c93c:	addsmi	r7, r0, #255	; 0xff
   2c940:	ldrmi	fp, [r0], -r8, lsr #30
   2c944:	svclt	0x0000bd38
   2c948:	andeq	r3, r2, ip, lsr #20
   2c94c:	ldrbmi	lr, [r0, sp, lsr #18]!
   2c950:	ldclmi	6, cr2, [r4, #-0]
   2c954:	blmi	1558ba4 <__read_chk@plt+0x1551678>
   2c958:	ldrbtmi	r4, [sp], #-1585	; 0xfffff9cf
   2c95c:	strmi	r2, [r4], -ip, lsr #4
   2c960:	stmiapl	fp!, {r1, r2, fp, sp, pc}^
   2c964:	ldclmi	15, cr10, [r1, #-20]	; 0xffffffec
   2c968:	tstls	r1, #1769472	; 0x1b0000
   2c96c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c970:	ldrbtmi	r9, [sp], #-1541	; 0xfffff9fb
   2c974:	stcl	7, cr15, [r4, #868]!	; 0x364
   2c978:			; <UNDEFINED> instruction: 0x46333594
   2c97c:	andcs	r9, r1, #3145728	; 0x300000
   2c980:	cfmsub32ge	mvax0, mvfx9, mvfx1, mvfx4
   2c984:	strvc	lr, [r0, -sp, asr #19]
   2c988:	and	r9, r1, r2, lsl #12
   2c98c:	ldmdbpl	r2, {r1, r3, r4, r6, r8}^
   2c990:			; <UNDEFINED> instruction: 0xd0544294
   2c994:	blcs	3795a0 <__read_chk@plt+0x372074>
   2c998:	adclt	sp, r4, #248, 2	; 0x3e
   2c99c:			; <UNDEFINED> instruction: 0xf04f2500
   2c9a0:	strtmi	r0, [r9], -r0, lsl #20
   2c9a4:	andcs	r4, sl, #32, 12	; 0x2000000
   2c9a8:	strmi	r2, [r0], r0, lsl #6
   2c9ac:			; <UNDEFINED> instruction: 0xf0184689
   2c9b0:			; <UNDEFINED> instruction: 0xf1b9fcdb
   2c9b4:	svclt	0x00080f00
   2c9b8:	svceq	0x000af1b8
   2c9bc:	beq	a8dec <__read_chk@plt+0xa18c0>
   2c9c0:	blne	ffd2158c <__read_chk@plt+0xffd1a060>
   2c9c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c9c8:			; <UNDEFINED> instruction: 0x463e4553
   2c9cc:	bl	feadc824 <__read_chk@plt+0xfead52f8>
   2c9d0:	bl	feaaf1e4 <__read_chk@plt+0xfeaa7cb8>
   2c9d4:	strbtmi	r0, [r9], sl, lsl #20
   2c9d8:	strmi	lr, [r4], -r1
   2c9dc:			; <UNDEFINED> instruction: 0xf108460d
   2c9e0:	strbmi	r0, [r2, #2049]	; 0x801
   2c9e4:	andcs	sp, sl, #-268435456	; 0xf0000000
   2c9e8:	strtmi	r2, [r0], -r0, lsl #6
   2c9ec:			; <UNDEFINED> instruction: 0xf0184629
   2c9f0:	blls	ebce4 <__read_chk@plt+0xe47b8>
   2c9f4:			; <UNDEFINED> instruction: 0xf10242b3
   2c9f8:	sbcslt	r0, r2, #48, 4
   2c9fc:			; <UNDEFINED> instruction: 0x1c73d948
   2ca00:	eorsvc	r9, r2, r1, lsl #6
   2ca04:	andcs	r9, sl, #1, 28
   2ca08:	strtmi	r2, [r0], -r0, lsl #6
   2ca0c:			; <UNDEFINED> instruction: 0xf0184629
   2ca10:	stccs	12, cr15, [r0, #-684]	; 0xfffffd54
   2ca14:	stccs	15, cr11, [sl], {8}
   2ca18:	adcsmi	sp, lr, #-268435443	; 0xf000000d
   2ca1c:			; <UNDEFINED> instruction: 0xf816d91c
   2ca20:	ldmdavc	sl!, {r0, r8, sl, fp, ip, sp}
   2ca24:			; <UNDEFINED> instruction: 0xf8077032
   2ca28:	adcsmi	r3, lr, #1024	; 0x400
   2ca2c:	mcrls	8, 0, sp, cr1, cr7, {7}
   2ca30:	addsmi	r9, lr, #2048	; 0x800
   2ca34:	movwcs	sp, #531	; 0x213
   2ca38:	stmdals	r0, {r0, r1, r4, r5, ip, sp, lr}
   2ca3c:	bmi	764a94 <__read_chk@plt+0x75d568>
   2ca40:	ldrbtmi	r4, [sl], #-1640	; 0xfffff998
   2ca44:	movtne	lr, #15106	; 0x3b02
   2ca48:			; <UNDEFINED> instruction: 0x1098f8d3
   2ca4c:	ldc2	7, cr15, [r8, #976]	; 0x3d0
   2ca50:			; <UNDEFINED> instruction: 0x3600e9dd
   2ca54:	mlale	r2, lr, r2, r4
   2ca58:	addsmi	r9, lr, #2048	; 0x800
   2ca5c:	stmdals	r0, {r0, r1, r3, r5, r6, r7, r8, r9, ip, lr, pc}
   2ca60:	stmdale	ip, {r1, r2, r7, r9, lr}
   2ca64:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   2ca68:	blmi	3ff2bc <__read_chk@plt+0x3f7d90>
   2ca6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ca70:	blls	486ae0 <__read_chk@plt+0x47f5b4>
   2ca74:	tstle	r0, sl, asr r0
   2ca78:	pop	{r1, r4, ip, sp, pc}
   2ca7c:			; <UNDEFINED> instruction: 0xf81687f0
   2ca80:	blcs	3ba8c <__read_chk@plt+0x34560>
   2ca84:	movwcs	sp, #240	; 0xf0
   2ca88:	stccc	8, cr15, [r1], {6}
   2ca8c:	strb	r9, [fp, r0, lsl #16]!
   2ca90:			; <UNDEFINED> instruction: 0xf7f44648
   2ca94:	cdpls	15, 0, cr15, cr1, cr15, {0}
   2ca98:			; <UNDEFINED> instruction: 0xf7d9e7b5
   2ca9c:	shadd8mi	lr, r7, ip
   2caa0:	ldrb	r9, [sl, -r2, lsl #28]!
   2caa4:	andeq	r9, r3, r6, ror #29
   2caa8:	andeq	r0, r0, r0, asr r7
   2caac:			; <UNDEFINED> instruction: 0x000399b2
   2cab0:	andeq	r9, r3, r2, ror #17
   2cab4:	andeq	r2, r2, r6, lsr #5
   2cab8:	ldrdeq	r9, [r3], -r4
   2cabc:	svcmi	0x00f0e92d
   2cac0:	stcmi	6, cr4, [r2, #124]!	; 0x7c
   2cac4:	sfmmi	f7, 3, [ip, #-692]	; 0xfffffd4c
   2cac8:	ldrmi	r4, [r6], -r1, lsr #23
   2cacc:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
   2cad0:	strmi	sl, [r1], #-3082	; 0xfffff3f6
   2cad4:	bcs	82e88 <__read_chk@plt+0x7b95c>
   2cad8:	streq	pc, [r0, #-79]	; 0xffffffb1
   2cadc:			; <UNDEFINED> instruction: 0xf8cd681b
   2cae0:			; <UNDEFINED> instruction: 0xf04f3444
   2cae4:			; <UNDEFINED> instruction: 0xf8dd0300
   2cae8:	adcvs	r3, r1, r0, ror r4
   2caec:	andeq	lr, r0, r4, asr #19
   2caf0:	strpl	lr, [sp, #-2509]	; 0xfffff633
   2caf4:			; <UNDEFINED> instruction: 0xf0009303
   2caf8:	blge	28cee8 <__read_chk@plt+0x2859bc>
   2cafc:	beq	f68f38 <__read_chk@plt+0xf61a0c>
   2cb00:	vst2.8	{d25-d28}, [pc], r2
   2cb04:	ldrmi	r7, [sl], -r0, lsl #3
   2cb08:	andls	r4, r0, #80, 12	; 0x5000000
   2cb0c:	ldmhi	r2!, {r0, r1, r3, r4, r5, r9, sl, lr}
   2cb10:	mrc2	7, 7, pc, cr2, cr7, {7}
   2cb14:	blls	db15c <__read_chk@plt+0xd3c30>
   2cb18:	bls	106b8c <__read_chk@plt+0xff660>
   2cb1c:	andsvs	r2, r3, r0
   2cb20:	blmi	fe2ff558 <__read_chk@plt+0xfe2f802c>
   2cb24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2cb28:			; <UNDEFINED> instruction: 0xf8dd681a
   2cb2c:	subsmi	r3, sl, r4, asr #8
   2cb30:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
   2cb34:	sfmmi	f7, 3, [ip, #-52]	; 0xffffffcc
   2cb38:	svchi	0x00f0e8bd
   2cb3c:			; <UNDEFINED> instruction: 0x460228ff
   2cb40:			; <UNDEFINED> instruction: 0x46204651
   2cb44:	rscscs	fp, pc, #40, 30	; 0xa0
   2cb48:	blx	196ab22 <__read_chk@plt+0x19635f6>
   2cb4c:	blcs	86c20 <__read_chk@plt+0x7f6f4>
   2cb50:	ldmib	r4, {r2, r3, r5, r6, ip, lr, pc}^
   2cb54:	addsmi	r3, r3, #268435456	; 0x10000000
   2cb58:	mrrcne	15, 3, fp, sl, cr15
   2cb5c:	eorcs	r6, r0, #98	; 0x62
   2cb60:			; <UNDEFINED> instruction: 0xf080701a
   2cb64:	ldmdbvs	r3!, {r0, r2, r3, r5, r6, r7, pc}
   2cb68:			; <UNDEFINED> instruction: 0xf04f2200
   2cb6c:	ldrmi	r0, [r9], -r0, lsl #22
   2cb70:	stmib	sp, {r3, r4, r9, sl, lr}^
   2cb74:	ldrmi	r1, [r1], -r4, lsl #4
   2cb78:	movwcs	r2, #522	; 0x20a
   2cb7c:	strmi	r4, [r9], r0, lsl #13
   2cb80:	blx	ffce8bea <__read_chk@plt+0xffce16be>
   2cb84:	svceq	0x0000f1b9
   2cb88:			; <UNDEFINED> instruction: 0xf1b8bf08
   2cb8c:			; <UNDEFINED> instruction: 0xf10b0f0a
   2cb90:	rscsle	r0, r1, #1024	; 0x400
   2cb94:	ldrdhi	pc, [r4], -r4
   2cb98:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2cb9c:	strls	r6, [r7], -r3, lsr #17
   2cba0:	movweq	lr, #35747	; 0x8ba3
   2cba4:	ldrbmi	r4, [fp, #-1605]	; 0xfffff9bb
   2cba8:	svclt	0x0094462e
   2cbac:	bleq	127a60 <__read_chk@plt+0x120534>
   2cbb0:	bleq	327a64 <__read_chk@plt+0x320538>
   2cbb4:	andshi	pc, r8, sp, asr #17
   2cbb8:			; <UNDEFINED> instruction: 0x46cb46d8
   2cbbc:	ldmib	sp, {r0, r5, r7, r9, sl, lr}^
   2cbc0:	and	r4, r1, r4, lsl #10
   2cbc4:	strmi	r4, [sp], -r4, lsl #12
   2cbc8:	bleq	a8ffc <__read_chk@plt+0xa1ad0>
   2cbcc:	andsle	r4, r3, #216, 10	; 0x36000000
   2cbd0:	movwcs	r2, #522	; 0x20a
   2cbd4:	strtmi	r4, [r9], -r0, lsr #12
   2cbd8:	blx	ff1e8c42 <__read_chk@plt+0xff1e1716>
   2cbdc:	ldrdcc	pc, [r8], -r9
   2cbe0:			; <UNDEFINED> instruction: 0xf10242b3
   2cbe4:	sbcslt	r0, r2, #48, 4
   2cbe8:	addshi	pc, r8, r0, asr #4
   2cbec:			; <UNDEFINED> instruction: 0xf8c91c73
   2cbf0:	eorsvc	r3, r2, r4
   2cbf4:	ldrdvs	pc, [r4], -r9
   2cbf8:	movwcs	r2, #522	; 0x20a
   2cbfc:	strtmi	r4, [r9], -r0, lsr #12
   2cc00:	blx	fece8c6a <__read_chk@plt+0xfece173e>
   2cc04:	svclt	0x00082d00
   2cc08:	sbcsle	r2, fp, #2560	; 0xa00
   2cc0c:			; <UNDEFINED> instruction: 0x8018f8dd
   2cc10:			; <UNDEFINED> instruction: 0x464c4635
   2cc14:	strmi	r9, [r8, #3591]!	; 0xe07
   2cc18:			; <UNDEFINED> instruction: 0xf815d209
   2cc1c:			; <UNDEFINED> instruction: 0xf8983d01
   2cc20:	eorvc	r2, sl, r0
   2cc24:	blcc	aac4c <__read_chk@plt+0xa3720>
   2cc28:	ldmle	r6!, {r0, r2, r6, r8, sl, lr}^
   2cc2c:	stmiavs	r3!, {r0, r2, r5, r6, fp, sp, lr}
   2cc30:	svclt	0x003f429d
   2cc34:	rsbvs	r1, r3, fp, ror #24
   2cc38:	eorvc	r2, fp, r0, lsr #6
   2cc3c:	ldmvs	r0!, {r2, r4, r5, r6, r9, ip, lr, pc}^
   2cc40:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
   2cc44:	strtmi	r4, [r0], -r1, lsl #12
   2cc48:	ldc2	7, cr15, [sl], {244}	; 0xf4
   2cc4c:	andcc	lr, r1, #212, 18	; 0x350000
   2cc50:	svclt	0x003f4293
   2cc54:	rsbvs	r1, r2, sl, asr ip
   2cc58:	andsvc	r2, sl, r0, lsr #4
   2cc5c:	ldmvs	r0!, {r3, r5, r6, r9, ip, lr, pc}
   2cc60:	mrc2	7, 3, pc, cr4, cr15, {7}
   2cc64:	strtmi	r4, [r0], -r1, lsl #12
   2cc68:	stc2	7, cr15, [sl], {244}	; 0xf4
   2cc6c:	blcs	86d40 <__read_chk@plt+0x7f814>
   2cc70:	ldmib	r4, {r0, r3, r6, ip, lr, pc}^
   2cc74:	addsmi	r3, r3, #268435456	; 0x10000000
   2cc78:	mrrcne	15, 3, fp, sl, cr15
   2cc7c:	eorcs	r6, r0, #98	; 0x62
   2cc80:	subsle	r7, r9, #26
   2cc84:			; <UNDEFINED> instruction: 0x4631463a
   2cc88:	movwcs	r4, #1616	; 0x650
   2cc8c:	strvs	pc, [r0, #1103]	; 0x44f
   2cc90:	movwpl	lr, #2506	; 0x9ca
   2cc94:	blx	fe3eac7e <__read_chk@plt+0xfe3e3752>
   2cc98:	strmi	r9, [r3], -r2, lsl #20
   2cc9c:	stmdacs	r0, {r4, sp, lr}
   2cca0:	svcge	0x003bf47f
   2cca4:	ldrbmi	r6, [r2], -r0, ror #16
   2cca8:	ldmvs	r3!, {r0, r5, r7, fp, sp, lr}
   2ccac:			; <UNDEFINED> instruction: 0xf7f91a09
   2ccb0:	ldmib	r4, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}^
   2ccb4:	bne	ff2b90c0 <__read_chk@plt+0xff2b1b94>
   2ccb8:	svclt	0x00944282
   2ccbc:	ldmdane	sl, {r1, r3, r4, r7, fp, ip}
   2ccc0:	addmi	r6, sl, #98	; 0x62
   2ccc4:	stmdavs	r3!, {r1, r5, r8, r9, ip, lr, pc}
   2ccc8:	addsmi	r6, r3, #32, 18	; 0x80000
   2cccc:	svcge	0x0028f4bf
   2ccd0:	stcne	8, cr15, [r1], {18}
   2ccd4:	andcc	fp, r1, r9, lsr r1
   2ccd8:			; <UNDEFINED> instruction: 0x61202100
   2ccdc:	stcne	8, cr15, [r1], {2}
   2cce0:	ldmib	r4, {r5, r8, fp, sp, lr}^
   2cce4:	bcc	794ec <__read_chk@plt+0x71fc0>
   2cce8:	ldrmi	r1, [r0], #-2770	; 0xfffff52e
   2ccec:	addmi	lr, r1, #24, 14	; 0x600000
   2ccf0:	mcrrne	15, 8, fp, r3, cr1
   2ccf4:	teqcs	fp, #99	; 0x63
   2ccf8:			; <UNDEFINED> instruction: 0xf63f7003
   2ccfc:			; <UNDEFINED> instruction: 0x4620aefe
   2cd00:	ldc2l	7, cr15, [r8, #976]	; 0x3d0
   2cd04:	ldmib	r4, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   2cd08:	ldrb	r2, [sl, r1, lsl #2]
   2cd0c:	andsvc	r2, r3, r0, lsl #6
   2cd10:	ldrdcs	lr, [r0], -r4
   2cd14:	bne	fe0471a8 <__read_chk@plt+0xfe03fc7c>
   2cd18:	smlad	r1, r8, r4, r4
   2cd1c:			; <UNDEFINED> instruction: 0xf7f44648
   2cd20:			; <UNDEFINED> instruction: 0xf8d9fdc9
   2cd24:	strb	r6, [r7, -r4]!
   2cd28:			; <UNDEFINED> instruction: 0xf7f44620
   2cd2c:	str	pc, [r6, r3, asr #27]
   2cd30:			; <UNDEFINED> instruction: 0xf7f44620
   2cd34:			; <UNDEFINED> instruction: 0xe792fdbf
   2cd38:			; <UNDEFINED> instruction: 0xf7f44620
   2cd3c:			; <UNDEFINED> instruction: 0xe7a1fdbb
   2cd40:			; <UNDEFINED> instruction: 0xf7f44620
   2cd44:			; <UNDEFINED> instruction: 0xe70efdb7
   2cd48:	mcr	7, 2, pc, cr4, cr9, {6}	; <UNPREDICTABLE>
   2cd4c:	andeq	r9, r3, r4, ror sp
   2cd50:	andeq	r0, r0, r0, asr r7
   2cd54:	andeq	r9, r3, ip, lsl sp
   2cd58:	ldrbmi	lr, [r0, sp, lsr #18]!
   2cd5c:	ldclmi	6, cr4, [pc, #88]	; 2cdbc <__read_chk@plt+0x25890>
   2cd60:	bmi	ff818f78 <__read_chk@plt+0xff811a4c>
   2cd64:	ldrbtmi	r4, [sp], #-1664	; 0xfffff980
   2cd68:	strmi	r9, [r9], sp, lsl #24
   2cd6c:	stmiapl	sl!, {r1, r3, r4, r7, r9, sl, lr}
   2cd70:	andls	r6, r3, #1179648	; 0x120000
   2cd74:	andeq	pc, r0, #79	; 0x4f
   2cd78:	eorsvs	r2, r2, r0, lsl #4
   2cd7c:	stmdavs	r7!, {r0, r2, r5, r9, fp, sp, lr}
   2cd80:	strls	r9, [r2, #-2572]	; 0xfffff5f4
   2cd84:	ldmdale	r7, {r0, r5, r8, r9, sl, fp, sp}^
   2cd88:			; <UNDEFINED> instruction: 0xf017e8df
   2cd8c:	ldrheq	r0, [r6], #-15
   2cd90:	addeq	r0, r9, r9, asr r0
   2cd94:	adceq	r0, r4, ip, rrx
   2cd98:	ldrsheq	r0, [r1, -r7]
   2cd9c:	sbceq	r0, lr, fp, lsr #2
   2cda0:	subseq	r0, r6, r4, asr #32
   2cda4:	subseq	r0, r6, r6, asr r0
   2cda8:	eoreq	r0, r2, r6, asr #2
   2cdac:	subseq	r0, r6, r6, asr r0
   2cdb0:	subseq	r0, r6, r6, asr r0
   2cdb4:	subeq	r0, r2, r6, asr r0
   2cdb8:	subseq	r0, r6, r6, asr r0
   2cdbc:	subseq	r0, r6, r6, asr r0
   2cdc0:	subseq	r0, r6, r6, asr r0
   2cdc4:	subseq	r0, r6, r6, asr r0
   2cdc8:	subseq	r0, r6, r6, asr r0
   2cdcc:	eorseq	r0, r1, r6, asr r0
   2cdd0:	streq	pc, [r8, #-260]	; 0xfffffefc
   2cdd4:	strtmi	sl, [sl], -r2, lsl #30
   2cdd8:			; <UNDEFINED> instruction: 0x46494653
   2cddc:	strls	r4, [r0, -r0, asr #12]
   2cde0:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2cde4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2cde8:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
   2cdec:	andcs	r9, r0, r2, lsl #26
   2cdf0:			; <UNDEFINED> instruction: 0x23216035
   2cdf4:	eorvs	r6, r3, r5, lsr #4
   2cdf8:	blmi	fee7f8e8 <__read_chk@plt+0xfee783bc>
   2cdfc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ce00:	blls	106e70 <__read_chk@plt+0xff944>
   2ce04:			; <UNDEFINED> instruction: 0xf040405a
   2ce08:	andlt	r8, r4, r7, ror #2
   2ce0c:			; <UNDEFINED> instruction: 0x87f0e8bd
   2ce10:	rsbvs	r6, r1, r1, lsr #17
   2ce14:	streq	pc, [r8, #-260]	; 0xfffffefc
   2ce18:	ldrbmi	sl, [r3], -r2, lsl #30
   2ce1c:	strtmi	r2, [r8], -r1, lsl #2
   2ce20:			; <UNDEFINED> instruction: 0xf7f89700
   2ce24:	stmdacs	r0, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
   2ce28:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
   2ce2c:	stccs	13, cr9, [r0, #-8]
   2ce30:			; <UNDEFINED> instruction: 0x2324d1dd
   2ce34:	eorvs	r6, r3, r5, lsr #4
   2ce38:	eorsvs	r2, r0, r0
   2ce3c:			; <UNDEFINED> instruction: 0xf8bae7dc
   2ce40:	bge	c0f78 <__read_chk@plt+0xb9a4c>
   2ce44:	strbmi	r4, [r9], -r8, lsr #23
   2ce48:	ldrbtmi	fp, [fp], #-2669	; 0xfffff593
   2ce4c:	strls	fp, [r0, #-685]	; 0xfffffd53
   2ce50:	blx	ceae2a <__read_chk@plt+0xce38fe>
   2ce54:	stmdblt	r8, {r1, r8, sl, fp, ip, pc}
   2ce58:	bicle	r2, r8, r0, lsl #26
   2ce5c:	eorvs	r2, r5, #201326592	; 0xc000000
   2ce60:	strb	r6, [r9, r3, lsr #32]
   2ce64:	umaaleq	pc, lr, sl, r8	; <UNPREDICTABLE>
   2ce68:	vmlsl.u8	q10, d16, d16
   2ce6c:	ldrbtmi	r0, [sl], #-195	; 0xffffff3d
   2ce70:	ldmdane	r5, {r0, r8}^
   2ce74:	bcs	43fc4 <__read_chk@plt+0x3ca98>
   2ce78:	msrhi	CPSR_sc, r0
   2ce7c:	bge	bfcf4 <__read_chk@plt+0xb87c8>
   2ce80:	strbmi	r9, [r9], -r1
   2ce84:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
   2ce88:			; <UNDEFINED> instruction: 0xf7f44640
   2ce8c:	vstrls	d15, [r2, #-84]	; 0xffffffac
   2ce90:	vstrcs.16	s22, [r0, #-16]	; <UNPREDICTABLE>
   2ce94:	movwcs	sp, #20907	; 0x51ab
   2ce98:	eorvs	r6, r3, r5, lsr #4
   2ce9c:			; <UNDEFINED> instruction: 0xf99ae7ac
   2cea0:	bcs	34fe0 <__read_chk@plt+0x2dab4>
   2cea4:	rscshi	pc, r3, r0, asr #5
   2cea8:	ldrbtmi	r4, [sl], #-2706	; 0xfffff56e
   2ceac:	umaalpl	pc, lr, sl, r8	; <UNPREDICTABLE>
   2ceb0:	blmi	fe47e7dc <__read_chk@plt+0xfe4772b0>
   2ceb4:	andls	r4, r0, #64, 12	; 0x4000000
   2ceb8:	stmibeq	sp!, {r1, r9, fp, sp, pc}^
   2cebc:	strls	r4, [r1, #-1147]	; 0xfffffb85
   2cec0:	blx	ffeeae98 <__read_chk@plt+0xffee396c>
   2cec4:	stmdblt	r8, {r1, r8, sl, fp, ip, pc}
   2cec8:	orrsle	r2, r0, r0, lsl #26
   2cecc:	eorvs	r2, r5, #4, 6	; 0x10000000
   2ced0:	ldr	r6, [r1, r3, lsr #32]
   2ced4:	umaalcc	pc, lr, sl, r8	; <UNPREDICTABLE>
   2ced8:			; <UNDEFINED> instruction: 0xf1000758
   2cedc:	bmi	fe20d220 <__read_chk@plt+0xfe205cf4>
   2cee0:	vmvn.i32	q10, #12189696	; 0x00ba0000
   2cee4:	stmib	sp, {r7, r8, r9}^
   2cee8:	blmi	fe175af0 <__read_chk@plt+0xfe16e5c4>
   2ceec:	strbmi	sl, [r9], -r2, lsl #20
   2cef0:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   2cef4:	blx	ff86aecc <__read_chk@plt+0xff8639a0>
   2cef8:	ldmdblt	r0, {r1, r8, sl, fp, ip, pc}
   2cefc:			; <UNDEFINED> instruction: 0xf47f2d00
   2cf00:	movwcs	sl, #28534	; 0x6f76
   2cf04:	eorvs	r6, r3, r5, lsr #4
   2cf08:	blmi	1fe6ce8 <__read_chk@plt+0x1fdf7bc>
   2cf0c:	strbmi	sl, [r9], -r2, lsl #20
   2cf10:			; <UNDEFINED> instruction: 0xf7f4447b
   2cf14:	vstrls	s30, [r2, #-836]	; 0xfffffcbc
   2cf18:	vstrcs.16	s22, [r0, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
   2cf1c:	svcge	0x0067f47f
   2cf20:	eorvs	r2, r5, #134217728	; 0x8000000
   2cf24:	strb	r6, [r7, -r3, lsr #32]!
   2cf28:	ldrsbteq	pc, [r4], -sl	; <UNPREDICTABLE>
   2cf2c:	umaalcs	pc, pc, sl, r8	; <UNPREDICTABLE>
   2cf30:			; <UNDEFINED> instruction: 0xf0024975
   2cf34:	b	10ad778 <__read_chk@plt+0x10a624c>
   2cf38:	ldrbtmi	r5, [r9], #-528	; 0xfffffdf0
   2cf3c:	ldceq	0, cr15, [pc], {2}
   2cf40:	strvc	pc, [r0, #1281]	; 0x501
   2cf44:	strne	lr, [ip, -pc, asr #20]
   2cf48:	stmibne	r8!, {r0, r3, r4, r5, sl, lr}^
   2cf4c:			; <UNDEFINED> instruction: 0x1100f891
   2cf50:			; <UNDEFINED> instruction: 0xf0002900
   2cf54:	blmi	1b8d208 <__read_chk@plt+0x1b85cdc>
   2cf58:	andls	r4, r1, #76546048	; 0x4900000
   2cf5c:	andls	sl, r0, r2, lsl #20
   2cf60:			; <UNDEFINED> instruction: 0x4640447b
   2cf64:	blx	fea6af3c <__read_chk@plt+0xfea63a10>
   2cf68:	ldmdblt	r0, {r1, r8, sl, fp, ip, pc}
   2cf6c:			; <UNDEFINED> instruction: 0xf47f2d00
   2cf70:	movwcs	sl, #44862	; 0xaf3e
   2cf74:	eorvs	r6, r3, r5, lsr #4
   2cf78:			; <UNDEFINED> instruction: 0xf89ae73e
   2cf7c:	ldreq	r3, [r9, lr, asr #32]
   2cf80:	bmi	1922184 <__read_chk@plt+0x191ac58>
   2cf84:	vmvn.i32	q10, #12189696	; 0x00ba0000
   2cf88:	stmib	sp, {r6, r8, r9}^
   2cf8c:	blmi	1875b94 <__read_chk@plt+0x186e668>
   2cf90:	strbmi	sl, [r9], -r2, lsl #20
   2cf94:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   2cf98:	blx	fe3eaf70 <__read_chk@plt+0xfe3e3a44>
   2cf9c:	ldmdblt	r0, {r1, r8, sl, fp, ip, pc}
   2cfa0:			; <UNDEFINED> instruction: 0xf47f2d00
   2cfa4:	movwcs	sl, #32548	; 0x7f24
   2cfa8:	eorvs	r6, r3, r5, lsr #4
   2cfac:			; <UNDEFINED> instruction: 0xf89ae724
   2cfb0:	ldrbeq	r3, [sl, lr, asr #32]
   2cfb4:	bmi	1662138 <__read_chk@plt+0x165ac0c>
   2cfb8:			; <UNDEFINED> instruction: 0xf003447a
   2cfbc:	stmib	sp, {r0, r8, r9}^
   2cfc0:	blmi	15b5bc8 <__read_chk@plt+0x15ae69c>
   2cfc4:	strbmi	sl, [r9], -r2, lsl #20
   2cfc8:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   2cfcc:	blx	1d6afa4 <__read_chk@plt+0x1d63a78>
   2cfd0:	ldmdblt	r0, {r1, r8, sl, fp, ip, pc}
   2cfd4:			; <UNDEFINED> instruction: 0xf47f2d00
   2cfd8:	movwcs	sl, #36618	; 0x8f0a
   2cfdc:	eorvs	r6, r3, r5, lsr #4
   2cfe0:			; <UNDEFINED> instruction: 0xf99ae70a
   2cfe4:	bcs	35128 <__read_chk@plt+0x2dbfc>
   2cfe8:	bmi	13a3d28 <__read_chk@plt+0x139c7fc>
   2cfec:			; <UNDEFINED> instruction: 0xf89a447a
   2cff0:	strbmi	r5, [r9], -pc, asr #32
   2cff4:	strbmi	r4, [r0], -fp, asr #22
   2cff8:	bge	d1800 <__read_chk@plt+0xca2d4>
   2cffc:	ldrbtmi	r0, [fp], #-2541	; 0xfffff613
   2d000:			; <UNDEFINED> instruction: 0xf7f49501
   2d004:	vstrls	s30, [r2, #-356]	; 0xfffffe9c
   2d008:	vstrcs.16	s22, [r0, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
   2d00c:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   2d010:	eorvs	r2, r5, #603979776	; 0x24000000
   2d014:	strbt	r6, [pc], r3, lsr #32
   2d018:			; <UNDEFINED> instruction: 0xf7ff68a0
   2d01c:	stmiavs	r1!, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   2d020:	ldrbmi	r4, [r0], -r5, lsl #12
   2d024:			; <UNDEFINED> instruction: 0xfffef7f6
   2d028:	bge	bfd2c <__read_chk@plt+0xb8800>
   2d02c:	ldrbtmi	r4, [fp], #-1609	; 0xfffff9b7
   2d030:	andpl	lr, r0, sp, asr #19
   2d034:			; <UNDEFINED> instruction: 0xf7f44640
   2d038:	vstrls	s30, [r2, #-252]	; 0xffffff04
   2d03c:	vstrcs.16	s22, [r0, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
   2d040:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {3}
   2d044:	eorvs	r2, r5, #1006632960	; 0x3c000000
   2d048:	ldrb	r6, [r5], r3, lsr #32
   2d04c:	andne	lr, r1, #212, 18	; 0x350000
   2d050:			; <UNDEFINED> instruction: 0xf43f4291
   2d054:	blmi	d98b5c <__read_chk@plt+0xd91630>
   2d058:			; <UNDEFINED> instruction: 0x4649463a
   2d05c:	ldrbtmi	r4, [fp], #-1600	; 0xfffff9c0
   2d060:	blx	aeb038 <__read_chk@plt+0xae3b0c>
   2d064:	ldmdblt	r0, {r1, r8, sl, fp, ip, pc}
   2d068:			; <UNDEFINED> instruction: 0xf47f2d00
   2d06c:	movwcs	sl, #61120	; 0xeec0
   2d070:	eorvs	r6, r3, r5, lsr #4
   2d074:	bmi	be6b7c <__read_chk@plt+0xbdf650>
   2d078:			; <UNDEFINED> instruction: 0xe79e447a
   2d07c:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
   2d080:	bmi	ba6d44 <__read_chk@plt+0xb9f818>
   2d084:			; <UNDEFINED> instruction: 0xe77e447a
   2d088:	ldrbtmi	r4, [sl], #-2604	; 0xfffff5d4
   2d08c:	bmi	b66f50 <__read_chk@plt+0xb5fa24>
   2d090:	smlsdx	fp, sl, r4, r4
   2d094:	strbmi	r4, [sl], -fp, lsr #18
   2d098:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   2d09c:			; <UNDEFINED> instruction: 0xff9ef7f6
   2d0a0:	andscs	r9, r5, #2048	; 0x800
   2d0a4:	eorvs	r1, r2, r8, ror #24
   2d0a8:	strt	r6, [r5], r3, lsr #4
   2d0ac:	strbtmi	r4, [r0], -r1, lsl #12
   2d0b0:	ldc2	7, cr15, [ip], #980	; 0x3d4
   2d0b4:	umaalcs	pc, pc, sl, r8	; <UNPREDICTABLE>
   2d0b8:	ldrsbtcc	pc, [r4], -sl	; <UNPREDICTABLE>
   2d0bc:	andeq	pc, pc, #2
   2d0c0:	andspl	lr, r3, #270336	; 0x42000
   2d0c4:	strtmi	lr, [r9], -r7, asr #14
   2d0c8:	ldc2	7, cr15, [r0], #980	; 0x3d4
   2d0cc:	umaalcc	pc, lr, sl, r8	; <UNPREDICTABLE>
   2d0d0:	vrsubhn.i16	d20, <illegal reg q1.5>, <illegal reg q2.5>
   2d0d4:	ldrb	r0, [r1], r3, asr #1
   2d0d8:	ldcl	7, cr15, [ip], #-868	; 0xfffffc9c
   2d0dc:	ldrdeq	r9, [r3], -sl
   2d0e0:	andeq	r0, r0, r0, asr r7
   2d0e4:	andeq	r9, r3, r4, asr #20
   2d0e8:	andeq	r2, r2, r2, lsl #1
   2d0ec:	ldrdeq	sl, [r3], -r2
   2d0f0:	andeq	r2, r2, sl, rrx
   2d0f4:	andeq	r1, r2, lr, lsl #31
   2d0f8:	andeq	r2, r2, r0, lsr #32
   2d0fc:	andeq	r1, r2, r0, ror #30
   2d100:	andeq	r2, r2, r2, lsl r0
   2d104:	andeq	r1, r2, ip, lsr #31
   2d108:	andeq	sl, r3, r6, lsl #12
   2d10c:	strdeq	r1, [r2], -r4
   2d110:	ldrdeq	r1, [r2], -r0
   2d114:	andeq	r1, r2, r2, lsl #31
   2d118:	andeq	r1, r2, r0, asr #29
   2d11c:	andeq	r1, r2, r2, ror #30
   2d120:			; <UNDEFINED> instruction: 0x00021eb8
   2d124:	andeq	r1, r2, r2, asr #30
   2d128:	andeq	r1, r2, sl, lsr pc
   2d12c:	strdeq	pc, [r1], -lr
   2d130:	andeq	r1, r2, ip, ror #27
   2d134:	andeq	r1, r2, r6, asr #27
   2d138:	ldrdeq	r1, [r2], -r4
   2d13c:	andeq	r1, r2, r6, lsl #28
   2d140:	muleq	r2, ip, sp
   2d144:	andeq	pc, r1, r2, asr #5
   2d148:	mvnsmi	lr, #737280	; 0xb4000
   2d14c:	stcleq	6, cr15, [ip, #-692]	; 0xfffffd4c
   2d150:			; <UNDEFINED> instruction: 0xf10d4c22
   2d154:	blmi	8af19c <__read_chk@plt+0x8a7c70>
   2d158:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
   2d15c:	ldrmi	r4, [r5], -lr, lsl #12
   2d160:	stmiapl	r3!, {r6, r9, sl, lr}^
   2d164:	tstcs	r0, r4, lsr #4
   2d168:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   2d16c:			; <UNDEFINED> instruction: 0xf8cd681b
   2d170:			; <UNDEFINED> instruction: 0xf04f3844
   2d174:			; <UNDEFINED> instruction: 0xf7d90300
   2d178:			; <UNDEFINED> instruction: 0xac0de9e4
   2d17c:			; <UNDEFINED> instruction: 0x464a463b
   2d180:	tstvs	r1, pc, asr #8	; <UNPREDICTABLE>
   2d184:			; <UNDEFINED> instruction: 0xf8cd4620
   2d188:	strls	r8, [r0], -r4
   2d18c:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
   2d190:			; <UNDEFINED> instruction: 0xf5b0b1a8
   2d194:	andle	r6, r6, #1, 30
   2d198:	strtmi	r4, [fp], -r2, lsl #12
   2d19c:	strtmi	r2, [r0], -r1, lsl #2
   2d1a0:	mrc	7, 3, APSR_nzcv, cr10, cr9, {6}
   2d1a4:	strtmi	lr, [fp], -sl, ror #15
   2d1a8:	andeq	pc, pc, #64, 12	; 0x4000000
   2d1ac:	strtmi	r2, [r0], -r1, lsl #2
   2d1b0:	mrc	7, 3, APSR_nzcv, cr2, cr9, {6}
   2d1b4:	andcs	r4, sl, r9, lsr #12
   2d1b8:	mcr	7, 3, pc, cr8, cr9, {6}	; <UNPREDICTABLE>
   2d1bc:	bmi	2a713c <__read_chk@plt+0x29fc10>
   2d1c0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2d1c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d1c8:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2d1cc:	qaddle	r4, sl, r3
   2d1d0:	stcleq	6, cr15, [ip, #-52]	; 0xffffffcc
   2d1d4:	mvnshi	lr, #12386304	; 0xbd0000
   2d1d8:	bl	fff6b144 <__read_chk@plt+0xfff63c18>
   2d1dc:	andeq	r9, r3, r6, ror #13
   2d1e0:	andeq	r0, r0, r0, asr r7
   2d1e4:	andeq	r9, r3, lr, ror r6
   2d1e8:	addslt	fp, r3, r0, lsr r5
   2d1ec:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   2d1f0:	strbtmi	r4, [fp], -r4, lsl #12
   2d1f4:	ldrmi	r4, [r8], -sp, lsl #12
   2d1f8:	ldrbtmi	r4, [ip], #2831	; 0xb0f
   2d1fc:	tstcs	r0, r4, asr #4
   2d200:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   2d204:	tstls	r1, #1769472	; 0x1b0000
   2d208:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d20c:	ldmib	r8, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d210:	strmi	r4, [r1], -sl, lsr #12
   2d214:			; <UNDEFINED> instruction: 0xf7ff4620
   2d218:	bmi	26d07c <__read_chk@plt+0x265b50>
   2d21c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2d220:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d224:	subsmi	r9, sl, r1, lsl fp
   2d228:	andslt	sp, r3, r1, lsl #2
   2d22c:			; <UNDEFINED> instruction: 0xf7d9bd30
   2d230:	svclt	0x0000ebd2
   2d234:	andeq	r9, r3, r6, asr #12
   2d238:	andeq	r0, r0, r0, asr r7
   2d23c:	andeq	r9, r3, r2, lsr #12
   2d240:	svcmi	0x00f0e92d
   2d244:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
   2d248:	strmi	r8, [ip], -r2, lsl #22
   2d24c:	strmi	r4, [r5], -r4, asr #20
   2d250:	strmi	r4, [r8], -r4, asr #22
   2d254:	adclt	r4, r1, sl, ror r4
   2d258:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2d25c:			; <UNDEFINED> instruction: 0x464958d3
   2d260:	tstls	pc, #1769472	; 0x1b0000
   2d264:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d268:			; <UNDEFINED> instruction: 0xff3cf7f6
   2d26c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2d270:	strtmi	sp, [r2], -r3, rrx
   2d274:	subcc	r4, ip, r9, lsr #12
   2d278:	beq	693bc <__read_chk@plt+0x61e90>
   2d27c:	mrc	7, 0, APSR_nzcv, cr8, cr9, {6}
   2d280:			; <UNDEFINED> instruction: 0xf107647c
   2d284:	ldrtmi	r0, [r9], -r0, lsr #32
   2d288:	blx	1e6b272 <__read_chk@plt+0x1e63d46>
   2d28c:	movwls	sl, #15118	; 0x3b0e
   2d290:	blmi	d7ebe8 <__read_chk@plt+0xd776bc>
   2d294:	ldrtmi	r2, [r8], r1, lsl #12
   2d298:	mcr	4, 0, r4, cr8, cr11, {3}
   2d29c:	tstlt	lr, r0, lsl sl
   2d2a0:	blle	1638aa8 <__read_chk@plt+0x163157c>
   2d2a4:			; <UNDEFINED> instruction: 0x46200076
   2d2a8:			; <UNDEFINED> instruction: 0xf7d94631
   2d2ac:	andls	lr, r2, r8, lsl #21
   2d2b0:	suble	r2, r6, r0, lsl #16
   2d2b4:	subcs	sl, r4, #5, 30
   2d2b8:	stmdals	r3, {r8, sp}
   2d2bc:	stmdb	r0, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d2c0:	eorcs	r4, r4, #56, 12	; 0x3800000
   2d2c4:			; <UNDEFINED> instruction: 0xf7d92100
   2d2c8:	strcs	lr, [r0, #-2364]	; 0xfffff6c4
   2d2cc:	strcc	lr, [r1, #-0]
   2d2d0:	strbmi	r9, [r3], -r3, lsl #20
   2d2d4:	ldrtmi	r9, [r1], -r2, lsl #16
   2d2d8:	andls	r9, r0, #262144	; 0x40000
   2d2dc:			; <UNDEFINED> instruction: 0xf7ff464a
   2d2e0:			; <UNDEFINED> instruction: 0x4604fd3b
   2d2e4:	adcsmi	fp, r4, #136, 2	; 0x22
   2d2e8:	strmi	sp, [sl, #548]!	; 0x224
   2d2ec:	ldrbmi	sp, [fp], -pc, ror #17
   2d2f0:	beq	468b58 <__read_chk@plt+0x46162c>
   2d2f4:	tstcs	r1, r4, lsl #4
   2d2f8:	stcl	7, cr15, [lr, #868]	; 0x364
   2d2fc:	ldrbmi	r9, [fp], -r2, lsl #16
   2d300:	tstcs	r1, r2, lsr #12
   2d304:	stcl	7, cr15, [r8, #868]	; 0x364
   2d308:	strbmi	lr, [r7], -r1, ror #15
   2d30c:			; <UNDEFINED> instruction: 0xf7d89802
   2d310:			; <UNDEFINED> instruction: 0x4638eed4
   2d314:	mrc	7, 6, APSR_nzcv, cr0, cr8, {6}
   2d318:	blmi	4bfb70 <__read_chk@plt+0x4b8644>
   2d31c:	stmdals	r4, {r1, r3, r4, r5, r6, sl, lr}
   2d320:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d324:	subsmi	r9, sl, pc, lsl fp
   2d328:	eorlt	sp, r1, r9, lsl #2
   2d32c:	blhi	e8628 <__read_chk@plt+0xe10fc>
   2d330:	svchi	0x00f0e8bd
   2d334:	strtmi	r9, [sl], r2, lsl #24
   2d338:			; <UNDEFINED> instruction: 0x9002e7b1
   2d33c:			; <UNDEFINED> instruction: 0xf7d9e7e6
   2d340:			; <UNDEFINED> instruction: 0xf7d9eb4a
   2d344:	strbmi	lr, [r7], -r4, ror #30
   2d348:	stmdavs	r3, {r1, sl, ip, pc}
   2d34c:	svclt	0x00082b00
   2d350:	movwls	r2, #17174	; 0x4316
   2d354:	movtcs	lr, #47066	; 0xb7da
   2d358:	strls	r4, [r2], #-1607	; 0xfffff9b9
   2d35c:	ldrb	r9, [r5, r4, lsl #6]
   2d360:	andeq	r9, r3, ip, ror #11
   2d364:	andeq	r0, r0, r0, asr r7
   2d368:	andeq	r1, r2, r4, asr #19
   2d36c:	andeq	r9, r3, r4, lsr #10
   2d370:	svcmi	0x00f0e92d
   2d374:			; <UNDEFINED> instruction: 0xf8df4615
   2d378:	addslt	r2, r3, ip, ror #8
   2d37c:			; <UNDEFINED> instruction: 0xf8df461f
   2d380:	ldrbtmi	r3, [sl], #-1128	; 0xfffffb98
   2d384:	stmib	sp, {r1, r2, r9, sl, lr}^
   2d388:	strmi	r6, [lr], #-1536	; 0xfffffa00
   2d38c:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2d390:	strls	r4, [r2], -ip, ror #12
   2d394:	ldmpl	r3, {r5, r9, sl, lr}^
   2d398:	andcs	r4, r0, #2030043136	; 0x79000000
   2d39c:	tstls	r1, #1769472	; 0x1b0000
   2d3a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d3a4:	andcs	lr, r3, #3358720	; 0x334000
   2d3a8:			; <UNDEFINED> instruction: 0xf8eaf7f4
   2d3ac:	msreq	CPSR_f, r7, lsl #2
   2d3b0:			; <UNDEFINED> instruction: 0xf7f44620
   2d3b4:			; <UNDEFINED> instruction: 0xf8dff8e5
   2d3b8:			; <UNDEFINED> instruction: 0x46201438
   2d3bc:			; <UNDEFINED> instruction: 0xf7f44479
   2d3c0:			; <UNDEFINED> instruction: 0xf8d7f8df
   2d3c4:	stmdacs	r0, {r3, r5, r8}
   2d3c8:			; <UNDEFINED> instruction: 0x81a4f040
   2d3cc:	blcs	c7580 <__read_chk@plt+0xc0054>
   2d3d0:	orrshi	pc, pc, r0
   2d3d4:			; <UNDEFINED> instruction: 0xf0002b0a
   2d3d8:			; <UNDEFINED> instruction: 0xf8df81cf
   2d3dc:			; <UNDEFINED> instruction: 0x46201418
   2d3e0:			; <UNDEFINED> instruction: 0xf7f44479
   2d3e4:			; <UNDEFINED> instruction: 0xf8dff8cd
   2d3e8:			; <UNDEFINED> instruction: 0x46201410
   2d3ec:			; <UNDEFINED> instruction: 0xf7f44479
   2d3f0:			; <UNDEFINED> instruction: 0xf8dff8c7
   2d3f4:	strtmi	r1, [r0], -r8, lsl #8
   2d3f8:			; <UNDEFINED> instruction: 0xf7f44479
   2d3fc:	stmdavs	lr!, {r0, r6, r7, fp, ip, sp, lr, pc}^
   2d400:			; <UNDEFINED> instruction: 0xf0002e02
   2d404:	mcrcs	1, 0, r8, cr10, cr6, {4}
   2d408:			; <UNDEFINED> instruction: 0x81abf000
   2d40c:			; <UNDEFINED> instruction: 0xf04f17f7
   2d410:	ldrtmi	r0, [r0], -r0, lsl #20
   2d414:	andcs	r4, sl, #59768832	; 0x3900000
   2d418:	strmi	r2, [r0], r0, lsl #6
   2d41c:			; <UNDEFINED> instruction: 0xf0174689
   2d420:			; <UNDEFINED> instruction: 0xf1b9ffa3
   2d424:	svclt	0x00080f00
   2d428:	svceq	0x000af1b8
   2d42c:	beq	a985c <__read_chk@plt+0xa2330>
   2d430:			; <UNDEFINED> instruction: 0xf8ddd2f1
   2d434:			; <UNDEFINED> instruction: 0xf04f9004
   2d438:	blls	b0040 <__read_chk@plt+0xa8b14>
   2d43c:	movweq	lr, #39843	; 0x9ba3
   2d440:	ldrbmi	r4, [r3, #-1736]	; 0xfffff938
   2d444:	bl	feadd29c <__read_chk@plt+0xfead5d70>
   2d448:	bl	feaafc5c <__read_chk@plt+0xfeaa8730>
   2d44c:	and	r0, r1, sl, lsl #20
   2d450:	strmi	r4, [pc], -r6, lsl #12
   2d454:	bleq	a9888 <__read_chk@plt+0xa235c>
   2d458:	andsle	r4, r3, #914358272	; 0x36800000
   2d45c:	movwcs	r2, #522	; 0x20a
   2d460:			; <UNDEFINED> instruction: 0x46394630
   2d464:			; <UNDEFINED> instruction: 0xff80f017
   2d468:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   2d46c:	eorseq	pc, r0, #-2147483648	; 0x80000000
   2d470:	vqsub.s8	<illegal reg q13.5>, q8, q1
   2d474:			; <UNDEFINED> instruction: 0xf108819e
   2d478:	movwls	r0, #4865	; 0x1301
   2d47c:	andcs	pc, r0, r8, lsl #17
   2d480:	ldrdhi	pc, [r4], -sp
   2d484:	movwcs	r2, #522	; 0x20a
   2d488:			; <UNDEFINED> instruction: 0x46394630
   2d48c:			; <UNDEFINED> instruction: 0xff6cf017
   2d490:	svclt	0x00082f00
   2d494:	sbcsle	r2, fp, #10, 28	; 0xa0
   2d498:	andle	r4, fp, #809500672	; 0x30400000
   2d49c:	stccc	8, cr15, [r1, #-96]	; 0xffffffa0
   2d4a0:	mulcs	r0, r9, r8
   2d4a4:	andcs	pc, r0, r8, lsl #17
   2d4a8:	blcc	ab4d4 <__read_chk@plt+0xa3fa8>
   2d4ac:	ldmle	r5!, {r3, r6, r7, r8, sl, lr}^
   2d4b0:	ldrdhi	pc, [r4], -sp
   2d4b4:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   2d4b8:			; <UNDEFINED> instruction: 0xf108bf81
   2d4bc:	andls	r0, r1, #268435456	; 0x10000000
   2d4c0:			; <UNDEFINED> instruction: 0xf888230a
   2d4c4:	vhadd.s8	d19, d0, d0
   2d4c8:	stmibmi	sp, {r1, r3, r4, r5, r6, r8, pc}^
   2d4cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d4d0:			; <UNDEFINED> instruction: 0xf856f7f4
   2d4d4:	cdpcs	8, 0, cr6, cr1, cr14, {5}
   2d4d8:	teqhi	fp, r0	; <UNPREDICTABLE>
   2d4dc:			; <UNDEFINED> instruction: 0xf0002e02
   2d4e0:			; <UNDEFINED> instruction: 0x17f78130
   2d4e4:	beq	69628 <__read_chk@plt+0x620fc>
   2d4e8:			; <UNDEFINED> instruction: 0x46394630
   2d4ec:	movwcs	r2, #522	; 0x20a
   2d4f0:	strmi	r4, [r9], r0, lsl #13
   2d4f4:			; <UNDEFINED> instruction: 0xff38f017
   2d4f8:	svceq	0x0000f1b9
   2d4fc:			; <UNDEFINED> instruction: 0xf1b8bf08
   2d500:			; <UNDEFINED> instruction: 0xf10a0f0a
   2d504:	rscsle	r0, r1, #4096	; 0x1000
   2d508:	ldrdls	pc, [r4], -sp
   2d50c:	bleq	69650 <__read_chk@plt+0x62124>
   2d510:	bl	fe914120 <__read_chk@plt+0xfe90cbf4>
   2d514:	strbmi	r0, [r8], r9, lsl #6
   2d518:	svclt	0x00944553
   2d51c:	beq	1283cc <__read_chk@plt+0x120ea0>
   2d520:	beq	2e83d0 <__read_chk@plt+0x2e0ea4>
   2d524:	strmi	lr, [r6], -r1
   2d528:			; <UNDEFINED> instruction: 0xf10b460f
   2d52c:	ldrbmi	r0, [sl, #2817]	; 0xb01
   2d530:	andcs	sp, sl, #805306369	; 0x30000001
   2d534:	ldrtmi	r2, [r0], -r0, lsl #6
   2d538:			; <UNDEFINED> instruction: 0xf0174639
   2d53c:	blls	ed198 <__read_chk@plt+0xe5c6c>
   2d540:			; <UNDEFINED> instruction: 0xf1024543
   2d544:	sbcslt	r0, r2, #48, 4
   2d548:	msrhi	SP_fiq, r0
   2d54c:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   2d550:			; <UNDEFINED> instruction: 0xf8889301
   2d554:			; <UNDEFINED> instruction: 0xf8dd2000
   2d558:	andcs	r8, sl, #4
   2d55c:	ldrtmi	r2, [r0], -r0, lsl #6
   2d560:			; <UNDEFINED> instruction: 0xf0174639
   2d564:	svccs	0x0000ff01
   2d568:	cdpcs	15, 0, cr11, cr10, cr8, {0}
   2d56c:	strbmi	sp, [r1, #731]	; 0x2db
   2d570:			; <UNDEFINED> instruction: 0xf818d20b
   2d574:			; <UNDEFINED> instruction: 0xf8993d01
   2d578:			; <UNDEFINED> instruction: 0xf8882000
   2d57c:			; <UNDEFINED> instruction: 0xf8092000
   2d580:	strbmi	r3, [r8, #2817]	; 0xb01
   2d584:			; <UNDEFINED> instruction: 0xf8ddd8f5
   2d588:	blls	cd5a0 <__read_chk@plt+0xc6074>
   2d58c:	svclt	0x00814543
   2d590:	andeq	pc, r1, #8, 2
   2d594:	movwcs	r9, #41473	; 0xa201
   2d598:	andcc	pc, r0, r8, lsl #17
   2d59c:	tsthi	r7, r0, asr #4	; <UNPREDICTABLE>
   2d5a0:	stmdahi	r8, {r0, r3, r5, r6, r8, fp, sp, lr}
   2d5a4:	svclt	0x00082802
   2d5a8:	andle	r3, r3, r4, lsl #2
   2d5ac:	svclt	0x000c280a
   2d5b0:	tstcs	r0, r8, lsl #2
   2d5b4:			; <UNDEFINED> instruction: 0x232fae05
   2d5b8:			; <UNDEFINED> instruction: 0xf7d84632
   2d5bc:	ldmibmi	r1, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   2d5c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d5c4:			; <UNDEFINED> instruction: 0xffdcf7f3
   2d5c8:			; <UNDEFINED> instruction: 0x46204631
   2d5cc:			; <UNDEFINED> instruction: 0xffd8f7f3
   2d5d0:	strtmi	r4, [r0], -sp, lsl #19
   2d5d4:			; <UNDEFINED> instruction: 0xf7f34479
   2d5d8:	stmdbvs	sl!, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   2d5dc:			; <UNDEFINED> instruction: 0xf0238813
   2d5e0:	addslt	r0, fp, #8, 6	; 0x20000000
   2d5e4:			; <UNDEFINED> instruction: 0xf0002b02
   2d5e8:	blmi	fe24d838 <__read_chk@plt+0xfe24630c>
   2d5ec:	ldmhi	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d5f0:	smlsdxcs	r0, r6, sl, fp
   2d5f4:	beq	69738 <__read_chk@plt+0x6220c>
   2d5f8:	adcslt	r4, r6, #59768832	; 0x3900000
   2d5fc:	andcs	r4, sl, #48, 12	; 0x3000000
   2d600:	strmi	r2, [r0], r0, lsl #6
   2d604:			; <UNDEFINED> instruction: 0xf0174689
   2d608:			; <UNDEFINED> instruction: 0xf1b9feaf
   2d60c:	svclt	0x00080f00
   2d610:	svceq	0x000af1b8
   2d614:	beq	a9a44 <__read_chk@plt+0xa2518>
   2d618:			; <UNDEFINED> instruction: 0xf8ddd2f1
   2d61c:			; <UNDEFINED> instruction: 0xf04f9004
   2d620:	blls	b0228 <__read_chk@plt+0xa8cfc>
   2d624:	movweq	lr, #39843	; 0x9ba3
   2d628:	ldrbmi	r4, [r3, #-1736]	; 0xfffff938
   2d62c:	bl	feadd484 <__read_chk@plt+0xfead5f58>
   2d630:	bl	feaafe44 <__read_chk@plt+0xfeaa8918>
   2d634:	and	r0, r1, sl, lsl #20
   2d638:	strmi	r4, [pc], -r6, lsl #12
   2d63c:	bleq	a9a70 <__read_chk@plt+0xa2544>
   2d640:	andsle	r4, r3, #914358272	; 0x36800000
   2d644:	movwcs	r2, #522	; 0x20a
   2d648:			; <UNDEFINED> instruction: 0x46394630
   2d64c:	mcr2	0, 4, pc, cr12, cr7, {0}	; <UNPREDICTABLE>
   2d650:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   2d654:	eorseq	pc, r0, #-2147483648	; 0x80000000
   2d658:	vqsub.s8	<illegal reg q13.5>, q8, q1
   2d65c:			; <UNDEFINED> instruction: 0xf108809e
   2d660:	movwls	r0, #4865	; 0x1301
   2d664:	andcs	pc, r0, r8, lsl #17
   2d668:	ldrdhi	pc, [r4], -sp
   2d66c:	movwcs	r2, #522	; 0x20a
   2d670:			; <UNDEFINED> instruction: 0x46394630
   2d674:	mrc2	0, 3, pc, cr8, cr7, {0}
   2d678:	svclt	0x00082f00
   2d67c:	sbcsle	r2, fp, #10, 28	; 0xa0
   2d680:	andle	r4, fp, #809500672	; 0x30400000
   2d684:	stccc	8, cr15, [r1, #-96]	; 0xffffffa0
   2d688:	mulcs	r0, r9, r8
   2d68c:	andcs	pc, r0, r8, lsl #17
   2d690:	blcc	ab6bc <__read_chk@plt+0xa4190>
   2d694:	ldmle	r5!, {r3, r6, r7, r8, sl, lr}^
   2d698:	ldrdhi	pc, [r4], -sp
   2d69c:	strbmi	r9, [r3, #-2818]	; 0xfffff4fe
   2d6a0:			; <UNDEFINED> instruction: 0xf108bf81
   2d6a4:	andls	r0, r1, #268435456	; 0x10000000
   2d6a8:			; <UNDEFINED> instruction: 0xf888230a
   2d6ac:	vhadd.s8	d19, d0, d0
   2d6b0:	ldmdbmi	r7, {r1, r4, r7, pc}^
   2d6b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d6b8:			; <UNDEFINED> instruction: 0xff62f7f3
   2d6bc:	stmdbcs	r0, {r0, r3, r5, r7, r8, fp, sp, lr}
   2d6c0:			; <UNDEFINED> instruction: 0x4620d057
   2d6c4:			; <UNDEFINED> instruction: 0xff5cf7f3
   2d6c8:	andcc	lr, r1, #3620864	; 0x374000
   2d6cc:	svclt	0x003f4293
   2d6d0:	andcs	r1, sl, #22784	; 0x5900
   2d6d4:	andsvc	r9, sl, r1, lsl #2
   2d6d8:	ldmib	sp, {r0, r2, r4, r5, r6, r9, ip, lr, pc}^
   2d6dc:	addsmi	r3, r3, #268435456	; 0x10000000
   2d6e0:	bls	62364 <__read_chk@plt+0x5ae38>
   2d6e4:	addsmi	r9, r3, #4, 16	; 0x40000
   2d6e8:			; <UNDEFINED> instruction: 0xf813d906
   2d6ec:	stmdbcs	r0, {r0, sl, fp, ip}
   2d6f0:	blcc	a1c20 <__read_chk@plt+0x9a6f4>
   2d6f4:	ldrmi	r1, [r8], #-2715	; 0xfffff565
   2d6f8:	blmi	f00018 <__read_chk@plt+0xef8aec>
   2d6fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d700:	blls	487770 <__read_chk@plt+0x480244>
   2d704:	qdsuble	r4, sl, sl
   2d708:	pop	{r0, r1, r4, ip, sp, pc}
   2d70c:	ldmdahi	r6, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2d710:	andcs	lr, r1, lr, ror #14
   2d714:			; <UNDEFINED> instruction: 0xf91af7ff
   2d718:	strtmi	r4, [r0], -r1, lsl #12
   2d71c:			; <UNDEFINED> instruction: 0xff30f7f3
   2d720:	andcs	lr, r0, #101711872	; 0x6100000
   2d724:	ldmib	sp, {r1, r3, r4, ip, sp, lr}^
   2d728:	bls	12e330 <__read_chk@plt+0x126e04>
   2d72c:	ldrmi	r1, [r0], #-2584	; 0xfffff5e8
   2d730:	ldmdbmi	r9!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2d734:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d738:			; <UNDEFINED> instruction: 0xff22f7f3
   2d73c:	ldrdhi	pc, [r4], -sp
   2d740:	ldmdbmi	r6!, {r3, r4, r5, r7, r9, sl, sp, lr, pc}
   2d744:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d748:			; <UNDEFINED> instruction: 0xff1af7f3
   2d74c:	ldrdhi	pc, [r4], -sp
   2d750:	ldmdbmi	r3!, {r0, r1, r3, r4, r8, r9, sl, sp, lr, pc}
   2d754:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d758:			; <UNDEFINED> instruction: 0xff12f7f3
   2d75c:	ldrdhi	pc, [r4], -sp
   2d760:	ldmdbmi	r0!, {r0, r1, r4, r8, r9, sl, sp, lr, pc}
   2d764:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2d768:			; <UNDEFINED> instruction: 0xff0af7f3
   2d76c:	ldrdhi	pc, [r4], -sp
   2d770:	pushmi	{r5, r7, r9, sl, sp, lr, pc}
   2d774:			; <UNDEFINED> instruction: 0xe7a44479
   2d778:			; <UNDEFINED> instruction: 0xf7ff201c
   2d77c:	strmi	pc, [r1], -r7, ror #17
   2d780:			; <UNDEFINED> instruction: 0xf7f34620
   2d784:			; <UNDEFINED> instruction: 0xe62efefd
   2d788:	andcs	r3, r0, #1
   2d78c:			; <UNDEFINED> instruction: 0xf8039004
   2d790:	stmdals	r4, {r0, sl, fp, sp}
   2d794:	movwcs	lr, #2525	; 0x9dd
   2d798:	strtmi	lr, [r0], -fp, lsr #15
   2d79c:			; <UNDEFINED> instruction: 0xf88af7f4
   2d7a0:	ldrdhi	pc, [r4], -sp
   2d7a4:	strtmi	lr, [r0], -r2, ror #14
   2d7a8:			; <UNDEFINED> instruction: 0xf884f7f4
   2d7ac:	ldrdhi	pc, [r4], -sp
   2d7b0:			; <UNDEFINED> instruction: 0x4620e6d3
   2d7b4:			; <UNDEFINED> instruction: 0xf87ef7f4
   2d7b8:	ldrdhi	pc, [r4], -sp
   2d7bc:	strtmi	lr, [r0], -r2, ror #12
   2d7c0:			; <UNDEFINED> instruction: 0xf878f7f4
   2d7c4:	strtmi	lr, [r0], -r1, lsl #13
   2d7c8:			; <UNDEFINED> instruction: 0xf874f7f4
   2d7cc:	strtmi	lr, [r0], -r5, lsl #15
   2d7d0:			; <UNDEFINED> instruction: 0xf870f7f4
   2d7d4:	strtmi	lr, [r0], -r4, ror #13
   2d7d8:			; <UNDEFINED> instruction: 0xf86cf7f4
   2d7dc:			; <UNDEFINED> instruction: 0xf7d9e769
   2d7e0:	svclt	0x0000e8fa
   2d7e4:			; <UNDEFINED> instruction: 0x000394be
   2d7e8:	andeq	r0, r0, r0, asr r7
   2d7ec:	andeq	lr, r1, r4, ror sl
   2d7f0:	andeq	r1, r2, r0, asr #23
   2d7f4:	ldrdeq	sl, [r1], -r8
   2d7f8:	muleq	r2, r8, fp
   2d7fc:	muleq	r2, r0, fp
   2d800:	andeq	r1, r2, r2, ror #21
   2d804:	andeq	r1, r2, sl, lsl sl
   2d808:	andeq	r0, r2, r4, lsr sp
   2d80c:	andeq	sl, r3, ip, lsr #23
   2d810:	andeq	r1, r2, sl, lsr r9
   2d814:	andeq	r9, r3, r4, asr #2
   2d818:	andeq	r1, r2, r6, ror #16
   2d81c:	andeq	r1, r2, sl, lsl #17
   2d820:	andeq	r1, r2, lr, ror #16
   2d824:	andeq	r1, r2, lr, lsr r8
   2d828:	andeq	r1, r2, r0, lsl #16
   2d82c:	strcs	pc, [r8, #-2271]	; 0xfffff721
   2d830:	strcc	pc, [r8, #-2271]	; 0xfffff721
   2d834:	push	{r1, r3, r4, r5, r6, sl, lr}
   2d838:	strdlt	r4, [pc], r0
   2d83c:	andcs	r5, r0, #13828096	; 0xd30000
   2d840:	movwls	r6, #55323	; 0xd81b
   2d844:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d848:	andls	r9, fp, #8
   2d84c:			; <UNDEFINED> instruction: 0xf0002800
   2d850:	stmdavs	r0, {r1, r6, r9, pc}^
   2d854:			; <UNDEFINED> instruction: 0xf0002800
   2d858:			; <UNDEFINED> instruction: 0x460d823e
   2d85c:			; <UNDEFINED> instruction: 0xf7d84611
   2d860:	stmdacs	r0, {r1, r5, r6, sl, fp, sp, lr, pc}
   2d864:	addshi	pc, r3, r0, asr #32
   2d868:	beq	c69ca4 <__read_chk@plt+0xc62778>
   2d86c:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2d870:	andcs	r2, r0, #0, 2
   2d874:	movtcs	pc, #580	; 0x244	; <UNPREDICTABLE>
   2d878:	andne	lr, r2, #3358720	; 0x334000
   2d87c:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
   2d880:	andne	lr, r4, #3358720	; 0x334000
   2d884:	blls	2524b0 <__read_chk@plt+0x24af84>
   2d888:			; <UNDEFINED> instruction: 0x46484652
   2d88c:			; <UNDEFINED> instruction: 0xf7f86859
   2d890:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2d894:	stcls	0, cr13, [fp], {127}	; 0x7f
   2d898:			; <UNDEFINED> instruction: 0xf5b66866
   2d89c:	svclt	0x003c7fd0
   2d8a0:	ldrtmi	r2, [r0], r0, lsl #12
   2d8a4:			; <UNDEFINED> instruction: 0xf5b6d305
   2d8a8:	svclt	0x001476d0
   2d8ac:	ldmvc	r0, {r2, r8, sl, ip, sp, lr, pc}^
   2d8b0:	stmdbvs	r0!, {r4, r5, r7, r9, sl, lr}^
   2d8b4:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2d8b8:	stmdbvs	r7!, {r8, r9, sp}
   2d8bc:	rscvc	lr, r0, r0, lsr #20
   2d8c0:	strbvc	lr, [r7, r7, lsr #20]!
   2d8c4:			; <UNDEFINED> instruction: 0xf01717c1
   2d8c8:	ldmib	r4, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   2d8cc:	stmib	sp, {r1, sl, fp, ip, sp, pc}^
   2d8d0:	strmi	fp, [fp], -r6, lsl #24
   2d8d4:	strmi	r9, [r2], -r9, lsl #18
   2d8d8:	movwcs	pc, #31681	; 0x7bc1	; <UNPREDICTABLE>
   2d8dc:	ldrdeq	lr, [r4, -sp]
   2d8e0:	svclt	0x000c458c
   2d8e4:	stmib	sp, {r0, r1, r7, r8, sl, lr}^
   2d8e8:			; <UNDEFINED> instruction: 0xf0002302
   2d8ec:	stmdbls	r2, {r3, r6, r8, pc}
   2d8f0:	bleq	a87c0 <__read_chk@plt+0xa1294>
   2d8f4:	ldrdeq	lr, [r6, -sp]
   2d8f8:	smlabteq	r4, sp, r9, lr
   2d8fc:	bl	1913d10 <__read_chk@plt+0x190c7e4>
   2d900:	stmdavs	r1!, {r0, r8, r9, sl}
   2d904:	vmla.i8	q1, q8, q5
   2d908:	stmibcs	r6, {r0, r2, r3, r6, r8, pc}^
   2d90c:	stmdbcs	r4!, {r0, r1, r4, r6, fp, ip, lr, pc}^
   2d910:	orrshi	pc, r3, r0
   2d914:	mrshi	pc, SP_usr	; <UNPREDICTABLE>
   2d918:			; <UNDEFINED> instruction: 0xf0002901
   2d91c:	stmdbcs	r3!, {r1, r3, r4, r6, r8, pc}^
   2d920:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   2d924:	ldreq	pc, [r8], #-2271	; 0xfffff721
   2d928:	strtmi	r2, [fp], -r1, lsl #2
   2d92c:	ldrbtmi	r2, [r8], #-527	; 0xfffffdf1
   2d930:	b	feceb89c <__read_chk@plt+0xfece4370>
   2d934:	stmdals	fp, {r0, r1, r3, r4, r5, r9, sl, lr}
   2d938:	strls	r4, [r0, #-1626]	; 0xfffff9a6
   2d93c:	blx	eeb918 <__read_chk@plt+0xee43ec>
   2d940:	strtmi	r9, [r9], -fp, lsl #22
   2d944:			; <UNDEFINED> instruction: 0xf7f669d8
   2d948:			; <UNDEFINED> instruction: 0xf1b8f9a1
   2d94c:	addsle	r0, sl, r0, lsl #30
   2d950:			; <UNDEFINED> instruction: 0x462b48fc
   2d954:	tstcs	r1, ip, lsl #4
   2d958:			; <UNDEFINED> instruction: 0xf7d94478
   2d95c:			; <UNDEFINED> instruction: 0x462aea9e
   2d960:			; <UNDEFINED> instruction: 0x46404631
   2d964:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   2d968:	stmiblt	r0!, {r2, r3, ip, pc}
   2d96c:			; <UNDEFINED> instruction: 0x462b48f6
   2d970:	tstcs	r1, sl, lsl #4
   2d974:			; <UNDEFINED> instruction: 0xf7d94478
   2d978:			; <UNDEFINED> instruction: 0x462aea90
   2d97c:			; <UNDEFINED> instruction: 0x46404631
   2d980:	blx	fe66b960 <__read_chk@plt+0xfe664434>
   2d984:	stmdacs	r0, {r2, r3, ip, pc}
   2d988:	svcge	0x007df43f
   2d98c:			; <UNDEFINED> instruction: 0xf7d9e003
   2d990:	stmdavs	r3, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
   2d994:	stmdals	fp, {r2, r3, r8, r9, ip, pc}
   2d998:	bl	fe3eb900 <__read_chk@plt+0xfe3e43d4>
   2d99c:	bmi	ffb139d4 <__read_chk@plt+0xffb0c4a8>
   2d9a0:	ldrbtmi	r4, [sl], #-3046	; 0xfffff41a
   2d9a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d9a8:	subsmi	r9, sl, sp, lsl #22
   2d9ac:	orrshi	pc, r5, r0, asr #32
   2d9b0:	pop	{r0, r1, r2, r3, ip, sp, pc}
   2d9b4:	stmibcc	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2d9b8:	vmla.i8	d2, d0, d2
   2d9bc:	ldm	pc, {r4, r7, r8, pc}^	; <UNPREDICTABLE>
   2d9c0:	eorseq	pc, pc, #1
   2d9c4:	stmiami	r2!, {r0, r1, r4, r5, r6}^
   2d9c8:	strtmi	r2, [fp], -r1, lsl #2
   2d9cc:	ldrbtmi	r2, [r8], #-526	; 0xfffffdf2
   2d9d0:			; <UNDEFINED> instruction: 0x411cf8d4
   2d9d4:	b	186b940 <__read_chk@plt+0x1864414>
   2d9d8:			; <UNDEFINED> instruction: 0x465a463b
   2d9dc:	strls	r9, [r0, #-2059]	; 0xfffff7f5
   2d9e0:			; <UNDEFINED> instruction: 0xf9e8f7f5
   2d9e4:	ldmmi	fp, {r0, r1, r3, r8, fp, ip, pc}^
   2d9e8:	tstcc	ip, sl, lsr #12
   2d9ec:			; <UNDEFINED> instruction: 0xf7f44478
   2d9f0:	stmdbls	fp, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   2d9f4:			; <UNDEFINED> instruction: 0x462a48d8
   2d9f8:	ldrbtmi	r3, [r8], #-412	; 0xfffffe64
   2d9fc:			; <UNDEFINED> instruction: 0xf932f7f4
   2da00:			; <UNDEFINED> instruction: 0xf0002c01
   2da04:	stfcsd	f0, [r2], {89}	; 0x59
   2da08:	cmphi	ip, r0	; <UNPREDICTABLE>
   2da0c:	ldrbtmi	r4, [fp], #-3027	; 0xfffff42d
   2da10:	ldrdcs	r4, [r1, -r3]
   2da14:	strtmi	r9, [r8], -r0, lsl #6
   2da18:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   2da1c:	ldc	7, cr15, [lr, #-864]!	; 0xfffffca0
   2da20:	strtmi	r9, [r9], -fp, lsl #22
   2da24:	ldrdeq	pc, [r0, -r3]!
   2da28:			; <UNDEFINED> instruction: 0xf930f7f6
   2da2c:	svceq	0x0000f1b8
   2da30:	svcge	0x0029f43f
   2da34:	strtmi	r4, [fp], -fp, asr #17
   2da38:	tstcs	r1, sl, lsl #4
   2da3c:			; <UNDEFINED> instruction: 0xe79a4478
   2da40:	smlabtcs	r1, r9, r8, r4
   2da44:	andscs	r4, r1, #45088768	; 0x2b00000
   2da48:			; <UNDEFINED> instruction: 0xf8d44478
   2da4c:			; <UNDEFINED> instruction: 0xf7d9411c
   2da50:	ldrtmi	lr, [fp], -r4, lsr #20
   2da54:	stmdals	fp, {r1, r3, r4, r6, r9, sl, lr}
   2da58:			; <UNDEFINED> instruction: 0xf7f59500
   2da5c:	stmdbls	fp, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   2da60:	strtmi	r4, [sl], -r2, asr #17
   2da64:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
   2da68:			; <UNDEFINED> instruction: 0xf8fcf7f4
   2da6c:	stmiami	r0, {r0, r1, r3, r8, fp, ip, pc}^
   2da70:	orrscc	r4, ip, sl, lsr #12
   2da74:			; <UNDEFINED> instruction: 0xf7f44478
   2da78:	stccs	8, cr15, [r1], {245}	; 0xf5
   2da7c:	tsthi	r9, r0	; <UNPREDICTABLE>
   2da80:			; <UNDEFINED> instruction: 0xf0002c02
   2da84:	blmi	fef0df20 <__read_chk@plt+0xfef069f4>
   2da88:	bmi	feefec7c <__read_chk@plt+0xfeef7750>
   2da8c:	movwls	r2, #257	; 0x101
   2da90:	strtmi	r4, [r3], -r8, lsr #12
   2da94:			; <UNDEFINED> instruction: 0xf7d8447a
   2da98:	blls	328ea8 <__read_chk@plt+0x32197c>
   2da9c:			; <UNDEFINED> instruction: 0xf8d34629
   2daa0:			; <UNDEFINED> instruction: 0xf7f60120
   2daa4:			; <UNDEFINED> instruction: 0xe6eef8f3
   2daa8:			; <UNDEFINED> instruction: 0x210148b4
   2daac:	andcs	r4, lr, #45088768	; 0x2b00000
   2dab0:			; <UNDEFINED> instruction: 0xf8d44478
   2dab4:			; <UNDEFINED> instruction: 0xf7d9411c
   2dab8:			; <UNDEFINED> instruction: 0x463be9f0
   2dabc:	stmdals	fp, {r1, r3, r4, r6, r9, sl, lr}
   2dac0:			; <UNDEFINED> instruction: 0xf7f59500
   2dac4:	stmdbls	fp, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   2dac8:	strtmi	r4, [sl], -sp, lsr #17
   2dacc:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
   2dad0:			; <UNDEFINED> instruction: 0xf8c8f7f4
   2dad4:	stmiami	fp!, {r0, r1, r3, r8, fp, ip, pc}
   2dad8:	orrscc	r4, ip, sl, lsr #12
   2dadc:			; <UNDEFINED> instruction: 0xf7f44478
   2dae0:	stccs	8, cr15, [r1], {193}	; 0xc1
   2dae4:	rschi	pc, fp, r0
   2dae8:			; <UNDEFINED> instruction: 0xf0002c02
   2daec:	blmi	fe9cdeac <__read_chk@plt+0xfe9c6980>
   2daf0:	bmi	fe9bece4 <__read_chk@plt+0xfe9b77b8>
   2daf4:	movwls	r2, #257	; 0x101
   2daf8:	strtmi	r4, [r3], -r8, lsr #12
   2dafc:			; <UNDEFINED> instruction: 0xf7d8447a
   2db00:	blls	328e40 <__read_chk@plt+0x321914>
   2db04:			; <UNDEFINED> instruction: 0xf8d34629
   2db08:			; <UNDEFINED> instruction: 0xf7f60120
   2db0c:			; <UNDEFINED> instruction: 0xf1b8f8bf
   2db10:			; <UNDEFINED> instruction: 0xf43f0f00
   2db14:	ldmmi	lr, {r3, r4, r5, r7, r9, sl, fp, sp, pc}
   2db18:	andcs	r4, sl, #45088768	; 0x2b00000
   2db1c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2db20:	stmdbcs	r5!, {r0, r3, r5, r8, r9, sl, sp, lr, pc}^
   2db24:	ldmmi	fp, {r1, r2, r3, r4, r5, r8, ip, lr, pc}
   2db28:	strtmi	r2, [fp], -r1, lsl #2
   2db2c:	ldrbtmi	r2, [r8], #-527	; 0xfffffdf1
   2db30:	ldmib	r2!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2db34:	stmdals	fp, {r0, r1, r3, r4, r5, r9, sl, lr}
   2db38:	strls	r4, [r0, #-1626]	; 0xfffff9a6
   2db3c:			; <UNDEFINED> instruction: 0xf93af7f5
   2db40:	strtmi	r9, [r9], -fp, lsl #22
   2db44:			; <UNDEFINED> instruction: 0xf7f669d8
   2db48:			; <UNDEFINED> instruction: 0xf1b8f8a1
   2db4c:			; <UNDEFINED> instruction: 0xf43f0f00
   2db50:	ldmmi	r1, {r1, r3, r4, r7, r9, sl, fp, sp, pc}
   2db54:	andcs	r4, ip, #45088768	; 0x2b00000
   2db58:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2db5c:	ldmib	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2db60:	ldrtmi	r4, [r1], -sl, lsr #12
   2db64:			; <UNDEFINED> instruction: 0xf7ff4640
   2db68:	andls	pc, ip, fp, ror #22
   2db6c:			; <UNDEFINED> instruction: 0xf47f2800
   2db70:	stmmi	sl, {r1, r4, r8, r9, sl, fp, sp, pc}
   2db74:	andcs	r4, sl, #45088768	; 0x2b00000
   2db78:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2db7c:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   2db80:	addmi	r0, fp, #-2147483648	; 0x80000000
   2db84:	addmi	fp, r2, #8, 30
   2db88:	ldmib	sp, {r2, r5, r8, r9, sl, fp, ip, sp, pc}^
   2db8c:	stmib	sp, {r2, r8}^
   2db90:			; <UNDEFINED> instruction: 0xf4bf0106
   2db94:	stmdavs	r1!, {r2, r3, r5, r7, r9, sl, fp, sp, pc}
   2db98:	bleq	69cdc <__read_chk@plt+0x627b0>
   2db9c:	stmibcs	sl, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
   2dba0:	mrcge	6, 5, APSR_nzcv, cr3, cr15, {3}
   2dba4:			; <UNDEFINED> instruction: 0x460b4a7e
   2dba8:	tstcs	r1, r8, lsr #12
   2dbac:			; <UNDEFINED> instruction: 0xf7d8447a
   2dbb0:	stmdals	fp, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
   2dbb4:			; <UNDEFINED> instruction: 0x463b465a
   2dbb8:			; <UNDEFINED> instruction: 0xf7f59500
   2dbbc:			; <UNDEFINED> instruction: 0xf1b8f8fb
   2dbc0:			; <UNDEFINED> instruction: 0xf43f0f00
   2dbc4:	ldmdami	r7!, {r5, r6, r9, sl, fp, sp, pc}^
   2dbc8:	andcs	r4, sl, #45088768	; 0x2b00000
   2dbcc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2dbd0:	ldmdami	r5!, {r0, r4, r6, r7, r9, sl, sp, lr, pc}^
   2dbd4:	andscs	r4, r0, #45088768	; 0x2b00000
   2dbd8:	ldrbtmi	r9, [r8], #-262	; 0xfffffefa
   2dbdc:	ldmdb	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dbe0:			; <UNDEFINED> instruction: 0x463b465a
   2dbe4:	strls	r9, [r0, #-2059]	; 0xfffff7f5
   2dbe8:			; <UNDEFINED> instruction: 0xf8e4f7f5
   2dbec:	bmi	1c14820 <__read_chk@plt+0x1c0d2f4>
   2dbf0:	stmdbls	r6, {r3, r5, r9, sl, lr}
   2dbf4:	ldrbtmi	r3, [sl], #-796	; 0xfffffce4
   2dbf8:	mrrc	7, 13, pc, r0, cr8	; <UNPREDICTABLE>
   2dbfc:			; <UNDEFINED> instruction: 0xf8d39b0b
   2dc00:			; <UNDEFINED> instruction: 0xf7fe011c
   2dc04:	bmi	1aed698 <__read_chk@plt+0x1ae616c>
   2dc08:	ldrbtmi	r9, [sl], #-2310	; 0xfffff6fa
   2dc0c:	strtmi	r4, [r8], -r3, lsl #12
   2dc10:	mcrr	7, 13, pc, r4, cr8	; <UNPREDICTABLE>
   2dc14:			; <UNDEFINED> instruction: 0xf8d39b0b
   2dc18:			; <UNDEFINED> instruction: 0xf7fe0120
   2dc1c:	bmi	19ad350 <__read_chk@plt+0x19a5e24>
   2dc20:	ldrbtmi	r9, [sl], #-2310	; 0xfffff6fa
   2dc24:	strtmi	r4, [r8], -r3, lsl #12
   2dc28:	ldc	7, cr15, [r8], #-864	; 0xfffffca0
   2dc2c:	strtmi	r9, [r9], -fp, lsl #22
   2dc30:	ldrdeq	pc, [r4, -r3]!
   2dc34:			; <UNDEFINED> instruction: 0xf82af7f6
   2dc38:	ldmdami	pc, {r0, r2, r5, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   2dc3c:	strtmi	r2, [fp], -r1, lsl #2
   2dc40:	ldrbtmi	r2, [r8], #-527	; 0xfffffdf1
   2dc44:	stmdb	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dc48:			; <UNDEFINED> instruction: 0x463b465a
   2dc4c:	strls	r9, [r0, #-2059]	; 0xfffff7f5
   2dc50:			; <UNDEFINED> instruction: 0xf8b0f7f5
   2dc54:	bmi	1694888 <__read_chk@plt+0x168d35c>
   2dc58:	orrscc	r2, ip, #1073741824	; 0x40000000
   2dc5c:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   2dc60:	ldc	7, cr15, [ip], {216}	; 0xd8
   2dc64:	ldmdami	r6, {r0, r1, r3, r8, fp, ip, pc}^
   2dc68:	tstcc	ip, sl, lsr #12
   2dc6c:			; <UNDEFINED> instruction: 0xf7f34478
   2dc70:	blls	32dc5c <__read_chk@plt+0x326730>
   2dc74:			; <UNDEFINED> instruction: 0xf8d34629
   2dc78:			; <UNDEFINED> instruction: 0xf7f6019c
   2dc7c:			; <UNDEFINED> instruction: 0xf1b8f807
   2dc80:			; <UNDEFINED> instruction: 0xf43f0f00
   2dc84:	stmdami	pc, {r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   2dc88:	andcs	r4, ip, #45088768	; 0x2b00000
   2dc8c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2dc90:	stmdb	r2, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2dc94:	ldrtmi	r4, [r1], -sl, lsr #12
   2dc98:			; <UNDEFINED> instruction: 0xf7ff4640
   2dc9c:	ldrdls	pc, [ip], -r1
   2dca0:			; <UNDEFINED> instruction: 0xf47f2800
   2dca4:	stmdami	r8, {r3, r4, r5, r6, r9, sl, fp, sp, pc}^
   2dca8:	andcs	r4, sl, #45088768	; 0x2b00000
   2dcac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2dcb0:	blmi	11e763c <__read_chk@plt+0x11e0110>
   2dcb4:	uxtab	r4, r8, fp, ror #8
   2dcb8:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   2dcbc:	blmi	11a7764 <__read_chk@plt+0x11a0238>
   2dcc0:			; <UNDEFINED> instruction: 0xe716447b
   2dcc4:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
   2dcc8:	blmi	1167758 <__read_chk@plt+0x116022c>
   2dccc:			; <UNDEFINED> instruction: 0xe710447b
   2dcd0:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
   2dcd4:			; <UNDEFINED> instruction: 0x2016e6d9
   2dcd8:			; <UNDEFINED> instruction: 0xf7d8e661
   2dcdc:	stmdami	r1, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
   2dce0:	strtmi	r2, [fp], -r1, lsl #2
   2dce4:	ldrbtmi	r2, [r8], #-526	; 0xfffffdf2
   2dce8:	ldm	r6, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dcec:	stmdals	fp, {r0, r1, r3, r4, r5, r9, sl, lr}
   2dcf0:	strls	r4, [r0, #-1626]	; 0xfffff9a6
   2dcf4:			; <UNDEFINED> instruction: 0xf85ef7f5
   2dcf8:	strtmi	r9, [r9], -fp, lsl #22
   2dcfc:			; <UNDEFINED> instruction: 0xf7f569d8
   2dd00:			; <UNDEFINED> instruction: 0xf1b8ffc5
   2dd04:			; <UNDEFINED> instruction: 0xf43f0f00
   2dd08:	ldmdami	r7!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, pc}
   2dd0c:	andcs	r4, ip, #45088768	; 0x2b00000
   2dd10:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2dd14:	stmia	r0, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dd18:	ldrtmi	r4, [r1], -sl, lsr #12
   2dd1c:			; <UNDEFINED> instruction: 0xf7ff4640
   2dd20:	andls	pc, ip, pc, lsl #21
   2dd24:			; <UNDEFINED> instruction: 0xf47f2800
   2dd28:	ldmdami	r0!, {r1, r2, r4, r5, r9, sl, fp, sp, pc}
   2dd2c:	andcs	r4, sl, #45088768	; 0x2b00000
   2dd30:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2dd34:	svclt	0x0000e61f
   2dd38:	andeq	r9, r3, ip
   2dd3c:	andeq	r0, r0, r0, asr r7
   2dd40:	andeq	r1, r2, sl, lsl r7
   2dd44:	andeq	r1, r2, r0, lsl #14
   2dd48:	strdeq	r1, [r2], -r4
   2dd4c:	muleq	r3, lr, lr
   2dd50:	andeq	r1, r2, lr, lsr #14
   2dd54:	andeq	r1, r2, r8, ror #13
   2dd58:	andeq	r1, r2, r2, ror #13
   2dd5c:	andeq	r3, r2, r6, ror #2
   2dd60:	andeq	r1, r2, sl, asr #13
   2dd64:	andeq	r1, r2, ip, lsr #12
   2dd68:	andeq	r1, r2, r8, ror r6
   2dd6c:	andeq	r1, r2, lr, ror #12
   2dd70:	andeq	r1, r2, r8, ror #12
   2dd74:	andeq	r3, r2, ip, ror #1
   2dd78:	andeq	r1, r2, r0, asr r6
   2dd7c:	andeq	r1, r2, ip, asr r6
   2dd80:	andeq	r1, r2, r6, lsl #12
   2dd84:	andeq	r1, r2, r0, lsl #12
   2dd88:	andeq	r3, r2, r4, lsl #1
   2dd8c:	andeq	r1, r2, r8, ror #11
   2dd90:	andeq	r1, r2, sl, asr #10
   2dd94:	andeq	r1, r2, r2, ror r5
   2dd98:	strdeq	r1, [r2], -lr
   2dd9c:	andeq	r1, r2, lr, ror #9
   2dda0:	andeq	r1, r2, r0, ror r5
   2dda4:	muleq	r2, sl, r4
   2dda8:	andeq	r1, r2, sl, lsr #8
   2ddac:	andeq	r1, r2, r2, lsr #8
   2ddb0:	andeq	r1, r2, lr, lsl r4
   2ddb4:	andeq	r1, r2, r6, lsl r4
   2ddb8:	andeq	r1, r2, r2, lsr r4
   2ddbc:	andeq	r1, r2, r6, lsr #8
   2ddc0:	andeq	r1, r2, r8, lsr #8
   2ddc4:	andeq	r1, r2, sl, asr #7
   2ddc8:			; <UNDEFINED> instruction: 0x000213ba
   2ddcc:	andeq	r1, r2, r0, lsl r3
   2ddd0:	andeq	r1, r2, sl, lsl #6
   2ddd4:	andeq	r1, r2, r4, lsl #6
   2ddd8:	andeq	r1, r2, sl, lsl #6
   2dddc:	andeq	r1, r2, r4, lsl #6
   2dde0:	strdeq	r1, [r2], -lr
   2dde4:	andeq	r1, r2, sl, asr #7
   2dde8:	andeq	r1, r2, r6, asr #6
   2ddec:	andeq	r1, r2, r6, lsr r3
   2ddf0:			; <UNDEFINED> instruction: 0x4605b570
   2ddf4:	strcs	r4, [r0], #-3607	; 0xfffff1e9
   2ddf8:	ldrbtmi	r4, [lr], #-2071	; 0xfffff7e9
   2ddfc:			; <UNDEFINED> instruction: 0x36944478
   2de00:	ldmdavs	r8, {sp, lr, pc}^
   2de04:			; <UNDEFINED> instruction: 0xf7d84629
   2de08:	bicslt	lr, r8, r6, lsr r9
   2de0c:	cfstrscs	mvf3, [sp], {1}
   2de10:	movtne	lr, #19206	; 0x4b06
   2de14:			; <UNDEFINED> instruction: 0xf7d8d1f5
   2de18:	cdpne	15, 6, cr14, cr9, cr2, {3}
   2de1c:	stmdavs	r4, {r1, r3, r8, sl, sp}
   2de20:	and	r2, r1, r0
   2de24:	andcs	pc, r0, r5, lsl #22
   2de28:	svccc	0x0001f811
   2de2c:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   2de30:	andscc	pc, r3, r4, lsr r8	; <UNPREDICTABLE>
   2de34:	ldrbtle	r0, [r5], #1307	; 0x51b
   2de38:	mvnsvc	pc, #82837504	; 0x4f00000
   2de3c:	svclt	0x00284298
   2de40:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   2de44:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   2de48:	strbne	lr, [r4], #-2819	; 0xfffff4fd
   2de4c:			; <UNDEFINED> instruction: 0x0094f8d4
   2de50:	svclt	0x0000bd70
   2de54:	andeq	r8, r3, sl, lsr #10
   2de58:	andeq	r1, r2, r4, lsr r3
   2de5c:	ldrdeq	r8, [r3], -lr
   2de60:	andeq	pc, pc, #0
   2de64:	ldrlt	r4, [r0], #-2823	; 0xfffff4f9
   2de68:	tsteq	r4, fp, ror r4
   2de6c:	vldrpl.16	s2, [fp, #-48]	; 0xffffffd0	; <UNPREDICTABLE>
   2de70:			; <UNDEFINED> instruction: 0xf85db113
   2de74:	ldrbmi	r4, [r0, -r4, lsl #22]!
   2de78:			; <UNDEFINED> instruction: 0xf85d4601
   2de7c:	ldrmi	r4, [r0], -r4, lsl #22
   2de80:	ldcllt	7, cr15, [r4, #976]	; 0x3d0
   2de84:	ldrdeq	r9, [r3], -r8
   2de88:			; <UNDEFINED> instruction: 0x4606b570
   2de8c:	strcs	r4, [r0], #-3344	; 0xfffff2f0
   2de90:			; <UNDEFINED> instruction: 0x4629447d
   2de94:	ldrcc	r4, [r0, #-1584]	; 0xfffff9d0
   2de98:	stmia	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2de9c:	strcc	fp, [r1], #-432	; 0xfffffe50
   2dea0:	mvnsle	r2, r0, lsl ip
   2dea4:	svc	0x001af7d8
   2dea8:	strcs	r2, [sl, #-1024]	; 0xfffffc00
   2deac:	cdpne	8, 7, cr6, cr0, cr1, {0}
   2deb0:	blx	1a5ebe <__read_chk@plt+0x19e992>
   2deb4:			; <UNDEFINED> instruction: 0xf8102404
   2deb8:			; <UNDEFINED> instruction: 0xf1a33f01
   2debc:			; <UNDEFINED> instruction: 0xf8310230
   2dec0:	ldreq	r3, [fp, #-19]	; 0xffffffed
   2dec4:	cfstrscs	mvf13, [pc], {245}	; 0xf5
   2dec8:	strcs	fp, [pc], #-3880	; 2ded0 <__read_chk@plt+0x269a4>
   2decc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   2ded0:			; <UNDEFINED> instruction: 0x000396b0
   2ded4:			; <UNDEFINED> instruction: 0xf0004b08
   2ded8:	ldrbtmi	r0, [fp], #-543	; 0xfffffde1
   2dedc:	ldmdane	r9, {r4, r8}
   2dee0:	orrvc	pc, r0, #12582912	; 0xc00000
   2dee4:			; <UNDEFINED> instruction: 0xf8914418
   2dee8:	mrslt	r3, (UNDEF: 19)
   2deec:			; <UNDEFINED> instruction: 0x46014770
   2def0:			; <UNDEFINED> instruction: 0xf7f44610
   2def4:	svclt	0x0000bd9b
   2def8:	andeq	r9, r3, r6, ror #12
   2defc:			; <UNDEFINED> instruction: 0x4606b570
   2df00:	strcs	r4, [r0], #-3348	; 0xfffff2ec
   2df04:			; <UNDEFINED> instruction: 0xf505447d
   2df08:	and	r7, r2, r0, lsl #11
   2df0c:	cfstrscs	mvf3, [r0], #-4
   2df10:	strtmi	sp, [r9], -r8
   2df14:	ldrcc	r4, [r0, #-1584]	; 0xfffff9d0
   2df18:	stmia	ip!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2df1c:	mvnsle	r2, r0, lsl #16
   2df20:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   2df24:	mrc	7, 6, APSR_nzcv, cr10, cr8, {6}
   2df28:	strcs	r3, [r0], #-3585	; 0xfffff1ff
   2df2c:	andcs	r6, sl, r1, lsl #16
   2df30:	blx	65f3e <__read_chk@plt+0x5ea12>
   2df34:			; <UNDEFINED> instruction: 0xf8162404
   2df38:			; <UNDEFINED> instruction: 0xf1a33f01
   2df3c:			; <UNDEFINED> instruction: 0xf8310230
   2df40:	ldreq	r3, [fp, #-19]	; 0xffffffed
   2df44:			; <UNDEFINED> instruction: 0xf640d4f5
   2df48:	addsmi	r7, ip, #-67108861	; 0xfc000003
   2df4c:	ldrmi	fp, [ip], -r8, lsr #30
   2df50:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   2df54:	andeq	r9, r3, ip, lsr r6
   2df58:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
   2df5c:	ldrtmi	r4, [r4], -r6, lsl #12
   2df60:	stmdavs	r0!, {r1, r2, r4, r5, fp, sp, lr}^
   2df64:	stmia	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2df68:			; <UNDEFINED> instruction: 0xf7d968e0
   2df6c:	stmdbvs	r5!, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
   2df70:	teqlt	sp, r8, lsr #12
   2df74:	svc	0x00ccf7d8
   2df78:	strmi	r2, [r2], -r0, lsl #2
   2df7c:			; <UNDEFINED> instruction: 0xf7d84628
   2df80:	stmdbvs	r5!, {r5, r6, r7, r9, fp, sp, lr, pc}
   2df84:			; <UNDEFINED> instruction: 0xf7d94628
   2df88:	stmdbvs	r0!, {r4, r7, fp, sp, lr, pc}^
   2df8c:	stm	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2df90:			; <UNDEFINED> instruction: 0xf7d94620
   2df94:	cdpcs	8, 0, cr14, cr0, cr10, {4}
   2df98:	ldfltp	f5, [r0, #-900]!	; 0xfffffc7c
   2df9c:	svclt	0x00004770
   2dfa0:	svcmi	0x00f0e92d
   2dfa4:	addlt	r4, r3, r3, lsl #13
   2dfa8:	andcs	r4, r1, pc, lsl #12
   2dfac:			; <UNDEFINED> instruction: 0x46902118
   2dfb0:	ldmdb	ip, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dfb4:			; <UNDEFINED> instruction: 0xf1bb4606
   2dfb8:			; <UNDEFINED> instruction: 0xf0000f00
   2dfbc:			; <UNDEFINED> instruction: 0xf8df8098
   2dfc0:			; <UNDEFINED> instruction: 0xf04fa260
   2dfc4:	blmi	fe5f03cc <__read_chk@plt+0xfe5e8ea0>
   2dfc8:	ldrbtmi	r2, [sl], #1281	; 0x501
   2dfcc:	movwls	r4, #1147	; 0x47b
   2dfd0:			; <UNDEFINED> instruction: 0x4658213a
   2dfd4:	b	1bebf40 <__read_chk@plt+0x1be4a14>
   2dfd8:			; <UNDEFINED> instruction: 0x4604b318
   2dfdc:	ldrbmi	r2, [r8], -r0, lsl #4
   2dfe0:	blcs	abff8 <__read_chk@plt+0xa4acc>
   2dfe4:			; <UNDEFINED> instruction: 0xf9c0f005
   2dfe8:	stclne	14, cr1, [r9], #-424	; 0xfffffe58
   2dfec:	vpmax.s8	d2, d0, d4
   2dff0:	ldm	pc, {r2, r4, r8, pc}^	; <UNPREDICTABLE>
   2dff4:	stmdbcs	r3, {r1, ip, sp, lr, pc}
   2dff8:	subseq	r3, r5, r1, lsr #14
   2dffc:	muleq	r0, fp, r8
   2e000:			; <UNDEFINED> instruction: 0xf0002800
   2e004:			; <UNDEFINED> instruction: 0x4658809c
   2e008:	ldmdb	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e00c:	stccs	0, cr6, [r0], {112}	; 0x70
   2e010:	sxtabmi	sp, r3, r8
   2e014:			; <UNDEFINED> instruction: 0x4658213a
   2e018:			; <UNDEFINED> instruction: 0xf7d92502
   2e01c:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
   2e020:			; <UNDEFINED> instruction: 0x4658d1db
   2e024:			; <UNDEFINED> instruction: 0xf0053d01
   2e028:	vstrcs.16	s30, [r4, #-318]	; 0xfffffec2	; <UNPREDICTABLE>
   2e02c:	ldm	pc, {r1, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2e030:	cdpls	0, 4, cr15, cr3, cr5, {0}
   2e034:	mlseq	r2, r2, ip, sl
   2e038:	mulcs	r0, fp, r8
   2e03c:	bcs	37454 <__read_chk@plt+0x2ff28>
   2e040:	sbcshi	pc, r4, r0, asr #32
   2e044:	strb	r4, [r3, r3, lsr #13]
   2e048:	mulcs	r0, fp, r8
   2e04c:	bcs	37460 <__read_chk@plt+0x2ff34>
   2e050:			; <UNDEFINED> instruction: 0x4658d0f8
   2e054:	tstcs	r0, sl, lsl #4
   2e058:			; <UNDEFINED> instruction: 0xf7d82503
   2e05c:	strtmi	lr, [r3], r6, lsr #16
   2e060:			; <UNDEFINED> instruction: 0xe7b560b0
   2e064:	mulcs	r0, fp, r8
   2e068:	subsle	r2, r2, r0, lsl #20
   2e06c:	stccs	8, cr6, [r0, #-980]	; 0xfffffc2c
   2e070:	adchi	pc, r3, r0
   2e074:			; <UNDEFINED> instruction: 0xf7d94658
   2e078:	teqvs	r0, r4, asr #18
   2e07c:	suble	r2, r1, r0, lsl #24
   2e080:			; <UNDEFINED> instruction: 0x4620213a
   2e084:	b	5ebff0 <__read_chk@plt+0x5e4ac4>
   2e088:			; <UNDEFINED> instruction: 0xf0002800
   2e08c:	strmi	r8, [r5], -r6, lsl #1
   2e090:	strtmi	r2, [r0], -r0, lsl #6
   2e094:	blcc	ac0b0 <__read_chk@plt+0xa4b84>
   2e098:			; <UNDEFINED> instruction: 0xf966f005
   2e09c:	strtmi	r4, [ip], -r3, lsr #13
   2e0a0:	mulcs	r0, fp, r8
   2e0a4:	bcs	374c4 <__read_chk@plt+0x2ff98>
   2e0a8:	ldrbmi	sp, [r8], -ip, asr #1
   2e0ac:			; <UNDEFINED> instruction: 0xf7d92506
   2e0b0:	strtmi	lr, [r3], r8, lsr #18
   2e0b4:			; <UNDEFINED> instruction: 0xe78b6170
   2e0b8:	muleq	r0, fp, r8
   2e0bc:	cmnle	sl, r0, lsl #16
   2e0c0:	andcs	r4, r5, #1458176	; 0x164000
   2e0c4:			; <UNDEFINED> instruction: 0xf7d84479
   2e0c8:			; <UNDEFINED> instruction: 0x4642ed18
   2e0cc:			; <UNDEFINED> instruction: 0xf0094639
   2e0d0:	ldmdbmi	r6, {r0, r2, r3, r4, r7, fp, ip, sp, lr, pc}^
   2e0d4:	andcs	r2, r0, r5, lsl #4
   2e0d8:			; <UNDEFINED> instruction: 0xf7d84479
   2e0dc:	strbmi	lr, [r2], -lr, lsl #26
   2e0e0:			; <UNDEFINED> instruction: 0xf0094639
   2e0e4:	ldrtmi	pc, [r0], -r1, ror #16	; <UNPREDICTABLE>
   2e0e8:			; <UNDEFINED> instruction: 0xff36f7ff
   2e0ec:	ldrtmi	r2, [r0], -r0, lsl #12
   2e0f0:	pop	{r0, r1, ip, sp, pc}
   2e0f4:			; <UNDEFINED> instruction: 0xf89b8ff0
   2e0f8:	tstlt	sl, r0
   2e0fc:			; <UNDEFINED> instruction: 0xf7d94658
   2e100:	cmnvs	r0, r0, lsl #18
   2e104:	svceq	0x0000f1b9
   2e108:	ldrtmi	sp, [r0], -r3, ror #3
   2e10c:	pop	{r0, r1, ip, sp, pc}
   2e110:	teqcs	sl, r0	; <illegal shifter operand>
   2e114:	andls	r4, r1, #32, 12	; 0x2000000
   2e118:	stmib	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e11c:	eorsle	r2, ip, r0, lsl #16
   2e120:	strmi	r9, [r5], -r1, lsl #20
   2e124:	strtmi	r4, [r0], -r3, lsr #13
   2e128:	blcs	ac144 <__read_chk@plt+0xa4c18>
   2e12c:			; <UNDEFINED> instruction: 0xf005462c
   2e130:			; <UNDEFINED> instruction: 0xf89bf91b
   2e134:	strcs	r2, [r6, #-0]
   2e138:	addle	r2, r3, r0, lsl #20
   2e13c:	andcs	lr, r5, #47448064	; 0x2d40000
   2e140:			; <UNDEFINED> instruction: 0xf7d84651
   2e144:			; <UNDEFINED> instruction: 0x4642ecda
   2e148:			; <UNDEFINED> instruction: 0x46a94639
   2e14c:			; <UNDEFINED> instruction: 0xf85ef009
   2e150:	strtmi	r2, [r3], r2, lsl #10
   2e154:			; <UNDEFINED> instruction: 0xf89be73c
   2e158:	bcs	36160 <__read_chk@plt+0x2ec34>
   2e15c:			; <UNDEFINED> instruction: 0x4658d0d2
   2e160:	stmia	lr, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e164:			; <UNDEFINED> instruction: 0xf1b960f0
   2e168:	sbcle	r0, lr, r0, lsl #30
   2e16c:			; <UNDEFINED> instruction: 0xf89be7b1
   2e170:	bcs	36178 <__read_chk@plt+0x2ec4c>
   2e174:	ldrbmi	sp, [r8], -r6, asr #1
   2e178:	tstcs	r0, sl, lsl #4
   2e17c:	svc	0x0094f7d7
   2e180:			; <UNDEFINED> instruction: 0xf1b960b0
   2e184:	sbcle	r0, r0, r0, lsl #30
   2e188:			; <UNDEFINED> instruction: 0xf89be7a3
   2e18c:	bcs	36194 <__read_chk@plt+0x2ec68>
   2e190:	ldmvs	r0!, {r3, r4, r5, r7, ip, lr, pc}^
   2e194:	strcs	fp, [r0], #-904	; 0xfffffc78
   2e198:	strtmi	lr, [r0], -ip, ror #14
   2e19c:			; <UNDEFINED> instruction: 0xf8e4f005
   2e1a0:	blcs	4c234 <__read_chk@plt+0x44d08>
   2e1a4:	strtmi	sp, [r0], -lr, lsr #1
   2e1a8:	stmia	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e1ac:			; <UNDEFINED> instruction: 0xf1b96170
   2e1b0:	adcle	r0, sl, r0, lsl #30
   2e1b4:	strcs	lr, [r0], #-1933	; 0xfffff873
   2e1b8:	stmdbls	r0, {r0, r2, r5, r8, r9, sl, sp, lr, pc}
   2e1bc:	strtmi	r2, [r8], -r5, lsl #4
   2e1c0:	ldc	7, cr15, [sl], {216}	; 0xd8
   2e1c4:			; <UNDEFINED> instruction: 0x46424639
   2e1c8:			; <UNDEFINED> instruction: 0xf820f009
   2e1cc:			; <UNDEFINED> instruction: 0x4620213a
   2e1d0:	ldmdb	r0!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e1d4:	pkhtbmi	fp, r1, r8, asr #3
   2e1d8:			; <UNDEFINED> instruction: 0xf8094620
   2e1dc:	strtmi	r5, [r3], r1, lsl #22
   2e1e0:			; <UNDEFINED> instruction: 0xf8c2f005
   2e1e4:			; <UNDEFINED> instruction: 0xf04f464c
   2e1e8:	ldrb	r0, [r9, -r1, lsl #18]
   2e1ec:	strcs	r4, [r4, #-1624]	; 0xfffff9a8
   2e1f0:	stm	r6, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e1f4:	rscsvs	r4, r0, r3, lsr #13
   2e1f8:	stmdbmi	sp, {r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   2e1fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2e200:	ldcl	7, cr15, [sl], #-864	; 0xfffffca0
   2e204:	ldrtmi	r4, [r9], -r2, asr #12
   2e208:			; <UNDEFINED> instruction: 0xf800f009
   2e20c:	strtmi	lr, [r0], -r1, ror #14
   2e210:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e214:			; <UNDEFINED> instruction: 0xf8a8f005
   2e218:	strmi	lr, [sp], -r2, asr #15
   2e21c:	ldrb	r4, [r7], r3, lsr #13
   2e220:	andeq	r2, r2, r6, asr #19
   2e224:	andeq	r2, r2, r0, ror #19
   2e228:	andeq	r2, r2, ip, asr #17
   2e22c:	strdeq	r2, [r2], -r8
   2e230:	andeq	r2, r2, lr, lsr #15
   2e234:	bmi	d00f04 <__read_chk@plt+0xcf99d8>
   2e238:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   2e23c:	strdlt	r4, [r3], r0
   2e240:	vtst.8	d21, d16, d11
   2e244:	strmi	r1, [r6], -r5, lsl #17
   2e248:	svclt	0x00142900
   2e24c:	strbmi	r4, [r5], -sp, lsl #12
   2e250:	movwls	r6, #8028	; 0x1f5c
   2e254:	and	fp, fp, ip, lsl #18
   2e258:	stmdavs	r0!, {r2, r3, r4, r9, sl, lr}^
   2e25c:			; <UNDEFINED> instruction: 0xf7d84631
   2e260:	ldmdblt	r0, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
   2e264:	adcmi	r6, fp, #10682368	; 0xa30000
   2e268:	stmdavs	r3!, {r0, r1, r4, r5, ip, lr, pc}
   2e26c:	mvnsle	r2, r0, lsl #22
   2e270:			; <UNDEFINED> instruction: 0xb1b97831
   2e274:			; <UNDEFINED> instruction: 0x9090f8df
   2e278:	ldrbtmi	r4, [r9], #1591	; 0x637
   2e27c:			; <UNDEFINED> instruction: 0xf817e002
   2e280:	cmnlt	r9, r1, lsl #30
   2e284:			; <UNDEFINED> instruction: 0xf7d94648
   2e288:	stmdacs	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
   2e28c:	ldmdbmi	pc, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   2e290:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2e294:	ldc	7, cr15, [r0], #-864	; 0xfffffca0
   2e298:	andlt	r7, r3, r9, lsr r8
   2e29c:	mvnsmi	lr, #12386304	; 0xbd0000
   2e2a0:	svclt	0x00b4f008
   2e2a4:	andcs	r4, r5, #425984	; 0x68000
   2e2a8:	ldrbtmi	r2, [r9], #-0
   2e2ac:	stc	7, cr15, [r4], #-864	; 0xfffffca0
   2e2b0:	ldrtmi	r4, [r1], -sl, lsr #12
   2e2b4:			; <UNDEFINED> instruction: 0xff78f008
   2e2b8:	strmi	r2, [r8], -r1, lsl #2
   2e2bc:	ldmib	lr, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e2c0:	cmnlt	r0, r7, lsl #12
   2e2c4:			; <UNDEFINED> instruction: 0xf7d94630
   2e2c8:	stmib	r7, {r2, r3, r4, fp, sp, lr, pc}^
   2e2cc:	tstlt	ip, r1, lsl #10
   2e2d0:	andlt	r6, r3, r7, lsr #32
   2e2d4:	mvnshi	lr, #12386304	; 0xbd0000
   2e2d8:	ldrbvs	r9, [pc, -r1, lsl #22]
   2e2dc:	pop	{r0, r1, ip, sp, pc}
   2e2e0:	stmdbmi	ip, {r4, r5, r6, r7, r8, r9, pc}
   2e2e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2e2e8:	stc	7, cr15, [r6], {216}	; 0xd8
   2e2ec:			; <UNDEFINED> instruction: 0xf7d84604
   2e2f0:	stmdavs	r0, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   2e2f4:	svc	0x00fef7d7
   2e2f8:	strtmi	r4, [r0], -r1, lsl #12
   2e2fc:	svclt	0x0000e7cd
   2e300:	andeq	r8, r3, r8, lsl #12
   2e304:	andeq	r0, r0, r8, ror r7
   2e308:	andeq	r2, r2, r2, ror r7
   2e30c:	muleq	r2, lr, r7
   2e310:			; <UNDEFINED> instruction: 0x000227b6
   2e314:	andeq	sp, r1, lr, asr #24
   2e318:	svcmi	0x00f0e92d
   2e31c:	ldrmi	fp, [lr], -r3, asr #1
   2e320:	smlabbls	r6, fp, fp, r4
   2e324:	stmibmi	fp, {r7, r9, sl, lr}
   2e328:	ldrsbge	pc, [r0, #-141]	; 0xffffff73	; <UNPREDICTABLE>
   2e32c:	cfstrdls	mvd4, [pc], {121}	; 0x79
   2e330:	ldmdblt	r1, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
   2e334:	smlabtcs	r0, fp, r8, r5
   2e338:	ldmdavs	fp, {r0, r1, r4, r6, r8, r9, sl, fp, ip, pc}
   2e33c:			; <UNDEFINED> instruction: 0xf04f9341
   2e340:			; <UNDEFINED> instruction: 0xf8ca0300
   2e344:	stmdbls	ip, {ip}^
   2e348:	smlabbls	r3, r3, fp, r4
   2e34c:	stmdbls	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2e350:	ldmdbls	r0, {r2, r8, ip, pc}^
   2e354:	tstcs	r1, r5, lsl #2
   2e358:	stmmi	r0, {r2, r3, r5, r8, ip, sp, pc}
   2e35c:	strls	r2, [sl], #-259	; 0xfffffefd
   2e360:	ldrbtmi	r2, [r8], #-1026	; 0xfffffbfe
   2e364:	ldmdami	lr!, {r0, r3, ip, pc}^
   2e368:	stmdavs	r3, {r3, r4, fp, ip, lr}
   2e36c:			; <UNDEFINED> instruction: 0xf140049d
   2e370:	stclge	0, cr8, [r2, #-632]	; 0xfffffd88
   2e374:	bl	181168 <__read_chk@plt+0x179c3c>
   2e378:	cfstrdne	mvd0, [sp], {132}	; 0x84
   2e37c:			; <UNDEFINED> instruction: 0xf844447b
   2e380:	mcrrge	12, 14, r3, r2, cr4
   2e384:	bl	14116c <__read_chk@plt+0x139c40>
   2e388:	ldrbtmi	r0, [fp], #-1153	; 0xfffffb7f
   2e38c:	stclcc	8, cr15, [r4], #272	; 0x110
   2e390:	bge	10da880 <__read_chk@plt+0x10d3354>
   2e394:	bl	c1170 <__read_chk@plt+0xb9c44>
   2e398:	sfmne	f0, 4, [sp], {133}	; 0x85
   2e39c:			; <UNDEFINED> instruction: 0xf842447b
   2e3a0:	svcvs	0x00033ce4
   2e3a4:	blcs	3555c <__read_chk@plt+0x2e030>
   2e3a8:	adchi	pc, r7, r0, asr #32
   2e3ac:	cmnlt	r6, fp, lsr #12
   2e3b0:	bmi	1c190c0 <__read_chk@plt+0x1c11b94>
   2e3b4:	orreq	lr, r4, r3, lsl #22
   2e3b8:	addeq	lr, r5, r3, lsl #22
   2e3bc:	stcne	12, cr1, [fp], #944	; 0x3b0
   2e3c0:			; <UNDEFINED> instruction: 0xf840447a
   2e3c4:			; <UNDEFINED> instruction: 0xf8412ce4
   2e3c8:	cdpls	12, 0, cr6, cr3, cr4, {7}
   2e3cc:	cmnlt	lr, sp, lsl r6
   2e3d0:	stmdage	r2, {r1, r6, r8, fp, sp, pc}^
   2e3d4:	orreq	lr, r4, r1, lsl #22
   2e3d8:	bl	40d78 <__read_chk@plt+0x3984c>
   2e3dc:	ldcne	0, cr0, [sp], {131}	; 0x83
   2e3e0:	ldrbtmi	r1, [sl], #-3292	; 0xfffff324
   2e3e4:	stclcs	8, cr15, [r4], #256	; 0x100
   2e3e8:	stclvs	8, cr15, [r4], #260	; 0x104
   2e3ec:	blcs	55128 <__read_chk@plt+0x4dbfc>
   2e3f0:	mvflssz	f5, #4.0
   2e3f4:	cmnlt	r6, sl, lsr #12
   2e3f8:	blmi	1818d08 <__read_chk@plt+0x18117dc>
   2e3fc:	orreq	lr, r4, r2, lsl #22
   2e400:	addeq	lr, r5, r2, lsl #22
   2e404:	stcne	12, cr1, [sl], #944	; 0x3b0
   2e408:			; <UNDEFINED> instruction: 0xf840447b
   2e40c:			; <UNDEFINED> instruction: 0xf8413ce4
   2e410:	cdpls	12, 0, cr6, cr5, cr4, {7}
   2e414:	cmnlt	r6, r3, lsl r6
   2e418:	ldmdbmi	r8, {r1, r6, r8, r9, fp, sp, pc}^
   2e41c:	addeq	lr, r4, r3, lsl #22
   2e420:	streq	lr, [r2, #2819]	; 0xb03
   2e424:	ldcne	12, cr1, [r3], {212}	; 0xd4
   2e428:			; <UNDEFINED> instruction: 0xf8454479
   2e42c:			; <UNDEFINED> instruction: 0xf8401ce4
   2e430:	ldrmi	r6, [sl], -r4, ror #25
   2e434:	svceq	0x0000f1bb
   2e438:	bge	10e2470 <__read_chk@plt+0x10daf44>
   2e43c:	bl	c0984 <__read_chk@plt+0xb9458>
   2e440:	bl	ae658 <__read_chk@plt+0xa712c>
   2e444:	cfldr64ne	mvdx0, [ip], {131}	; 0x83
   2e448:	ldrbtmi	r1, [r9], #-3226	; 0xfffff366
   2e44c:	stclne	8, cr15, [r4], #276	; 0x114
   2e450:	stcllt	8, cr15, [r4], #256	; 0x100
   2e454:			; <UNDEFINED> instruction: 0xf1b94613
   2e458:	andle	r0, ip, r0, lsl #30
   2e45c:	stmdbmi	r9, {r1, r6, r8, r9, fp, sp, pc}^
   2e460:	addeq	lr, r4, r3, lsl #22
   2e464:	streq	lr, [r2, #2819]	; 0xb03
   2e468:	ldcne	12, cr1, [r3], {212}	; 0xd4
   2e46c:			; <UNDEFINED> instruction: 0xf8454479
   2e470:			; <UNDEFINED> instruction: 0xf8401ce4
   2e474:	svccs	0x00009ce4
   2e478:	bge	10e2608 <__read_chk@plt+0x10db0dc>
   2e47c:	bl	bfdc8 <__read_chk@plt+0xb889c>
   2e480:	bl	af294 <__read_chk@plt+0xa7d68>
   2e484:	strbmi	r0, [r0], -r4, lsl #9
   2e488:			; <UNDEFINED> instruction: 0xf843aa09
   2e48c:	movwcs	r7, #3300	; 0xce4
   2e490:	stclcc	8, cr15, [r4], #272	; 0x110
   2e494:			; <UNDEFINED> instruction: 0xf8b4f004
   2e498:	blmi	b80d8c <__read_chk@plt+0xb79860>
   2e49c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e4a0:	blls	1088510 <__read_chk@plt+0x1080fe4>
   2e4a4:	cmple	r1, sl, asr r0
   2e4a8:	pop	{r0, r1, r6, ip, sp, pc}
   2e4ac:	ldrbeq	r8, [fp], #-4080	; 0xfffff010
   2e4b0:			; <UNDEFINED> instruction: 0x460dbf5c
   2e4b4:			; <UNDEFINED> instruction: 0xf57f4621
   2e4b8:	stclge	15, cr10, [r2, #-400]	; 0xfffffe70
   2e4bc:	bl	181190 <__read_chk@plt+0x179c64>
   2e4c0:	cfstrdne	mvd0, [sp], {132}	; 0x84
   2e4c4:			; <UNDEFINED> instruction: 0xf844447b
   2e4c8:	ldrb	r3, [sl, -r4, ror #25]
   2e4cc:	movwls	sl, #3633	; 0xe31
   2e4d0:	andscs	r4, lr, #48128	; 0xbc00
   2e4d4:	ldrtmi	r2, [r0], -r1, lsl #2
   2e4d8:			; <UNDEFINED> instruction: 0xf7d8447b
   2e4dc:	blge	10ea234 <__read_chk@plt+0x10e2d08>
   2e4e0:	orreq	lr, r4, r3, lsl #22
   2e4e4:	bl	100d98 <__read_chk@plt+0xf986c>
   2e4e8:	stclne	3, cr0, [ip], #532	; 0x214
   2e4ec:	strcc	r4, [r2, #-1146]	; 0xfffffb86
   2e4f0:	stclcs	8, cr15, [r4], #268	; 0x10c
   2e4f4:	stclvs	8, cr15, [r4], #260	; 0x104
   2e4f8:	ldmdbge	r9!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2e4fc:	blmi	9d3104 <__read_chk@plt+0x9cbbd8>
   2e500:			; <UNDEFINED> instruction: 0x4608221e
   2e504:	ldrbtmi	r9, [fp], #-263	; 0xfffffef9
   2e508:			; <UNDEFINED> instruction: 0xf7d82101
   2e50c:	blge	10ea204 <__read_chk@plt+0x10e2cd8>
   2e510:	streq	lr, [r4], #2819	; 0xb03
   2e514:	bl	100da0 <__read_chk@plt+0xf9874>
   2e518:	stcne	3, cr0, [r9], #532	; 0x214
   2e51c:			; <UNDEFINED> instruction: 0xf843447a
   2e520:	blls	1f98b8 <__read_chk@plt+0x1f238c>
   2e524:	stclcc	8, cr15, [r4], #272	; 0x110
   2e528:	cmnlt	r3, r6, lsl #22
   2e52c:	blmi	758e3c <__read_chk@plt+0x751910>
   2e530:	orreq	lr, r1, r2, lsl #22
   2e534:	ldrbtmi	r1, [fp], #-3372	; 0xfffff2d4
   2e538:			; <UNDEFINED> instruction: 0xf8413503
   2e53c:	ldr	r3, [r5, -r4, ror #25]!
   2e540:	ldrbtmi	r4, [pc], #-3864	; 2e548 <__read_chk@plt+0x2701c>
   2e544:	stclne	7, cr14, [ip], #612	; 0x264
   2e548:	str	r4, [pc, -sp, lsl #12]!
   2e54c:	b	10ec4b4 <__read_chk@plt+0x10e4f88>
   2e550:	andeq	r0, r0, r0, asr r7
   2e554:	andeq	r8, r3, r4, lsl r5
   2e558:	strdeq	r8, [r3], -r4
   2e55c:	andeq	r2, r2, lr, lsr #14
   2e560:	andeq	r0, r0, r8, ror r7
   2e564:	andeq	r2, r2, ip, lsl r7
   2e568:	andeq	r2, r2, r6, lsl r7
   2e56c:	andeq	r2, r2, r4, lsl r7
   2e570:	andeq	r2, r2, ip, lsl r7
   2e574:	andeq	r2, r2, r2, lsl #14
   2e578:	andeq	r2, r2, ip, ror #13
   2e57c:	ldrdeq	r2, [r2], -r4
   2e580:			; <UNDEFINED> instruction: 0x000226ba
   2e584:	andeq	r2, r2, r4, lsr #13
   2e588:	andeq	r8, r3, r4, lsr #7
   2e58c:	ldrdeq	r2, [r2], -r8
   2e590:	andeq	r7, r1, r4, asr #13
   2e594:	andeq	r2, r2, r0, lsl #12
   2e598:	muleq	r2, sl, r6
   2e59c:	muleq	r2, ip, r5
   2e5a0:	andeq	r2, r2, lr, lsl #11
   2e5a4:	andeq	r2, r2, r6, asr #10
   2e5a8:	mvnsmi	lr, #737280	; 0xb4000
   2e5ac:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
   2e5b0:	stmdavc	r4, {r2, r6, ip, lr, pc}
   2e5b4:	stccs	6, cr4, [r0], {6}
   2e5b8:			; <UNDEFINED> instruction: 0xf8dfd040
   2e5bc:			; <UNDEFINED> instruction: 0x4607809c
   2e5c0:	strcs	r4, [r0, #-1569]	; 0xfffff9df
   2e5c4:	strd	r4, [r3], -r8
   2e5c8:	svcne	0x0001f817
   2e5cc:	cmplt	r9, r1, lsl #10
   2e5d0:			; <UNDEFINED> instruction: 0xf7d84640
   2e5d4:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2e5d8:			; <UNDEFINED> instruction: 0xf817d1f6
   2e5dc:	strcc	r1, [r3, #-3841]	; 0xfffff0ff
   2e5e0:	mvnsle	r2, r0, lsl #18
   2e5e4:			; <UNDEFINED> instruction: 0xf7d81c68
   2e5e8:	strmi	lr, [r0], lr, lsl #25
   2e5ec:	svcmi	0x001bb358
   2e5f0:			; <UNDEFINED> instruction: 0xf8df4605
   2e5f4:	ldrbtmi	r9, [pc], #-108	; 2e5fc <__read_chk@plt+0x270d0>
   2e5f8:	strd	r4, [r5], -r9
   2e5fc:	blmi	ac610 <__read_chk@plt+0xa50e4>
   2e600:			; <UNDEFINED> instruction: 0xf816461d
   2e604:	orrslt	r4, ip, r1, lsl #30
   2e608:	ldrtmi	r4, [r8], -r1, lsr #12
   2e60c:	svc	0x0052f7d8
   2e610:	stmdacs	r0, {r0, r1, r3, r5, r9, sl, lr}
   2e614:			; <UNDEFINED> instruction: 0x4628d1f2
   2e618:	strbmi	r9, [fp], -r0, lsl #8
   2e61c:	rscscc	pc, pc, #79	; 0x4f
   2e620:	strcc	r2, [r3, #-257]	; 0xfffffeff
   2e624:	mcr	7, 5, pc, cr14, cr8, {6}	; <UNPREDICTABLE>
   2e628:	svcmi	0x0001f816
   2e62c:	mvnle	r2, r0, lsl #24
   2e630:	strbmi	r2, [r0], -r0, lsl #6
   2e634:	andlt	r7, r3, fp, lsr #32
   2e638:	mvnshi	lr, #12386304	; 0xbd0000
   2e63c:			; <UNDEFINED> instruction: 0xf7d82001
   2e640:	strmi	lr, [r5], -r2, ror #24
   2e644:			; <UNDEFINED> instruction: 0xf04fb928
   2e648:	strbmi	r0, [r0], -r0, lsl #16
   2e64c:	pop	{r0, r1, ip, sp, pc}
   2e650:			; <UNDEFINED> instruction: 0x46a883f0
   2e654:	svclt	0x0000e7ec
   2e658:	andeq	r2, r2, r4, asr r5
   2e65c:	andeq	r2, r2, r2, lsr #10
   2e660:	strdeq	lr, [r1], -ip
   2e664:	mvnsmi	lr, #737280	; 0xb4000
   2e668:	ldcmi	6, cr4, [r6, #-560]!	; 0xfffffdd0
   2e66c:			; <UNDEFINED> instruction: 0xf8df4606
   2e670:			; <UNDEFINED> instruction: 0x4617e0d8
   2e674:	cfldrsmi	mvf4, [r5], #-500	; 0xfffffe0c
   2e678:			; <UNDEFINED> instruction: 0xb09144fe
   2e67c:			; <UNDEFINED> instruction: 0xf10dcd0f
   2e680:			; <UNDEFINED> instruction: 0xf85e0910
   2e684:			; <UNDEFINED> instruction: 0xf04f4004
   2e688:	stmdavs	r4!, {fp}
   2e68c:			; <UNDEFINED> instruction: 0xf04f940f
   2e690:	strbmi	r0, [ip], -r0, lsl #8
   2e694:	cfstrsgt	mvf12, [pc, #-60]	; 2e660 <__read_chk@plt+0x27134>
   2e698:	andhi	pc, r0, r6, asr #17
   2e69c:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   2e6a0:	strgt	r0, [r3], #-7
   2e6a4:	eorvc	r4, r2, r0, ror #12
   2e6a8:			; <UNDEFINED> instruction: 0xff7ef7ff
   2e6ac:	strmi	fp, [r4], -r0, asr #6
   2e6b0:			; <UNDEFINED> instruction: 0xf7ff4638
   2e6b4:			; <UNDEFINED> instruction: 0x4605ff79
   2e6b8:	bmi	99b460 <__read_chk@plt+0x993f34>
   2e6bc:	strtmi	r4, [r1], -fp, asr #12
   2e6c0:	andhi	pc, r8, sp, asr #17
   2e6c4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2e6c8:	bmi	8b66d0 <__read_chk@plt+0x8af1a4>
   2e6cc:	ldrbtmi	r4, [sl], #-2082	; 0xfffff7de
   2e6d0:			; <UNDEFINED> instruction: 0xf0054478
   2e6d4:	eorsvs	pc, r0, r7, ror #18
   2e6d8:			; <UNDEFINED> instruction: 0x2600b350
   2e6dc:			; <UNDEFINED> instruction: 0xf7d84620
   2e6e0:	strtmi	lr, [r8], -r4, ror #25
   2e6e4:	stcl	7, cr15, [r0], #864	; 0x360
   2e6e8:	blmi	640f60 <__read_chk@plt+0x639a34>
   2e6ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e6f0:	blls	408760 <__read_chk@plt+0x401234>
   2e6f4:	qsuble	r4, sl, r3
   2e6f8:	andslt	r4, r1, r0, lsr r6
   2e6fc:	mvnshi	lr, #12386304	; 0xbd0000
   2e700:	stc	7, cr15, [r4, #864]	; 0x360
   2e704:			; <UNDEFINED> instruction: 0xf7d76800
   2e708:			; <UNDEFINED> instruction: 0x4606ef3a
   2e70c:	rscle	r2, fp, r0, lsl #16
   2e710:	strcs	pc, [r0], -r0, asr #13
   2e714:			; <UNDEFINED> instruction: 0xf7d8e7e8
   2e718:	stmdavs	r0, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
   2e71c:	svc	0x002ef7d7
   2e720:	tstlt	r8, r6, lsl #12
   2e724:	strcs	pc, [r0], -r0, asr #13
   2e728:			; <UNDEFINED> instruction: 0xf7d84620
   2e72c:			; <UNDEFINED> instruction: 0xe7dbecbe
   2e730:	stmdb	r4, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e734:	sbcsle	r2, r0, r0, lsl #16
   2e738:			; <UNDEFINED> instruction: 0xf040b280
   2e73c:	strb	r6, [sp, r0, lsr #12]
   2e740:	stmdb	r8, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2e744:	andeq	r2, r2, r4, lsl #10
   2e748:	andeq	r8, r3, r8, asr #3
   2e74c:	andeq	r0, r0, r0, asr r7
   2e750:	andeq	r2, r2, ip, lsr #9
   2e754:	andeq	r2, r2, r6, lsr #9
   2e758:	muleq	r2, r4, r4
   2e75c:	andeq	r8, r3, r4, asr r1
   2e760:			; <UNDEFINED> instruction: 0x460db5f0
   2e764:	addlt	r4, r3, r3, lsl r9
   2e768:	ldrbtmi	r4, [r9], #-2835	; 0xfffff4ed
   2e76c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   2e770:			; <UNDEFINED> instruction: 0xf04f9301
   2e774:	biclt	r0, sl, r0, lsl #6
   2e778:	ldrmi	r4, [r4], -r6, lsl #12
   2e77c:	and	r4, r3, pc, ror #12
   2e780:	bne	fe954f88 <__read_chk@plt+0xfe94da5c>
   2e784:	andsle	r4, r1, r5, lsl r4
   2e788:			; <UNDEFINED> instruction: 0x4622463b
   2e78c:	ldrtmi	r4, [r0], -r9, lsr #12
   2e790:	ldcl	7, cr15, [r2, #-860]!	; 0xfffffca4
   2e794:	rscsle	r2, r3, r0, lsl #16
   2e798:	blmi	200fc0 <__read_chk@plt+0x1f9a94>
   2e79c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e7a0:	blls	88810 <__read_chk@plt+0x812e4>
   2e7a4:	qaddle	r4, sl, r3
   2e7a8:	ldcllt	0, cr11, [r0, #12]!
   2e7ac:	ldrb	r2, [r3, r0]!
   2e7b0:	ldmdb	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2e7b4:	ldrdeq	r8, [r3], -r6
   2e7b8:	andeq	r0, r0, r0, asr r7
   2e7bc:	andeq	r8, r3, r4, lsr #1
   2e7c0:	ldrbmi	lr, [r0, sp, lsr #18]!
   2e7c4:	stclmi	0, cr11, [fp, #-560]	; 0xfffffdd0
   2e7c8:	svcmi	0x004b2400
   2e7cc:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
   2e7d0:			; <UNDEFINED> instruction: 0xf8dd930b
   2e7d4:	pkhtbmi	sl, r0, r0, asr #32
   2e7d8:	andls	pc, r7, r5, asr r8	; <UNPREDICTABLE>
   2e7dc:	strls	r4, [r7], -r9, lsr #12
   2e7e0:	movwls	r4, #5653	; 0x1615
   2e7e4:			; <UNDEFINED> instruction: 0xf8d94622
   2e7e8:	qaddcs	r3, r0, r1
   2e7ec:			; <UNDEFINED> instruction: 0xf8cd9500
   2e7f0:	stmib	sp, {r5, sp, pc}^
   2e7f4:	stmib	sp, {r0, r2, sl, lr}^
   2e7f8:	strls	r4, [r2], #-1027	; 0xfffffbfd
   2e7fc:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   2e800:	ldmdblt	r0, {r0, r1, r2, r9, sl, lr}^
   2e804:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2e808:			; <UNDEFINED> instruction: 0xf8d9b11b
   2e80c:	blcs	3a954 <__read_chk@plt+0x33428>
   2e810:			; <UNDEFINED> instruction: 0x4638d052
   2e814:	pop	{r2, r3, ip, sp, pc}
   2e818:			; <UNDEFINED> instruction: 0xf8d987f0
   2e81c:	tstlt	fp, r0, asr r0
   2e820:	ldrsbcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2e824:	mvnsle	r2, r0, lsl #22
   2e828:	ldrdcc	pc, [r0], -r9
   2e82c:	strble	r0, [r9], #-1179	; 0xfffffb65
   2e830:			; <UNDEFINED> instruction: 0xf7dd4640
   2e834:			; <UNDEFINED> instruction: 0xf8d9fef9
   2e838:			; <UNDEFINED> instruction: 0x46045074
   2e83c:	movwcs	fp, #2536	; 0x9e8
   2e840:	strbmi	r2, [r0], -r0, lsl #8
   2e844:			; <UNDEFINED> instruction: 0x4619461a
   2e848:	rscle	r2, r2, r0, lsl #26
   2e84c:	bvs	228f88 <__read_chk@plt+0x221a5c>
   2e850:	strmi	lr, [r5], #-2509	; 0xfffff633
   2e854:	strmi	lr, [r3], #-2509	; 0xfffff633
   2e858:	stmiavs	pc!, {r1, sl, ip, pc}	; <UNPREDICTABLE>
   2e85c:	stmdavs	pc!, {r0, r8, r9, sl, ip, pc}^	; <UNPREDICTABLE>
   2e860:			; <UNDEFINED> instruction: 0xf7ff9700
   2e864:			; <UNDEFINED> instruction: 0x4607fd59
   2e868:	stmdavs	sp!, {r3, r8, r9, ip, sp, pc}
   2e86c:	strbmi	r2, [r0], -r0, lsl #6
   2e870:			; <UNDEFINED> instruction: 0x4619461a
   2e874:	mvnle	r2, r0, lsl #26
   2e878:	strcs	lr, [r0, #-1995]	; 0xfffff835
   2e87c:	stmdavs	r4!, {r1, sp, lr, pc}
   2e880:	eorsle	r2, r4, r0, lsl #24
   2e884:	eorge	pc, r0, sp, asr #17
   2e888:	strls	r2, [r7], -r0, lsl #6
   2e88c:	strls	r4, [r6, #-1562]	; 0xfffff9e6
   2e890:	strls	r4, [r5, #-1561]	; 0xfffff9e7
   2e894:	stmib	sp, {r6, r9, sl, lr}^
   2e898:	strls	r5, [r2, #-1283]	; 0xfffffafd
   2e89c:	strls	r6, [r1, -r7, lsr #17]
   2e8a0:	strls	r6, [r0, -r7, ror #16]
   2e8a4:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
   2e8a8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2e8ac:	strcs	sp, [r0, -r7, ror #3]
   2e8b0:	andlt	r4, ip, r8, lsr r6
   2e8b4:			; <UNDEFINED> instruction: 0x87f0e8bd
   2e8b8:	stmdbls	fp, {r0, r2, r3, r6, r8, ip, sp, pc}
   2e8bc:			; <UNDEFINED> instruction: 0xf7ff4628
   2e8c0:			; <UNDEFINED> instruction: 0xe7a6fcb9
   2e8c4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   2e8c8:	ldc2	0, cr15, [r8, #-32]!	; 0xffffffe0
   2e8cc:	mcrcs	7, 0, lr, cr0, cr0, {5}
   2e8d0:	stmdbge	fp, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   2e8d4:			; <UNDEFINED> instruction: 0xf7e74630
   2e8d8:	strmi	pc, [r4], -r3, ror #19
   2e8dc:	addsle	r2, r8, r0, lsl #16
   2e8e0:			; <UNDEFINED> instruction: 0xf7ff990b
   2e8e4:	strtmi	pc, [r0], -r7, lsr #25
   2e8e8:	bl	ff7ec850 <__read_chk@plt+0xff7e5324>
   2e8ec:			; <UNDEFINED> instruction: 0xf8d9e791
   2e8f0:			; <UNDEFINED> instruction: 0xe7a45074
   2e8f4:	andeq	r8, r3, r2, ror r0
   2e8f8:	andeq	r0, r0, r8, ror r7
   2e8fc:	ldrdeq	r2, [r2], -lr
   2e900:	svcmi	0x00f0e92d
   2e904:			; <UNDEFINED> instruction: 0xf04fb08d
   2e908:			; <UNDEFINED> instruction: 0xf8c30a00
   2e90c:	ldrmi	sl, [sp], -r0
   2e910:			; <UNDEFINED> instruction: 0x46064690
   2e914:			; <UNDEFINED> instruction: 0xf7dd910b
   2e918:			; <UNDEFINED> instruction: 0xf8dffe87
   2e91c:	bmi	cd2c44 <__read_chk@plt+0xccb718>
   2e920:			; <UNDEFINED> instruction: 0x464b44f9
   2e924:	andls	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   2e928:			; <UNDEFINED> instruction: 0xf6c02373
   2e92c:			; <UNDEFINED> instruction: 0xf8d92300
   2e930:	bllt	1a5ab08 <__read_chk@plt+0x1a535dc>
   2e934:	ldrsbtge	pc, [r4], pc	; <UNPREDICTABLE>
   2e938:	strcs	r2, [r0], #-512	; 0xfffffe00
   2e93c:	ldrbtmi	r4, [sl], #1584	; 0x630
   2e940:			; <UNDEFINED> instruction: 0xf1bb4611
   2e944:	andsle	r0, pc, r0, lsl #30
   2e948:	stmib	sp, {r0, r1, r3, r8, r9, fp, ip, pc}^
   2e94c:	stmib	sp, {r0, r1, r2, r8, sl, lr}^
   2e950:	movwls	sl, #18437	; 0x4805
   2e954:			; <UNDEFINED> instruction: 0x7010f8db
   2e958:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2e95c:			; <UNDEFINED> instruction: 0xf8db9703
   2e960:	strls	r7, [r2, -ip]
   2e964:	ldrdvc	pc, [r8], -fp
   2e968:			; <UNDEFINED> instruction: 0xf8db9701
   2e96c:	strls	r7, [r0, -r4]
   2e970:	ldc2l	7, cr15, [r2], {255}	; 0xff
   2e974:	cmnlt	r8, #3145728	; 0x300000
   2e978:	ldrdlt	pc, [r0], -fp
   2e97c:	ldrtmi	r2, [r0], -r0, lsl #4
   2e980:			; <UNDEFINED> instruction: 0xf1bb4611
   2e984:	bicsle	r0, pc, r0, lsl #30
   2e988:	andlt	r4, sp, r8, lsl r6
   2e98c:	svchi	0x00f0e8bd
   2e990:	ldrsblt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2e994:	ldrbtmi	r4, [fp], #1540	; 0x604
   2e998:	stmdavs	r4!, {r0, sp, lr, pc}
   2e99c:	blls	31b194 <__read_chk@plt+0x313c68>
   2e9a0:	strls	r2, [r8, #-512]	; 0xfffffe00
   2e9a4:			; <UNDEFINED> instruction: 0xf8cd4611
   2e9a8:			; <UNDEFINED> instruction: 0x4630a01c
   2e9ac:	andshi	pc, r8, sp, asr #17
   2e9b0:	andslt	pc, r4, sp, asr #17
   2e9b4:	stmdbvs	r7!, {r2, r8, r9, ip, pc}
   2e9b8:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2e9bc:	stmiavs	r7!, {r0, r1, r8, r9, sl, ip, pc}^
   2e9c0:	stmiavs	r7!, {r1, r8, r9, sl, ip, pc}
   2e9c4:	stmdavs	r7!, {r0, r8, r9, sl, ip, pc}^
   2e9c8:			; <UNDEFINED> instruction: 0xf7ff9700
   2e9cc:	strmi	pc, [r3], -r5, lsr #25
   2e9d0:	mvnle	r2, r0, lsl #16
   2e9d4:	ldrmi	r2, [r8], -r0, lsl #6
   2e9d8:	pop	{r0, r2, r3, ip, sp, pc}
   2e9dc:			; <UNDEFINED> instruction: 0xf8d98ff0
   2e9e0:			; <UNDEFINED> instruction: 0xe7a7b074
   2e9e4:	andeq	r7, r3, r0, lsr #30
   2e9e8:	andeq	r0, r0, r8, ror r7
   2e9ec:	andeq	r2, r2, sl, lsr #5
   2e9f0:	andeq	r2, r2, r2, asr r2
   2e9f4:	blmi	1241318 <__read_chk@plt+0x1239dec>
   2e9f8:	push	{r1, r3, r4, r5, r6, sl, lr}
   2e9fc:			; <UNDEFINED> instruction: 0xb09041f0
   2ea00:			; <UNDEFINED> instruction: 0x460758d3
   2ea04:	ldmdavs	fp, {r2, fp, ip, sp, lr}
   2ea08:			; <UNDEFINED> instruction: 0xf04f930f
   2ea0c:			; <UNDEFINED> instruction: 0xf1a40300
   2ea10:	blcs	66f6a4 <__read_chk@plt+0x668178>
   2ea14:	ldm	pc, {r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2ea18:	svceq	0x0062f003
   2ea1c:	svceq	0x000f0f0f
   2ea20:	svceq	0x000f0d0f
   2ea24:	svceq	0x004d0f0f
   2ea28:	svceq	0x000f0f0f
   2ea2c:	svceq	0x000f0f0f
   2ea30:	stmdacs	pc, {r0, r1, r2, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
   2ea34:	strcc	r7, [r1, -r4, asr #16]
   2ea38:			; <UNDEFINED> instruction: 0xf10d4e38
   2ea3c:	ldrbtmi	r0, [lr], #-2072	; 0xfffff7e8
   2ea40:	cfmadd32gt	mvax2, mvfx4, mvfx15, mvfx5
   2ea44:	cfsh32gt	mvfx12, mvfx15, #15
   2ea48:	strgt	r6, [pc, #-2102]	; 2e21a <__read_chk@plt+0x26cee>
   2ea4c:	stccs	0, cr6, [r0], {46}	; 0x2e
   2ea50:	bmi	d22f74 <__read_chk@plt+0xd1ba48>
   2ea54:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   2ea58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ea5c:	subsmi	r9, sl, pc, lsl #22
   2ea60:			; <UNDEFINED> instruction: 0x4620d156
   2ea64:	pop	{r4, ip, sp, pc}
   2ea68:	stfnep	f0, [r1], {240}	; 0xf0
   2ea6c:	strcs	r9, [r0, #-261]	; 0xfffffefb
   2ea70:			; <UNDEFINED> instruction: 0xf7d84608
   2ea74:	andscc	lr, r1, lr, asr #20
   2ea78:	bl	186c9dc <__read_chk@plt+0x18654b0>
   2ea7c:	stmdbls	r5, {r0, r3, r5, r8, r9, fp, lr}
   2ea80:			; <UNDEFINED> instruction: 0x4604447b
   2ea84:	strpl	lr, [r0, #-2496]	; 0xfffff640
   2ea88:	ldmhi	fp, {r3, r4, fp, sp, lr}
   2ea8c:			; <UNDEFINED> instruction: 0xf10460a0
   2ea90:			; <UNDEFINED> instruction: 0x81a3000d
   2ea94:	mcrr	7, 13, pc, r0, cr7	; <UNPREDICTABLE>
   2ea98:	stccc	8, cr15, [r1], {16}
   2ea9c:	svclt	0x00082b3e
   2eaa0:	stcpl	8, cr15, [r1], {-0}
   2eaa4:	blcs	4d338 <__read_chk@plt+0x45e0c>
   2eaa8:			; <UNDEFINED> instruction: 0x4620d1d3
   2eaac:			; <UNDEFINED> instruction: 0xf7d8461c
   2eab0:			; <UNDEFINED> instruction: 0xe7ceeafc
   2eab4:	stccs	8, cr7, [r0], {68}	; 0x44
   2eab8:	mcrrne	0, 12, sp, r1, cr11
   2eabc:	strmi	r9, [r8], -r5, lsl #2
   2eac0:	b	9eca28 <__read_chk@plt+0x9e54fc>
   2eac4:			; <UNDEFINED> instruction: 0xf7d7300c
   2eac8:	andcs	lr, r0, #59392	; 0xe800
   2eacc:	stmdbls	r5, {r0, r8, r9, sp}
   2ead0:	andvs	r4, r2, r4, lsl #12
   2ead4:	andcc	r6, r8, r3, rrx
   2ead8:	mrc	7, 3, APSR_nzcv, cr6, cr7, {6}
   2eadc:	strcs	lr, [r0], #-1977	; 0xfffff847
   2eae0:			; <UNDEFINED> instruction: 0x4638e7b7
   2eae4:	b	56ca4c <__read_chk@plt+0x565520>
   2eae8:	subeq	lr, r0, r0, lsl #22
   2eaec:			; <UNDEFINED> instruction: 0xf7d7302f
   2eaf0:	tstcs	r0, r6, lsr #22
   2eaf4:			; <UNDEFINED> instruction: 0xf04f4643
   2eaf8:			; <UNDEFINED> instruction: 0x460432ff
   2eafc:	eorvs	r3, r1, r8
   2eb00:	tstcs	r1, r1, rrx
   2eb04:	strvc	lr, [r1, -sp, asr #19]
   2eb08:			; <UNDEFINED> instruction: 0xf7d89700
   2eb0c:			; <UNDEFINED> instruction: 0xe7a0ec3c
   2eb10:	svc	0x0060f7d7
   2eb14:	andeq	r7, r3, r8, asr #28
   2eb18:	andeq	r0, r0, r0, asr r7
   2eb1c:	andeq	r2, r2, r2, asr #3
   2eb20:	andeq	r7, r3, sl, ror #27
   2eb24:	andeq	r2, r2, r8, ror r1
   2eb28:	svcmi	0x00f0e92d
   2eb2c:	strmi	fp, [sp], -sp, lsl #1
   2eb30:	tstcs	r0, r6, lsl #12
   2eb34:	ldrmi	r2, [r8], r1
   2eb38:			; <UNDEFINED> instruction: 0xf7d7920b
   2eb3c:			; <UNDEFINED> instruction: 0xf8dfeda0
   2eb40:	ldrbtmi	r9, [r9], #272	; 0x110
   2eb44:	stmdacs	r0, {r3, r5, sp, lr}
   2eb48:			; <UNDEFINED> instruction: 0x4630d076
   2eb4c:	stc2l	7, cr15, [ip, #-884]!	; 0xfffffc8c
   2eb50:			; <UNDEFINED> instruction: 0xf8594b40
   2eb54:			; <UNDEFINED> instruction: 0xf8d99003
   2eb58:			; <UNDEFINED> instruction: 0x4604a074
   2eb5c:	teqle	ip, r0, lsl #16
   2eb60:	ldrdgt	pc, [r0], -r5
   2eb64:			; <UNDEFINED> instruction: 0xf6c02373
   2eb68:	ldcmi	3, cr2, [fp], #-0
   2eb6c:	bleq	6acb0 <__read_chk@plt+0x63784>
   2eb70:	tstcs	r0, r1, lsl #4
   2eb74:			; <UNDEFINED> instruction: 0x4630447c
   2eb78:	svceq	0x0000f1ba
   2eb7c:	blls	322c0c <__read_chk@plt+0x31b6e0>
   2eb80:			; <UNDEFINED> instruction: 0xbc07e9cd
   2eb84:	stmdami	r5, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   2eb88:			; <UNDEFINED> instruction: 0xf8da9304
   2eb8c:			; <UNDEFINED> instruction: 0xf8d97010
   2eb90:	smlsdls	r3, r0, r0, r3
   2eb94:	ldrdvc	pc, [ip], -sl
   2eb98:			; <UNDEFINED> instruction: 0xf8da9702
   2eb9c:	strls	r7, [r1, -r8]
   2eba0:	ldrdvc	pc, [r4], -sl
   2eba4:			; <UNDEFINED> instruction: 0xf7ff9700
   2eba8:			; <UNDEFINED> instruction: 0x4603fbb7
   2ebac:	eorsle	r2, r9, r0, lsl #16
   2ebb0:	ldrdge	pc, [r0], -sl
   2ebb4:			; <UNDEFINED> instruction: 0xf8d52201
   2ebb8:	mrscs	ip, (UNDEF: 0)
   2ebbc:			; <UNDEFINED> instruction: 0xf1ba4630
   2ebc0:	bicsle	r0, ip, r0, lsl #30
   2ebc4:	movwls	r4, #46688	; 0xb660
   2ebc8:	b	1becb30 <__read_chk@plt+0x1be5604>
   2ebcc:			; <UNDEFINED> instruction: 0xf8c59b0b
   2ebd0:	ldrmi	sl, [r8], -r0
   2ebd4:	pop	{r0, r2, r3, ip, sp, pc}
   2ebd8:			; <UNDEFINED> instruction: 0xf8df8ff0
   2ebdc:			; <UNDEFINED> instruction: 0xf04fa080
   2ebe0:	stmdavs	fp!, {r8, r9, fp}
   2ebe4:	strd	r4, [r2], -sl
   2ebe8:	movwlt	r6, #18468	; 0x4824
   2ebec:	movwls	r6, #34859	; 0x882b
   2ebf0:	blls	2f73fc <__read_chk@plt+0x2efed0>
   2ebf4:			; <UNDEFINED> instruction: 0xf8cd2100
   2ebf8:			; <UNDEFINED> instruction: 0x4630b01c
   2ebfc:	andshi	pc, r8, sp, asr #17
   2ec00:	andsge	pc, r4, sp, asr #17
   2ec04:	stmdbvs	r7!, {r2, r8, r9, ip, pc}
   2ec08:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2ec0c:	stmiavs	r7!, {r0, r1, r8, r9, sl, ip, pc}^
   2ec10:	stmiavs	r7!, {r1, r8, r9, sl, ip, pc}
   2ec14:	stmdavs	r7!, {r0, r8, r9, sl, ip, pc}^
   2ec18:			; <UNDEFINED> instruction: 0xf7ff9700
   2ec1c:			; <UNDEFINED> instruction: 0x4603fb7d
   2ec20:	mvnle	r2, r0, lsl #16
   2ec24:	ldrmi	r2, [r8], -r0, lsl #6
   2ec28:	pop	{r0, r2, r3, ip, sp, pc}
   2ec2c:			; <UNDEFINED> instruction: 0xf8d98ff0
   2ec30:			; <UNDEFINED> instruction: 0xf8d5a074
   2ec34:	ldr	ip, [r8, r0]
   2ec38:	b	ffa6cba0 <__read_chk@plt+0xffa65674>
   2ec3c:			; <UNDEFINED> instruction: 0xf7d76800
   2ec40:	stmdacs	r0, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
   2ec44:	addlt	sp, r3, #238	; 0xee
   2ec48:	nopvs	{67}	; 0x43
   2ec4c:	svclt	0x0000e7eb
   2ec50:	strdeq	r7, [r3], -lr
   2ec54:	andeq	r0, r0, r8, ror r7
   2ec58:	andeq	r2, r2, r4, ror r0
   2ec5c:	andeq	r2, r2, r4
   2ec60:	svcmi	0x00f0e92d
   2ec64:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   2ec68:	svcmi	0x00ce8b02
   2ec6c:	ldrbtmi	r4, [pc], #-3278	; 2ec74 <__read_chk@plt+0x27748>
   2ec70:	sbclt	r4, sp, lr, asr #27
   2ec74:	tstls	r6, ip, ror r4
   2ec78:	ldmdapl	r9!, {r0, r2, r3, r6, r7, r8, fp, lr}^
   2ec7c:	cmpls	fp, r9, lsl #16
   2ec80:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   2ec84:	eorsvs	r2, r1, r0, lsl #2
   2ec88:	stmdbpl	r6!, {r0, r5, r9, sl, lr}^
   2ec8c:	andls	r4, r7, ip, lsl r6
   2ec90:	ldcvs	6, cr4, [r3, #-84]!	; 0xffffffac
   2ec94:	teqlt	r3, r4, lsl #6
   2ec98:			; <UNDEFINED> instruction: 0xf7d84618
   2ec9c:	ldrdls	lr, [r4], -r2
   2eca0:			; <UNDEFINED> instruction: 0xf0002800
   2eca4:	stfcsd	f0, [r0], {78}	; 0x4e
   2eca8:	mrshi	pc, (UNDEF: 71)	; <UNPREDICTABLE>
   2ecac:	movwls	r6, #14435	; 0x3863
   2ecb0:			; <UNDEFINED> instruction: 0x4618b133
   2ecb4:	b	ff16cc1c <__read_chk@plt+0xff1656f0>
   2ecb8:	stmdacs	r0, {r0, r1, ip, pc}
   2ecbc:	msrhi	SPSR_xc, r0
   2ecc0:			; <UNDEFINED> instruction: 0xf8d468e3
   2ecc4:	movwls	r9, #8200	; 0x2008
   2ecc8:			; <UNDEFINED> instruction: 0x4618b133
   2eccc:	b	fee6cc34 <__read_chk@plt+0xfee65708>
   2ecd0:	stmdacs	r0, {r1, ip, pc}
   2ecd4:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
   2ecd8:	movwls	r6, #6435	; 0x1923
   2ecdc:			; <UNDEFINED> instruction: 0xf0002b00
   2ece0:	ldrmi	r8, [r8], -r1, asr #1
   2ece4:	b	feb6cc4c <__read_chk@plt+0xfeb65720>
   2ece8:	stmdacs	r0, {r0, ip, pc}
   2ecec:	teqhi	r5, r0	; <UNPREDICTABLE>
   2ecf0:	ldrmi	r6, [fp], r3, ror #18
   2ecf4:			; <UNDEFINED> instruction: 0xf0002b00
   2ecf8:	stmdbls	r1, {r2, r4, r8, pc}
   2ecfc:	blmi	feb99d28 <__read_chk@plt+0xfeb927fc>
   2ed00:	andcs	r2, r2, #786432	; 0xc0000
   2ed04:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2ed08:	ldmdavs	r3!, {r8, ip, sp}
   2ed0c:			; <UNDEFINED> instruction: 0xf1400498
   2ed10:	blmi	fea8efe8 <__read_chk@plt+0xfea87abc>
   2ed14:	ldrbtmi	r1, [fp], #-3192	; 0xfffff388
   2ed18:	eorcc	pc, r2, r4, asr #16
   2ed1c:			; <UNDEFINED> instruction: 0xf1076f33
   2ed20:	stmibmi	r6!, {r1, r9, fp}
   2ed24:	ldrbtmi	r4, [r9], #-2726	; 0xfffff55a
   2ed28:	eorne	pc, r7, r4, asr #16
   2ed2c:			; <UNDEFINED> instruction: 0xf844447a
   2ed30:	blcs	36db8 <__read_chk@plt+0x2f88c>
   2ed34:	sbchi	pc, r0, r0, asr #32
   2ed38:	cmplt	r3, r3, lsr sp
   2ed3c:			; <UNDEFINED> instruction: 0xf10a4aa1
   2ed40:	ldrbtmi	r0, [sl], #-769	; 0xfffffcff
   2ed44:	eorcs	pc, sl, r4, asr #16
   2ed48:			; <UNDEFINED> instruction: 0xf10a9a04
   2ed4c:			; <UNDEFINED> instruction: 0xf8440a02
   2ed50:	stmdbls	r3, {r0, r1, r5, sp}
   2ed54:	bmi	fe75b280 <__read_chk@plt+0xfe753d54>
   2ed58:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
   2ed5c:			; <UNDEFINED> instruction: 0xf844447a
   2ed60:			; <UNDEFINED> instruction: 0xf10a202a
   2ed64:			; <UNDEFINED> instruction: 0xf8440a02
   2ed68:			; <UNDEFINED> instruction: 0xf1b91023
   2ed6c:			; <UNDEFINED> instruction: 0xf0400f00
   2ed70:	stmdbls	r2, {r4, r7, pc}
   2ed74:	bmi	fe59b2a0 <__read_chk@plt+0xfe593d74>
   2ed78:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
   2ed7c:			; <UNDEFINED> instruction: 0xf844447a
   2ed80:			; <UNDEFINED> instruction: 0xf10a202a
   2ed84:			; <UNDEFINED> instruction: 0xf8440a02
   2ed88:	ldrbmi	r1, [r7], -r3, lsr #32
   2ed8c:			; <UNDEFINED> instruction: 0xf0002d00
   2ed90:	blmi	fe40f034 <__read_chk@plt+0xfe407b08>
   2ed94:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2ed98:			; <UNDEFINED> instruction: 0xf8cd46d0
   2ed9c:	ldrbtmi	sl, [fp], #-20	; 0xffffffec
   2eda0:	bcc	46a5c8 <__read_chk@plt+0x46309c>
   2eda4:	stmdavs	r0, {r0, r1, r2, r3, r4, sp, lr, pc}^
   2eda8:	andeq	pc, r8, #-2147483646	; 0x80000002
   2edac:	strbmi	r0, [r8], -r3, asr #15
   2edb0:	ldrmi	fp, [r1], -sl, asr #30
   2edb4:	mrc	6, 0, r4, cr8, cr9, {2}
   2edb8:			; <UNDEFINED> instruction: 0xf7ff2a10
   2edbc:			; <UNDEFINED> instruction: 0x4606fc53
   2edc0:			; <UNDEFINED> instruction: 0xf0054650
   2edc4:	mcrcs	8, 0, pc, cr0, cr1, {3}	; <UNPREDICTABLE>
   2edc8:	adchi	pc, r8, r0, asr #32
   2edcc:			; <UNDEFINED> instruction: 0xf108682d
   2edd0:			; <UNDEFINED> instruction: 0xf8d90701
   2edd4:			; <UNDEFINED> instruction: 0xf8443000
   2edd8:	stccs	0, cr3, [r0, #-160]	; 0xffffff60
   2eddc:	svccs	0x0031d07e
   2ede0:	addshi	pc, r8, r0
   2ede4:			; <UNDEFINED> instruction: 0xf10546b8
   2ede8:	strbmi	r0, [r7], -r8, lsl #12
   2edec:			; <UNDEFINED> instruction: 0xf7ff4630
   2edf0:	strmi	pc, [r2], r1, lsl #28
   2edf4:	bicsle	r2, r6, r0, lsl #16
   2edf8:	andcs	r4, r5, #1933312	; 0x1d8000
   2edfc:			; <UNDEFINED> instruction: 0xa014f8dd
   2ee00:			; <UNDEFINED> instruction: 0xf7d74479
   2ee04:			; <UNDEFINED> instruction: 0x4631ee7a
   2ee08:	blx	6ae30 <__read_chk@plt+0x63904>
   2ee0c:			; <UNDEFINED> instruction: 0xf6c02625
   2ee10:	ldrmi	r2, [sl, #1536]!	; 0x600
   2ee14:	bl	165648 <__read_chk@plt+0x15e11c>
   2ee18:	blge	230048 <__read_chk@plt+0x228b1c>
   2ee1c:	bl	fde34 <__read_chk@plt+0xf6908>
   2ee20:			; <UNDEFINED> instruction: 0xf8540787
   2ee24:			; <UNDEFINED> instruction: 0xf7d80f04
   2ee28:	adcsmi	lr, ip, #64, 18	; 0x100000
   2ee2c:	stmdals	r4, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   2ee30:	ldmdb	sl!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ee34:			; <UNDEFINED> instruction: 0xf7d89803
   2ee38:	stmdals	r2, {r3, r4, r5, r8, fp, sp, lr, pc}
   2ee3c:	ldmdb	r4!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ee40:			; <UNDEFINED> instruction: 0xf7d89801
   2ee44:	bmi	1969314 <__read_chk@plt+0x1961de8>
   2ee48:	ldrbtmi	r4, [sl], #-2905	; 0xfffff4a7
   2ee4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ee50:	subsmi	r9, sl, fp, asr #22
   2ee54:	addhi	pc, r9, r0, asr #32
   2ee58:	sublt	r4, sp, r0, lsr r6
   2ee5c:	blhi	ea158 <__read_chk@plt+0xe2c2c>
   2ee60:	svchi	0x00f0e8bd
   2ee64:	ldrmi	r6, [fp], r3, ror #18
   2ee68:	subsle	r2, lr, r0, lsl #22
   2ee6c:	stcge	8, cr6, [r9], {51}	; 0x33
   2ee70:	strcs	r9, [r1, -r1, lsl #20]
   2ee74:			; <UNDEFINED> instruction: 0xf53f0498
   2ee78:	ldrbeq	sl, [r9], #-3916	; 0xfffff0b4
   2ee7c:	shsaxmi	fp, r8, ip
   2ee80:			; <UNDEFINED> instruction: 0xf57f4617
   2ee84:	blmi	159abb8 <__read_chk@plt+0x159368c>
   2ee88:	ldrbtmi	r1, [fp], #-3192	; 0xfffff388
   2ee8c:	eorcc	pc, r2, r4, asr #16
   2ee90:	cdpge	7, 3, cr14, cr11, cr4, {2}
   2ee94:			; <UNDEFINED> instruction: 0x464b4a52
   2ee98:	ldrbtmi	r2, [sl], #-286	; 0xfffffee2
   2ee9c:			; <UNDEFINED> instruction: 0xf7d74630
   2eea0:			; <UNDEFINED> instruction: 0xf10aec82
   2eea4:	bmi	13efab0 <__read_chk@plt+0x13e8584>
   2eea8:			; <UNDEFINED> instruction: 0xf844447a
   2eeac:			; <UNDEFINED> instruction: 0xf10a202a
   2eeb0:			; <UNDEFINED> instruction: 0xf8440a02
   2eeb4:	ldrb	r6, [ip, -r3, lsr #32]
   2eeb8:	stmvc	r6, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   2eebc:	tstcs	lr, sl, asr #20
   2eec0:			; <UNDEFINED> instruction: 0x4640447a
   2eec4:	stcl	7, cr15, [lr], #-860	; 0xfffffca4
   2eec8:	vldmiane	sl!, {d20-<overflow reg d55>}
   2eecc:			; <UNDEFINED> instruction: 0xf844447b
   2eed0:			; <UNDEFINED> instruction: 0xf107302a
   2eed4:			; <UNDEFINED> instruction: 0xf8440a04
   2eed8:	str	r8, [sp, -r2, lsr #32]!
   2eedc:			; <UNDEFINED> instruction: 0xa014f8dd
   2eee0:	andcs	r2, r1, r0, lsl r1
   2eee4:			; <UNDEFINED> instruction: 0xf8442500
   2eee8:			; <UNDEFINED> instruction: 0xf7d75027
   2eeec:	blls	1e9e14 <__read_chk@plt+0x1e28e8>
   2eef0:	andsvs	r4, r8, r1, lsl #12
   2eef4:	eorsle	r2, sl, r0, lsl #16
   2eef8:	strtmi	r9, [r2], -r7, lsl #16
   2eefc:	blx	fe06af12 <__read_chk@plt+0xfe0639e6>
   2ef00:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2ef04:	blls	1e3120 <__read_chk@plt+0x1dbbf4>
   2ef08:			; <UNDEFINED> instruction: 0xf7d86818
   2ef0c:	blls	1e924c <__read_chk@plt+0x1e1d20>
   2ef10:			; <UNDEFINED> instruction: 0xe77e601d
   2ef14:			; <UNDEFINED> instruction: 0xf6c02621
   2ef18:	ldr	r2, [r4, r0, lsl #12]
   2ef1c:			; <UNDEFINED> instruction: 0xa014f8dd
   2ef20:	blmi	d28d04 <__read_chk@plt+0xd217d8>
   2ef24:			; <UNDEFINED> instruction: 0x469b447b
   2ef28:	ldrmi	lr, [sl], -r7, ror #13
   2ef2c:	blmi	c93b38 <__read_chk@plt+0xc8c60c>
   2ef30:	strcs	sl, [r1, -r9, lsl #24]
   2ef34:			; <UNDEFINED> instruction: 0x469b447b
   2ef38:	strbcs	lr, [r5], -r7, ror #13
   2ef3c:	strcs	pc, [r0], -r0, asr #13
   2ef40:			; <UNDEFINED> instruction: 0xf7d7e781
   2ef44:			; <UNDEFINED> instruction: 0x4606ed3c
   2ef48:	blls	15bc10 <__read_chk@plt+0x1546e4>
   2ef4c:	strcs	pc, [r0], -r0, asr #13
   2ef50:	movwcc	lr, #10701	; 0x29cd
   2ef54:	movwls	r2, #4864	; 0x1300
   2ef58:			; <UNDEFINED> instruction: 0xf7d7e769
   2ef5c:			; <UNDEFINED> instruction: 0x4606ed30
   2ef60:	rscsle	r2, r7, r0, lsl #16
   2ef64:	strcs	pc, [r0], -r0, asr #13
   2ef68:			; <UNDEFINED> instruction: 0xf7d7e7f4
   2ef6c:			; <UNDEFINED> instruction: 0xf7d8ed34
   2ef70:	stmdavs	r0, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   2ef74:	bl	eced8 <__read_chk@plt+0xe59ac>
   2ef78:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2ef7c:	svcge	0x0049f43f
   2ef80:	strcs	pc, [r0], -r0, asr #13
   2ef84:			; <UNDEFINED> instruction: 0xf7d7e745
   2ef88:			; <UNDEFINED> instruction: 0x4606ed1a
   2ef8c:	blls	11b474 <__read_chk@plt+0x113f48>
   2ef90:	strcs	pc, [r0], -r0, asr #13
   2ef94:	ldrb	r9, [sp, r2, lsl #6]
   2ef98:	andeq	lr, r2, sp, asr #19
   2ef9c:	ldrdls	lr, [r2], -sl
   2efa0:	svclt	0x0000e7d8
   2efa4:	ldrdeq	r7, [r3], -r2
   2efa8:	andeq	r7, r3, ip, asr #23
   2efac:	andeq	r0, r0, r8, ror r7
   2efb0:	andeq	r0, r0, r0, asr r7
   2efb4:	andeq	r1, r2, ip, lsl #27
   2efb8:	andeq	r1, r2, r2, lsl #27
   2efbc:	andeq	r1, r2, sl, ror sp
   2efc0:	andeq	r1, r2, r4, lsl #27
   2efc4:	muleq	r2, sl, sp
   2efc8:	andeq	r1, r2, r8, lsl #27
   2efcc:	andeq	r1, r2, r8, ror sp
   2efd0:	andeq	r1, r2, sl, asr #28
   2efd4:	andeq	r1, r2, r4, lsr #28
   2efd8:	strdeq	r7, [r3], -r6
   2efdc:	andeq	r1, r2, r2, lsl ip
   2efe0:	andeq	r6, r1, r2, lsl #26
   2efe4:	andeq	r1, r2, r4, asr #24
   2efe8:	andeq	r3, r2, r0, ror #25
   2efec:	andeq	r1, r2, ip, ror #23
   2eff0:	andeq	pc, r1, r8, ror #27
   2eff4:	ldrdeq	pc, [r1], -r8
   2eff8:	svcmi	0x00f0e92d
   2effc:	ldclmi	0, cr11, [r5, #-548]!	; 0xfffffddc
   2f000:	ldclmi	3, cr2, [r5], #-0
   2f004:	ldrbtmi	sl, [sp], #-3589	; 0xfffff1fb
   2f008:	andls	r9, r1, #-1073741824	; 0xc0000000
   2f00c:	ldrmi	r5, [sp], -ip, lsr #18
   2f010:	ldrdlt	pc, [r8, #143]	; 0x8f
   2f014:			; <UNDEFINED> instruction: 0xf8df46aa
   2f018:	stmdavs	r4!, {r3, r6, r7, r8, pc}
   2f01c:			; <UNDEFINED> instruction: 0xf04f9407
   2f020:			; <UNDEFINED> instruction: 0xf8df0400
   2f024:	ldrbtmi	r9, [fp], #448	; 0x1c0
   2f028:	ldrbtmi	r6, [r8], #11
   2f02c:			; <UNDEFINED> instruction: 0x46046013
   2f030:	ldrbtmi	r4, [r9], #2925	; 0xb6d
   2f034:	movwls	r4, #9339	; 0x247b
   2f038:	andcs	r6, r5, #32, 16	; 0x200000
   2f03c:			; <UNDEFINED> instruction: 0xf7ff4631
   2f040:	strmi	pc, [r7], -pc, lsl #23
   2f044:			; <UNDEFINED> instruction: 0xf0402800
   2f048:			; <UNDEFINED> instruction: 0xf89d8095
   2f04c:			; <UNDEFINED> instruction: 0xf8dd3014
   2f050:	blcs	15c30ac <__read_chk@plt+0x15bbb80>
   2f054:	tstcs	r0, r4, lsl pc
   2f058:	tsteq	r1, sl	; <UNPREDICTABLE>
   2f05c:	stmdbcs	r0, {r0, r2, r3, r5, r9, fp, ip, sp, pc}
   2f060:	cmnlt	sp, #1073741854	; 0x4000001e
   2f064:	movwne	lr, #6612	; 0x19d4
   2f068:	andle	r4, ip, #-1342177270	; 0xb000000a
   2f06c:			; <UNDEFINED> instruction: 0xf7d84608
   2f070:	stclne	8, cr14, [r8], #-112	; 0xffffff90
   2f074:			; <UNDEFINED> instruction: 0xf7d760a7
   2f078:	strmi	lr, [r1], -r4, ror #25
   2f07c:	stmdacs	r0, {r5, r6, sp, lr}
   2f080:	addshi	pc, sl, r0
   2f084:	stmdavs	r0!, {r0, r2, r5, r7, sp, lr}
   2f088:			; <UNDEFINED> instruction: 0xf7ff462a
   2f08c:	strmi	pc, [r7], -r9, ror #22
   2f090:	cmnle	pc, r0, lsl #16
   2f094:	mulscc	r4, sp, r8
   2f098:	andsle	r2, r6, r1, asr #22
   2f09c:	bicle	r2, fp, r5, asr #22
   2f0a0:	ldrbmi	r6, [r9], -r0, ror #16
   2f0a4:			; <UNDEFINED> instruction: 0xf7d85547
   2f0a8:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
   2f0ac:	movwcs	sp, #4548	; 0x11c4
   2f0b0:	andcs	r9, r5, #32768	; 0x8000
   2f0b4:			; <UNDEFINED> instruction: 0xf7d760e3
   2f0b8:			; <UNDEFINED> instruction: 0xf008ed20
   2f0bc:			; <UNDEFINED> instruction: 0xe7bbf875
   2f0c0:			; <UNDEFINED> instruction: 0xd1b92b41
   2f0c4:	beq	6b208 <__read_chk@plt+0x63cdc>
   2f0c8:			; <UNDEFINED> instruction: 0xf8d4e7b6
   2f0cc:	teqcs	fp, r4
   2f0d0:	andeq	pc, r5, sl, lsl #16
   2f0d4:			; <UNDEFINED> instruction: 0xf7d84650
   2f0d8:	smlattlt	r0, lr, r9, lr
   2f0dc:	strbmi	r7, [r1], -r7
   2f0e0:			; <UNDEFINED> instruction: 0xf0044650
   2f0e4:	stmdblt	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   2f0e8:			; <UNDEFINED> instruction: 0xf8594b40
   2f0ec:	ldmdavs	fp, {r0, r1, ip, sp}
   2f0f0:	ldrle	r0, [r7], #-1177	; 0xfffffb67
   2f0f4:	beq	ab238 <__read_chk@plt+0xa3d0c>
   2f0f8:	ldmdbmi	sp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   2f0fc:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   2f100:	blx	1a6b11a <__read_chk@plt+0x1a63bee>
   2f104:	blmi	e9d78c <__read_chk@plt+0xe96260>
   2f108:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2f10c:	ldreq	r6, [sl], #2075	; 0x81b
   2f110:	ldmdbmi	r8!, {r4, r5, r6, r7, r8, sl, ip, lr, pc}
   2f114:	beq	ab258 <__read_chk@plt+0xa3d2c>
   2f118:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
   2f11c:			; <UNDEFINED> instruction: 0xf0084478
   2f120:	str	pc, [r9, sp, lsl #18]
   2f124:			; <UNDEFINED> instruction: 0x46414835
   2f128:			; <UNDEFINED> instruction: 0xf0084478
   2f12c:	strb	pc, [r1, r7, lsl #18]!	; <UNPREDICTABLE>
   2f130:			; <UNDEFINED> instruction: 0x46504933
   2f134:			; <UNDEFINED> instruction: 0xf0044479
   2f138:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   2f13c:	blmi	b234d0 <__read_chk@plt+0xb1bfa4>
   2f140:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2f144:	ldreq	r6, [fp], #2075	; 0x81b
   2f148:	stmdami	lr!, {r2, r3, r4, r5, r7, r8, sl, ip, lr, pc}
   2f14c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   2f150:			; <UNDEFINED> instruction: 0xf8f4f008
   2f154:			; <UNDEFINED> instruction: 0x4628e7b6
   2f158:	ldcl	7, cr15, [r2], #-860	; 0xfffffca4
   2f15c:	strmi	r9, [r1], -r3, lsl #22
   2f160:	movtlt	r6, #32792	; 0x8018
   2f164:	strtmi	r9, [sl], -r1, lsl #22
   2f168:	andsvs	r6, sp, r0, lsr #16
   2f16c:	blx	ffe6d170 <__read_chk@plt+0xffe65c44>
   2f170:			; <UNDEFINED> instruction: 0x4607b170
   2f174:	stmdavs	r8!, {r0, r1, r8, sl, fp, ip, pc}
   2f178:	svc	0x0096f7d7
   2f17c:	adcslt	r9, r8, #1024	; 0x400
   2f180:	mvnsvc	pc, r3, asr #12
   2f184:			; <UNDEFINED> instruction: 0xf04f4288
   2f188:	eorvs	r0, sl, r0, lsl #4
   2f18c:	andle	r6, fp, sl, lsl r0
   2f190:	blmi	481a0c <__read_chk@plt+0x47a4e0>
   2f194:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f198:	blls	209208 <__read_chk@plt+0x201cdc>
   2f19c:	tstle	r6, sl, asr r0
   2f1a0:	andlt	r4, r9, r8, lsr r6
   2f1a4:	svchi	0x00f0e8bd
   2f1a8:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
   2f1ac:			; <UNDEFINED> instruction: 0x274ad0f0
   2f1b0:			; <UNDEFINED> instruction: 0xf6c060e2
   2f1b4:	strb	r2, [fp, r0, lsl #14]!
   2f1b8:	stmda	r8!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f1bc:			; <UNDEFINED> instruction: 0xf7d76800
   2f1c0:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2f1c4:	addlt	sp, r3, #228	; 0xe4
   2f1c8:	strvs	pc, [r0, -r3, asr #32]!
   2f1cc:			; <UNDEFINED> instruction: 0xf7d7e7e0
   2f1d0:	svclt	0x0000ec02
   2f1d4:	andeq	r7, r3, sl, lsr r8
   2f1d8:	andeq	r0, r0, r0, asr r7
   2f1dc:			; <UNDEFINED> instruction: 0x00021cb6
   2f1e0:	andeq	r1, r2, r2, lsr #24
   2f1e4:	andeq	r7, r3, lr, lsl #16
   2f1e8:			; <UNDEFINED> instruction: 0x00021cb4
   2f1ec:	andeq	r0, r0, r8, ror r7
   2f1f0:	andeq	r1, r2, sl, lsl #23
   2f1f4:	andeq	r1, r2, lr, ror #22
   2f1f8:	andeq	r1, r2, r0, asr #22
   2f1fc:	andeq	r1, r2, r4, lsr fp
   2f200:	andeq	r1, r2, r4, ror #22
   2f204:	andeq	r1, r2, r6, asr fp
   2f208:	andeq	r7, r3, ip, lsr #13
   2f20c:	ldrlt	fp, [r8, #-384]!	; 0xfffffe80
   2f210:	ldmib	r0, {r2, r9, sl, lr}^
   2f214:			; <UNDEFINED> instruction: 0xf7d75000
   2f218:	strtmi	lr, [r0], -r8, asr #30
   2f21c:	svc	0x0044f7d7
   2f220:			; <UNDEFINED> instruction: 0xf0034628
   2f224:	strtmi	pc, [r8], -r7, lsr #19
   2f228:	ldrhtmi	lr, [r8], -sp
   2f22c:	blt	ffb6d190 <__read_chk@plt+0xffb65c64>
   2f230:	svclt	0x00004770
   2f234:	teqcs	sl, r8, lsr r5
   2f238:			; <UNDEFINED> instruction: 0xf7d84605
   2f23c:	cmplt	r8, #60, 18	; 0xf0000
   2f240:			; <UNDEFINED> instruction: 0x2c041b44
   2f244:	stccs	0, cr13, [r5], {61}	; 0x3d
   2f248:	stmdavc	fp!, {r0, r3, r5, ip, lr, pc}
   2f24c:	bicseq	pc, pc, #3
   2f250:			; <UNDEFINED> instruction: 0xd1222b4c
   2f254:			; <UNDEFINED> instruction: 0xf003786b
   2f258:	blcs	11301dc <__read_chk@plt+0x1128cb0>
   2f25c:	stmiavc	fp!, {r0, r2, r3, r4, r8, ip, lr, pc}
   2f260:	bicseq	pc, pc, #3
   2f264:	tstle	r8, r1, asr #22
   2f268:			; <UNDEFINED> instruction: 0xf00378eb
   2f26c:	blcs	14301f0 <__read_chk@plt+0x1428cc4>
   2f270:	stmdbvc	r8!, {r0, r1, r4, r8, ip, lr, pc}
   2f274:	eorle	r2, r2, sl, lsr r8
   2f278:	bicseq	pc, pc, #0
   2f27c:	svclt	0x00182869
   2f280:	svclt	0x00162b53
   2f284:	movwcs	r2, #4864	; 0x1300
   2f288:	tstle	r5, r8, lsl r6
   2f28c:			; <UNDEFINED> instruction: 0xf1a07968
   2f290:	blx	fec2f380 <__read_chk@plt+0xfec27e54>
   2f294:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2f298:	andcs	fp, r0, r8, lsr sp
   2f29c:	ldmdbmi	r0, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   2f2a0:	strtmi	r4, [r8], -r2, lsr #12
   2f2a4:			; <UNDEFINED> instruction: 0xf7d84479
   2f2a8:	stmdacs	r0, {r3, r4, fp, sp, lr, pc}
   2f2ac:	stmdbmi	sp, {r0, r2, r3, r6, r7, r8, ip, lr, pc}
   2f2b0:	strtmi	r4, [r8], -r2, lsr #12
   2f2b4:			; <UNDEFINED> instruction: 0xf7d84479
   2f2b8:	stmdacs	r0, {r4, fp, sp, lr, pc}
   2f2bc:	andcs	sp, r1, r5, asr #3
   2f2c0:	stmdavc	fp!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   2f2c4:	bicle	r2, r0, ip, ror #22
   2f2c8:	stclne	8, cr7, [sl], #-428	; 0xfffffe54
   2f2cc:			; <UNDEFINED> instruction: 0xd1bc2b64
   2f2d0:	svccc	0x0001f812
   2f2d4:			; <UNDEFINED> instruction: 0xd1b82b61
   2f2d8:	blcs	1c4d42c <__read_chk@plt+0x1c45f00>
   2f2dc:			; <UNDEFINED> instruction: 0xe7eed1b5
   2f2e0:	andeq	lr, r1, r8, lsr #23
   2f2e4:	andeq	lr, r1, r0, lsr #23
   2f2e8:	svcmi	0x00f0e92d
   2f2ec:	stc	6, cr4, [sp, #-12]!
   2f2f0:	strmi	r8, [lr], -r2, lsl #22
   2f2f4:	ldrtmi	r4, [r0], -fp, lsl #21
   2f2f8:	addlt	r4, r7, sl, ror r4
   2f2fc:	movwls	sl, #10500	; 0x2904
   2f300:	ldmpl	r3, {r0, r3, r7, r8, r9, fp, lr}^
   2f304:	movwls	r6, #22555	; 0x581b
   2f308:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f30c:	movwls	r2, #17152	; 0x4300
   2f310:	bl	ff96d274 <__read_chk@plt+0xff965d48>
   2f314:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
   2f318:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
   2f31c:	sbcshi	pc, sl, r0, asr #32
   2f320:	ldmib	r3, {r2, r8, r9, fp, ip, pc}^
   2f324:	bvs	797b30 <__read_chk@plt+0x790604>
   2f328:	andls	r6, r0, #442368	; 0x6c000
   2f32c:	stccs	3, cr9, [r0, #-4]
   2f330:	rschi	pc, r3, r0
   2f334:	svcne	0x002c4b7e
   2f338:			; <UNDEFINED> instruction: 0x46054f7e
   2f33c:	ldrsbls	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
   2f340:	ldrbtmi	r4, [pc], #-1147	; 2f348 <__read_chk@plt+0x27e1c>
   2f344:	ldrbtmi	r4, [r9], #1664	; 0x680
   2f348:	bcc	46ab70 <__read_chk@plt+0x463644>
   2f34c:			; <UNDEFINED> instruction: 0xf85b46a3
   2f350:	orrslt	r4, ip, r4, lsl #30
   2f354:	ldrtmi	r2, [r9], -r9, lsl #4
   2f358:			; <UNDEFINED> instruction: 0xf7d64620
   2f35c:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   2f360:	addshi	pc, r9, r0, asr #32
   2f364:			; <UNDEFINED> instruction: 0xf0002d00
   2f368:	ldmdami	r4!, {r0, r2, r5, r7, pc}^
   2f36c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2f370:			; <UNDEFINED> instruction: 0xff4cf007
   2f374:	svcmi	0x0004f85b
   2f378:	mvnle	r2, r0, lsl #24
   2f37c:			; <UNDEFINED> instruction: 0xf1ba4654
   2f380:	andle	r0, r3, r0, lsl #30
   2f384:			; <UNDEFINED> instruction: 0xf7d74650
   2f388:	mcrrne	13, 12, lr, r4, cr4
   2f38c:			; <UNDEFINED> instruction: 0xb1239b00
   2f390:	strcc	r4, [r1], #-1560	; 0xfffff9e8
   2f394:	ldc	7, cr15, [ip, #860]!	; 0x35c
   2f398:	blls	803b0 <__read_chk@plt+0x78e84>
   2f39c:	ldrmi	fp, [r8], -r3, lsr #2
   2f3a0:			; <UNDEFINED> instruction: 0xf7d73401
   2f3a4:	strmi	lr, [r4], #-3510	; 0xfffff24a
   2f3a8:	strtmi	fp, [r8], -r5, lsr #2
   2f3ac:			; <UNDEFINED> instruction: 0xf7d73401
   2f3b0:	strmi	lr, [r4], #-3504	; 0xfffff250
   2f3b4:	svceq	0x0000f1b8
   2f3b8:	strbmi	sp, [r0], -r4
   2f3bc:			; <UNDEFINED> instruction: 0xf7d73401
   2f3c0:	strmi	lr, [r4], #-3496	; 0xfffff258
   2f3c4:	msreq	CPSR_fs, r4, lsl #2
   2f3c8:			; <UNDEFINED> instruction: 0xf7d72001
   2f3cc:			; <UNDEFINED> instruction: 0x4604e958
   2f3d0:			; <UNDEFINED> instruction: 0xf0002800
   2f3d4:			; <UNDEFINED> instruction: 0xf1008094
   2f3d8:			; <UNDEFINED> instruction: 0xf1ba0728
   2f3dc:	rsbsle	r0, r6, r0, lsl #30
   2f3e0:	ldrbmi	r6, [r1], -r7, asr #32
   2f3e4:			; <UNDEFINED> instruction: 0xf7d64638
   2f3e8:	mcrrne	15, 9, lr, r6, cr8
   2f3ec:			; <UNDEFINED> instruction: 0xf0044638
   2f3f0:	blls	6daac <__read_chk@plt+0x66580>
   2f3f4:	ldrtmi	fp, [r0], -fp, lsr #2
   2f3f8:	ldrmi	r6, [r9], -r6, lsr #2
   2f3fc:	svc	0x008cf7d6
   2f400:	blls	76520 <__read_chk@plt+0x6eff4>
   2f404:	ldrtmi	fp, [r0], -fp, lsr #2
   2f408:	ldrmi	r6, [r9], -r6, ror #3
   2f40c:	svc	0x0084f7d6
   2f410:			; <UNDEFINED> instruction: 0xb12d1c46
   2f414:	rscvs	r4, r6, r0, lsr r6
   2f418:			; <UNDEFINED> instruction: 0xf7d64629
   2f41c:	mcrrne	15, 7, lr, r6, cr14
   2f420:	svceq	0x0000f1b8
   2f424:	tstcs	r1, r5, lsl r0
   2f428:			; <UNDEFINED> instruction: 0xf7d72014
   2f42c:	strmi	lr, [r3], -r0, ror #25
   2f430:	stmdacs	r0, {r5, r6, r9, sp, lr}
   2f434:	bmi	10e35c8 <__read_chk@plt+0x10dc09c>
   2f438:	addsvs	r4, lr, r1, asr #12
   2f43c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   2f440:			; <UNDEFINED> instruction: 0xf7d7605a
   2f444:	strbmi	lr, [r0], -r2, asr #19
   2f448:	stcl	7, cr15, [r2, #-860]!	; 0xfffffca4
   2f44c:	andcc	r6, r1, r3, ror #20
   2f450:	ldmdbmi	ip!, {r3, r4, r6, r7, sp, lr}
   2f454:	ldrbtmi	r6, [r9], #-2144	; 0xfffff7a0
   2f458:	mrc	7, 4, APSR_nzcv, cr2, cr7, {6}
   2f45c:	bvc	8d5874 <__read_chk@plt+0x8ce348>
   2f460:	adchi	r6, r5, #13434880	; 0xcd0000
   2f464:			; <UNDEFINED> instruction: 0xf380fab0
   2f468:	ldmdbeq	fp, {r3, r9, sl, lr}^
   2f46c:	subeq	pc, r1, #-1946157055	; 0x8c000001
   2f470:			; <UNDEFINED> instruction: 0xf7d77222
   2f474:	blls	ea2e4 <__read_chk@plt+0xe2db8>
   2f478:	andsvs	r2, ip, r0
   2f47c:	blmi	ac1d4c <__read_chk@plt+0xaba820>
   2f480:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f484:	blls	1894f4 <__read_chk@plt+0x181fc8>
   2f488:	qdaddle	r4, sl, r8
   2f48c:	ldc	0, cr11, [sp], #28
   2f490:	pop	{r1, r8, r9, fp, pc}
   2f494:	andcs	r8, r9, #240, 30	; 0x3c0
   2f498:	strtmi	r4, [r0], -r9, asr #12
   2f49c:	mrc	7, 4, APSR_nzcv, cr12, cr6, {6}
   2f4a0:			; <UNDEFINED> instruction: 0xf1b8b958
   2f4a4:	andle	r0, pc, r0, lsl #30
   2f4a8:	ldrtmi	r4, [r1], -r8, lsr #16
   2f4ac:			; <UNDEFINED> instruction: 0xf0074478
   2f4b0:	strb	pc, [ip, -sp, lsr #29]	; <UNPREDICTABLE>
   2f4b4:	streq	pc, [r9, #-260]	; 0xfffffefc
   2f4b8:	cdp	7, 1, cr14, cr8, cr9, {2}
   2f4bc:			; <UNDEFINED> instruction: 0x46210a10
   2f4c0:			; <UNDEFINED> instruction: 0xf0074632
   2f4c4:	strb	pc, [r2, -r3, lsr #29]	; <UNPREDICTABLE>
   2f4c8:	stmdaeq	r9, {r2, r8, ip, sp, lr, pc}
   2f4cc:			; <UNDEFINED> instruction: 0x463ee73f
   2f4d0:	str	r6, [fp, r7, asr #16]
   2f4d4:			; <UNDEFINED> instruction: 0x4631481e
   2f4d8:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
   2f4dc:	cdp2	0, 9, cr15, cr6, cr7, {0}
   2f4e0:	tstlt	r8, r4, lsl #16
   2f4e4:	bl	186d448 <__read_chk@plt+0x1865f1c>
   2f4e8:	bls	102158 <__read_chk@plt+0xfac2c>
   2f4ec:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f4f0:			; <UNDEFINED> instruction: 0xf0000600
   2f4f4:			; <UNDEFINED> instruction: 0x432840fe
   2f4f8:	strtmi	lr, [r8], r0, asr #15
   2f4fc:			; <UNDEFINED> instruction: 0xf7d7e73e
   2f500:			; <UNDEFINED> instruction: 0x4605ea5e
   2f504:	tstlt	r8, r4, lsl #16
   2f508:	bl	13ed46c <__read_chk@plt+0x13e5f40>
   2f50c:	adcsle	r2, r2, r0, lsl #26
   2f510:	sfmcs	f3, 1, [r0], {173}	; 0xad
   2f514:	strtmi	sp, [r0], -r8, ror #1
   2f518:			; <UNDEFINED> instruction: 0xf920f7ed
   2f51c:			; <UNDEFINED> instruction: 0xf7d7e7e4
   2f520:	svclt	0x0000ea5a
   2f524:	andeq	r7, r3, r8, asr #10
   2f528:	andeq	r0, r0, r0, asr r7
   2f52c:	andeq	r7, r3, sl, lsr #10
   2f530:	andeq	r1, r2, r0, lsl #21
   2f534:	strdeq	r1, [r2], -r6
   2f538:	andeq	r1, r2, r6, lsr sl
   2f53c:	ldrdeq	r1, [r2], -r6
   2f540:			; <UNDEFINED> instruction: 0x000219b2
   2f544:	strdeq	lr, [r1], -r6
   2f548:	andeq	r7, r3, r0, asr #7
   2f54c:	ldrdeq	r1, [r2], -ip
   2f550:	andeq	r1, r2, lr, lsr r8
   2f554:	andeq	r0, r0, r4, asr r7
   2f558:	push	{r1, r2, r3, r4, r8, fp, lr}
   2f55c:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   2f560:			; <UNDEFINED> instruction: 0xf7d64606
   2f564:			; <UNDEFINED> instruction: 0x4604ee72
   2f568:			; <UNDEFINED> instruction: 0xf7d74630
   2f56c:	addmi	lr, r4, #53760	; 0xd200
   2f570:	bl	63620 <__read_chk@plt+0x5c0f4>
   2f574:			; <UNDEFINED> instruction: 0xf8df0040
   2f578:	andcc	r8, r1, r0, rrx
   2f57c:			; <UNDEFINED> instruction: 0xf7d62500
   2f580:	ldrbtmi	lr, [r8], #3550	; 0xdde
   2f584:	strmi	r4, [r7], -ip, lsr #12
   2f588:	stmdbcs	r2, {r2, sp, lr, pc}
   2f58c:	strcc	sp, [r1, #-2320]	; 0xfffff6f0
   2f590:	strcc	r7, [r1], #-19	; 0xffffffed
   2f594:			; <UNDEFINED> instruction: 0xf7d74630
   2f598:	ldmdbne	sl!, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
   2f59c:	stmdble	lr, {r5, r7, r9, lr}
   2f5a0:	blcs	c06a74 <__read_chk@plt+0xbff548>
   2f5a4:	msreq	CPSR_f, r3, lsr #3
   2f5a8:	stmible	lr!, {r1, ip, lr, pc}^
   2f5ac:	mvnle	r2, ip, asr fp
   2f5b0:	tstcs	r4, r0, lsl r6
   2f5b4:	strcc	r4, [r3, #-1602]	; 0xfffff9be
   2f5b8:	ldm	r4!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f5bc:	movwcs	lr, #2025	; 0x7e9
   2f5c0:	andsvc	r4, r3, r8, lsr r6
   2f5c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2f5c8:	pop	{r4, r5, r9, sl, lr}
   2f5cc:			; <UNDEFINED> instruction: 0xf7d741f0
   2f5d0:	svclt	0x0000be95
   2f5d4:	muleq	r2, lr, r8
   2f5d8:	andeq	r1, r2, r2, lsl #17
   2f5dc:	tsteq	r2, #0, 2	; <UNPREDICTABLE>
   2f5e0:	vqdmulh.s<illegal width 8>	d2, d16, d13
   2f5e4:	ldm	pc, {r4, r7, pc}^	; <UNPREDICTABLE>
   2f5e8:	cmneq	r0, r3, lsl r0	; <UNPREDICTABLE>
   2f5ec:	smceq	53267	; 0xd013
   2f5f0:	smulbbeq	sl, lr, r0
   2f5f4:	cmneq	r4, r7, ror #2
   2f5f8:	cmpeq	lr, r1, ror #2
   2f5fc:	cmpeq	r8, fp, asr r1
   2f600:	cmpeq	r2, r5, asr r1
   2f604:	cmpeq	ip, pc, asr #2
   2f608:	cmpeq	r6, r9, asr #2
   2f60c:	cmpeq	r0, r3, asr #2
   2f610:	teqeq	sl, sp, lsr r1
   2f614:	teqeq	r4, r7, lsr r1
   2f618:			; <UNDEFINED> instruction: 0x012e0131
   2f61c:			; <UNDEFINED> instruction: 0x0128012b
   2f620:			; <UNDEFINED> instruction: 0x01220125
   2f624:	tsteq	ip, pc, lsl r1
   2f628:	tsteq	r6, r9, lsl r1
   2f62c:	tsteq	r3, lr, lsl #1
   2f630:	tsteq	sp, r0, lsl r1
   2f634:	tsteq	r7, sl, lsl #2
   2f638:	addeq	r0, lr, r4, lsl #2
   2f63c:	addeq	r0, lr, lr, lsl #1
   2f640:	addeq	r0, lr, lr, lsl #1
   2f644:	addeq	r0, lr, lr, lsl #1
   2f648:	addeq	r0, lr, lr, lsl #1
   2f64c:	smlabbeq	r1, lr, r0, r0
   2f650:	ldrshteq	r0, [fp], #14
   2f654:	ldrshteq	r0, [r5], #8
   2f658:	addeq	r0, lr, lr, lsl #1
   2f65c:	addeq	r0, lr, lr, lsl #1
   2f660:	addeq	r0, lr, lr, lsl #1
   2f664:	addeq	r0, lr, lr, lsl #1
   2f668:	addeq	r0, lr, lr, lsl #1
   2f66c:	strdeq	r0, [pc], #2	; <UNPREDICTABLE>
   2f670:	rsceq	r0, r9, ip, ror #1
   2f674:	rsceq	r0, r3, r6, ror #1
   2f678:	sbcseq	r0, sp, r0, ror #1
   2f67c:	addeq	r0, lr, lr, lsl #1
   2f680:	addeq	r0, lr, lr, lsl #1
   2f684:	addeq	r0, lr, lr, lsl #1
   2f688:	addeq	r0, lr, lr, lsl #1
   2f68c:	sbcseq	r0, sl, lr, lsl #1
   2f690:	ldrsbeq	r0, [r4], #7
   2f694:	ldrdeq	r0, [lr], #1
   2f698:	sbceq	r0, r8, fp, asr #1
   2f69c:	addeq	r0, lr, r5, asr #1
   2f6a0:	addeq	r0, lr, lr, lsl #1
   2f6a4:	sbceq	r0, r2, lr, lsl #1
   2f6a8:	addeq	r0, lr, lr, lsl #1
   2f6ac:	adcseq	r0, pc, lr, lsl #1
   2f6b0:	addeq	r0, lr, lr, lsl #1
   2f6b4:	addeq	r0, lr, lr, lsl #1
   2f6b8:	addeq	r0, lr, lr, lsl #1
   2f6bc:	addeq	r0, lr, lr, lsl #1
   2f6c0:	addeq	r0, lr, lr, lsl #1
   2f6c4:	addeq	r0, lr, lr, lsl #1
   2f6c8:	addeq	r0, lr, lr, lsl #1
   2f6cc:	addeq	r0, lr, lr, lsl #1
   2f6d0:	addeq	r0, lr, lr, lsl #1
   2f6d4:	addeq	r0, lr, lr, lsl #1
   2f6d8:	addeq	r0, lr, lr, lsl #1
   2f6dc:	addeq	r0, lr, lr, lsl #1
   2f6e0:	addeq	r0, lr, lr, lsl #1
   2f6e4:	addeq	r0, lr, lr, lsl #1
   2f6e8:	addeq	r0, lr, lr, lsl #1
   2f6ec:	addeq	r0, lr, lr, lsl #1
   2f6f0:	ldrhteq	r0, [r9], ip
   2f6f4:	ldrhteq	r0, [r3], r6
   2f6f8:	strhteq	r0, [sl], r0
   2f6fc:	adceq	r0, r4, r7, lsr #1
   2f700:	adceq	r0, sp, r1, lsr #1
   2f704:			; <UNDEFINED> instruction: 0xf5a0009e
   2f708:			; <UNDEFINED> instruction: 0xf5b35380
   2f70c:			; <UNDEFINED> instruction: 0xf0c05f40
   2f710:			; <UNDEFINED> instruction: 0xf5a080e2
   2f714:	vcgt.s8	d20, d16, d0
   2f718:			; <UNDEFINED> instruction: 0xf5b320d1
   2f71c:	svclt	0x00384f40
   2f720:	eorsvc	pc, r6, pc, asr #8
   2f724:	vaba.s8	q10, q0, q8
   2f728:			; <UNDEFINED> instruction: 0x4770307b
   2f72c:	rsbscc	pc, r9, r0, asr #4
   2f730:	vst1.16	{d20}, [pc :256], r0
   2f734:			; <UNDEFINED> instruction: 0x4770705e
   2f738:	rsbscc	pc, r7, r0, asr #4
   2f73c:	vaba.s8	q10, q0, q8
   2f740:			; <UNDEFINED> instruction: 0x47703076
   2f744:	rsbscc	pc, sl, r0, asr #4
   2f748:	vaba.s8	q10, q0, q8
   2f74c:			; <UNDEFINED> instruction: 0x47703075
   2f750:	subsvc	pc, sp, pc, asr #8
   2f754:	vaba.s8	q10, q0, q8
   2f758:			; <UNDEFINED> instruction: 0x47703073
   2f75c:	rsbscc	pc, r2, r0, asr #4
   2f760:	vaba.s8	q10, q0, q8
   2f764:			; <UNDEFINED> instruction: 0x47703071
   2f768:	subsvc	pc, r4, pc, asr #8
   2f76c:	vst1.16	{d20}, [pc :256], r0
   2f770:			; <UNDEFINED> instruction: 0x47707053
   2f774:	subcc	pc, r7, r0, asr #4
   2f778:	vaba.s8	q10, q0, q8
   2f77c:	ldrbmi	r3, [r0, -r6, asr #32]!
   2f780:	subcc	pc, r5, r0, asr #4
   2f784:	vst1.16	{d20}, [pc :256], r0
   2f788:			; <UNDEFINED> instruction: 0x47707051
   2f78c:	subcc	pc, r3, r0, asr #4
   2f790:	vaba.s8	q10, q0, q8
   2f794:	ldrbmi	r3, [r0, -r2, asr #32]!
   2f798:	subcc	pc, r1, r0, asr #4
   2f79c:	vst1.16	{d20}, [pc :256], r0
   2f7a0:			; <UNDEFINED> instruction: 0x47707050
   2f7a4:	eorscc	pc, r6, r0, asr #4
   2f7a8:	vaba.s8	q10, q0, q8
   2f7ac:			; <UNDEFINED> instruction: 0x47703035
   2f7b0:	subvc	pc, sp, pc, asr #8
   2f7b4:	vaba.s8	q10, q0, q8
   2f7b8:			; <UNDEFINED> instruction: 0x47703033
   2f7bc:	eorscc	pc, r2, r0, asr #4
   2f7c0:	vaba.s8	q10, q0, q8
   2f7c4:			; <UNDEFINED> instruction: 0x47703031
   2f7c8:	subvc	pc, ip, pc, asr #8
   2f7cc:	vaba.s8	q10, q0, q8
   2f7d0:	ldrbmi	r3, [r0, -pc, lsr #32]!
   2f7d4:	subvc	pc, r9, pc, asr #8
   2f7d8:	vaba.s8	q10, q0, q8
   2f7dc:	ldrbmi	r3, [r0, -r3, lsr #32]!
   2f7e0:	eorcc	pc, r2, r0, asr #4
   2f7e4:	vaba.s8	q10, q0, q8
   2f7e8:	ldrbmi	r3, [r0, -r1, lsr #32]!
   2f7ec:	subvc	pc, r8, pc, asr #8
   2f7f0:	vaba.s8	q10, q0, q8
   2f7f4:			; <UNDEFINED> instruction: 0x47703015
   2f7f8:	subvc	pc, r5, pc, asr #8
   2f7fc:	vaba.s8	q10, q0, q8
   2f800:			; <UNDEFINED> instruction: 0x47703013
   2f804:	andscc	pc, r2, r0, asr #4
   2f808:	vaba.s8	q10, q0, q8
   2f80c:			; <UNDEFINED> instruction: 0x47703011
   2f810:	subvc	pc, r4, pc, asr #8
   2f814:	vaba.s8	q10, q0, q8
   2f818:	ldrbmi	r3, [r0, -lr]!
   2f81c:	andcc	pc, sp, r0, asr #4
   2f820:	vst1.16	{d20}, [pc :256], r0
   2f824:	ldrbmi	r7, [r0, -r3, asr #32]!
   2f828:	andcc	pc, fp, r0, asr #4
   2f82c:	vaba.s8	q10, q0, q8
   2f830:	ldrbmi	r3, [r0, -sl]!
   2f834:	andcc	pc, r9, r0, asr #4
   2f838:	vst1.16	{d20}, [pc :256], r0
   2f83c:	ldrbmi	r7, [r0, -r2, asr #32]!
   2f840:	andcc	pc, r7, r0, asr #4
   2f844:	vaba.s8	q10, q0, q8
   2f848:	ldrbmi	r3, [r0, -r6]!
   2f84c:	andcc	pc, r5, r0, asr #4
   2f850:	vst1.16	{d20}, [pc :256], r0
   2f854:	ldrbmi	r7, [r0, -r1, asr #32]!
   2f858:	andcc	pc, r3, r0, asr #4
   2f85c:	vaba.s8	q10, q0, q8
   2f860:	ldrbmi	r3, [r0, -r2]!
   2f864:	andcc	pc, r1, r0, asr #4
   2f868:	vst1.16	{d20}, [pc :256], r0
   2f86c:	ldrbmi	r7, [r0, -r0, asr #32]!
   2f870:	rscscs	pc, pc, r0, asr #4
   2f874:	vaba.s8	q10, q0, q8
   2f878:			; <UNDEFINED> instruction: 0x477020fe
   2f87c:	rscscs	pc, sp, r0, asr #4
   2f880:	vst1.16	{d20}, [pc :256], r0
   2f884:			; <UNDEFINED> instruction: 0x4770703f
   2f888:	rscscs	pc, fp, r0, asr #4
   2f88c:	vaba.s8	q10, q0, q8
   2f890:			; <UNDEFINED> instruction: 0x477020fa
   2f894:	rscscs	pc, r9, r0, asr #4
   2f898:	vst1.16	{d20}, [pc :256], r0
   2f89c:			; <UNDEFINED> instruction: 0x4770703e
   2f8a0:	rscscs	pc, r7, r0, asr #4
   2f8a4:	vaba.s8	q10, q0, q8
   2f8a8:			; <UNDEFINED> instruction: 0x477020f6
   2f8ac:	rscscs	pc, r5, r0, asr #4
   2f8b0:	vst1.16	{d20}, [pc :256], r0
   2f8b4:			; <UNDEFINED> instruction: 0x4770703d
   2f8b8:	rscscs	pc, r3, r0, asr #4
   2f8bc:	vaba.s8	q10, q0, q8
   2f8c0:			; <UNDEFINED> instruction: 0x477020f2
   2f8c4:	eorsvc	pc, ip, pc, asr #8
   2f8c8:	vaba.s8	q10, q0, q8
   2f8cc:	ldrbmi	r2, [r0, -lr, ror #1]!
   2f8d0:	rsccs	pc, pc, r0, asr #4
   2f8d4:	vaba.s8	q10, q0, q8
   2f8d8:			; <UNDEFINED> instruction: 0x477020d7
   2f8dc:	strdlt	fp, [pc], r0
   2f8e0:	strmi	r4, [sp], -r2, asr #24
   2f8e4:	stmdbge	r1, {r1, r6, r8, r9, fp, lr}
   2f8e8:			; <UNDEFINED> instruction: 0x4616447c
   2f8ec:	stmiapl	r3!, {r0, r9, sp}^
   2f8f0:	movwls	r6, #55323	; 0xd81b
   2f8f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f8f8:			; <UNDEFINED> instruction: 0xf8c2f011
   2f8fc:	ldmiblt	r0!, {r2, r9, sl, lr}
   2f900:	blcc	9650c <__read_chk@plt+0x8efe0>
   2f904:	ldmdale	pc, {r0, r1, r2, r8, r9, fp, sp}	; <UNPREDICTABLE>
   2f908:			; <UNDEFINED> instruction: 0xf003e8df
   2f90c:	tstmi	ip, r9, lsr #8
   2f910:	ldrbeq	r1, [fp], #-3662	; 0xfffff1b2
   2f914:	smladxcs	r0, r7, r8, r4
   2f918:	stmdbls	r6, {r0, r1, r2, r9, fp, ip, pc}
   2f91c:			; <UNDEFINED> instruction: 0xf00c4478
   2f920:			; <UNDEFINED> instruction: 0x4606ffff
   2f924:			; <UNDEFINED> instruction: 0xf7d74638
   2f928:	orrlt	lr, r6, r0, asr #23
   2f92c:	bmi	cc79ec <__read_chk@plt+0xcc04c0>
   2f930:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   2f934:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f938:	subsmi	r9, sl, sp, lsl #22
   2f93c:			; <UNDEFINED> instruction: 0x4620d154
   2f940:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   2f944:	suble	r2, r4, r0, lsl #28
   2f948:			; <UNDEFINED> instruction: 0xf7d72000
   2f94c:	stmdami	fp!, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   2f950:			; <UNDEFINED> instruction: 0xf6c0243c
   2f954:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   2f958:	mrrc2	0, 0, pc, r8, cr7	; <UNPREDICTABLE>
   2f95c:	stmdals	r6, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2f960:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
   2f964:	stmdami	r6!, {r0, r1, r2, r9, sl, lr}
   2f968:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   2f96c:			; <UNDEFINED> instruction: 0xffd8f00c
   2f970:	ldrb	r4, [r7, r6, lsl #12]
   2f974:	mvnle	r2, r0, lsl #28
   2f978:			; <UNDEFINED> instruction: 0xf7ff9806
   2f97c:	strmi	pc, [r7], -sp, ror #27
   2f980:	ldrtmi	r4, [r9], -r0, lsr #16
   2f984:			; <UNDEFINED> instruction: 0xf00c4478
   2f988:	strmi	pc, [r6], -fp, asr #31
   2f98c:	cdpcs	7, 0, cr14, cr0, cr10, {6}
   2f990:	stmdals	r6, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
   2f994:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
   2f998:	ldmdami	fp, {r0, r1, r2, r9, sl, lr}
   2f99c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   2f9a0:			; <UNDEFINED> instruction: 0xffbef00c
   2f9a4:	ldr	r4, [sp, r6, lsl #12]!
   2f9a8:	bicle	r2, sp, r0, lsl #28
   2f9ac:			; <UNDEFINED> instruction: 0xf7ff9806
   2f9b0:			; <UNDEFINED> instruction: 0x4607fdd3
   2f9b4:			; <UNDEFINED> instruction: 0x46394815
   2f9b8:			; <UNDEFINED> instruction: 0xf00c4478
   2f9bc:			; <UNDEFINED> instruction: 0x4606ffb1
   2f9c0:	ldmdami	r3, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2f9c4:	stmdbls	r7, {r8, r9, sl, sp}
   2f9c8:			; <UNDEFINED> instruction: 0xf00c4478
   2f9cc:	strmi	pc, [r6], -r9, lsr #31
   2f9d0:	stmdals	r6, {r3, r5, r7, r8, r9, sl, sp, lr, pc}
   2f9d4:	stc2l	7, cr15, [r0, #1020]	; 0x3fc
   2f9d8:	stmdami	lr, {r0, r1, r2, r9, sl, lr}
   2f9dc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   2f9e0:			; <UNDEFINED> instruction: 0xff9ef00c
   2f9e4:	ldr	r4, [sp, r6, lsl #12]
   2f9e8:	svc	0x00f4f7d6
   2f9ec:	andeq	r6, r3, r8, asr pc
   2f9f0:	andeq	r0, r0, r0, asr r7
   2f9f4:	andeq	r1, r2, r0, lsr #12
   2f9f8:	andeq	r6, r3, lr, lsl #30
   2f9fc:	strdeq	r1, [r2], -lr
   2fa00:	andeq	r1, r2, sl, asr r5
   2fa04:	andeq	r1, r2, r0, asr r5
   2fa08:	andeq	r1, r2, lr, asr r5
   2fa0c:	andeq	r1, r2, ip, asr r5
   2fa10:	andeq	r1, r2, r0, ror #10
   2fa14:	andeq	r1, r2, sl, lsl #10
   2fa18:	svcmi	0x00f0e92d
   2fa1c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   2fa20:	ldrmi	r8, [fp], r2, lsl #22
   2fa24:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2fa28:			; <UNDEFINED> instruction: 0xf8df4607
   2fa2c:			; <UNDEFINED> instruction: 0xf8d01444
   2fa30:	addslt	sl, r9, ip
   2fa34:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   2fa38:			; <UNDEFINED> instruction: 0xf8df4207
   2fa3c:	ldrbtmi	r2, [sl], #-1080	; 0xfffffbc8
   2fa40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2fa44:			; <UNDEFINED> instruction: 0xf04f9317
   2fa48:	blls	930650 <__read_chk@plt+0x929124>
   2fa4c:			; <UNDEFINED> instruction: 0xf7ee9309
   2fa50:			; <UNDEFINED> instruction: 0x4605f99b
   2fa54:	stmvs	r5, {r8, ip, sp, pc}
   2fa58:	ldmdbvs	r9!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
   2fa5c:	blcs	5254c <__read_chk@plt+0x4b020>
   2fa60:	rschi	pc, sl, r0
   2fa64:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr}
   2fa68:	rschi	pc, ip, r0
   2fa6c:			; <UNDEFINED> instruction: 0xf0002d00
   2fa70:			; <UNDEFINED> instruction: 0xf8df80db
   2fa74:	strtmi	r4, [lr], r4, lsl #8
   2fa78:	strvs	pc, [r0], #-2271	; 0xfffff721
   2fa7c:	strgt	pc, [r0], #-2271	; 0xfffff721
   2fa80:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
   2fa84:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
   2fa88:	ldmmi	lr!, {r0, r9, sl}^
   2fa8c:	vmlsmi.f16	s28, s7, s26	; <UNPREDICTABLE>
   2fa90:			; <UNDEFINED> instruction: 0xf8cd4478
   2fa94:			; <UNDEFINED> instruction: 0xf007c000
   2fa98:	bhi	feeaebe4 <__read_chk@plt+0xfeea76b8>
   2fa9c:			; <UNDEFINED> instruction: 0xf7d76938
   2faa0:			; <UNDEFINED> instruction: 0x4606ea7a
   2faa4:			; <UNDEFINED> instruction: 0xf0002800
   2faa8:			; <UNDEFINED> instruction: 0xf10d8160
   2faac:	tstcs	r1, r0, asr #16
   2fab0:	tstls	r0, #201326592	; 0xc000000
   2fab4:			; <UNDEFINED> instruction: 0xf7d74642
   2fab8:			; <UNDEFINED> instruction: 0x4681e932
   2fabc:			; <UNDEFINED> instruction: 0xf0402800
   2fac0:	bvc	f10054 <__read_chk@plt+0xf08b28>
   2fac4:			; <UNDEFINED> instruction: 0xf100079b
   2fac8:	ldmvs	fp!, {r3, r6, r7, pc}^
   2facc:	stfcsd	f3, [r0, #-588]	; 0xfffffdb4
   2fad0:	msrhi	SPSR_xc, r0
   2fad4:	ldrbtmi	r4, [sl], #-2796	; 0xfffff514
   2fad8:	ldrbmi	r4, [r1], -ip, ror #17
   2fadc:			; <UNDEFINED> instruction: 0xf0074478
   2fae0:	strtmi	pc, [sl], -sp, lsr #24
   2fae4:			; <UNDEFINED> instruction: 0x46304651
   2fae8:	bl	10eda4c <__read_chk@plt+0x10e6520>
   2faec:	stmdacs	r0, {r2, r9, sl, lr}
   2faf0:	msrhi	SPSR_sxc, r0, asr #32
   2faf4:			; <UNDEFINED> instruction: 0xb11869f8
   2faf8:	blcs	4db0c <__read_chk@plt+0x465e0>
   2fafc:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
   2fb00:	orrge	pc, ip, #14614528	; 0xdf0000
   2fb04:	tstls	r2, pc, lsl #18
   2fb08:	stmibmi	r2!, {r8, sl, sp}^
   2fb0c:	svcmi	0x00e244fa
   2fb10:	ldrbtmi	sl, [r9], #-2065	; 0xfffff7ef
   2fb14:	strtmi	r9, [sl], -r0
   2fb18:			; <UNDEFINED> instruction: 0x46304653
   2fb1c:	ldrbtmi	r9, [pc], #-1281	; 2fb24 <__read_chk@plt+0x285f8>
   2fb20:	ldrls	r9, [r1, -pc, lsl #10]
   2fb24:			; <UNDEFINED> instruction: 0xf7d69512
   2fb28:			; <UNDEFINED> instruction: 0x4604ee90
   2fb2c:			; <UNDEFINED> instruction: 0xf0402800
   2fb30:	stmdbls	pc, {r0, r2, r3, r5, r7, pc}	; <UNPREDICTABLE>
   2fb34:			; <UNDEFINED> instruction: 0x4630463a
   2fb38:	ldc	7, cr15, [sl, #856]	; 0x358
   2fb3c:	andls	r4, fp, r3, lsl #12
   2fb40:			; <UNDEFINED> instruction: 0xf0002800
   2fb44:	blmi	ff590150 <__read_chk@plt+0xff588c24>
   2fb48:	strls	sl, [sl, #-3347]	; 0xfffff2ed
   2fb4c:	blgt	400d40 <__read_chk@plt+0x3f9814>
   2fb50:	andeq	lr, pc, r5, lsl #17
   2fb54:	ldmdavs	r9, {r0, r1, r3, r8, r9, fp, ip, pc}
   2fb58:			; <UNDEFINED> instruction: 0xf0002900
   2fb5c:	bmi	ff450164 <__read_chk@plt+0xff448c38>
   2fb60:	ldmmi	r0, {r0, r3, r4, r7, r9, sl, lr}^
   2fb64:			; <UNDEFINED> instruction: 0xf8cd447a
   2fb68:	ldrbtmi	fp, [r8], #-52	; 0xffffffcc
   2fb6c:	mcr	6, 0, r4, cr8, cr3, {4}
   2fb70:	and	r0, sl, r0, lsl sl
   2fb74:			; <UNDEFINED> instruction: 0xf7d69810
   2fb78:			; <UNDEFINED> instruction: 0xf859ed94
   2fb7c:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
   2fb80:	strcs	fp, [r0, -r8, lsl #30]
   2fb84:			; <UNDEFINED> instruction: 0xf0002f00
   2fb88:	ldrbmi	r8, [r8], -fp, lsl #2
   2fb8c:			; <UNDEFINED> instruction: 0xf00c2500
   2fb90:	blls	2ef6b4 <__read_chk@plt+0x2e8188>
   2fb94:			; <UNDEFINED> instruction: 0xf8cd462a
   2fb98:	strls	r8, [r1, #-8]
   2fb9c:	ldrbmi	r9, [r3], -r0, lsl #6
   2fba0:	strmi	r4, [r1], -r7, lsl #12
   2fba4:			; <UNDEFINED> instruction: 0xf7d64630
   2fba8:			; <UNDEFINED> instruction: 0x4604ee50
   2fbac:			; <UNDEFINED> instruction: 0xf7d74638
   2fbb0:	smlsdxcs	r1, ip, sl, lr
   2fbb4:	bicsle	r2, sp, r0, lsl #24
   2fbb8:	bcs	46b420 <__read_chk@plt+0x463ef4>
   2fbbc:	ldmdbls	r0, {r4, r5, r9, sl, lr}
   2fbc0:			; <UNDEFINED> instruction: 0xf7d62701
   2fbc4:			; <UNDEFINED> instruction: 0x4605ed56
   2fbc8:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}
   2fbcc:	bl	e6db30 <__read_chk@plt+0xe66604>
   2fbd0:	blx	fec413e4 <__read_chk@plt+0xfec39eb8>
   2fbd4:	strtmi	pc, [r8], -r0, lsl #15
   2fbd8:			; <UNDEFINED> instruction: 0xf7d7461d
   2fbdc:	ldmdbeq	pc!, {r4, r5, r6, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   2fbe0:			; <UNDEFINED> instruction: 0x46304ab1
   2fbe4:	ldrbtmi	r9, [sl], #-2320	; 0xfffff6f0
   2fbe8:	stcl	7, cr15, [r2, #-856]	; 0xfffffca8
   2fbec:	stmdavs	r1, {r3, r6, r8, ip, sp, pc}
   2fbf0:	stmiami	lr!, {r2, r3, ip, pc}
   2fbf4:			; <UNDEFINED> instruction: 0xf0074478
   2fbf8:	blls	36ea84 <__read_chk@plt+0x367558>
   2fbfc:			; <UNDEFINED> instruction: 0xf7d74618
   2fc00:	bmi	feb2a180 <__read_chk@plt+0xfeb22c54>
   2fc04:	ldmdbls	r0, {r4, r5, r9, sl, lr}
   2fc08:			; <UNDEFINED> instruction: 0xf7d6447a
   2fc0c:	stmdacs	r0, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
   2fc10:	stmdavs	r1, {r4, r5, r7, ip, lr, pc}
   2fc14:	stmiami	r7!, {r2, r3, ip, pc}
   2fc18:			; <UNDEFINED> instruction: 0xf0074478
   2fc1c:	blls	36ea60 <__read_chk@plt+0x367534>
   2fc20:			; <UNDEFINED> instruction: 0xf7d74618
   2fc24:	str	lr, [r5, ip, asr #18]!
   2fc28:			; <UNDEFINED> instruction: 0xf8df4ca3
   2fc2c:	ldrbtmi	ip, [ip], #-656	; 0xfffffd70
   2fc30:			; <UNDEFINED> instruction: 0x462644fc
   2fc34:	str	r4, [r6, -r6, lsr #13]!
   2fc38:	blmi	fe88a020 <__read_chk@plt+0xfe882af4>
   2fc3c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   2fc40:	svcge	0x0014f47f
   2fc44:			; <UNDEFINED> instruction: 0xf0002d00
   2fc48:	mrcmi	0, 4, r8, cr14, cr5, {5}
   2fc4c:	ldcmi	6, cr4, [lr], {174}	; 0xae
   2fc50:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
   2fc54:			; <UNDEFINED> instruction: 0x46b44630
   2fc58:			; <UNDEFINED> instruction: 0x4642e715
   2fc5c:	tsteq	r6, r6, asr #4	; <UNPREDICTABLE>
   2fc60:	movwcs	r4, #5680	; 0x1630
   2fc64:			; <UNDEFINED> instruction: 0xf7d79310
   2fc68:			; <UNDEFINED> instruction: 0x4604e85a
   2fc6c:	cmple	r0, r0, lsl #16
   2fc70:	strmi	r4, [r1], -r2, lsl #12
   2fc74:			; <UNDEFINED> instruction: 0xf7d74630
   2fc78:			; <UNDEFINED> instruction: 0x4604ea3a
   2fc7c:			; <UNDEFINED> instruction: 0xf43f2800
   2fc80:	ldmmi	r2, {r2, r5, r8, r9, sl, fp, sp, pc}
   2fc84:			; <UNDEFINED> instruction: 0xf0074478
   2fc88:	eors	pc, r6, r1, asr #21
   2fc8c:			; <UNDEFINED> instruction: 0xac134b90
   2fc90:	andhi	pc, r8, sp, asr #17
   2fc94:	strls	r4, [r0], #-1147	; 0xfffffb85
   2fc98:	strls	r3, [r1, #-784]	; 0xfffffcf0
   2fc9c:	blgt	4150e4 <__read_chk@plt+0x40dbb8>
   2fca0:	andeq	lr, pc, r4, lsl #17
   2fca4:	stmibmi	fp, {r0, r1, r4, r6, r9, sl, lr}
   2fca8:	ldrtmi	r4, [r0], -sl, lsr #12
   2fcac:			; <UNDEFINED> instruction: 0xf7d64479
   2fcb0:	strmi	lr, [r4], -ip, asr #27
   2fcb4:			; <UNDEFINED> instruction: 0xf0002800
   2fcb8:	svcmi	0x0087808c
   2fcbc:	ldmdals	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   2fcc0:	stcl	7, cr15, [lr], #856	; 0x358
   2fcc4:			; <UNDEFINED> instruction: 0xf7d6980f
   2fcc8:			; <UNDEFINED> instruction: 0xb324ecec
   2fccc:			; <UNDEFINED> instruction: 0xf7d74628
   2fcd0:	stmiblt	lr!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   2fcd4:	blmi	19826e0 <__read_chk@plt+0x197b1b4>
   2fcd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fcdc:	blls	609d4c <__read_chk@plt+0x602820>
   2fce0:			; <UNDEFINED> instruction: 0xf040405a
   2fce4:	strtmi	r8, [r0], -r1, asr #1
   2fce8:	ldc	0, cr11, [sp], #100	; 0x64
   2fcec:	pop	{r1, r8, r9, fp, pc}
   2fcf0:	ldmdami	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   2fcf4:			; <UNDEFINED> instruction: 0xf0074478
   2fcf8:	andcs	pc, r0, r9, lsl #21
   2fcfc:	ldmib	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2fd00:			; <UNDEFINED> instruction: 0xf7d64630
   2fd04:	ubfx	lr, r8, #20, #6
   2fd08:	b	ffeedc6c <__read_chk@plt+0xffee6740>
   2fd0c:			; <UNDEFINED> instruction: 0xf04f4f75
   2fd10:	ldrbtmi	r0, [pc], #-2305	; 2fd18 <__read_chk@plt+0x287ec>
   2fd14:	ldmdami	r4!, {r0, r2, r9, sl, lr}^
   2fd18:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2fd1c:	blx	3ebd42 <__read_chk@plt+0x3e4816>
   2fd20:			; <UNDEFINED> instruction: 0x46494872
   2fd24:			; <UNDEFINED> instruction: 0xf0074478
   2fd28:	ldmdami	r1!, {r0, r3, r8, r9, fp, ip, sp, lr, pc}^
   2fd2c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2fd30:	blx	16bd56 <__read_chk@plt+0x16482a>
   2fd34:	ldrtmi	r4, [r9], -pc, ror #16
   2fd38:			; <UNDEFINED> instruction: 0xf0074478
   2fd3c:	blls	2ae940 <__read_chk@plt+0x2a7414>
   2fd40:			; <UNDEFINED> instruction: 0xf8c3b10b
   2fd44:			; <UNDEFINED> instruction: 0xf1bb9000
   2fd48:	andle	r0, r5, r0, lsl #30
   2fd4c:			; <UNDEFINED> instruction: 0x4638b155
   2fd50:	b	ff5edcb4 <__read_chk@plt+0xff5e6788>
   2fd54:	andeq	pc, r0, fp, asr #17
   2fd58:	strcs	r9, [r0], #-2824	; 0xfffff4f8
   2fd5c:	blls	207dd8 <__read_chk@plt+0x2008ac>
   2fd60:			; <UNDEFINED> instruction: 0xe7b7601e
   2fd64:	andpl	pc, r0, fp, asr #17
   2fd68:			; <UNDEFINED> instruction: 0xf7d6e7f6
   2fd6c:	bhi	fef2b614 <__read_chk@plt+0xfef240e8>
   2fd70:			; <UNDEFINED> instruction: 0x4635693a
   2fd74:	sxtahmi	r6, r1, r9, ror #16
   2fd78:	ldrbtmi	r4, [pc], #-3935	; 2fd80 <__read_chk@plt+0x28854>
   2fd7c:	ldmdami	pc, {r2, r9, sl, lr}^	; <UNPREDICTABLE>
   2fd80:			; <UNDEFINED> instruction: 0xf0074478
   2fd84:	str	pc, [r0, r3, asr #20]!
   2fd88:	ldc	7, cr15, [ip, #856]	; 0x358
   2fd8c:	strmi	r4, [r1], -ip, asr #12
   2fd90:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
   2fd94:	blx	eebdb8 <__read_chk@plt+0xee488c>
   2fd98:	bmi	16e9c5c <__read_chk@plt+0x16e2730>
   2fd9c:			; <UNDEFINED> instruction: 0xe69b447a
   2fda0:	ldrsbtlt	pc, [r4], -sp	; <UNPREDICTABLE>
   2fda4:			; <UNDEFINED> instruction: 0xf04f4f58
   2fda8:	stmdals	fp, {r0, r8, fp}
   2fdac:	stm	r6, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fdb0:			; <UNDEFINED> instruction: 0xe787447f
   2fdb4:	ldrbtmi	r4, [ip], #-3157	; 0xfffff3ab
   2fdb8:	strtmi	r4, [r0], -r6, lsr #12
   2fdbc:	strtmi	r4, [r6], r4, lsr #13
   2fdc0:			; <UNDEFINED> instruction: 0xf7d6e661
   2fdc4:	strmi	lr, [r1], -r0, lsl #27
   2fdc8:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   2fdcc:	blx	7ebdf0 <__read_chk@plt+0x7e48c4>
   2fdd0:	bmi	1469c24 <__read_chk@plt+0x14626f8>
   2fdd4:	ldmdbls	r0, {r4, r5, r9, sl, lr}
   2fdd8:			; <UNDEFINED> instruction: 0xf7d6447a
   2fddc:	strmi	lr, [r5], -sl, asr #24
   2fde0:	stmdavs	r0, {r3, r4, r5, r8, ip, sp, pc}
   2fde4:	b	b6dd48 <__read_chk@plt+0xb6681c>
   2fde8:	strtmi	r4, [r8], -r3, lsl #12
   2fdec:			; <UNDEFINED> instruction: 0xf7d7461d
   2fdf0:	bmi	12a9f90 <__read_chk@plt+0x12a2a64>
   2fdf4:	ldmdbls	r0, {r4, r5, r9, sl, lr}
   2fdf8:			; <UNDEFINED> instruction: 0xf7d6447a
   2fdfc:			; <UNDEFINED> instruction: 0x4607ec3a
   2fe00:	stmdavs	r1, {r3, r4, r5, r8, ip, sp, pc}
   2fe04:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   2fe08:	blx	fe66be2c <__read_chk@plt+0xfe664900>
   2fe0c:			; <UNDEFINED> instruction: 0xf7d74638
   2fe10:	bmi	1129f70 <__read_chk@plt+0x1122a44>
   2fe14:	ldmdbls	r0, {r4, r5, r9, sl, lr}
   2fe18:			; <UNDEFINED> instruction: 0xf7d6447a
   2fe1c:	strmi	lr, [r0], sl, lsr #24
   2fe20:	stmdavs	r1, {r4, r6, r7, r8, ip, sp, pc}
   2fe24:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
   2fe28:	blx	fe26be4c <__read_chk@plt+0xfe264920>
   2fe2c:	ldrdeq	pc, [r0], -r8
   2fe30:	tstcs	r0, sl, lsl #4
   2fe34:	ldmdb	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2fe38:	ldcle	8, cr2, [r2, #-4]
   2fe3c:	ldrbtmi	r4, [pc], #-3898	; 2fe44 <__read_chk@plt+0x28918>
   2fe40:			; <UNDEFINED> instruction: 0xf7d74640
   2fe44:			; <UNDEFINED> instruction: 0xe73ae83c
   2fe48:			; <UNDEFINED> instruction: 0x46814f38
   2fe4c:	ldrmi	r9, [sp], -pc, lsl #16
   2fe50:			; <UNDEFINED> instruction: 0xf7d6447f
   2fe54:	ldrb	lr, [lr, -r6, lsr #24]
   2fe58:	ldrbtmi	r4, [pc], #-3893	; 2fe60 <__read_chk@plt+0x28934>
   2fe5c:	strtmi	lr, [r5], -pc, lsr #14
   2fe60:	svcmi	0x0034e7a0
   2fe64:			; <UNDEFINED> instruction: 0xe7eb447f
   2fe68:	ldc	7, cr15, [r4, #856]!	; 0x358
   2fe6c:	andeq	r0, r0, r0, asr r7
   2fe70:			; <UNDEFINED> instruction: 0x000213bc
   2fe74:	andeq	r6, r3, r2, lsl #28
   2fe78:	strdeq	r1, [r2], -ip
   2fe7c:	andeq	sp, r1, lr, asr #27
   2fe80:			; <UNDEFINED> instruction: 0x000212b4
   2fe84:	andeq	r1, r2, r8, lsl #10
   2fe88:	muleq	r2, sl, r4
   2fe8c:	andeq	r1, r2, r4, lsr #11
   2fe90:	andeq	r1, r2, r4, asr #11
   2fe94:	strdeq	pc, [r1], -sl
   2fe98:	andeq	r1, r2, r2, lsr #11
   2fe9c:	strdeq	r7, [r3], -r8
   2fea0:	andeq	r1, r2, ip, ror r5
   2fea4:	andeq	r1, r2, r2, lsr #5
   2fea8:	andeq	r1, r2, r6, asr #4
   2feac:	andeq	r1, r2, r0, lsl #10
   2feb0:	andeq	r1, r2, r8, lsl r2
   2feb4:	andeq	r1, r2, ip, ror #9
   2feb8:	ldrdeq	pc, [r1], -lr
   2febc:	andeq	r1, r2, r8, lsl #2
   2fec0:	ldrdeq	pc, [r1], -r0
   2fec4:	strheq	pc, [r1], -ip	; <UNPREDICTABLE>
   2fec8:	andeq	r1, r2, sl, lsr #2
   2fecc:	ldrdeq	r1, [r2], -r0
   2fed0:			; <UNDEFINED> instruction: 0x00037bb0
   2fed4:	andeq	r1, r2, r8, ror #8
   2fed8:	andeq	r1, r2, r8, asr #5
   2fedc:	andeq	r6, r3, r8, ror #22
   2fee0:	andeq	r1, r2, r0, lsr r3
   2fee4:	andeq	r1, r2, r2, ror r2
   2fee8:	andeq	r1, r2, r6, asr #8
   2feec:	andeq	r1, r2, ip, asr #8
   2fef0:	andeq	r1, r2, r2, asr r4
   2fef4:	andeq	r1, r2, r4, asr r4
   2fef8:	andeq	r1, r2, sl, lsl #4
   2fefc:	andeq	r1, r2, r4, asr #4
   2ff00:	andeq	r1, r2, sl, ror #4
   2ff04:	andeq	r1, r2, r0, ror #3
   2ff08:	ldrdeq	r1, [r2], -r4
   2ff0c:	andeq	lr, r1, r6, asr pc
   2ff10:	ldrdeq	r1, [r2], -r6
   2ff14:	andeq	r1, r2, r0, asr r3
   2ff18:	andeq	r1, r2, r0, asr #32
   2ff1c:	andeq	r1, r2, r2, lsr r3
   2ff20:	andeq	r4, r2, r0, lsl #22
   2ff24:	andeq	r1, r2, r6, lsr #6
   2ff28:	andeq	r1, r2, lr, asr #2
   2ff2c:	andeq	r1, r2, r4, lsr r1
   2ff30:	andeq	r1, r2, sl, lsr #2
   2ff34:	andeq	r1, r2, r0, lsr #2
   2ff38:	ldrsbgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   2ff3c:	blmi	5b8408 <__read_chk@plt+0x5b0edc>
   2ff40:	strlt	r4, [r0, #-1276]	; 0xfffffb04
   2ff44:			; <UNDEFINED> instruction: 0xf85cb083
   2ff48:	strbtmi	r3, [sl], -r3
   2ff4c:	movwls	r6, #6171	; 0x181b
   2ff50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ff54:	stmda	r6, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ff58:	bmi	45e500 <__read_chk@plt+0x456fd4>
   2ff5c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   2ff60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ff64:	subsmi	r9, sl, r1, lsl #22
   2ff68:	stmdals	r0, {r0, r4, r8, ip, lr, pc}
   2ff6c:			; <UNDEFINED> instruction: 0xf85db003
   2ff70:			; <UNDEFINED> instruction: 0xf7ffeb04
   2ff74:	bmi	2dec48 <__read_chk@plt+0x2d771c>
   2ff78:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2ff7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ff80:	subsmi	r9, sl, r1, lsl #22
   2ff84:	andcs	sp, r1, r3, lsl #2
   2ff88:			; <UNDEFINED> instruction: 0xf85db003
   2ff8c:	pld	[r6, r4, lsl #22]
   2ff90:	svclt	0x0000ed22
   2ff94:	andeq	r6, r3, r0, lsl #18
   2ff98:	andeq	r0, r0, r0, asr r7
   2ff9c:	andeq	r6, r3, r2, ror #17
   2ffa0:	andeq	r6, r3, r6, asr #17
   2ffa4:	addlt	fp, sp, r0, lsr r5
   2ffa8:	blmi	5c3004 <__read_chk@plt+0x5bbad8>
   2ffac:	stmdavs	r1, {r2, r3, r4, r5, r6, sl, lr}
   2ffb0:	stmiapl	r3!, {r0, r2, r6, fp, sp, lr}^
   2ffb4:	ldmdavs	fp, {r2, r7, fp, sp, lr}
   2ffb8:			; <UNDEFINED> instruction: 0xf04f930b
   2ffbc:	stmdbvs	r3, {r8, r9}
   2ffc0:	stmiavs	r1, {r2, r8, ip, pc}^
   2ffc4:	stmdbvs	r0, {r0, r8, r9, ip, sp}^
   2ffc8:	strls	r4, [r2], #-2575	; 0xfffff5f1
   2ffcc:	ldrbtmi	sl, [sl], #-3079	; 0xfffff3f9
   2ffd0:	mrsls	r9, SP_irq
   2ffd4:	msrvc	SPSR_fs, #0, 4
   2ffd8:			; <UNDEFINED> instruction: 0x46202110
   2ffdc:			; <UNDEFINED> instruction: 0xf7d69503
   2ffe0:	strtmi	lr, [r0], -r2, ror #23
   2ffe4:	stmib	ip, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ffe8:	blmi	1c2810 <__read_chk@plt+0x1bb2e4>
   2ffec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fff0:	blls	30a060 <__read_chk@plt+0x302b34>
   2fff4:	qaddle	r4, sl, r1
   2fff8:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
   2fffc:	stcl	7, cr15, [sl], #856	; 0x358
   30000:	muleq	r3, r4, r8
   30004:	andeq	r0, r0, r0, asr r7
   30008:	andeq	r1, r2, lr, asr #3
   3000c:	andeq	r6, r3, r4, asr r8
   30010:	svcmi	0x00f0e92d
   30014:			; <UNDEFINED> instruction: 0xf8d04682
   30018:	addlt	r8, r3, r0
   3001c:	ldrmi	r4, [r6], -r9, lsl #13
   30020:	svceq	0x0000f1b8
   30024:	strbmi	sp, [r5], -r0, rrx
   30028:	bleq	6c16c <__read_chk@plt+0x64c40>
   3002c:	strbmi	r9, [r9], -r1, lsl #10
   30030:	blvc	16e18c <__read_chk@plt+0x166c60>
   30034:	ldmdavs	r8!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, pc}^
   30038:	ldmda	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3003c:	bllt	841854 <__read_chk@plt+0x83a328>
   30040:	ldmvs	pc!, {r1, r2, r8, r9, ip, sp, pc}	; <UNPREDICTABLE>
   30044:	subsle	r2, r3, r0, lsl #30
   30048:	and	r1, r3, sp, lsr pc
   3004c:			; <UNDEFINED> instruction: 0xf7d73401
   30050:			; <UNDEFINED> instruction: 0xb1b8e898
   30054:	svceq	0x0004f855
   30058:	stmdacs	r0, {r0, r4, r5, r9, sl, lr}
   3005c:	stfned	f5, [r1], #984	; 0x3d8
   30060:			; <UNDEFINED> instruction: 0xf1a10089
   30064:	svcne	0x000d0908
   30068:			; <UNDEFINED> instruction: 0xf7d64638
   3006c:	blls	ab734 <__read_chk@plt+0xa4208>
   30070:			; <UNDEFINED> instruction: 0x4604681b
   30074:	addsvs	r4, ip, r0, lsr r6
   30078:	stmdb	r2, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3007c:			; <UNDEFINED> instruction: 0xf8442300
   30080:	cmnpl	r3, r9
   30084:	pop	{r0, r1, ip, sp, pc}
   30088:			; <UNDEFINED> instruction: 0xf10b8ff0
   3008c:	strb	r0, [sp, r1, lsl #22]
   30090:	tsteq	r2, fp, lsl #2	; <UNPREDICTABLE>
   30094:			; <UNDEFINED> instruction: 0xf1a10089
   30098:	svcne	0x000f0508
   3009c:			; <UNDEFINED> instruction: 0xf7d64640
   300a0:			; <UNDEFINED> instruction: 0x4604ed96
   300a4:			; <UNDEFINED> instruction: 0xf8ca200c
   300a8:			; <UNDEFINED> instruction: 0xf7d64000
   300ac:	movwcs	lr, #10312	; 0x2848
   300b0:	strmi	r5, [r0], r0, ror #2
   300b4:	stmdbcc	r0, {r6, r7, r8, fp, sp, lr, pc}
   300b8:	andcs	fp, r8, r6, lsr #3
   300bc:	ldmda	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   300c0:	strmi	r5, [r2], -r3, ror #18
   300c4:			; <UNDEFINED> instruction: 0xf8c84630
   300c8:	ldmvs	lr, {r3, sp}
   300cc:	ldmdb	r8, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   300d0:	andcs	r5, r0, #1622016	; 0x18c000
   300d4:	mlasvs	r0, fp, r8, r6
   300d8:	movwcs	r6, #90	; 0x5a
   300dc:	andlt	r5, r3, r3, ror #3
   300e0:	svchi	0x00f0e8bd
   300e4:	ldrb	r6, [r8, r6, lsl #1]!
   300e8:	strbmi	r2, [r5], -r4, lsl #14
   300ec:	ldrb	r2, [r5, r8, lsl #2]
   300f0:	ldrtmi	r2, [r9], r4, lsl #10
   300f4:	ldr	r2, [r7, r8, lsl #2]!
   300f8:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   300fc:	blmi	7389b4 <__read_chk@plt+0x731488>
   30100:	ldrlt	r2, [r0, #-256]!	; 0xffffff00
   30104:			; <UNDEFINED> instruction: 0xb09144fc
   30108:	stcge	6, cr4, [r4], {5}
   3010c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   30110:	ldmdavs	fp, {r5, r9, sl, lr}
   30114:			; <UNDEFINED> instruction: 0xf04f930f
   30118:			; <UNDEFINED> instruction: 0xf7d60300
   3011c:	ldmdbmi	r5, {r1, r4, r9, fp, sp, lr, pc}
   30120:	bge	21ad3c <__read_chk@plt+0x213810>
   30124:	movwls	r4, #9337	; 0x2479
   30128:	blge	1d4930 <__read_chk@plt+0x1cd404>
   3012c:	movwls	sl, #6665	; 0x1a09
   30130:	blge	2419d8 <__read_chk@plt+0x23a4ac>
   30134:			; <UNDEFINED> instruction: 0xf7d69403
   30138:	ldmib	sp, {r2, r4, r7, r8, r9, fp, sp, lr, pc}^
   3013c:	strtmi	r3, [r0], -r8, lsl #4
   30140:	mvnscc	pc, pc, asr #32
   30144:	rsbvc	pc, ip, #536870922	; 0x2000000a
   30148:	andls	r4, r9, #184549376	; 0xb000000
   3014c:	tstls	ip, r8, lsl #6
   30150:	b	feb6e0b0 <__read_chk@plt+0xfeb66b84>
   30154:	blmi	1c297c <__read_chk@plt+0x1bb450>
   30158:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3015c:	blls	40a1cc <__read_chk@plt+0x402ca0>
   30160:	qaddle	r4, sl, r1
   30164:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
   30168:	ldc	7, cr15, [r4], #-856	; 0xfffffca8
   3016c:	andeq	r6, r3, ip, lsr r7
   30170:	andeq	r0, r0, r0, asr r7
   30174:	muleq	r2, r4, r0
   30178:	andeq	r6, r3, r8, ror #13
   3017c:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
   30180:	andscs	pc, r1, #64, 4
   30184:	ldrblt	r4, [r0, #-2849]!	; 0xfffff4df
   30188:			; <UNDEFINED> instruction: 0xf5ad44fc
   3018c:	strmi	r7, [ip], -r8, lsl #26
   30190:	ldmdbmi	pc, {r1, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
   30194:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   30198:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
   3019c:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   301a0:			; <UNDEFINED> instruction: 0xf04f9387
   301a4:			; <UNDEFINED> instruction: 0xf7d60300
   301a8:			; <UNDEFINED> instruction: 0xb324ee84
   301ac:	ldmdbmi	r9, {r2, r5, r6, fp, sp, lr}
   301b0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   301b4:	svc	0x00e4f7d6
   301b8:	ldmdbmi	r7, {r3, r5, r8, ip, sp, pc}
   301bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   301c0:	svc	0x00def7d6
   301c4:			; <UNDEFINED> instruction: 0x4631b970
   301c8:			; <UNDEFINED> instruction: 0xf7ed4628
   301cc:	bmi	5301c0 <__read_chk@plt+0x528c94>
   301d0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   301d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   301d8:	subsmi	r9, sl, r7, lsl #23
   301dc:			; <UNDEFINED> instruction: 0xf50dd112
   301e0:	ldcllt	13, cr7, [r0, #-32]!	; 0xffffffe0
   301e4:	strtmi	r4, [r0], -lr, lsl #18
   301e8:			; <UNDEFINED> instruction: 0xf7d64479
   301ec:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   301f0:	andcs	sp, r0, r9, ror #1
   301f4:	stmdbmi	fp, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   301f8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   301fc:			; <UNDEFINED> instruction: 0xffe2f7ed
   30200:	strb	r9, [r4, r1]!
   30204:	bl	ff9ee164 <__read_chk@plt+0xff9e6c38>
   30208:			; <UNDEFINED> instruction: 0x000366b8
   3020c:	andeq	r0, r0, r0, asr r7
   30210:	andeq	r1, r2, sl, lsr r0
   30214:	andeq	r6, r1, lr, lsl #11
   30218:	andeq	sp, r1, lr, lsl #25
   3021c:	andeq	r6, r3, lr, ror #12
   30220:	andeq	sp, r1, ip, ror #24
   30224:	ldrdeq	r0, [r2], -r2
   30228:	svcmi	0x00f0e92d
   3022c:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   30230:	ldrmi	r8, [pc], -r2, lsl #22
   30234:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   30238:			; <UNDEFINED> instruction: 0xf8df2400
   3023c:			; <UNDEFINED> instruction: 0x468834b0
   30240:	addslt	r4, r9, sl, ror r4
   30244:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   30248:			; <UNDEFINED> instruction: 0xf04f9317
   3024c:	stmib	sp, {r8, r9}^
   30250:	stmib	sp, {r1, r2, sl, lr}^
   30254:	strls	r4, [sl], #-1032	; 0xfffffbf8
   30258:	blx	1dee1c4 <__read_chk@plt+0x1de6c98>
   3025c:			; <UNDEFINED> instruction: 0xf0402800
   30260:	stmdbge	r6, {r0, r2, r4, r5, r6, r8, pc}
   30264:	strtmi	r2, [r8], -r1, lsl #4
   30268:	blx	e6e26e <__read_chk@plt+0xe66d42>
   3026c:	orrlt	r4, r0, r6, lsl #12
   30270:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   30274:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   30278:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3027c:	blls	60a2ec <__read_chk@plt+0x602dc0>
   30280:			; <UNDEFINED> instruction: 0xf040405a
   30284:	ldrtmi	r8, [r0], -pc, lsr #4
   30288:	ldc	0, cr11, [sp], #100	; 0x64
   3028c:	pop	{r1, r8, r9, fp, pc}
   30290:	strdls	r8, [r0], -r0
   30294:	bge	25aec0 <__read_chk@plt+0x253994>
   30298:	strbmi	sl, [r0], -r7, lsl #18
   3029c:	blx	fef6e2a2 <__read_chk@plt+0xfef66d76>
   302a0:			; <UNDEFINED> instruction: 0xf0402800
   302a4:	stmdbls	r8, {r1, r4, r5, r6, r8, pc}
   302a8:			; <UNDEFINED> instruction: 0xf0002900
   302ac:	stflsd	f0, [r9], {91}	; 0x5b
   302b0:			; <UNDEFINED> instruction: 0xf8dfab0a
   302b4:	andcs	r9, r2, #64, 8	; 0x40000000
   302b8:	blge	354ec8 <__read_chk@plt+0x34d99c>
   302bc:	ldrtgt	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   302c0:	movwls	r4, #1273	; 0x4f9
   302c4:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   302c8:			; <UNDEFINED> instruction: 0xf8df44fc
   302cc:	strls	r3, [ip], #-1076	; 0xfffffbcc
   302d0:			; <UNDEFINED> instruction: 0xf8df4478
   302d4:	ldrbtmi	r4, [fp], #-1072	; 0xfffffbd0
   302d8:			; <UNDEFINED> instruction: 0x9c0de9cd
   302dc:	ldrbtmi	r9, [ip], #-783	; 0xfffffcf1
   302e0:			; <UNDEFINED> instruction: 0xf8df9010
   302e4:			; <UNDEFINED> instruction: 0xf8dfc424
   302e8:			; <UNDEFINED> instruction: 0xf8df3424
   302ec:	ldrbtmi	r0, [ip], #1060	; 0x424
   302f0:	ldrbtmi	r9, [fp], #-1041	; 0xfffffbef
   302f4:	ldrmi	pc, [ip], #-2271	; 0xfffff721
   302f8:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   302fc:	andsls	ip, r4, r2, lsl r3
   30300:	blls	1c14f8 <__read_chk@plt+0x1b9fcc>
   30304:	strls	r9, [r1], -r7, lsl #16
   30308:	ldrls	r9, [r5], #-1558	; 0xfffff9ea
   3030c:	b	fe76e26c <__read_chk@plt+0xfe766d40>
   30310:	stmdacs	r0, {r0, r9, sl, lr}
   30314:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
   30318:	stmdals	r7, {r1, r3, r8, fp, ip, pc}
   3031c:	ldm	sl!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30320:	vcge.f32	d17, d0, d4
   30324:	stmdbls	sl, {r0, r1, r7, r8, pc}
   30328:	strls	r9, [fp], -r7, lsl #16
   3032c:	bl	ff46e28c <__read_chk@plt+0xff466d60>
   30330:	stmdacs	r0, {r2, r9, sl, lr}
   30334:	bicshi	pc, r2, r0
   30338:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   3033c:	ldrtmi	r6, [r7], -r4, lsl #14
   30340:	mcr	4, 0, r4, cr8, cr11, {3}
   30344:	blmi	ffd7eb8c <__read_chk@plt+0xffd77660>
   30348:	mcr	4, 0, r4, cr8, cr11, {3}
   3034c:	mul	sl, r0, sl
   30350:			; <UNDEFINED> instruction: 0xf7d64628
   30354:			; <UNDEFINED> instruction: 0x4621edb4
   30358:			; <UNDEFINED> instruction: 0xf7d69807
   3035c:			; <UNDEFINED> instruction: 0x4604ec3e
   30360:			; <UNDEFINED> instruction: 0xf0002800
   30364:	stmdals	r7, {r0, r5, r8, pc}
   30368:	strtmi	r4, [r1], -sl, asr #12
   3036c:	stmib	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30370:	stmdacs	r0, {r0, r2, r9, sl, lr}
   30374:	stmdavs	r1, {r2, r3, r5, r6, r7, ip, lr, pc}
   30378:	rscle	r2, r9, r0, lsl #18
   3037c:			; <UNDEFINED> instruction: 0xf003980b
   30380:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   30384:	stmdavs	r9!, {r2, r5, r6, r7, r8, ip, lr, pc}
   30388:			; <UNDEFINED> instruction: 0xf003a80b
   3038c:	svccs	0x0000fdaf
   30390:	msrhi	SPSR_sx, r0
   30394:	ldrtmi	r6, [r8], -lr, lsr #16
   30398:	bne	46bc00 <__read_chk@plt+0x4646d4>
   3039c:			; <UNDEFINED> instruction: 0xa01cf8dd
   303a0:			; <UNDEFINED> instruction: 0xf7d64632
   303a4:	cdp	14, 1, cr14, cr8, cr0, {3}
   303a8:			; <UNDEFINED> instruction: 0x46321a90
   303ac:			; <UNDEFINED> instruction: 0xf7d64638
   303b0:	bmi	ff72bd20 <__read_chk@plt+0xff7247f4>
   303b4:			; <UNDEFINED> instruction: 0x46214650
   303b8:			; <UNDEFINED> instruction: 0xf7d6447a
   303bc:	pkhtbmi	lr, r0, sl, asr #18
   303c0:			; <UNDEFINED> instruction: 0xf8d0b1b8
   303c4:			; <UNDEFINED> instruction: 0xf1bbb000
   303c8:	andsle	r0, r2, r0, lsl #30
   303cc:			; <UNDEFINED> instruction: 0x465849d5
   303d0:			; <UNDEFINED> instruction: 0xf7d64479
   303d4:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   303d8:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
   303dc:			; <UNDEFINED> instruction: 0x465849d2
   303e0:			; <UNDEFINED> instruction: 0xf7d64479
   303e4:	stmdacs	r0, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
   303e8:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
   303ec:			; <UNDEFINED> instruction: 0xf7d64640
   303f0:	stmibmi	lr, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
   303f4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   303f8:	mrc	7, 1, APSR_nzcv, cr4, cr6, {6}
   303fc:	strtmi	r4, [r1], -ip, asr #21
   30400:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   30404:	ldmdb	r4!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30408:	cmnlt	r8, r0, lsl #13
   3040c:	cmnlt	r8, r0, lsl #16
   30410:	tstcs	r0, sl, lsl #4
   30414:	mcr	7, 2, pc, cr8, cr5, {6}	; <UNPREDICTABLE>
   30418:	stcle	14, cr1, [r4, #-8]
   3041c:	ldrtmi	r4, [r8], -r5, asr #19
   30420:			; <UNDEFINED> instruction: 0xf7d64479
   30424:	strbmi	lr, [r0], -r0, lsr #28
   30428:	stcl	7, cr15, [r8, #-856]	; 0xfffffca8
   3042c:	ldrtmi	r4, [r8], -r2, asr #19
   30430:			; <UNDEFINED> instruction: 0xf7d64479
   30434:	bmi	ff0abc9c <__read_chk@plt+0xff0a4770>
   30438:	ldrbmi	r4, [r0], -r1, lsr #12
   3043c:			; <UNDEFINED> instruction: 0xf7d6447a
   30440:	pkhbtmi	lr, r0, r8, lsl #18
   30444:			; <UNDEFINED> instruction: 0xf8d0b168
   30448:			; <UNDEFINED> instruction: 0xf1bbb000
   3044c:	andle	r0, r8, r0, lsl #30
   30450:			; <UNDEFINED> instruction: 0xf7d64658
   30454:	stmdacs	pc, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   30458:	sbcshi	pc, lr, r0
   3045c:			; <UNDEFINED> instruction: 0xf7d64640
   30460:	ldmibmi	r7!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
   30464:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   30468:	ldcl	7, cr15, [ip, #856]!	; 0x358
   3046c:			; <UNDEFINED> instruction: 0x46214ab5
   30470:	ldrbtmi	r4, [sl], #-1616	; 0xfffff9b0
   30474:	ldm	ip!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30478:	cmnlt	r8, r0, lsl #13
   3047c:	ldrdlt	pc, [r0], -r0
   30480:	svceq	0x0000f1bb
   30484:	ldrbmi	sp, [r8], -r8
   30488:	stcl	7, cr15, [r2, #-856]	; 0xfffffca8
   3048c:			; <UNDEFINED> instruction: 0xf000280f
   30490:			; <UNDEFINED> instruction: 0x464080b9
   30494:	ldc	7, cr15, [r2, #-856]	; 0xfffffca8
   30498:	ldrtmi	r4, [r8], -fp, lsr #19
   3049c:			; <UNDEFINED> instruction: 0xf7d64479
   304a0:	bmi	feaebc30 <__read_chk@plt+0xfeae4704>
   304a4:	ldrbmi	r4, [r0], -r1, lsr #12
   304a8:			; <UNDEFINED> instruction: 0xf7d6447a
   304ac:	strmi	lr, [r0], r2, ror #17
   304b0:	stmdavs	r0, {r3, r4, r6, r8, ip, sp, pc}
   304b4:	andcs	fp, sl, #72, 2
   304b8:			; <UNDEFINED> instruction: 0xf7d52100
   304bc:	stmdacs	r1, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   304c0:	sbcshi	pc, fp, r0
   304c4:			; <UNDEFINED> instruction: 0xf7d64640
   304c8:	stmibmi	r1!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   304cc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   304d0:	stcl	7, cr15, [r8, #856]	; 0x358
   304d4:			; <UNDEFINED> instruction: 0x46504a9f
   304d8:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   304dc:	stmia	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   304e0:	orrlt	r4, r0, r2, lsl #13
   304e4:	cmnlt	r2, r2, lsl #16
   304e8:	rsblt	pc, ip, #14614528	; 0xdf0000
   304ec:	ldrbtmi	r4, [fp], #1664	; 0x680
   304f0:			; <UNDEFINED> instruction: 0x46384659
   304f4:	ldc	7, cr15, [r6, #856]!	; 0x358
   304f8:	svccs	0x0004f858
   304fc:	mvnsle	r2, r0, lsl #20
   30500:			; <UNDEFINED> instruction: 0xf7d64650
   30504:	ldmibmi	r5, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   30508:			; <UNDEFINED> instruction: 0x46384632
   3050c:			; <UNDEFINED> instruction: 0xf7d64479
   30510:	bls	2abbc0 <__read_chk@plt+0x2a4694>
   30514:	strtmi	r9, [r1], -r7, lsl #16
   30518:	stmia	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3051c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   30520:	adcshi	pc, sp, r0
   30524:	ldrtmi	r4, [r8], -lr, lsl #19
   30528:	ldrbtmi	r6, [r9], #-2090	; 0xfffff7d6
   3052c:	ldc	7, cr15, [sl, #856]	; 0x358
   30530:	ldmdavs	r0!, {r0, r3, r4, r5, r9, sl, lr}
   30534:	ldm	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30538:	stmdavs	sl!, {r1, r3, r7, r8, fp, lr}
   3053c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   30540:	ldc	7, cr15, [r0, #856]	; 0x358
   30544:			; <UNDEFINED> instruction: 0xf7d64630
   30548:			; <UNDEFINED> instruction: 0xe701ecba
   3054c:	strtmi	r4, [r0], -r6, lsl #19
   30550:	ldrtcs	r2, [ip], -r5, lsl #4
   30554:			; <UNDEFINED> instruction: 0xf6c04479
   30558:			; <UNDEFINED> instruction: 0xf7d62600
   3055c:			; <UNDEFINED> instruction: 0xf006eace
   30560:	pkhtb	pc, r5, r5, asr #28	; <UNPREDICTABLE>
   30564:	strcs	r9, [r1], -sl, lsl #16
   30568:			; <UNDEFINED> instruction: 0xf7d6b108
   3056c:	stmdals	r9, {r1, r3, r4, r7, fp, sp, lr, pc}
   30570:	ldc	7, cr15, [sl, #856]	; 0x358
   30574:			; <UNDEFINED> instruction: 0xf7d69808
   30578:	stmdals	r7, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
   3057c:			; <UNDEFINED> instruction: 0xf7d5b108
   30580:	stmdals	r6, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   30584:	ldc	7, cr15, [r0, #856]	; 0x358
   30588:			; <UNDEFINED> instruction: 0xf7ffe672
   3058c:			; <UNDEFINED> instruction: 0xf8ddf827
   30590:	strmi	r8, [r4], -r8, lsr #32
   30594:	svceq	0x0000f1b8
   30598:	strbmi	sp, [r0], -fp, lsr #32
   3059c:			; <UNDEFINED> instruction: 0xf7d646b0
   305a0:	orrslt	lr, ip, r0, lsl #17
   305a4:	strb	r4, [r2, r6, lsr #12]!
   305a8:	ldrtmi	r9, [r8], fp, lsl #16
   305ac:			; <UNDEFINED> instruction: 0x6704e9dd
   305b0:	ldc2l	0, cr15, [sl], #-12
   305b4:			; <UNDEFINED> instruction: 0xf1b8980a
   305b8:	suble	r0, sl, r0, lsl #30
   305bc:			; <UNDEFINED> instruction: 0xf7d6b108
   305c0:	andcs	lr, r0, #112, 16	; 0x700000
   305c4:	ldrmi	r4, [r1], -r0, asr #12
   305c8:	ldcl	7, cr15, [r8, #-856]	; 0xfffffca8
   305cc:	andhi	pc, r0, r7, asr #17
   305d0:			; <UNDEFINED> instruction: 0xf7ffe7cd
   305d4:	strmi	pc, [r4], -r3, lsl #16
   305d8:			; <UNDEFINED> instruction: 0xf7d64608
   305dc:			; <UNDEFINED> instruction: 0x4601e974
   305e0:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
   305e4:	cdp2	0, 1, cr15, cr2, cr6, {0}
   305e8:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   305ec:	svceq	0x0000f1b8
   305f0:	stfcsd	f5, [r0], {211}	; 0xd3
   305f4:	ldrb	sp, [r5, sl, ror #1]
   305f8:			; <UNDEFINED> instruction: 0x4638495d
   305fc:			; <UNDEFINED> instruction: 0xf7d64479
   30600:			; <UNDEFINED> instruction: 0xe6f3ed32
   30604:			; <UNDEFINED> instruction: 0xf7ff4658
   30608:	ldmdbmi	sl, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   3060c:			; <UNDEFINED> instruction: 0x46024479
   30610:			; <UNDEFINED> instruction: 0xf7d64638
   30614:	ldr	lr, [ip, -r8, lsr #26]!
   30618:			; <UNDEFINED> instruction: 0xf7ff4658
   3061c:	ldmdbmi	r6, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   30620:			; <UNDEFINED> instruction: 0x46024479
   30624:			; <UNDEFINED> instruction: 0xf7d64638
   30628:			; <UNDEFINED> instruction: 0xe717ed1e
   3062c:			; <UNDEFINED> instruction: 0x46294853
   30630:			; <UNDEFINED> instruction: 0xf0064478
   30634:	strcc	pc, [r1], #-3563	; 0xfffff215
   30638:	stmdals	sl, {r0, r2, r5, ip, lr, pc}
   3063c:			; <UNDEFINED> instruction: 0xf6c0263a
   30640:	stmdacs	r0, {r9, sl, sp}
   30644:			; <UNDEFINED> instruction: 0x263ad093
   30648:	stmda	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3064c:	strcs	pc, [r0], -r0, asr #13
   30650:	ldrtcs	lr, [sl], #-1933	; 0xfffff873
   30654:	strcs	pc, [r0], #-1728	; 0xfffff940
   30658:	mvnsle	r2, r0, lsl #16
   3065c:	str	r4, [r6, r6, lsr #12]
   30660:	ldrtmi	r4, [r8], -r7, asr #18
   30664:			; <UNDEFINED> instruction: 0xf7d54479
   30668:			; <UNDEFINED> instruction: 0x4607edb2
   3066c:	stmdbmi	r5, {r1, r4, r7, r9, sl, sp, lr, pc}^
   30670:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   30674:	ldcl	7, cr15, [r6], #856	; 0x358
   30678:	stmdbmi	r3, {r3, r4, r5, r7, r9, sl, sp, lr, pc}^
   3067c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   30680:	ldcl	7, cr15, [r0], #856	; 0x358
   30684:	stmdals	r7, {r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
   30688:	mrrc2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
   3068c:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   30690:			; <UNDEFINED> instruction: 0xf1b84604
   30694:	orrle	r0, r0, r0, lsl #30
   30698:	addsle	r2, r7, r0, lsl #24
   3069c:	stmdals	r7, {r1, r7, r8, r9, sl, sp, lr, pc}
   306a0:	ldmib	sp, {r3, r4, r5, r7, r9, sl, lr}^
   306a4:			; <UNDEFINED> instruction: 0xf7ff6704
   306a8:	stmdavs	r9!, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   306ac:	ldmdami	r7!, {r2, r9, sl, lr}
   306b0:			; <UNDEFINED> instruction: 0xf0064478
   306b4:	stmdals	sl, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   306b8:			; <UNDEFINED> instruction: 0xf7d5b108
   306bc:	stmdblt	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   306c0:	svceq	0x0000f1b8
   306c4:	svcge	0x007df47f
   306c8:			; <UNDEFINED> instruction: 0xf1b8e780
   306cc:			; <UNDEFINED> instruction: 0xf43f0f00
   306d0:	strbmi	sl, [r0], -r9, ror #30
   306d4:			; <UNDEFINED> instruction: 0xf7d64626
   306d8:	strb	lr, [r8, -ip, lsl #27]
   306dc:			; <UNDEFINED> instruction: 0xf003980b
   306e0:	str	pc, [sl, r3, ror #23]!
   306e4:	ldmdb	r6!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   306e8:	andeq	r6, r3, r0, lsl #12
   306ec:	andeq	r0, r0, r0, asr r7
   306f0:	andeq	r6, r3, r8, asr #11
   306f4:	andeq	r0, r2, r4, lsl #23
   306f8:	andeq	r0, r2, r8, lsl #23
   306fc:	andeq	r0, r2, ip, lsl #23
   30700:	andeq	r1, r2, lr, lsr r1
   30704:	andeq	r0, r2, sl, lsl #23
   30708:	andeq	r0, r2, r6, lsl #23
   3070c:	andeq	r0, r2, sl, lsr #23
   30710:			; <UNDEFINED> instruction: 0x00020bb4
   30714:			; <UNDEFINED> instruction: 0x00020bb8
   30718:	andeq	r1, r2, r8, lsr #2
   3071c:	andeq	r1, r2, r0, lsr r1
   30720:	andeq	r0, r2, r0, lsl #22
   30724:	strheq	r1, [r2], -r0
   30728:	andeq	r1, r2, r4, lsr #1
   3072c:	andeq	fp, r1, sl, lsl #20
   30730:	andeq	r0, r2, sl, lsr #21
   30734:	andeq	r5, r1, ip, ror r7
   30738:	ldrdeq	fp, [r1], -r0
   3073c:	andeq	r0, r2, r8, lsr sl
   30740:	muleq	r1, sl, r9
   30744:	andeq	r0, r2, r6, lsl sl
   30748:	andeq	fp, r1, r4, ror #18
   3074c:			; <UNDEFINED> instruction: 0x000209b4
   30750:	andeq	fp, r1, lr, lsl #29
   30754:	andeq	r0, r2, r6, ror r9
   30758:	andeq	r0, r2, r2, lsr #31
   3075c:	andeq	r0, r2, ip, lsl #31
   30760:			; <UNDEFINED> instruction: 0x00020fb2
   30764:	andeq	r0, r2, lr, lsr #31
   30768:	muleq	r2, r4, lr
   3076c:	andeq	r0, r2, lr, lsr lr
   30770:	andeq	r1, r2, r8, asr #3
   30774:	muleq	r2, r4, r5
   30778:	andeq	r2, r2, r0, lsl #11
   3077c:	andeq	r0, r2, r0, lsl lr
   30780:	andeq	fp, r1, r4, ror #11
   30784:	andeq	r0, r2, sl, lsl lr
   30788:	andeq	r6, r1, r2, lsl fp
   3078c:	strdeq	r0, [r2], -r8
   30790:	svcmi	0x00f0e92d
   30794:	stc	6, cr2, [sp, #-0]
   30798:	strmi	r8, [pc], -r2, lsl #22
   3079c:	stmib	sp, {r0, r1, r3, r4, r7, ip, sp, pc}^
   307a0:			; <UNDEFINED> instruction: 0xf8df1205
   307a4:	movwls	r2, #29956	; 0x7504
   307a8:	strcc	pc, [r0, #-2271]	; 0xfffff721
   307ac:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   307b0:	ldmpl	r3, {r1, r2, r8, sl, lr}^
   307b4:	tstls	r9, #1769472	; 0x1b0000
   307b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   307bc:	strvs	lr, [sl], -sp, asr #19
   307c0:			; <UNDEFINED> instruction: 0xf7d8960c
   307c4:	andls	pc, r5, r1, asr #31
   307c8:			; <UNDEFINED> instruction: 0xf0402800
   307cc:	strmi	r8, [r2], -sl, ror #1
   307d0:	strtmi	sl, [r0], -sl, lsl #18
   307d4:			; <UNDEFINED> instruction: 0xf882f7ff
   307d8:	andls	r4, r5, r3, lsl #12
   307dc:			; <UNDEFINED> instruction: 0xf0402800
   307e0:	andls	r8, r0, fp, asr #1
   307e4:	stmdbge	fp, {r2, r3, r9, fp, sp, pc}
   307e8:			; <UNDEFINED> instruction: 0xf7ff4638
   307ec:			; <UNDEFINED> instruction: 0x4606f915
   307f0:	orrslt	r9, r8, r5
   307f4:	mrc2	7, 7, pc, cr2, cr14, {7}
   307f8:	strmi	r9, [r6], -ip, lsl #20
   307fc:	andls	r4, r5, r0, lsl #13
   30800:			; <UNDEFINED> instruction: 0xf0002800
   30804:			; <UNDEFINED> instruction: 0x461080b5
   30808:	mcrr	7, 13, pc, lr, cr6	; <UNPREDICTABLE>
   3080c:	tstlt	r8, fp, lsl #16
   30810:	ldcl	7, cr15, [r0], {213}	; 0xd5
   30814:			; <UNDEFINED> instruction: 0xf7d6980a
   30818:	adcs	lr, r3, r8, asr #24
   3081c:	bcs	57054 <__read_chk@plt+0x4fb28>
   30820:	sbchi	pc, fp, r0
   30824:	strne	pc, [r8], #2271	; 0x8df
   30828:			; <UNDEFINED> instruction: 0xf7d54479
   3082c:	pkhtbmi	lr, r0, r0, asr #25
   30830:			; <UNDEFINED> instruction: 0xf0002800
   30834:			; <UNDEFINED> instruction: 0xf8df80fc
   30838:			; <UNDEFINED> instruction: 0xf10d747c
   3083c:			; <UNDEFINED> instruction: 0x960e0c3c
   30840:			; <UNDEFINED> instruction: 0x3720447f
   30844:	stmia	ip!, {r0, r1, r2, r3, r8, r9, sl, fp, lr, pc}
   30848:	svcgt	0x000f000f
   3084c:	andeq	lr, pc, ip, lsr #17
   30850:	muleq	r3, r7, r8
   30854:	stm	ip, {r1, r3, r9, fp, ip, pc}
   30858:	strtmi	r0, [r1], -r3
   3085c:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   30860:			; <UNDEFINED> instruction: 0xf0064478
   30864:	ldmib	sp, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   30868:	blge	370c9c <__read_chk@plt+0x369770>
   3086c:	movwls	r2, #8706	; 0x2202
   30870:	strls	sl, [r1], -pc, lsl #22
   30874:	blls	2d547c <__read_chk@plt+0x2cdf50>
   30878:	svc	0x00e6f7d5
   3087c:	stmdals	sl, {r0, r1, r2, r9, sl, lr}
   30880:	ldc	7, cr15, [r2], {214}	; 0xd6
   30884:	beq	16c968 <__read_chk@plt+0x16543c>
   30888:			; <UNDEFINED> instruction: 0xf040960a
   3088c:	stmdbls	sp, {r0, r1, r2, r4, r5, r7, pc}
   30890:			; <UNDEFINED> instruction: 0xf7d6980b
   30894:			; <UNDEFINED> instruction: 0x4606e91e
   30898:			; <UNDEFINED> instruction: 0xf0002800
   3089c:			; <UNDEFINED> instruction: 0xf8df809a
   308a0:	blge	3d5918 <__read_chk@plt+0x3ce3ec>
   308a4:	ldrbtmi	r9, [r9], #773	; 0x305
   308a8:	strbmi	r9, [sl], -fp, lsl #16
   308ac:			; <UNDEFINED> instruction: 0xf7d54631
   308b0:	strmi	lr, [r3], r0, ror #29
   308b4:	stmdavs	r1, {r3, r4, r5, r8, ip, sp, pc}
   308b8:	stmdals	lr, {r0, r3, r5, r8, ip, sp, pc}
   308bc:	ldc2	0, cr15, [ip], {3}
   308c0:			; <UNDEFINED> instruction: 0xf0002800
   308c4:			; <UNDEFINED> instruction: 0x46318093
   308c8:			; <UNDEFINED> instruction: 0xf7d6980b
   308cc:	strmi	lr, [r6], -r6, lsl #19
   308d0:	mvnle	r2, r0, lsl #16
   308d4:	rsbsle	r2, r2, r4, lsl #30
   308d8:			; <UNDEFINED> instruction: 0xf003980e
   308dc:	movwcs	pc, #2789	; 0xae5	; <UNPREDICTABLE>
   308e0:			; <UNDEFINED> instruction: 0xf1ba930e
   308e4:	rsbsle	r0, fp, r0, lsl #30
   308e8:			; <UNDEFINED> instruction: 0x465249f5
   308ec:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   308f0:	bl	fee6e850 <__read_chk@plt+0xfee67324>
   308f4:	stmdals	fp, {r0, r2, r3, r8, fp, ip, pc}
   308f8:	stmia	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   308fc:	teqlt	r0, #6291456	; 0x600000
   30900:			; <UNDEFINED> instruction: 0xf8df4bf0
   30904:	ldrbtmi	fp, [fp], #-964	; 0xfffffc3c
   30908:	blmi	ffc5552c <__read_chk@plt+0xffc4e000>
   3090c:	strls	r4, [r5, #-1275]	; 0xfffffb05
   30910:	movwls	r4, #25723	; 0x647b
   30914:	ldrbtmi	r4, [fp], #-3054	; 0xfffff412
   30918:	stmdals	fp, {r3, r8, r9, ip, pc}
   3091c:			; <UNDEFINED> instruction: 0x4631465a
   30920:	mcr	7, 5, pc, cr6, cr5, {6}	; <UNPREDICTABLE>
   30924:	cmplt	r0, r7, lsl #12
   30928:	cmplt	r1, r1, lsl #16
   3092c:			; <UNDEFINED> instruction: 0xf003980e
   30930:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   30934:	addhi	pc, r4, r0
   30938:			; <UNDEFINED> instruction: 0xf7d64638
   3093c:	ldrtmi	lr, [r1], -r0, asr #21
   30940:			; <UNDEFINED> instruction: 0xf7d6980b
   30944:	strmi	lr, [r6], -sl, asr #18
   30948:	mvnle	r2, r0, lsl #16
   3094c:	stmdals	sp, {r0, r2, r8, sl, fp, ip, pc}
   30950:	mcr	7, 5, pc, cr6, cr5, {6}	; <UNPREDICTABLE>
   30954:			; <UNDEFINED> instruction: 0xf003980e
   30958:	ldmmi	lr, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}^
   3095c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   30960:	stc2l	0, cr15, [ip], #24
   30964:	strbmi	r2, [r0], -r0, lsl #4
   30968:			; <UNDEFINED> instruction: 0xf7d64611
   3096c:	bls	36b794 <__read_chk@plt+0x364268>
   30970:			; <UNDEFINED> instruction: 0xf8c52600
   30974:	strb	r8, [r6, -r0]
   30978:			; <UNDEFINED> instruction: 0x462148d7
   3097c:	ldrbtmi	r4, [r8], #-1566	; 0xfffff9e2
   30980:	mcrr2	0, 0, pc, r4, cr6	; <UNPREDICTABLE>
   30984:	blmi	ff2834e0 <__read_chk@plt+0xff27bfb4>
   30988:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3098c:	blls	68a9fc <__read_chk@plt+0x6834d0>
   30990:			; <UNDEFINED> instruction: 0xf040405a
   30994:	ldrtmi	r8, [r0], -r7, lsl #3
   30998:	ldc	0, cr11, [sp], #108	; 0x6c
   3099c:	pop	{r1, r8, r9, fp, pc}
   309a0:	stmibmi	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^	; <UNPREDICTABLE>
   309a4:	andcs	r4, r5, #48, 12	; 0x3000000
   309a8:	ldrbtmi	r2, [r9], #-1596	; 0xfffff9c4
   309ac:	strcs	pc, [r0], -r0, asr #13
   309b0:	stmia	r2!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   309b4:	stc2	0, cr15, [sl], #-24	; 0xffffffe8
   309b8:	strcs	lr, [r1], -r4, ror #15
   309bc:			; <UNDEFINED> instruction: 0xf1bae723
   309c0:			; <UNDEFINED> instruction: 0xf0000f01
   309c4:	stmiami	r7, {r1, r3, r5, r8, pc}^
   309c8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   309cc:	ldc2	0, cr15, [lr], {6}
   309d0:	svccs	0x0004e782
   309d4:	teqhi	r0, r0	; <UNPREDICTABLE>
   309d8:			; <UNDEFINED> instruction: 0xf003980e
   309dc:	strls	pc, [lr], -r5, ror #20
   309e0:	strbmi	r4, [r1], -r1, asr #17
   309e4:			; <UNDEFINED> instruction: 0xf7d54478
   309e8:	ldr	lr, [r0, r4, lsl #29]!
   309ec:	ldrdne	pc, [r0], -fp
   309f0:	beq	ace20 <__read_chk@plt+0xa58f4>
   309f4:			; <UNDEFINED> instruction: 0xf0039805
   309f8:			; <UNDEFINED> instruction: 0xe764fa79
   309fc:			; <UNDEFINED> instruction: 0xf7fe4638
   30a00:	strtmi	pc, [r1], -sp, ror #27
   30a04:	strmi	r4, [r2], -r6, lsl #12
   30a08:	ldrbtmi	r4, [r8], #-2232	; 0xfffff748
   30a0c:	blx	fffeca2e <__read_chk@plt+0xfffe5502>
   30a10:			; <UNDEFINED> instruction: 0xf7d54630
   30a14:			; <UNDEFINED> instruction: 0x4601ef58
   30a18:	ldrbtmi	r4, [r8], #-2229	; 0xfffff74b
   30a1c:	blx	ffdeca3e <__read_chk@plt+0xffde5512>
   30a20:	addsle	r2, pc, r0, lsl #28
   30a24:			; <UNDEFINED> instruction: 0xf7d64640
   30a28:	bls	36b9c0 <__read_chk@plt+0x364494>
   30a2c:			; <UNDEFINED> instruction: 0xf7d5e6eb
   30a30:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   30a34:	addlt	sp, r3, #155	; 0x9b
   30a38:			; <UNDEFINED> instruction: 0xf0439a0c
   30a3c:	strbt	r6, [r2], r0, lsr #12
   30a40:	stmdage	lr, {r0, r3, r4, r5, fp, sp, lr}
   30a44:	blx	14eca58 <__read_chk@plt+0x14e552c>
   30a48:	stmdbls	r7, {r1, r3, r4, r5, fp, sp, lr}
   30a4c:			; <UNDEFINED> instruction: 0xf7d64640
   30a50:	bmi	fea6b680 <__read_chk@plt+0xfea64154>
   30a54:	ldrtmi	r9, [r1], -fp, lsl #16
   30a58:			; <UNDEFINED> instruction: 0xf7d5447a
   30a5c:	strmi	lr, [r5], -sl, lsl #28
   30a60:			; <UNDEFINED> instruction: 0xf8d0b1a0
   30a64:	stmibmi	r4!, {ip, pc}
   30a68:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   30a6c:	bl	ee9c8 <__read_chk@plt+0xe749c>
   30a70:			; <UNDEFINED> instruction: 0xf0002800
   30a74:	stmibmi	r1!, {r0, r1, r3, r4, r6, r7, pc}
   30a78:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   30a7c:	b	ffeee9d8 <__read_chk@plt+0xffee74ac>
   30a80:			; <UNDEFINED> instruction: 0xf0002800
   30a84:	strtmi	r8, [r8], -r3, ror #1
   30a88:	b	66e9e8 <__read_chk@plt+0x6674bc>
   30a8c:	eorscs	r4, sl, r1, asr #12
   30a90:	ldmda	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30a94:	stmdals	fp, {r1, r3, r4, r7, r9, fp, lr}
   30a98:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   30a9c:	stcl	7, cr15, [r8, #852]!	; 0x354
   30aa0:	lsllt	r4, r5, #12
   30aa4:	andcs	r6, sl, #0, 16
   30aa8:			; <UNDEFINED> instruction: 0xf7d52100
   30aac:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   30ab0:	andcs	sp, sl, #640	; 0x280
   30ab4:	stmdavs	r8!, {r8, sp}
   30ab8:	b	ffdeea14 <__read_chk@plt+0xffde74e8>
   30abc:	ldrbtmi	r4, [r9], #-2449	; 0xfffff66f
   30ac0:	strbmi	r4, [r0], -r2, lsl #12
   30ac4:	b	ff3eea24 <__read_chk@plt+0xff3e74f8>
   30ac8:			; <UNDEFINED> instruction: 0xf7d64628
   30acc:			; <UNDEFINED> instruction: 0x4641e9f8
   30ad0:			; <UNDEFINED> instruction: 0xf7d5203a
   30ad4:	bmi	fe36cabc <__read_chk@plt+0xfe365590>
   30ad8:	ldrtmi	r9, [r1], -fp, lsl #16
   30adc:			; <UNDEFINED> instruction: 0xf7d5447a
   30ae0:	strmi	lr, [r5], -r8, asr #27
   30ae4:			; <UNDEFINED> instruction: 0xf8d0b138
   30ae8:	strbmi	r9, [r8], -r0
   30aec:	b	46ea4c <__read_chk@plt+0x467520>
   30af0:			; <UNDEFINED> instruction: 0xf000280f
   30af4:			; <UNDEFINED> instruction: 0x464180b1
   30af8:			; <UNDEFINED> instruction: 0xf7d5203a
   30afc:	bmi	fe12ca94 <__read_chk@plt+0xfe125568>
   30b00:	ldrtmi	r9, [r1], -fp, lsl #16
   30b04:			; <UNDEFINED> instruction: 0xf7d5447a
   30b08:			; <UNDEFINED> instruction: 0x4605edb4
   30b0c:			; <UNDEFINED> instruction: 0xf8d0b138
   30b10:	strbmi	r9, [r8], -r0
   30b14:	ldmib	ip!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30b18:			; <UNDEFINED> instruction: 0xf000280f
   30b1c:	strbmi	r8, [r1], -sl, lsr #1
   30b20:			; <UNDEFINED> instruction: 0xf7d5203a
   30b24:	bmi	1eeca6c <__read_chk@plt+0x1ee5540>
   30b28:	ldrtmi	r9, [r1], -fp, lsl #16
   30b2c:			; <UNDEFINED> instruction: 0xf7d5447a
   30b30:	strmi	lr, [r5], -r0, lsr #27
   30b34:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}
   30b38:	tstcs	r0, sl, lsl #4
   30b3c:	b	fed6ea98 <__read_chk@plt+0xfed6756c>
   30b40:			; <UNDEFINED> instruction: 0xf0002801
   30b44:	strtmi	r8, [r8], -r3, lsr #1
   30b48:	ldmib	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30b4c:			; <UNDEFINED> instruction: 0x46314a71
   30b50:	ldrbtmi	r9, [sl], #-2059	; 0xfffff7f5
   30b54:	stc	7, cr15, [ip, #852]	; 0x354
   30b58:	cmplt	r0, r5, lsl #12
   30b5c:	andcs	r6, sl, #0, 16
   30b60:			; <UNDEFINED> instruction: 0xf7d52100
   30b64:	stmdacs	r1, {r1, r5, r7, r9, fp, sp, lr, pc}
   30b68:	addshi	pc, r6, r0
   30b6c:			; <UNDEFINED> instruction: 0xf7d64628
   30b70:	stmdbmi	r9!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}^
   30b74:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   30b78:	b	1d6ead8 <__read_chk@plt+0x1d675ac>
   30b7c:	stmdals	fp, {r0, r2, r3, r8, fp, ip, pc}
   30b80:	svc	0x00a6f7d5
   30b84:	stmdacs	r0, {r0, r7, r9, sl, lr}
   30b88:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
   30b8c:	cdp	13, 0, cr4, cr8, cr3, {3}
   30b90:	vmov	s17, fp
   30b94:			; <UNDEFINED> instruction: 0xf8dd4a10
   30b98:	ldrbtmi	fp, [sp], #-32	; 0xffffffe0
   30b9c:	and	r9, r8, r9, lsl #12
   30ba0:			; <UNDEFINED> instruction: 0xf7d64650
   30ba4:	strbmi	lr, [r9], -ip, lsl #19
   30ba8:			; <UNDEFINED> instruction: 0xf7d6980b
   30bac:	pkhbtmi	lr, r1, r6, lsl #16
   30bb0:	stmdals	fp, {r3, r5, r6, r8, r9, ip, sp, pc}
   30bb4:	strbmi	r4, [r9], -sl, lsr #12
   30bb8:	ldcl	7, cr15, [sl, #-852]	; 0xfffffcac
   30bbc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   30bc0:	stmdavs	r1, {r0, r4, r5, r6, r7, ip, lr, pc}
   30bc4:			; <UNDEFINED> instruction: 0xf7d56838
   30bc8:			; <UNDEFINED> instruction: 0x4604ea56
   30bcc:	mvnle	r2, r0, lsl #16
   30bd0:	strbmi	r9, [r0], -r6, lsl #18
   30bd4:	b	11eeb34 <__read_chk@plt+0x11e7608>
   30bd8:	ldrbmi	r9, [sl], -fp, lsl #16
   30bdc:			; <UNDEFINED> instruction: 0xf7d54649
   30be0:	strmi	lr, [r6], -r8, asr #26
   30be4:	strtmi	fp, [r1], -r8, ror #2
   30be8:			; <UNDEFINED> instruction: 0xf0026800
   30bec:	strbmi	pc, [r1], -pc, asr #29	; <UNPREDICTABLE>
   30bf0:			; <UNDEFINED> instruction: 0xf7d54604
   30bf4:			; <UNDEFINED> instruction: 0x4620ed7e
   30bf8:	b	15eeb58 <__read_chk@plt+0x15e762c>
   30bfc:			; <UNDEFINED> instruction: 0xf7d64630
   30c00:	stmdbmi	r7, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}^
   30c04:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   30c08:	b	b6eb68 <__read_chk@plt+0xb6763c>
   30c0c:	cdp	7, 1, cr14, cr8, cr8, {6}
   30c10:	vmov	r4, s16
   30c14:	vmovls	s19, fp
   30c18:	stmdami	r2, {r1, r2, r3, r7, r9, sl, sp, lr, pc}^
   30c1c:			; <UNDEFINED> instruction: 0xf0064478
   30c20:	stmdals	lr, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   30c24:			; <UNDEFINED> instruction: 0xf940f003
   30c28:	ldrb	r9, [sp], -lr, lsl #12
   30c2c:			; <UNDEFINED> instruction: 0x4641483e
   30c30:			; <UNDEFINED> instruction: 0xf7d54478
   30c34:			; <UNDEFINED> instruction: 0xe726ed5e
   30c38:	ldmdami	ip!, {r0, r9, sl, lr}
   30c3c:			; <UNDEFINED> instruction: 0xf0064478
   30c40:	stmdals	lr, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   30c44:			; <UNDEFINED> instruction: 0xf930f003
   30c48:	strb	r9, [r9], lr, lsl #12
   30c4c:			; <UNDEFINED> instruction: 0x46414838
   30c50:			; <UNDEFINED> instruction: 0xf7d54478
   30c54:	ldr	lr, [r6, -lr, asr #26]
   30c58:			; <UNDEFINED> instruction: 0xf7ff4648
   30c5c:	ldmdbmi	r5!, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}
   30c60:			; <UNDEFINED> instruction: 0x46024479
   30c64:			; <UNDEFINED> instruction: 0xf7d64640
   30c68:			; <UNDEFINED> instruction: 0x4628e9fe
   30c6c:	stmdb	r6!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30c70:	strbmi	lr, [r8], -r1, asr #14
   30c74:	blx	106ec78 <__read_chk@plt+0x106774c>
   30c78:	ldrbtmi	r4, [r9], #-2351	; 0xfffff6d1
   30c7c:	strbmi	r4, [r0], -r2, lsl #12
   30c80:	ldmib	r0!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30c84:			; <UNDEFINED> instruction: 0xf7d64628
   30c88:	smlald	lr, r8, sl, r9
   30c8c:	strbmi	r4, [r0], -fp, lsr #18
   30c90:			; <UNDEFINED> instruction: 0xf7d64479
   30c94:	ldrb	lr, [r6, -r8, ror #19]
   30c98:	strbmi	r4, [r0], -r9, lsr #18
   30c9c:			; <UNDEFINED> instruction: 0xf7d64479
   30ca0:	strb	lr, [r3, -r2, ror #19]!
   30ca4:	mrc	7, 4, APSR_nzcv, cr6, cr5, {6}
   30ca8:	muleq	r3, r4, r0
   30cac:	andeq	r0, r0, r0, asr r7
   30cb0:	andeq	fp, r1, r0, lsr #8
   30cb4:	andeq	r7, r3, r4
   30cb8:			; <UNDEFINED> instruction: 0x00020cb8
   30cbc:	muleq	r2, lr, r5
   30cc0:	strdeq	r0, [r2], -lr
   30cc4:	andeq	r0, r2, r2, ror fp
   30cc8:	andeq	r0, r2, r8, lsr r5
   30ccc:	andeq	r0, r2, r8, ror #25
   30cd0:	andeq	r0, r2, sl, lsr r5
   30cd4:	andeq	r0, r2, r2, lsr #25
   30cd8:	andeq	r0, r2, lr, ror fp
   30cdc:			; <UNDEFINED> instruction: 0x00035eb8
   30ce0:	andeq	r0, r2, lr, lsr sl
   30ce4:	andeq	r0, r2, sl, asr #23
   30ce8:	strdeq	r0, [r2], -ip
   30cec:	andeq	r0, r2, sl, lsr #22
   30cf0:	andeq	r0, r2, r6, lsl #20
   30cf4:	andeq	r0, r2, r0, ror #8
   30cf8:	andeq	r0, r2, r6, lsl sl
   30cfc:	andeq	r0, r2, sl, lsl #20
   30d00:	andeq	r0, r2, r2, lsl r4
   30d04:	ldrdeq	r5, [r1], -lr
   30d08:	muleq	r2, r8, r3
   30d0c:	andeq	r0, r2, r4, lsl #7
   30d10:	andeq	r0, r2, r0, lsr r3
   30d14:	andeq	r0, r2, r6, lsl r3
   30d18:	andeq	fp, r1, r6, ror #15
   30d1c:	andeq	r0, r2, sl, lsr #5
   30d20:	andeq	fp, r1, r6, asr r7
   30d24:	andeq	r0, r2, r0, lsr r9
   30d28:	muleq	r2, r4, fp
   30d2c:	andeq	r0, r2, r8, asr r9
   30d30:	andeq	r0, r2, ip, lsr r8
   30d34:	andeq	r1, r2, r0, asr #30
   30d38:	andeq	r1, r2, r6, lsr #30
   30d3c:	andeq	r6, r1, r0, lsl #10
   30d40:	andeq	r4, r2, ip, lsl #11
   30d44:	svcmi	0x00f0e92d
   30d48:	stc	6, cr4, [sp, #-16]!
   30d4c:	strmi	r8, [sp], -r2, lsl #22
   30d50:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   30d54:	addhi	pc, ip, r0
   30d58:	rsbsle	r2, r3, r0, lsl #16
   30d5c:	movwls	r2, #4864	; 0x1300
   30d60:			; <UNDEFINED> instruction: 0xf1a44b4a
   30d64:			; <UNDEFINED> instruction: 0xf8df0b04
   30d68:	ldrbtmi	sl, [fp], #-296	; 0xfffffed8
   30d6c:	ldrdls	pc, [r4, -pc]!	; <UNPREDICTABLE>
   30d70:	mcr	4, 0, r4, cr8, cr10, {7}
   30d74:	blmi	123f7bc <__read_chk@plt+0x1238290>
   30d78:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
   30d7c:	bcc	46c5a4 <__read_chk@plt+0x465078>
   30d80:	svccc	0x0004f85b
   30d84:	subsle	r2, fp, r0, lsl #22
   30d88:			; <UNDEFINED> instruction: 0x4628685a
   30d8c:	bne	fe46c5f4 <__read_chk@plt+0xfe4650c8>
   30d90:	stmdb	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30d94:	ldrdcc	pc, [r0], -fp
   30d98:	mcrcs	8, 0, r6, cr0, cr14, {4}
   30d9c:	ldmdavs	r3!, {r0, r1, r2, r6, ip, lr, pc}
   30da0:	rscle	r2, sp, r0, lsl #22
   30da4:	bcs	4af74 <__read_chk@plt+0x43a48>
   30da8:	ldmdbmi	ip!, {r1, r4, r6, ip, lr, pc}
   30dac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   30db0:	ldmdb	r8, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30db4:	ldrdcc	pc, [r0], -fp
   30db8:	mcrcs	8, 0, r6, cr0, cr14, {4}
   30dbc:	ldmdavs	r3!, {r5, r6, r7, ip, lr, pc}
   30dc0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30dc4:	andlt	pc, r0, sp, asr #17
   30dc8:	ldrmi	r2, [fp], r1, lsl #14
   30dcc:	ldmdbmi	r4!, {r0, r1, r3, sp, lr, pc}
   30dd0:			; <UNDEFINED> instruction: 0xf7d64479
   30dd4:	ldmdbmi	r3!, {r3, r6, r8, fp, sp, lr, pc}
   30dd8:	strcc	r4, [r1, -r8, lsr #12]
   30ddc:			; <UNDEFINED> instruction: 0xf7d64479
   30de0:			; <UNDEFINED> instruction: 0xf856e942
   30de4:	ldrbmi	fp, [r8], -r4, lsl #30
   30de8:	svceq	0x0000f1bb
   30dec:			; <UNDEFINED> instruction: 0xf7d6d032
   30df0:			; <UNDEFINED> instruction: 0x4604e890
   30df4:	svceq	0x0000f1b8
   30df8:	vst4.8	{d29,d31,d33,d35}, [pc :64], r0
   30dfc:	ldrbmi	r7, [r1], -pc, lsr #4
   30e00:	ldrbmi	r4, [fp], -r8, lsr #12
   30e04:	stmdb	lr!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30e08:	svcvc	0x002ff5b4
   30e0c:	eorvc	pc, pc, #164, 10	; 0x29000000
   30e10:	strtmi	r4, [r8], -r9, asr #12
   30e14:			; <UNDEFINED> instruction: 0xf7d6d8db
   30e18:	ldrb	lr, [ip, r6, lsr #18]
   30e1c:	bne	46c684 <__read_chk@plt+0x465158>
   30e20:			; <UNDEFINED> instruction: 0x4628463a
   30e24:	ldmdb	lr, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30e28:	ldrdlt	pc, [r0], -r6
   30e2c:	ldmdbmi	lr, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   30e30:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   30e34:	ldmdb	r6, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30e38:	svccc	0x0004f85b
   30e3c:			; <UNDEFINED> instruction: 0xd1a32b00
   30e40:	ldmdblt	r3, {r0, r8, r9, fp, ip, pc}^
   30e44:	andlt	r4, r3, r8, lsr #12
   30e48:	blhi	ec144 <__read_chk@plt+0xe4c18>
   30e4c:	svchi	0x00f0e8bd
   30e50:			; <UNDEFINED> instruction: 0xe7b74690
   30e54:	ldrdlt	pc, [r0], -sp
   30e58:	andcs	lr, r0, #38273024	; 0x2480000
   30e5c:	ldrmi	r4, [r1], -r8, lsr #12
   30e60:	stmdb	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30e64:	andlt	r4, r3, r8, lsr #12
   30e68:	blhi	ec164 <__read_chk@plt+0xe4c38>
   30e6c:	svchi	0x00f0e8bd
   30e70:	stmdbmi	lr, {r3, r9, sl, lr}
   30e74:			; <UNDEFINED> instruction: 0xf7d54479
   30e78:	strmi	lr, [r5], -sl, lsr #19
   30e7c:	rscle	r2, r1, r0, lsl #16
   30e80:	rscle	r2, sl, r0, lsl #24
   30e84:	movwls	r2, #4865	; 0x1301
   30e88:	svclt	0x0000e76a
   30e8c:	andeq	r0, r2, r6, lsr #17
   30e90:	andeq	r0, r2, r0, asr #17
   30e94:	andeq	sp, r1, r0, lsl #7
   30e98:	andeq	r0, r2, sl, lsr #17
   30e9c:	andeq	fp, r1, lr, lsr #11
   30ea0:	andeq	r0, r2, r8, ror #16
   30ea4:	andeq	fp, r1, r0, lsl #11
   30ea8:	andeq	r0, r2, r6, ror #15
   30eac:	ldrdeq	sl, [r1], -r4
   30eb0:	svcmi	0x00f0e92d
   30eb4:	cfstrs	mvf2, [sp, #-0]
   30eb8:	strmi	r8, [sp], -r4, lsl #22
   30ebc:	stmib	sp, {r0, r1, r2, r5, r7, ip, sp, pc}^
   30ec0:			; <UNDEFINED> instruction: 0xf8df2307
   30ec4:			; <UNDEFINED> instruction: 0xf8df2874
   30ec8:	ldrbtmi	r3, [sl], #-2164	; 0xfffff78c
   30ecc:	ldrsbge	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
   30ed0:	ldrsbls	pc, [r4], #141	; 0x8d	; <UNPREDICTABLE>
   30ed4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   30ed8:			; <UNDEFINED> instruction: 0xf04f9325
   30edc:	stmib	sp, {r8, r9}^
   30ee0:	strls	r4, [ip], #-1034	; 0xfffffbf6
   30ee4:	strmi	lr, [lr], #-2509	; 0xfffff633
   30ee8:			; <UNDEFINED> instruction: 0xf7d89410
   30eec:	stmdacs	r0, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   30ef0:	bge	3a54e8 <__read_chk@plt+0x39dfbc>
   30ef4:	andls	sl, r0, #12, 22	; 0x3000
   30ef8:	bge	31b328 <__read_chk@plt+0x313dfc>
   30efc:			; <UNDEFINED> instruction: 0xf7fe4628
   30f00:	andls	pc, r9, fp, lsl #27
   30f04:	cmnle	sp, r0, lsl #16
   30f08:	stmdbcs	r0, {r0, r1, r3, r8, fp, ip, pc}
   30f0c:	sbcshi	pc, lr, #0
   30f10:	stccs	12, cr9, [r0], {13}
   30f14:	blls	3654f8 <__read_chk@plt+0x35dfcc>
   30f18:			; <UNDEFINED> instruction: 0xf8df9a07
   30f1c:	tstls	r5, #36, 16	; 0x240000
   30f20:	ldrbtmi	sl, [r8], #-2849	; 0xfffff4df
   30f24:	strtcs	lr, [r1], #-2509	; 0xfffff633
   30f28:	blge	555b88 <__read_chk@plt+0x54e65c>
   30f2c:	tstls	pc, #20, 8	; 0x14000000
   30f30:			; <UNDEFINED> instruction: 0xf00b9420
   30f34:	bge	830310 <__read_chk@plt+0x828de4>
   30f38:	stmdals	sl, {r0, r2, r9, sl, lr}
   30f3c:			; <UNDEFINED> instruction: 0xf7d64629
   30f40:			; <UNDEFINED> instruction: 0x4607ea3a
   30f44:			; <UNDEFINED> instruction: 0xf7d64628
   30f48:	svccs	0x0000e8b0
   30f4c:	stmdals	sl, {r0, r3, r6, r8, ip, lr, pc}
   30f50:			; <UNDEFINED> instruction: 0xf7d5b108
   30f54:	stmdals	fp, {r4, r5, r8, fp, sp, lr, pc}
   30f58:	stmia	r6!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30f5c:			; <UNDEFINED> instruction: 0xf7d6980c
   30f60:			; <UNDEFINED> instruction: 0xf8dde8a4
   30f64:			; <UNDEFINED> instruction: 0xf1b88038
   30f68:	eorle	r0, r3, r0, lsl #30
   30f6c:	ldrdpl	pc, [r0], -r8
   30f70:	ldmdblt	r5!, {r1, r2, r6, r9, sl, lr}
   30f74:			; <UNDEFINED> instruction: 0x4628e01b
   30f78:	ldm	r6, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30f7c:	svcpl	0x0004f856
   30f80:	stmiavs	ip!, {r0, r2, r3, r5, r7, r8, ip, sp, pc}
   30f84:	rscsle	r2, r6, r0, lsl #24
   30f88:	teqlt	r0, r0, lsr #16
   30f8c:	stm	ip, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30f90:	svceq	0x0004f854
   30f94:	mvnsle	r2, r0, lsl #16
   30f98:	strtmi	r6, [r0], -ip, lsr #17
   30f9c:	stm	r4, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30fa0:			; <UNDEFINED> instruction: 0xf7d64628
   30fa4:			; <UNDEFINED> instruction: 0xf856e882
   30fa8:	stccs	15, cr5, [r0, #-16]
   30fac:	strbmi	sp, [r0], -r9, ror #3
   30fb0:	ldmda	sl!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30fb4:			; <UNDEFINED> instruction: 0xf7d6980f
   30fb8:	ldmdals	r0, {r3, r4, r5, r6, fp, sp, lr, pc}
   30fbc:	ldmda	r4!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30fc0:			; <UNDEFINED> instruction: 0x2780f8df
   30fc4:			; <UNDEFINED> instruction: 0x3774f8df
   30fc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30fcc:	blls	98b03c <__read_chk@plt+0x983b10>
   30fd0:			; <UNDEFINED> instruction: 0xf040405a
   30fd4:			; <UNDEFINED> instruction: 0x4638837a
   30fd8:	ldc	0, cr11, [sp], #156	; 0x9c
   30fdc:	pop	{r2, r8, r9, fp, pc}
   30fe0:	qsub8mi	r8, r0, r0
   30fe4:	blx	ffeeefe4 <__read_chk@plt+0xffee7ab8>
   30fe8:	ldr	r4, [r0, r7, lsl #12]!
   30fec:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
   30ff0:	andcs	r4, r5, #32, 12	; 0x2000000
   30ff4:	ldrbtmi	r2, [r9], #-1852	; 0xfffff8c4
   30ff8:	strcs	pc, [r0, -r0, asr #13]
   30ffc:	ldcl	7, cr15, [ip, #-852]!	; 0xfffffcac
   31000:			; <UNDEFINED> instruction: 0xf904f006
   31004:			; <UNDEFINED> instruction: 0xf109e7dc
   31008:	strdcs	r3, [r4], -pc	; <UNPREDICTABLE>
   3100c:	movwls	r4, #25683	; 0x6453
   31010:	ldm	r4, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31014:	stcge	13, cr9, [lr], {9}
   31018:			; <UNDEFINED> instruction: 0x1730f8df
   3101c:	ldrbtmi	r4, [r9], #-1747	; 0xfffff92d
   31020:	strtmi	r4, [r6], -sl, lsr #12
   31024:	bmi	46c84c <__read_chk@plt+0x465320>
   31028:	strtmi	r4, [r0], -r3, lsl #12
   3102c:	movwls	r6, #57373	; 0xe01d
   31030:			; <UNDEFINED> instruction: 0xffeef7fe
   31034:			; <UNDEFINED> instruction: 0x1718f8df
   31038:	strtmi	r4, [r0], -sl, lsr #12
   3103c:			; <UNDEFINED> instruction: 0xf7fe4479
   31040:			; <UNDEFINED> instruction: 0xf8dfffe7
   31044:			; <UNDEFINED> instruction: 0x462a1710
   31048:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3104c:			; <UNDEFINED> instruction: 0xffe0f7fe
   31050:			; <UNDEFINED> instruction: 0x1704f8df
   31054:	ldrtmi	r4, [r0], -sl, lsr #12
   31058:			; <UNDEFINED> instruction: 0xf7fe4479
   3105c:			; <UNDEFINED> instruction: 0xf8dfffd9
   31060:			; <UNDEFINED> instruction: 0x462a16fc
   31064:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   31068:			; <UNDEFINED> instruction: 0xffd2f7fe
   3106c:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   31070:	ldrtmi	r4, [r0], -sl, lsr #12
   31074:			; <UNDEFINED> instruction: 0xf7fe4479
   31078:			; <UNDEFINED> instruction: 0xf8dfffcb
   3107c:	strtmi	r1, [sl], -r8, ror #13
   31080:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   31084:			; <UNDEFINED> instruction: 0xffc4f7fe
   31088:			; <UNDEFINED> instruction: 0x16dcf8df
   3108c:	ldrtmi	r4, [r0], -sl, lsr #12
   31090:			; <UNDEFINED> instruction: 0xf7fe4479
   31094:			; <UNDEFINED> instruction: 0xf8dfffbd
   31098:			; <UNDEFINED> instruction: 0x462a16d4
   3109c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   310a0:			; <UNDEFINED> instruction: 0xffb6f7fe
   310a4:			; <UNDEFINED> instruction: 0x16c8f8df
   310a8:	ldrtmi	r4, [r0], -sl, lsr #12
   310ac:			; <UNDEFINED> instruction: 0xf7fe4479
   310b0:			; <UNDEFINED> instruction: 0xf8dfffaf
   310b4:	strtmi	r1, [sl], -r0, asr #13
   310b8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   310bc:			; <UNDEFINED> instruction: 0xffa8f7fe
   310c0:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   310c4:	mcr	4, 0, r4, cr9, cr11, {3}
   310c8:			; <UNDEFINED> instruction: 0xf8df3a10
   310cc:	ldrbtmi	r3, [fp], #-1712	; 0xfffff950
   310d0:	bcc	fe46c8fc <__read_chk@plt+0xfe4653d0>
   310d4:	svceq	0x0000f1b9
   310d8:	orrshi	pc, r7, r0
   310dc:	vmov.32	d8[0], sl
   310e0:			; <UNDEFINED> instruction: 0x464a3a90
   310e4:	ldrbmi	r2, [r8], -sl, lsl #2
   310e8:			; <UNDEFINED> instruction: 0xf7d62700
   310ec:			; <UNDEFINED> instruction: 0x4604e8b6
   310f0:			; <UNDEFINED> instruction: 0xf0002800
   310f4:			; <UNDEFINED> instruction: 0xf04f8170
   310f8:	ldrbmi	r0, [r8], -r0, lsl #6
   310fc:			; <UNDEFINED> instruction: 0xf0027023
   31100:	vnmla.f16	s30, s16, s3
   31104:	andcs	r3, r0, #144, 20	; 0x90000
   31108:			; <UNDEFINED> instruction: 0x4658213a
   3110c:	stc2l	0, cr15, [r8], {2}
   31110:	blcs	1d7d5c <__read_chk@plt+0x1d0830>
   31114:	strmi	r9, [r5], -r2, lsl #6
   31118:	teqhi	r7, r0, asr #6	; <UNPREDICTABLE>
   3111c:	cdp	8, 1, cr6, cr9, cr1, {0}
   31120:	tstls	r3, r0, lsl sl
   31124:	svc	0x00a6f7d4
   31128:	strmi	r9, [r2], r3, lsl #18
   3112c:	beq	fe46c998 <__read_chk@plt+0xfe46546c>
   31130:	svc	0x00a0f7d4
   31134:	strmi	r9, [r2], -r3, lsl #18
   31138:			; <UNDEFINED> instruction: 0x0644f8df
   3113c:	andls	r4, r5, #144, 12	; 0x9000000
   31140:	blx	fee42328 <__read_chk@plt+0xfee3adfc>
   31144:	pld	[r4, r8, lsl #17]
   31148:	stmdbls	r3, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   3114c:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31150:	svceq	0x0000f1ba
   31154:			; <UNDEFINED> instruction: 0xf04fbf08
   31158:	strmi	r0, [r6], -r1, lsl #16
   3115c:			; <UNDEFINED> instruction: 0x0624f8df
   31160:			; <UNDEFINED> instruction: 0xf7d44478
   31164:	blx	fedecf8c <__read_chk@plt+0xfede5a60>
   31168:	ldmdbeq	r2, {r1, r2, r7, r9, ip, sp, lr, pc}^
   3116c:	svclt	0x00082800
   31170:	andls	r2, r4, r1, lsl #4
   31174:	movweq	lr, #10840	; 0x2a58
   31178:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
   3117c:	blls	cb62c <__read_chk@plt+0xc4100>
   31180:	cdpcs	2, 0, cr9, cr0, cr3, {0}
   31184:	rschi	pc, ip, r0, asr #32
   31188:	bcs	4f1d8 <__read_chk@plt+0x47cac>
   3118c:	rschi	pc, r8, r0, asr #32
   31190:	svceq	0x0000f1ba
   31194:	msrhi	CPSR_fs, r0, asr #32
   31198:	ldmdavc	r3, {r1, r3, r5, r6, fp, sp, lr}
   3119c:			; <UNDEFINED> instruction: 0xf0002b00
   311a0:	ldrbmi	r8, [r0], ip, lsr #4
   311a4:	and	r4, r9, r1, asr r6
   311a8:			; <UNDEFINED> instruction: 0xf0002b44
   311ac:	blcs	14d15b8 <__read_chk@plt+0x14ca08c>
   311b0:			; <UNDEFINED> instruction: 0xf04fbf08
   311b4:			; <UNDEFINED> instruction: 0xf8120801
   311b8:	cmplt	fp, r1, lsl #30
   311bc:			; <UNDEFINED> instruction: 0xf0002b64
   311c0:	ldmible	r1!, {r0, r1, r2, r4, r5, r6, r7, pc}^
   311c4:			; <UNDEFINED> instruction: 0xf8122b72
   311c8:	svclt	0x00083f01
   311cc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   311d0:	mvnsle	r2, r0, lsl #22
   311d4:			; <UNDEFINED> instruction: 0xf0002900
   311d8:			; <UNDEFINED> instruction: 0xf8df8183
   311dc:	ldrbtmi	r2, [sl], #-1452	; 0xfffffa54
   311e0:	strne	pc, [r8, #2271]!	; 0x8df
   311e4:	beq	46ca4c <__read_chk@plt+0x465520>
   311e8:			; <UNDEFINED> instruction: 0xf7fe4479
   311ec:			; <UNDEFINED> instruction: 0xf1b8ff11
   311f0:			; <UNDEFINED> instruction: 0xf0000f00
   311f4:			; <UNDEFINED> instruction: 0xf8df8172
   311f8:	ldrbtmi	r2, [sl], #-1432	; 0xfffffa68
   311fc:	ldrne	pc, [r4, #2271]	; 0x8df
   31200:	beq	46ca68 <__read_chk@plt+0x46553c>
   31204:			; <UNDEFINED> instruction: 0xf7fe4479
   31208:	andcs	pc, sl, #3, 30
   3120c:	smlatbcs	r0, r8, r8, r6
   31210:	svc	0x004af7d4
   31214:	orrsvs	pc, sp, #72, 4	; 0x80000004
   31218:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   3121c:	addsmi	r1, sl, #1056	; 0x420
   31220:			; <UNDEFINED> instruction: 0x81b6f240
   31224:	andcs	r6, sl, #232, 16	; 0xe80000
   31228:			; <UNDEFINED> instruction: 0xf7d42100
   3122c:	stmdacs	r1, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   31230:			; <UNDEFINED> instruction: 0x81abf000
   31234:	tstle	r9, r1, lsl r8
   31238:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   3123c:			; <UNDEFINED> instruction: 0xf8df447a
   31240:	mrc	5, 0, r1, cr8, cr12, {2}
   31244:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   31248:	mcr2	7, 7, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   3124c:	ldrdhi	pc, [ip], -sp
   31250:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   31254:	beq	46cabc <__read_chk@plt+0x465590>
   31258:			; <UNDEFINED> instruction: 0x46424479
   3125c:	mrc2	7, 6, pc, cr8, cr14, {7}
   31260:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   31264:	beq	46cacc <__read_chk@plt+0x4655a0>
   31268:	andeq	pc, r8, #8, 2
   3126c:			; <UNDEFINED> instruction: 0xf7fe4479
   31270:	blls	1b0db4 <__read_chk@plt+0x1a9888>
   31274:			; <UNDEFINED> instruction: 0xf8dfb93b
   31278:	cfmvr64h	r1, mvdx8
   3127c:	bls	f3ac4 <__read_chk@plt+0xec598>
   31280:			; <UNDEFINED> instruction: 0xf7fe4479
   31284:	blls	170da0 <__read_chk@plt+0x169874>
   31288:			; <UNDEFINED> instruction: 0xf0002b00
   3128c:			; <UNDEFINED> instruction: 0xf1ba8176
   31290:			; <UNDEFINED> instruction: 0xf0400f00
   31294:	stmdbvs	lr!, {r0, r2, r3, r4, r8, pc}^
   31298:	blcs	4f36c <__read_chk@plt+0x47e40>
   3129c:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   312a0:	ldmdavc	r3!, {r1, r2, r3, r5, r7, r8, fp, sp, lr}
   312a4:			; <UNDEFINED> instruction: 0xf0402b00
   312a8:	blls	49175c <__read_chk@plt+0x48a230>
   312ac:	fstmdbxle	ip!, {d18-d21}	;@ Deprecated
   312b0:	ldrdge	pc, [r4], -r5	; <UNPREDICTABLE>
   312b4:	mulcc	r0, sl, r8
   312b8:	rsble	r2, r6, r0, lsl #22
   312bc:			; <UNDEFINED> instruction: 0x4650215c
   312c0:	ldm	r8!, {r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   312c4:			; <UNDEFINED> instruction: 0xf0002800
   312c8:	stmdavc	r3, {r0, r1, r4, r8, pc}
   312cc:	stmdaeq	sl, {r5, r7, r8, r9, fp, sp, lr, pc}
   312d0:			; <UNDEFINED> instruction: 0xf0002b00
   312d4:	strbmi	r8, [r6], -sl, lsl #2
   312d8:	and	r9, r8, r2, lsl #8
   312dc:			; <UNDEFINED> instruction: 0x46901c70
   312e0:	andcc	pc, r6, sl, lsl #16
   312e4:	strmi	r7, [r6], -fp, lsl #16
   312e8:			; <UNDEFINED> instruction: 0xf0002b00
   312ec:	blcs	17516e4 <__read_chk@plt+0x174a1b8>
   312f0:	andeq	pc, r1, #8, 2
   312f4:	tsteq	r2, sl, lsl #22
   312f8:			; <UNDEFINED> instruction: 0xf81ad1f0
   312fc:	ldmdacs	r8!, {r1}^
   31300:			; <UNDEFINED> instruction: 0xf108d1ec
   31304:	bl	2b4314 <__read_chk@plt+0x2acde8>
   31308:			; <UNDEFINED> instruction: 0xf81a0e0c
   3130c:	stmdacs	r0, {r2, r3}
   31310:	bl	2e56a8 <__read_chk@plt+0x2de17c>
   31314:			; <UNDEFINED> instruction: 0xf89c0c08
   31318:			; <UNDEFINED> instruction: 0xf1bcc003
   3131c:	sbcsle	r0, sp, r0, lsl #30
   31320:	strteq	pc, [r0], #-32	; 0xffffffe0
   31324:	mcrrcc	8, 3, r3, r1, cr0
   31328:	svclt	0x00882809
   3132c:	ldmle	r5, {r0, r2, sl, fp, sp}^
   31330:	eoreq	pc, r0, ip, lsr #32
   31334:	ldfeqd	f7, [r0], #-688	; 0xfffffd50
   31338:			; <UNDEFINED> instruction: 0xf1bc3841
   3133c:	svclt	0x00880f09
   31340:	stmiale	fp, {r0, r2, fp, sp}^
   31344:			; <UNDEFINED> instruction: 0xf0024670
   31348:	ldmcs	pc!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3134c:			; <UNDEFINED> instruction: 0x81bff200
   31350:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
   31354:	andeq	pc, r6, sl, lsl #16
   31358:	tsteq	r8, sl, lsl #22
   3135c:			; <UNDEFINED> instruction: 0xe7c11c70
   31360:	movwls	r9, #10243	; 0x2803
   31364:	ldcl	7, cr15, [r4, #852]	; 0x354
   31368:	tstle	r9, r0, lsl r8
   3136c:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   31370:	ldrbtmi	r9, [r9], #-2051	; 0xfffff7fd
   31374:	ldm	r0!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31378:	ldmdacs	r0, {r1, r8, r9, fp, ip, pc}
   3137c:	svcge	0x0008f43f
   31380:	strteq	pc, [ip], #-2271	; 0xfffff721
   31384:			; <UNDEFINED> instruction: 0xf0054478
   31388:	strbmi	pc, [fp], #3905	; 0xf41	; <UNPREDICTABLE>
   3138c:			; <UNDEFINED> instruction: 0xf7d44628
   31390:	bl	feb2cde8 <__read_chk@plt+0xfeb258bc>
   31394:			; <UNDEFINED> instruction: 0xf1030304
   31398:			; <UNDEFINED> instruction: 0xf10439ff
   3139c:	cmplt	pc, r1, lsl #22
   313a0:	svccc	0x00fff1b9
   313a4:	orrhi	pc, r6, r0, asr #32
   313a8:			; <UNDEFINED> instruction: 0xf7d54638
   313ac:			; <UNDEFINED> instruction: 0xe698ee7e
   313b0:	str	r2, [r0, -r1, lsl #2]
   313b4:	blcc	d7bd4 <__read_chk@plt+0xd06a8>
   313b8:	addsmi	r4, sl, #1526726656	; 0x5b000000
   313bc:	mcrge	4, 4, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   313c0:	vpadd.i8	q10, q8, q14
   313c4:	ldmibmi	ip!, {r0, r2, r4, r6, r7, r9, ip, sp, lr}^
   313c8:	ldrbtmi	r4, [fp], #-2300	; 0xfffff704
   313cc:	movwcc	r4, #50297	; 0xc479
   313d0:			; <UNDEFINED> instruction: 0xf7d54478
   313d4:			; <UNDEFINED> instruction: 0xf109ea22
   313d8:			; <UNDEFINED> instruction: 0xf7d40001
   313dc:			; <UNDEFINED> instruction: 0x4659eeb0
   313e0:	strmi	r4, [r7], -sl, asr #12
   313e4:	streq	lr, [r9], #-2816	; 0xfffff500
   313e8:			; <UNDEFINED> instruction: 0xf7d546bb
   313ec:	str	lr, [r2], r2, ror #26
   313f0:	svceq	0x0000f1b8
   313f4:	cmnhi	r5, r0, asr #32	; <UNPREDICTABLE>
   313f8:	bcs	57c10 <__read_chk@plt+0x506e4>
   313fc:	adcshi	pc, sp, r0
   31400:	vstrle	d18, [r2, #36]	; 0x24
   31404:	ldrdge	pc, [r4], -r5	; <UNPREDICTABLE>
   31408:	bmi	ffbab170 <__read_chk@plt+0xffba3c44>
   3140c:	stmibmi	sp!, {r0, r1, r2, r3, sl, fp, sp, pc}^
   31410:			; <UNDEFINED> instruction: 0x4620447a
   31414:			; <UNDEFINED> instruction: 0xf7fe4479
   31418:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   3141c:	ldmdage	r0, {r0, r1, r2, r9, ip}
   31420:	stc2l	7, cr15, [ip, #-912]	; 0xfffffc70
   31424:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   31428:	cfldrsge	mvf15, [r1, #508]	; 0x1fc
   3142c:	bls	442cb4 <__read_chk@plt+0x43b788>
   31430:			; <UNDEFINED> instruction: 0xf7fe990c
   31434:	cdpls	13, 0, cr15, cr15, cr13, {7}
   31438:	ldmdavs	r4!, {r1, r2, r3, r8, r9, sl, fp, ip, pc}
   3143c:	stmdals	lr, {r2, r5, r6, r8, r9, ip, sp, pc}
   31440:			; <UNDEFINED> instruction: 0xf0002800
   31444:	stmdavs	r3, {r0, r2, r3, r5, r8, pc}
   31448:			; <UNDEFINED> instruction: 0xb12b464c
   3144c:			; <UNDEFINED> instruction: 0xf8534603
   31450:	strcc	r2, [r1], #-3844	; 0xfffff0fc
   31454:	mvnsle	r2, r0, lsl #20
   31458:	ldrtmi	r9, [r3], -r9, lsl #20
   3145c:	svcne	0x0004f853
   31460:	andcc	r4, r1, #22020096	; 0x1500000
   31464:	mvnsle	r2, r0, lsl #18
   31468:	strtmi	r4, [r3], #-1555	; 0xfffff9ed
   3146c:	addseq	r3, r9, r1, lsl #6
   31470:	bl	feb6f3cc <__read_chk@plt+0xfeb67ea0>
   31474:	bl	1b9148 <__read_chk@plt+0x1b1c1c>
   31478:	bl	32e94 <__read_chk@plt+0x2b968>
   3147c:	strmi	r0, [r7], -r4, lsl #5
   31480:	svcne	0x0004f853
   31484:			; <UNDEFINED> instruction: 0xf842429e
   31488:	mvnsle	r1, r4, lsl #22
   3148c:	andcs	r1, r0, #1622016	; 0x18c000
   31490:			; <UNDEFINED> instruction: 0xf8473301
   31494:	strls	r2, [lr, -r3, lsr #32]
   31498:	ldmdavs	ip!, {r0, r1, r2, r4, r7, r8, ip, sp, pc}
   3149c:	ldrbtmi	r4, [sp], #-3530	; 0xfffff236
   314a0:	stmdavs	r0!, {r2, r4, r5, r6, r8, ip, sp, pc}^
   314a4:			; <UNDEFINED> instruction: 0xf7d44629
   314a8:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   314ac:	sbchi	pc, r8, r0, asr #32
   314b0:			; <UNDEFINED> instruction: 0xb12b68a3
   314b4:	tstlt	r9, r9, lsl r8
   314b8:	blcs	4b62c <__read_chk@plt+0x44100>
   314bc:	sbchi	pc, pc, r0
   314c0:	strcs	r4, [r1, -r2, asr #17]
   314c4:			; <UNDEFINED> instruction: 0xf0054478
   314c8:	strb	pc, [r0, #-3745]	; 0xfffff15f	; <UNPREDICTABLE>
   314cc:	ldr	r2, [lr, #-1793]!	; 0xfffff8ff
   314d0:	vmovcs.32	d0[0], r9
   314d4:	svcge	0x0059f47f
   314d8:	bmi	fefab328 <__read_chk@plt+0xfefa3dfc>
   314dc:	sxtab16	r4, sp, sl, ror #8
   314e0:	ldrbtmi	r4, [sl], #-2748	; 0xfffff544
   314e4:	stcls	6, cr14, [r2], {124}	; 0x7c
   314e8:			; <UNDEFINED> instruction: 0xf04f4450
   314ec:	andvc	r0, r3, r0, lsl #6
   314f0:			; <UNDEFINED> instruction: 0x465249b9
   314f4:	beq	46cd5c <__read_chk@plt+0x465830>
   314f8:			; <UNDEFINED> instruction: 0xf7fe4479
   314fc:	strb	pc, [r4, -r9, lsl #27]	; <UNPREDICTABLE>
   31500:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   31504:	eorcs	r2, ip, #0, 2
   31508:			; <UNDEFINED> instruction: 0xf7d54640
   3150c:			; <UNDEFINED> instruction: 0x4641e81a
   31510:			; <UNDEFINED> instruction: 0xf0084630
   31514:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
   31518:	ldmdbge	r3, {r0, r1, r3, r6, ip, lr, pc}
   3151c:			; <UNDEFINED> instruction: 0xf0084630
   31520:	andsls	pc, r2, r7, ror #28
   31524:			; <UNDEFINED> instruction: 0xf0003001
   31528:	blls	511768 <__read_chk@plt+0x50a23c>
   3152c:	blcs	4f5a0 <__read_chk@plt+0x48074>
   31530:	stmiami	sl!, {r1, r3, r4, r5, r6, ip, lr, pc}
   31534:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   31538:	cdp2	0, 6, cr15, cr8, cr5, {0}
   3153c:			; <UNDEFINED> instruction: 0xf10de6b5
   31540:			; <UNDEFINED> instruction: 0x46510850
   31544:	strbmi	r2, [r0], -ip, lsr #4
   31548:	svc	0x00faf7d4
   3154c:	ldrtmi	r4, [r0], -r1, asr #12
   31550:	cdp2	0, 0, cr15, cr4, cr8, {0}
   31554:	eorsle	r2, lr, r0, lsl #16
   31558:			; <UNDEFINED> instruction: 0x4630a913
   3155c:	cdp2	0, 4, cr15, cr8, cr8, {0}
   31560:	andcc	r9, r1, r2, lsl r0
   31564:	blls	525740 <__read_chk@plt+0x51e214>
   31568:	blcs	4f5dc <__read_chk@plt+0x480b0>
   3156c:	ldmmi	ip, {r4, r6, ip, lr, pc}
   31570:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   31574:	cdp2	0, 4, cr15, cr10, cr5, {0}
   31578:	ldmibmi	sl, {r1, r4, r7, r9, sl, sp, lr, pc}
   3157c:	beq	46cde4 <__read_chk@plt+0x4658b8>
   31580:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   31584:	stc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   31588:	bmi	fe62af94 <__read_chk@plt+0xfe623a68>
   3158c:			; <UNDEFINED> instruction: 0xe656447a
   31590:	stmeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   31594:			; <UNDEFINED> instruction: 0x46034a95
   31598:	ldrbtmi	r2, [sl], #-262	; 0xfffffefa
   3159c:			; <UNDEFINED> instruction: 0xf7d54640
   315a0:	ldmibmi	r3, {r1, r8, fp, sp, lr, pc}
   315a4:	beq	46ce0c <__read_chk@plt+0x4658e0>
   315a8:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   315ac:	ldc2	7, cr15, [r0, #-1016]!	; 0xfffffc08
   315b0:			; <UNDEFINED> instruction: 0x4640e638
   315b4:	ldc2l	7, cr15, [r6], #1016	; 0x3f8
   315b8:	stmdacs	r0, {r7, r9, sl, lr}
   315bc:	adcshi	pc, r5, r0
   315c0:	strmi	r4, [r2], -ip, lsl #19
   315c4:	beq	46ce2c <__read_chk@plt+0x465900>
   315c8:			; <UNDEFINED> instruction: 0xf7fe4479
   315cc:	strbmi	pc, [r0], -r1, lsr #26	; <UNPREDICTABLE>
   315d0:	stcl	7, cr15, [sl, #-852]!	; 0xfffffcac
   315d4:	strbmi	lr, [r0], -r9, ror #12
   315d8:	stc2l	7, cr15, [r4], #1016	; 0x3f8
   315dc:	stmdacs	r0, {r7, r9, sl, lr}
   315e0:	addshi	pc, sp, r0
   315e4:	strmi	r4, [r2], -r4, lsl #19
   315e8:	beq	46ce50 <__read_chk@plt+0x465924>
   315ec:			; <UNDEFINED> instruction: 0xf7fe4479
   315f0:	strbmi	pc, [r0], -pc, lsl #26	; <UNPREDICTABLE>
   315f4:	ldcl	7, cr15, [r8, #-852]	; 0xfffffcac
   315f8:	bmi	fe06af48 <__read_chk@plt+0xfe063a1c>
   315fc:	ldrbtmi	r4, [sl], #-2432	; 0xfffff680
   31600:	beq	46ce68 <__read_chk@plt+0x46593c>
   31604:			; <UNDEFINED> instruction: 0x46904479
   31608:	stc2	7, cr15, [r2, #-1016]	; 0xfffffc08
   3160c:	ldrb	r4, [r5, #1602]!	; 0x642
   31610:			; <UNDEFINED> instruction: 0x4641a812
   31614:	blx	11ed63e <__read_chk@plt+0x11e6112>
   31618:	bicsle	r2, ip, r0, lsl #16
   3161c:			; <UNDEFINED> instruction: 0x46314879
   31620:			; <UNDEFINED> instruction: 0xf0054478
   31624:			; <UNDEFINED> instruction: 0xe63bfdf3
   31628:			; <UNDEFINED> instruction: 0x4641a812
   3162c:	blx	eed656 <__read_chk@plt+0xee612a>
   31630:			; <UNDEFINED> instruction: 0xd1be2800
   31634:			; <UNDEFINED> instruction: 0x46314874
   31638:			; <UNDEFINED> instruction: 0xf0054478
   3163c:	ldrt	pc, [r4], -r7, ror #27	; <UNPREDICTABLE>
   31640:	svcmi	0x0004f857
   31644:	ldmdami	r1!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   31648:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   3164c:	ldc2l	0, cr15, [lr, #20]
   31650:	stmdami	pc!, {r0, r1, r3, r5, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   31654:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   31658:	ldc2l	0, cr15, [r8, #20]
   3165c:	stmdami	sp!, {r5, r9, sl, sp, lr, pc}^
   31660:	ldrbtmi	r9, [r8], #-2571	; 0xfffff5f5
   31664:			; <UNDEFINED> instruction: 0xf95cf00b
   31668:	strmi	r9, [r1], -lr, lsl #20
   3166c:	stmdals	sl, {r2, r9, sl, lr}
   31670:	ldmdb	ip, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31674:	strmi	r2, [r7], -r0, lsr #16
   31678:			; <UNDEFINED> instruction: 0x4620d015
   3167c:	ldc	7, cr15, [r4, #-852]	; 0xfffffcac
   31680:			; <UNDEFINED> instruction: 0xf43f2f00
   31684:	ldrtmi	sl, [r8], -r4, ror #24
   31688:	ldmdb	ip, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3168c:	stmdami	r2!, {r0, r9, sl, lr}^
   31690:			; <UNDEFINED> instruction: 0xf0054478
   31694:			; <UNDEFINED> instruction: 0x4638fdbb
   31698:			; <UNDEFINED> instruction: 0xffa0f7fd
   3169c:	ldrb	r4, [r6], #-1543	; 0xfffff9f9
   316a0:			; <UNDEFINED> instruction: 0x960e4637
   316a4:	bls	42b294 <__read_chk@plt+0x423d68>
   316a8:	stmdals	sl, {r0, r5, r9, sl, lr}
   316ac:	mcr	7, 4, pc, cr2, cr5, {6}	; <UNPREDICTABLE>
   316b0:	strb	r4, [r2, r7, lsl #12]!
   316b4:			; <UNDEFINED> instruction: 0xf44f4b59
   316b8:	ldmdbmi	r9, {r0, r1, r3, r4, r5, r6, r7, r9, sp, lr}^
   316bc:	ldrbtmi	r4, [fp], #-2137	; 0xfffff7a7
   316c0:	movwcc	r4, #50297	; 0xc479
   316c4:			; <UNDEFINED> instruction: 0xf7d54478
   316c8:			; <UNDEFINED> instruction: 0xf7d5e8a8
   316cc:	blmi	15ebce4 <__read_chk@plt+0x15e47b8>
   316d0:	sbcvs	pc, r8, #1325400064	; 0x4f000000
   316d4:	ldmdami	r6, {r0, r2, r4, r6, r8, fp, lr}^
   316d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   316dc:			; <UNDEFINED> instruction: 0xf7d54478
   316e0:	andcs	lr, sl, #156, 16	; 0x9c0000
   316e4:	stmiavs	r8!, {r8, sp}
   316e8:	ldcl	7, cr15, [lr], {212}	; 0xd4
   316ec:	addsvs	pc, sp, #72, 4	; 0x80000004
   316f0:	andeq	pc, r1, #192, 4
   316f4:	strmi	r1, [r3], -r1, asr #28
   316f8:			; <UNDEFINED> instruction: 0xf63f4291
   316fc:			; <UNDEFINED> instruction: 0xf10dadba
   31700:	bmi	1333938 <__read_chk@plt+0x132c40c>
   31704:	ldrbtmi	r2, [sl], #-262	; 0xfffffefa
   31708:			; <UNDEFINED> instruction: 0xf7d54640
   3170c:	stmdbmi	sl, {r2, r3, r6, fp, sp, lr, pc}^
   31710:	beq	46cf78 <__read_chk@plt+0x465a4c>
   31714:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   31718:	ldc2l	7, cr15, [sl], #-1016	; 0xfffffc08
   3171c:	stmdami	r7, {r0, r3, r5, r7, r8, sl, sp, lr, pc}^
   31720:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   31724:	ldc2l	0, cr15, [r2, #-20]!	; 0xffffffec
   31728:	stmdami	r5, {r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
   3172c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   31730:	stc2l	0, cr15, [ip, #-20]!	; 0xffffffec
   31734:	svclt	0x0000e5b9
   31738:	andeq	r5, r3, r6, ror r9
   3173c:	andeq	r0, r0, r0, asr r7
   31740:	andeq	r0, r2, lr, lsr #14
   31744:	andeq	r5, r3, r8, ror r8
   31748:	strdeq	r0, [r2], -r2
   3174c:	andeq	r0, r2, sl, asr #12
   31750:	andeq	r0, r2, r8, lsr r6
   31754:	andeq	r0, r2, r6, lsr r6
   31758:	andeq	r0, r2, r4, lsr r6
   3175c:	andeq	r0, r2, r2, lsr r6
   31760:	andeq	r0, r2, r8, lsr r6
   31764:	andeq	r0, r2, r6, lsr r6
   31768:	andeq	r0, r2, r4, lsr r6
   3176c:	andeq	r0, r2, r2, lsr r6
   31770:	andeq	r0, r2, r0, lsr r6
   31774:	andeq	r0, r2, r6, lsr r6
   31778:	andeq	r0, r2, r8, lsr r6
   3177c:	andeq	r0, r2, r2, lsr r6
   31780:	andeq	r0, r2, r4, asr #11
   31784:			; <UNDEFINED> instruction: 0x0001abb8
   31788:	andeq	r0, r2, r6, ror #11
   3178c:	andeq	r0, r2, r0, lsl #9
   31790:	andeq	r0, r2, sl, asr #11
   31794:			; <UNDEFINED> instruction: 0x000204b4
   31798:	andeq	r0, r2, r8, asr #4
   3179c:	andeq	r0, r2, sl, lsr r4
   317a0:	muleq	r2, r8, r4
   317a4:	andeq	r0, r2, r8, lsl #8
   317a8:	andeq	r0, r2, r4, asr #8
   317ac:	muleq	r2, r6, r3
   317b0:	muleq	r2, ip, r3
   317b4:	andeq	r0, r2, sl, ror #8
   317b8:	muleq	r2, r0, r3
   317bc:	andeq	r0, r2, r0, asr #7
   317c0:			; <UNDEFINED> instruction: 0x000203b8
   317c4:	andeq	r0, r2, r0, asr #7
   317c8:	andeq	r0, r2, r2, asr r2
   317cc:	andeq	r0, r2, ip, lsl r3
   317d0:	ldrdeq	r6, [r1], -ip
   317d4:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   317d8:	muleq	r2, r4, r1
   317dc:	strdeq	r0, [r2], -lr
   317e0:	andeq	r0, r2, r2, asr #3
   317e4:	andeq	r0, r2, sl, lsr #2
   317e8:	strdeq	pc, [r1], -r4
   317ec:	muleq	r2, r2, r2
   317f0:	andeq	r0, r2, r6, lsr #2
   317f4:	andeq	r0, r2, r4, lsl r1
   317f8:	andeq	r0, r2, ip, lsr #1
   317fc:			; <UNDEFINED> instruction: 0x000162ba
   31800:	andeq	r0, r2, r4, rrx
   31804:	andeq	r0, r2, r4, lsl r1
   31808:	strdeq	r0, [r2], -ip
   3180c:	andeq	r0, r2, sl, ror #1
   31810:	ldrdeq	r0, [r2], -lr
   31814:	andeq	r0, r2, lr, lsl #3
   31818:	andeq	r0, r2, r0, ror r1
   3181c:	andeq	r0, r2, r6, ror r1
   31820:	muleq	r2, ip, r0
   31824:	strdeq	r0, [r2], -r4
   31828:	andeq	r0, r2, ip, asr r1
   3182c:	andeq	r0, r2, r2, lsl #1
   31830:	andeq	r0, r2, r0, lsr #1
   31834:	andeq	r0, r2, r6, lsr #2
   31838:			; <UNDEFINED> instruction: 0x0001ffba
   3183c:	andeq	r0, r2, r2, lsl r0
   31840:	andeq	r0, r2, r6
   31844:			; <UNDEFINED> instruction: 0x4604b538
   31848:	mcrrne	8, 4, r6, r3, cr0
   3184c:			; <UNDEFINED> instruction: 0xf012d004
   31850:	stmdavs	r0!, {r0, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   31854:	blx	3ed8a4 <__read_chk@plt+0x3e6378>
   31858:	strcs	r6, [r0, #-2592]	; 0xfffff5e0
   3185c:	svc	0x00d6f7d4
   31860:			; <UNDEFINED> instruction: 0xf7d568e0
   31864:	stmdbvs	r0!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}^
   31868:			; <UNDEFINED> instruction: 0xf7d560e5
   3186c:	bvs	186cb7c <__read_chk@plt+0x1865650>
   31870:			; <UNDEFINED> instruction: 0xf7d56165
   31874:			; <UNDEFINED> instruction: 0x4620ec1a
   31878:	ldrhtmi	lr, [r8], -sp
   3187c:	ldclt	7, cr15, [r2], {213}	; 0xd5
   31880:	strlt	r4, [r8, #-2058]	; 0xfffff7f6
   31884:			; <UNDEFINED> instruction: 0xf7d54478
   31888:	stmdblt	r0, {r2, r9, sl, fp, sp, lr, pc}
   3188c:			; <UNDEFINED> instruction: 0xf7d5bd08
   31890:			; <UNDEFINED> instruction: 0xb108e896
   31894:	andcs	pc, r0, r0, asr #13
   31898:	b	fe5ef7f4 <__read_chk@plt+0xfe5e82c8>
   3189c:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
   318a0:	stmdami	r4, {r1, r9, sl, lr}
   318a4:			; <UNDEFINED> instruction: 0xf0054478
   318a8:	svclt	0x0000fced
   318ac:	andeq	r6, r3, r0, lsr #18
   318b0:	andeq	r0, r2, sl, ror #9
   318b4:	andeq	pc, r1, r8, lsr #31
   318b8:	strlt	r4, [r8, #-2059]	; 0xfffff7f5
   318bc:			; <UNDEFINED> instruction: 0xf7d54478
   318c0:	stmdblt	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
   318c4:			; <UNDEFINED> instruction: 0xf7d5bd08
   318c8:	tstlt	r8, sl, ror r8
   318cc:	andcs	pc, r0, r0, asr #13
   318d0:	b	1eef82c <__read_chk@plt+0x1ee8300>
   318d4:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   318d8:	tsteq	r4, r3, lsl #2	; <UNPREDICTABLE>
   318dc:	stmdami	r4, {r1, r9, sl, lr}
   318e0:			; <UNDEFINED> instruction: 0xf0054478
   318e4:	svclt	0x0000fccf
   318e8:	andeq	r6, r3, r8, ror #17
   318ec:			; <UNDEFINED> instruction: 0x000204b2
   318f0:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   318f4:	svcmi	0x00f0e92d
   318f8:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   318fc:	ldmmi	r2!, {r1, r8, r9, fp, pc}
   31900:	ldrbtmi	r4, [r8], #-4018	; 0xfffff04e
   31904:	ldrbtmi	fp, [pc], #-151	; 3190c <__read_chk@plt+0x2a3e0>
   31908:	movwls	r9, #53513	; 0xd109
   3190c:	ldmibmi	r0!, {r0, r1, r3, r8, r9, lr}
   31910:	andls	r4, ip, #1275068416	; 0x4c000000
   31914:	stmdavs	r9, {r0, r6, fp, ip, lr}
   31918:			; <UNDEFINED> instruction: 0xf04f9115
   3191c:			; <UNDEFINED> instruction: 0xf0000100
   31920:	ldmdbvs	r3!, {r2, r3, r8, pc}
   31924:			; <UNDEFINED> instruction: 0xf0402b00
   31928:	ldmvs	r2!, {r2, r6, r8, pc}^
   3192c:			; <UNDEFINED> instruction: 0xf0002a00
   31930:	stmdage	pc, {r6, r8, pc}	; <UNPREDICTABLE>
   31934:	andsls	r9, r3, #20, 6	; 0x50000000
   31938:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3193c:	beq	fe46d164 <__read_chk@plt+0xfe465c38>
   31940:	subscc	pc, r0, sp, lsl #17
   31944:	ldcl	7, cr15, [ip, #848]	; 0x350
   31948:	movwcc	r9, #11023	; 0x2b0f
   3194c:	blls	356590 <__read_chk@plt+0x34f064>
   31950:			; <UNDEFINED> instruction: 0xf0002b00
   31954:	vst4.32	{d24-d27}, [pc :128], r7
   31958:			; <UNDEFINED> instruction: 0xf6c3424a
   3195c:	andls	r3, sl, #-1610612727	; 0xa0000009
   31960:	stmvs	r3, {r0, r2, r3, r6, r9, sl, ip, sp, lr, pc}
   31964:			; <UNDEFINED> instruction: 0xf10d4a9b
   31968:			; <UNDEFINED> instruction: 0xf8df0944
   3196c:	vmlal.s<illegal width 8>	<illegal reg q13.5>, d4, d0[7]
   31970:	ldrbtmi	r3, [sl], #-2075	; 0xfffff7e5
   31974:	ldrbtmi	r4, [fp], #2457	; 0x999
   31978:	mcr	6, 0, r4, cr8, cr10, {4}
   3197c:			; <UNDEFINED> instruction: 0xf10b2a10
   31980:	ldrbtmi	r0, [r9], #-2856	; 0xfffff4d8
   31984:	strbmi	r9, [r8], -fp, lsl #2
   31988:	ldc	7, cr15, [sl, #848]!	; 0x350
   3198c:			; <UNDEFINED> instruction: 0x9c0f9911
   31990:			; <UNDEFINED> instruction: 0xf00042a1
   31994:	svclt	0x00ac809a
   31998:	movwcs	r2, #769	; 0x301
   3199c:			; <UNDEFINED> instruction: 0xf0402b00
   319a0:	bls	4d1c1c <__read_chk@plt+0x4ca6f0>
   319a4:	blls	43833c <__read_chk@plt+0x430e10>
   319a8:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
   319ac:	svclt	0x00421a9b
   319b0:	ldrbtcc	pc, [pc], #260	; 319b8 <__read_chk@plt+0x2a48c>	; <UNPREDICTABLE>
   319b4:	ldmne	fp, {r1, r3, r9, fp, ip, pc}
   319b8:	andcs	pc, r3, r8, lsl #23
   319bc:	bmi	fe237930 <__read_chk@plt+0xfe230404>
   319c0:	bl	ff107cbc <__read_chk@plt+0xff100790>
   319c4:	blx	8284e <__read_chk@plt+0x7b322>
   319c8:	stmdavs	fp!, {r2, sl, ip, sp}
   319cc:	svclt	0x00b82c00
   319d0:	ldrbeq	r2, [r9], #-1025	; 0xfffffbff
   319d4:	addshi	pc, r0, r0, lsl #2
   319d8:	ldmdage	r3, {r1, r5, r9, sl, lr}
   319dc:			; <UNDEFINED> instruction: 0xf7d52101
   319e0:			; <UNDEFINED> instruction: 0x1e04e958
   319e4:	sbchi	pc, r0, r0, asr #5
   319e8:	ldrbeq	r6, [sl], #-2091	; 0xfffff7d5
   319ec:			; <UNDEFINED> instruction: 0xf89dd538
   319f0:			; <UNDEFINED> instruction: 0x46232051
   319f4:			; <UNDEFINED> instruction: 0x0052f89d
   319f8:			; <UNDEFINED> instruction: 0xf0124659
   319fc:	svclt	0x00140f01
   31a00:	strcs	r2, [sp, #-1394]!	; 0xfffffa8e
   31a04:	svceq	0x0002f012
   31a08:	svclt	0x00149500
   31a0c:	cdpeq	0, 7, cr15, cr7, cr15, {2}
   31a10:	cdpeq	0, 2, cr15, cr13, cr15, {2}
   31a14:	svceq	0x0004f012
   31a18:			; <UNDEFINED> instruction: 0xf04fbf14
   31a1c:			; <UNDEFINED> instruction: 0xf04f0c6f
   31a20:			; <UNDEFINED> instruction: 0xf0120c2d
   31a24:	stmib	sp, {r3, r8, r9, sl, fp}^
   31a28:	svclt	0x0014ec01
   31a2c:	strcs	r2, [sp, #-1352]!	; 0xfffffab8
   31a30:	svceq	0x0001f010
   31a34:	svclt	0x00149503
   31a38:	eorcs	r2, sp, #1342177286	; 0x50000006
   31a3c:	svceq	0x0002f010
   31a40:	svclt	0x00149204
   31a44:	strcs	r2, [sp, #-1384]!	; 0xfffffa98
   31a48:	svceq	0x0004f010
   31a4c:	svclt	0x00144865
   31a50:	eorcs	r2, sp, #-536870906	; 0xe0000006
   31a54:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
   31a58:	bls	506274 <__read_chk@plt+0x4fed48>
   31a5c:	stc2l	0, cr15, [lr], #-20	; 0xffffffec
   31a60:	addsle	r2, r0, r0, lsl #24
   31a64:			; <UNDEFINED> instruction: 0x3051f89d
   31a68:	strle	r0, [ip, #2011]	; 0x7db
   31a6c:	blge	3d7e98 <__read_chk@plt+0x3d096c>
   31a70:			; <UNDEFINED> instruction: 0x465268f0
   31a74:	b	feeef9cc <__read_chk@plt+0xfeee84a0>
   31a78:	cmple	sl, r0, lsl #16
   31a7c:	blcs	586bc <__read_chk@plt+0x51190>
   31a80:	addhi	pc, sp, r0
   31a84:	bl	fead82b0 <__read_chk@plt+0xfead0d84>
   31a88:	ldrmi	r0, [sl], #-2563	; 0xfffff5fd
   31a8c:	blvs	d162b8 <__read_chk@plt+0xd0ed8c>
   31a90:	andle	r3, r3, r1, lsl #6
   31a94:			; <UNDEFINED> instruction: 0xf7d52000
   31a98:	teqvs	r0, #149504	; 0x24800
   31a9c:	svceq	0x0000f1ba
   31aa0:	svcge	0x0071f47f
   31aa4:	andcs	r9, r0, sp, lsl #22
   31aa8:	blls	343318 <__read_chk@plt+0x33bdec>
   31aac:	bmi	13c9b00 <__read_chk@plt+0x13c25d4>
   31ab0:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   31ab4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31ab8:	subsmi	r9, sl, r5, lsl fp
   31abc:	addhi	pc, r2, r0, asr #32
   31ac0:	ldc	0, cr11, [sp], #92	; 0x5c
   31ac4:	pop	{r1, r8, r9, fp, pc}
   31ac8:	blls	4d5a90 <__read_chk@plt+0x4ce564>
   31acc:	addsmi	r9, r3, #16, 20	; 0x10000
   31ad0:	movwcs	fp, #4020	; 0xfb4
   31ad4:	blcs	3a6e0 <__read_chk@plt+0x331b4>
   31ad8:	svcge	0x0063f43f
   31adc:			; <UNDEFINED> instruction: 0xf7db69b0
   31ae0:	stmdacs	r0, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   31ae4:	mrc	1, 0, sp, cr8, cr9, {2}
   31ae8:			; <UNDEFINED> instruction: 0xf7d40a90
   31aec:	bls	42cf1c <__read_chk@plt+0x4259f0>
   31af0:			; <UNDEFINED> instruction: 0x1c949911
   31af4:	ldrb	r9, [r4, -pc, lsl #8]
   31af8:			; <UNDEFINED> instruction: 0xf89d9a0b
   31afc:			; <UNDEFINED> instruction: 0xf1023050
   31b00:	mufep	f0, f0, #0.0
   31b04:	bls	4f434c <__read_chk@plt+0x4ece20>
   31b08:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   31b0c:	ldc2	0, cr15, [r6], {5}
   31b10:			; <UNDEFINED> instruction: 0xf7d4e762
   31b14:	ldmiblt	r8, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   31b18:			; <UNDEFINED> instruction: 0xf7d56130
   31b1c:	ldmdbmi	r3!, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
   31b20:	ldrbtmi	r6, [r9], #-2355	; 0xfffff6cd
   31b24:	strmi	r3, [r2], -r8, lsr #2
   31b28:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   31b2c:	blx	1bedb4a <__read_chk@plt+0x1be661e>
   31b30:			; <UNDEFINED> instruction: 0xf7d568f0
   31b34:	movwcs	lr, #2910	; 0xb5e
   31b38:			; <UNDEFINED> instruction: 0xf04f60f3
   31b3c:			; <UNDEFINED> instruction: 0xe7b630ff
   31b40:	vhsub.s8	d27, d24, d0
   31b44:	addsmi	r0, r8, #402653184	; 0x18000000
   31b48:	blls	3e6034 <__read_chk@plt+0x3deb08>
   31b4c:	teqvs	r2, r0, lsl #4
   31b50:	bl	fead837c <__read_chk@plt+0xfead0e50>
   31b54:	ldrmi	r0, [sl], #-2563	; 0xfffff5fd
   31b58:	blcs	56384 <__read_chk@plt+0x4ee58>
   31b5c:			; <UNDEFINED> instruction: 0xf1bad197
   31b60:			; <UNDEFINED> instruction: 0xf47f0f00
   31b64:			; <UNDEFINED> instruction: 0xe79daf10
   31b68:	svc	0x0028f7d4
   31b6c:	ldmvs	r1!, {r4, r7, r8, fp, ip, sp, pc}
   31b70:	tstls	r9, r0, lsr r1
   31b74:	stmdb	r8!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31b78:	strmi	r9, [r2], -r9, lsl #18
   31b7c:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   31b80:	blx	116db9e <__read_chk@plt+0x1166672>
   31b84:			; <UNDEFINED> instruction: 0xf7d568f0
   31b88:	movwcs	lr, #2868	; 0xb34
   31b8c:	rscscc	pc, pc, pc, asr #32
   31b90:			; <UNDEFINED> instruction: 0xe78c60f3
   31b94:	andcs	pc, r0, r0, asr #13
   31b98:	teqvs	r0, r9, ror #15
   31b9c:	blls	36bb6c <__read_chk@plt+0x364640>
   31ba0:	svclt	0x001e4553
   31ba4:	bl	fe9187dc <__read_chk@plt+0xfe9112b0>
   31ba8:	movwls	r0, #49930	; 0xc30a
   31bac:	svcge	0x007af47f
   31bb0:	bls	3abac4 <__read_chk@plt+0x3a4598>
   31bb4:			; <UNDEFINED> instruction: 0xf04f2300
   31bb8:	ldrshvs	r3, [r3], -pc	; <UNPREDICTABLE>
   31bbc:			; <UNDEFINED> instruction: 0xf040e777
   31bc0:	str	r6, [r9, r0, lsr #32]!
   31bc4:	svc	0x0006f7d4
   31bc8:	andeq	r4, r3, lr, lsr pc
   31bcc:	andeq	r4, r3, sl, lsr pc
   31bd0:	andeq	r0, r0, r0, asr r7
   31bd4:	andeq	pc, r1, r2, lsr #30
   31bd8:	andeq	r0, r2, r2, lsl r4
   31bdc:	andeq	r0, r2, r6, lsl #8
   31be0:	andeq	r0, r0, r8, ror r7
   31be4:	muleq	r1, r0, lr
   31be8:	andeq	r4, r3, lr, lsl #27
   31bec:	andeq	r0, r2, r6, ror #4
   31bf0:	andeq	pc, r1, r6, ror #27
   31bf4:	andeq	pc, r1, r6, lsr sp	; <UNPREDICTABLE>
   31bf8:	bmi	884080 <__read_chk@plt+0x87cb54>
   31bfc:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
   31c00:	blmi	85de3c <__read_chk@plt+0x856910>
   31c04:	stmpl	sl, {r1, sl, fp, sp, pc}
   31c08:	strcs	r4, [r1, #-1147]	; 0xfffffb85
   31c0c:	ldmdavs	r2, {r5, r9, sl, lr}
   31c10:			; <UNDEFINED> instruction: 0xf04f920b
   31c14:	orrsvs	r0, sp, r0, lsl #4
   31c18:	stmia	sl, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31c1c:	strtmi	r4, [r0], -r9, lsr #12
   31c20:	ldcl	7, cr15, [r8, #848]	; 0x350
   31c24:	stmdage	r1, {r3, r4, r9, fp, lr}
   31c28:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
   31c2c:			; <UNDEFINED> instruction: 0xf7d52300
   31c30:	stmiblt	r8, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   31c34:	stmdals	r1, {r0, r2, r4, r8, fp, lr}
   31c38:			; <UNDEFINED> instruction: 0xf7d44479
   31c3c:	strtmi	lr, [r0], -r2, ror #22
   31c40:	ldmda	r4, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31c44:	blmi	3c4494 <__read_chk@plt+0x3bcf68>
   31c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31c4c:	blls	30bcbc <__read_chk@plt+0x304790>
   31c50:	tstle	r1, sl, asr r0
   31c54:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
   31c58:	mrc	7, 5, APSR_nzcv, cr0, cr4, {6}
   31c5c:			; <UNDEFINED> instruction: 0xf6c0b108
   31c60:			; <UNDEFINED> instruction: 0xf7d52000
   31c64:			; <UNDEFINED> instruction: 0x4601e8b2
   31c68:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   31c6c:	blx	ff3edc88 <__read_chk@plt+0xff3e675c>
   31c70:			; <UNDEFINED> instruction: 0xf7d72001
   31c74:			; <UNDEFINED> instruction: 0xe7ddfeb7
   31c78:	mcr	7, 5, pc, cr12, cr4, {6}	; <UNPREDICTABLE>
   31c7c:	andeq	r4, r3, r2, asr #24
   31c80:	andeq	r0, r0, r0, asr r7
   31c84:	muleq	r3, ip, r5
   31c88:	andeq	r0, r0, pc, asr #5
   31c8c:	andeq	pc, r1, r4, lsr #26
   31c90:	strdeq	r4, [r3], -r8
   31c94:	andeq	pc, r1, r2, asr #25
   31c98:	addlt	fp, r6, r0, ror r5
   31c9c:			; <UNDEFINED> instruction: 0xf7ff4605
   31ca0:	blmi	8b1464 <__read_chk@plt+0x8a9f38>
   31ca4:	ldrbtmi	r4, [fp], #-3617	; 0xfffff1df
   31ca8:	ldmibvs	ip, {r1, r2, r3, r4, r5, r6, sl, lr}^
   31cac:	eor	fp, r5, r4, lsl r9
   31cb0:	tstlt	ip, #36, 16	; 0x240000
   31cb4:	adcmi	r6, fp, #143360	; 0x23000
   31cb8:	blmi	7a64a8 <__read_chk@plt+0x79ef7c>
   31cbc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   31cc0:	strle	r0, [sp, #-1115]	; 0xfffffba5
   31cc4:	ldmib	r4, {r0, r5, r7, r8, fp, sp, lr}^
   31cc8:	strmi	r2, [r8], -r1, lsl #6
   31ccc:	stmdavs	r8, {r0, r8, ip, sp, pc}^
   31cd0:	andne	lr, r1, sp, asr #19
   31cd4:	ldmdami	r7, {r0, r5, r9, sl, lr}
   31cd8:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
   31cdc:	blx	bedcfa <__read_chk@plt+0xbe67ce>
   31ce0:	stmiavs	r0!, {r8, sl, sp}^
   31ce4:			; <UNDEFINED> instruction: 0xf7d56225
   31ce8:	stmibvs	r3!, {r2, r7, r9, fp, sp, lr, pc}
   31cec:	tstlt	fp, r5, ror #1
   31cf0:	bcc	8be60 <__read_chk@plt+0x84934>
   31cf4:			; <UNDEFINED> instruction: 0x61a5605a
   31cf8:	ldmdblt	r8, {r5, r8, fp, sp, lr}
   31cfc:	pop	{r1, r2, ip, sp, pc}
   31d00:	ldrb	r4, [r9, #112]	; 0x70
   31d04:	andls	r6, r5, #10616832	; 0xa20000
   31d08:	ldmda	lr, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31d0c:	bls	18413c <__read_chk@plt+0x17cc10>
   31d10:	teqcc	r8, r9, ror r4
   31d14:	stmdami	r9, {r0, r1, r9, sl, lr}
   31d18:			; <UNDEFINED> instruction: 0xf0054478
   31d1c:	andlt	pc, r6, r5, asr #20
   31d20:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   31d24:	svclt	0x0000e5c8
   31d28:	strdeq	r6, [r3], -lr
   31d2c:	muleq	r3, r8, fp
   31d30:	andeq	r0, r0, r8, ror r7
   31d34:	andeq	pc, r1, lr, lsl #25
   31d38:	andeq	r0, r2, r8, ror r0
   31d3c:	andeq	pc, r1, r8, lsl #25
   31d40:			; <UNDEFINED> instruction: 0xc194f8df
   31d44:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r9, sp}
   31d48:	ldrbtmi	r4, [ip], #4080	; 0xff0
   31d4c:	sbclt	r4, r5, r3, ror #26
   31d50:	cdpge	15, 0, cr10, cr3, cr2, {0}
   31d54:	stmdbvs	r0, {r2, r9, sl, lr}^
   31d58:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   31d5c:			; <UNDEFINED> instruction: 0x4631463b
   31d60:	strbls	r6, [r3, #-2093]	; 0xfffff7d3
   31d64:	streq	pc, [r0, #-79]	; 0xffffffb1
   31d68:	stmdb	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31d6c:	ldmdavs	fp!, {r4, r6, r7, r8, fp, ip, sp, pc}
   31d70:	teqle	sl, r0, lsl #22
   31d74:	tstlt	r1, r1, ror #20
   31d78:	blcs	4c90c <__read_chk@plt+0x453e0>
   31d7c:	stmdbvs	r0!, {r5, r6, r8, ip, lr, pc}^
   31d80:			; <UNDEFINED> instruction: 0xf7d52501
   31d84:	movwcs	lr, #2614	; 0xa36
   31d88:	bmi	158a31c <__read_chk@plt+0x1582df0>
   31d8c:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   31d90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31d94:	subsmi	r9, sl, r3, asr #22
   31d98:	addshi	pc, ip, r0, asr #32
   31d9c:	sublt	r4, r5, r8, lsr #12
   31da0:	svchi	0x00f0e8bd
   31da4:	mcr	7, 0, pc, cr10, cr4, {6}	; <UNPREDICTABLE>
   31da8:	cmplt	r8, r5, lsl #12
   31dac:	vhsub.s8	d27, d24, d5
   31db0:	addsmi	r0, sp, #402653184	; 0x18000000
   31db4:			; <UNDEFINED> instruction: 0xf045bf18
   31db8:	tstle	r1, r0, lsr #10
   31dbc:	strb	r2, [r4, r0, lsl #10]!
   31dc0:	andcs	r4, r5, #72, 18	; 0x120000
   31dc4:	ldrbtmi	r2, [r9], #-0
   31dc8:	mrc	7, 4, APSR_nzcv, cr6, cr4, {6}
   31dcc:	tstls	r1, r1, ror #16
   31dd0:	strtmi	r4, [r8], -r6, lsl #12
   31dd4:	svc	0x00f8f7d4
   31dd8:	strmi	r9, [r2], -r1, lsl #18
   31ddc:			; <UNDEFINED> instruction: 0xf0054630
   31de0:	bvs	18b063c <__read_chk@plt+0x18a9110>
   31de4:	bicle	r2, r7, r0, lsl #18
   31de8:			; <UNDEFINED> instruction: 0xf8dfe7c9
   31dec:			; <UNDEFINED> instruction: 0x460580fc
   31df0:	ldrsbtge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   31df4:	ldrsbtls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   31df8:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   31dfc:	ldrbtmi	r5, [r9], #1264	; 0x4f0
   31e00:	ldrtmi	lr, [r1], -r4
   31e04:			; <UNDEFINED> instruction: 0xf0054640
   31e08:			; <UNDEFINED> instruction: 0x1c7ef9cf
   31e0c:	ldrtmi	r2, [r0], -sl, lsl #2
   31e10:	bl	146fd6c <__read_chk@plt+0x1468840>
   31e14:	bicslt	r4, r0, r7, lsl #12
   31e18:			; <UNDEFINED> instruction: 0xf04f6a61
   31e1c:			; <UNDEFINED> instruction: 0xf8870b00
   31e20:	stmdbcs	r0, {ip, sp, pc}
   31e24:	bvs	ff9261e0 <__read_chk@plt+0xff91ecb4>
   31e28:	rscle	r2, sl, r0, lsl #22
   31e2c:			; <UNDEFINED> instruction: 0xf0054650
   31e30:			; <UNDEFINED> instruction: 0x4631f9bb
   31e34:			; <UNDEFINED> instruction: 0xf8c44648
   31e38:			; <UNDEFINED> instruction: 0xf005b02c
   31e3c:	strb	pc, [r4, r3, ror #21]!	; <UNPREDICTABLE>
   31e40:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   31e44:			; <UNDEFINED> instruction: 0xf9b0f005
   31e48:	rscvs	r2, r3, #0, 6
   31e4c:			; <UNDEFINED> instruction: 0x4630e797
   31e50:	ldmda	lr, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31e54:	movwlt	r4, #34311	; 0x8607
   31e58:			; <UNDEFINED> instruction: 0x3c0ae9d4
   31e5c:			; <UNDEFINED> instruction: 0xf10c6a60
   31e60:	ldrtmi	r0, [sl], #-513	; 0xfffffdff
   31e64:	movwle	r4, #58010	; 0xe29a
   31e68:	ldmeq	pc!, {r0, r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   31e6c:			; <UNDEFINED> instruction: 0xf0283301
   31e70:	ldrmi	r0, [r8], #2303	; 0x8ff
   31e74:			; <UNDEFINED> instruction: 0x4641b1d0
   31e78:	bl	16fdd0 <__read_chk@plt+0x1688a4>
   31e7c:			; <UNDEFINED> instruction: 0xf8d4b1d0
   31e80:	stmib	r4, {r2, r3, r5, lr, pc}^
   31e84:	ldrtmi	r0, [sl], -r9, lsl #16
   31e88:	strbtmi	r4, [r0], #-1585	; 0xfffff9cf
   31e8c:	ldmda	r0, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31e90:	bvs	190ca20 <__read_chk@plt+0x19054f4>
   31e94:	ldrmi	r2, [r7], #-256	; 0xffffff00
   31e98:	ldrbpl	r6, [r9, #743]	; 0x2e7
   31e9c:	movwcc	r6, #6947	; 0x1b23
   31ea0:	andcs	sp, r0, ip, lsl #1
   31ea4:	stmib	sl, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31ea8:	strb	r6, [lr, -r0, lsr #6]!
   31eac:			; <UNDEFINED> instruction: 0xf7d44640
   31eb0:	strb	lr, [r3, r8, asr #27]!
   31eb4:	andcs	r4, r5, #16, 18	; 0x40000
   31eb8:			; <UNDEFINED> instruction: 0xf7d44479
   31ebc:			; <UNDEFINED> instruction: 0x4606ee1e
   31ec0:	stmib	r4!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   31ec4:			; <UNDEFINED> instruction: 0xf7d46800
   31ec8:			; <UNDEFINED> instruction: 0x4601ea16
   31ecc:			; <UNDEFINED> instruction: 0xf0054630
   31ed0:			; <UNDEFINED> instruction: 0xe7e3f99d
   31ed4:	ldcl	7, cr15, [lr, #-848]!	; 0xfffffcb0
   31ed8:	strdeq	r4, [r3], -r6
   31edc:	andeq	r0, r0, r0, asr r7
   31ee0:			; <UNDEFINED> instruction: 0x00034ab2
   31ee4:	andeq	pc, r1, sl, lsl #24
   31ee8:	andeq	r8, r1, ip, lsl #1
   31eec:	andeq	r5, r1, sl, ror #15
   31ef0:	andeq	r8, r1, r6, lsl #1
   31ef4:	andeq	r8, r1, r2, asr #32
   31ef8:	andeq	pc, r1, r4, asr #22
   31efc:	svcmi	0x00f0e92d
   31f00:	cfstrs	mvf2, [sp, #-0]
   31f04:	strtmi	r8, [r3], r4, lsl #22
   31f08:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   31f0c:			; <UNDEFINED> instruction: 0xf8df4625
   31f10:	ldrbtmi	r2, [fp], #-1400	; 0xfffffa88
   31f14:	ldrbge	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   31f18:	ldrbtmi	fp, [sl], #-151	; 0xffffff69
   31f1c:	ldrbtmi	sl, [sl], #2065	; 0x811
   31f20:			; <UNDEFINED> instruction: 0xf10a930f
   31f24:			; <UNDEFINED> instruction: 0xf8df0920
   31f28:	cfsh32	mvfx3, mvfx9, #56
   31f2c:	ldmpl	r3, {r4, r7, r9, fp}^
   31f30:	tstls	r5, #1769472	; 0x1b0000
   31f34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   31f38:	b	ff8efe90 <__read_chk@plt+0xff8e8964>
   31f3c:			; <UNDEFINED> instruction: 0xf64d9b11
   31f40:	vst1.32	{d22-d25}, [pc], r3
   31f44:	vmla.f<illegal width 8>	d20, d4, d2[2]
   31f48:	movwcc	r3, #8731	; 0x221b
   31f4c:			; <UNDEFINED> instruction: 0xf8df9311
   31f50:			; <UNDEFINED> instruction: 0xf6c33544
   31f54:	andls	r3, sl, #-2147483610	; 0x80000026
   31f58:	tstls	lr, fp, ror r4
   31f5c:			; <UNDEFINED> instruction: 0xf7ff9309
   31f60:	and	pc, fp, pc, lsl #25
   31f64:	ldrsbcs	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
   31f68:			; <UNDEFINED> instruction: 0xf0402a00
   31f6c:	ldrbmi	r8, [r1], -r5, asr #2
   31f70:			; <UNDEFINED> instruction: 0xf7d44648
   31f74:	stmdacs	r0, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   31f78:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
   31f7c:			; <UNDEFINED> instruction: 0x301cf8da
   31f80:	rscle	r2, pc, r0, lsl #22
   31f84:	smladcs	r0, sl, r6, r4
   31f88:	tstlt	r1, r1, asr r9
   31f8c:	ldmdavs	r2, {r0, r8, r9, sl, ip, sp}
   31f90:	mvnsle	r2, r0, lsl #20
   31f94:			; <UNDEFINED> instruction: 0x462642bc
   31f98:	andcs	fp, r0, #172, 30	; 0x2b0
   31f9c:	sfmcs	f2, 4, [r0, #-4]
   31fa0:	andcs	fp, r1, #8, 30
   31fa4:			; <UNDEFINED> instruction: 0xf0402a00
   31fa8:			; <UNDEFINED> instruction: 0xf64f8195
   31fac:	strcs	r7, [r0], #-254	; 0xffffff02
   31fb0:	rsbsvc	pc, pc, pc, asr #13
   31fb4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   31fb8:	adcmi	lr, r6, #15
   31fbc:	cmphi	r6, r0, asr #6	; <UNPREDICTABLE>
   31fc0:	biceq	lr, r4, r5, lsl #22
   31fc4:	eorscs	pc, r4, r5, asr #16
   31fc8:	andmi	r6, r2, sl, asr #16
   31fcc:	andeq	pc, r1, #66	; 0x42
   31fd0:	cmpvs	ip, #74	; 0x4a
   31fd4:	ldmdavs	fp, {r0, sl, ip, sp}
   31fd8:	ldmdbvs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
   31fdc:	mvnle	r2, r0, lsl #20
   31fe0:	sbceq	lr, r4, #5120	; 0x1400
   31fe4:	ldmibvc	r1, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}
   31fe8:	orreq	pc, r0, r1, asr #32
   31fec:	ldmdavs	fp, {r0, r4, r7, r8, ip, sp, lr}
   31ff0:	mvnsle	r2, r0, lsl #22
   31ff4:	svclt	0x00c442a6
   31ff8:	biceq	lr, r4, #5120	; 0x1400
   31ffc:	biceq	lr, r6, r5, lsl #22
   32000:	ldmibvc	sl, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   32004:			; <UNDEFINED> instruction: 0xf0423308
   32008:			; <UNDEFINED> instruction: 0xf8030280
   3200c:	addsmi	r2, r9, #512	; 0x200
   32010:			; <UNDEFINED> instruction: 0xf7ffd1f7
   32014:	ldmdage	r3, {r0, r4, r6, sl, fp, ip, sp, lr, pc}
   32018:	b	1ceff70 <__read_chk@plt+0x1ce8a44>
   3201c:	svcls	0x00119913
   32020:			; <UNDEFINED> instruction: 0xf00042b9
   32024:	svclt	0x00ac8130
   32028:	movwcs	r2, #769	; 0x301
   3202c:			; <UNDEFINED> instruction: 0xf0402b00
   32030:	bls	552504 <__read_chk@plt+0x54afd8>
   32034:	blls	4b8a38 <__read_chk@plt+0x4b150c>
   32038:	cfldrdvc	mvd15, [sl], #-316	; 0xfffffec4
   3203c:	bne	fe718468 <__read_chk@plt+0xfe710f3c>
   32040:			; <UNDEFINED> instruction: 0xf107bf42
   32044:	bls	3c0048 <__read_chk@plt+0x3b8b1c>
   32048:	bls	2b82bc <__read_chk@plt+0x2b0d90>
   3204c:	andcs	pc, r3, r2, lsl #23
   32050:			; <UNDEFINED> instruction: 0xf8df17db
   32054:	stmpl	sl, {r2, r6, sl, sp}
   32058:	movmi	lr, #199680	; 0x30c00
   3205c:	strcc	pc, [r7, -ip, lsl #22]
   32060:	andls	r6, r8, #1245184	; 0x130000
   32064:	svclt	0x00b82f00
   32068:	ldrbeq	r2, [r9], #-1793	; 0xfffff8ff
   3206c:	bichi	pc, r5, r0, lsl #2
   32070:			; <UNDEFINED> instruction: 0x4631463a
   32074:			; <UNDEFINED> instruction: 0xf7d44628
   32078:	cdpne	14, 0, cr14, cr7, cr12, {0}
   3207c:	tsthi	r5, r0, asr #5	; <UNPREDICTABLE>
   32080:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
   32084:			; <UNDEFINED> instruction: 0xf100045a
   32088:	andcs	r8, r0, r9, asr #2
   3208c:	ldm	r6, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32090:	svcvs	0x001b9b08
   32094:	addsvc	pc, r6, #12582912	; 0xc00000
   32098:	strmi	r4, [r0], r2, lsl #5
   3209c:	bne	ff121d94 <__read_chk@plt+0xff11a868>
   320a0:	ldmvc	r6, {r0, r1, r5, r7, r8, sl, ip, sp, lr, pc}
   320a4:	blx	ffb700aa <__read_chk@plt+0xffb68b7e>
   320a8:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
   320ac:			; <UNDEFINED> instruction: 0x2c0069dc
   320b0:	rschi	pc, r5, r0
   320b4:			; <UNDEFINED> instruction: 0xee094afa
   320b8:			; <UNDEFINED> instruction: 0xf8df9a10
   320bc:	strtmi	fp, [r9], r8, ror #7
   320c0:	cfstrsls	mvf4, [r8, #-488]	; 0xfffffe18
   320c4:	ldrbtmi	r2, [fp], #768	; 0x300
   320c8:	bcs	46d8f0 <__read_chk@plt+0x4663c4>
   320cc:			; <UNDEFINED> instruction: 0xf8cd4af6
   320d0:			; <UNDEFINED> instruction: 0x469aa034
   320d4:	mcr	4, 0, r4, cr8, cr10, {3}
   320d8:			; <UNDEFINED> instruction: 0xb16e2a90
   320dc:	cmplt	fp, r3, ror #18
   320e0:	blcs	4ce74 <__read_chk@plt+0x45948>
   320e4:	adcsmi	sp, r3, #8, 22	; 0x2000
   320e8:			; <UNDEFINED> instruction: 0x81a8f280
   320ec:	biceq	lr, r3, #9216	; 0x2400
   320f0:			; <UNDEFINED> instruction: 0x07df795b
   320f4:	adcshi	pc, r5, r0, lsl #2
   320f8:	mcrrne	8, 6, r6, r8, cr1
   320fc:	blge	466154 <__read_chk@plt+0x45ec28>
   32100:	ldrbmi	r2, [r8], -r0, lsl #4
   32104:	blx	ff86e152 <__read_chk@plt+0xff866c26>
   32108:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3210c:	stmdavs	fp!, {r2, r3, r4, r5, r8, ip, lr, pc}
   32110:			; <UNDEFINED> instruction: 0xf1000459
   32114:	movwcs	r8, #4229	; 0x1085
   32118:	mvnvs	r6, r0, ror #16
   3211c:			; <UNDEFINED> instruction: 0xf011469a
   32120:			; <UNDEFINED> instruction: 0xf04ffda9
   32124:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
   32128:	stccs	8, cr6, [r0], {36}	; 0x24
   3212c:			; <UNDEFINED> instruction: 0x4653d1d5
   32130:			; <UNDEFINED> instruction: 0xf8dd464d
   32134:	mrc	0, 0, sl, cr9, cr4, {1}
   32138:			; <UNDEFINED> instruction: 0xb1239a10
   3213c:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}
   32140:			; <UNDEFINED> instruction: 0xf100045b
   32144:	svcmi	0x00d98135
   32148:	ldrbtmi	r4, [pc], #-3289	; 32150 <__read_chk@plt+0x2ac24>
   3214c:	ldmibvs	r8!, {r2, r3, r4, r5, r6, sl, lr}^
   32150:			; <UNDEFINED> instruction: 0xf0002800
   32154:	ldcvs	0, cr8, [r9, #-592]!	; 0xfffffdb0
   32158:	stmibvs	r3, {r9, sp}^
   3215c:	stmdbvs	r3, {r0, r1, r4, r8, ip, sp, pc}^
   32160:	stmdblt	r9, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
   32164:	strmi	r6, [r2], -r3, lsl #16
   32168:			; <UNDEFINED> instruction: 0xf0002b00
   3216c:	ldrmi	r8, [r8], -r8, lsl #1
   32170:	bvs	12c144 <__read_chk@plt+0x124c18>
   32174:	mvnsle	r2, r0, lsl #22
   32178:	bcs	4c18c <__read_chk@plt+0x44c60>
   3217c:	msrhi	SPSR_fc, r0
   32180:			; <UNDEFINED> instruction: 0xf7ff6013
   32184:	ubfx	pc, pc, #22, #3
   32188:	blcs	9eb9c <__read_chk@plt+0x97670>
   3218c:	blcs	fe627c <__read_chk@plt+0xfded50>
   32190:	andcs	sp, r5, #19
   32194:	bne	fe46d9fc <__read_chk@plt+0xfe4664d0>
   32198:			; <UNDEFINED> instruction: 0xf04f2000
   3219c:			; <UNDEFINED> instruction: 0xf7d40a01
   321a0:	stmdavs	r1!, {r2, r3, r5, r7, sl, fp, sp, lr, pc}^
   321a4:	andls	r9, ip, fp, lsl #2
   321a8:			; <UNDEFINED> instruction: 0xf7d44638
   321ac:	ldmib	sp, {r1, r2, r3, r9, sl, fp, sp, lr, pc}^
   321b0:	strmi	r1, [r2], -fp, lsl #6
   321b4:			; <UNDEFINED> instruction: 0xf0054618
   321b8:	stmdavs	r0!, {r0, r3, r5, fp, ip, sp, lr, pc}^
   321bc:	adcsle	r1, r3, r2, asr #24
   321c0:			; <UNDEFINED> instruction: 0xf1b36b23
   321c4:	svclt	0x00183fff
   321c8:	ble	feb836dc <__read_chk@plt+0xfeb7c1b0>
   321cc:	ldc2l	0, cr15, [r6, #68]!	; 0x44
   321d0:	mvnscc	pc, #79	; 0x4f
   321d4:			; <UNDEFINED> instruction: 0x63232205
   321d8:	bne	46da40 <__read_chk@plt+0x466514>
   321dc:			; <UNDEFINED> instruction: 0xf7d42000
   321e0:	stmdavs	r1!, {r2, r3, r7, sl, fp, sp, lr, pc}^
   321e4:			; <UNDEFINED> instruction: 0xffe0f004
   321e8:			; <UNDEFINED> instruction: 0xf7d56960
   321ec:			; <UNDEFINED> instruction: 0xf04fe802
   321f0:	movwcs	r0, #2561	; 0xa01
   321f4:	ldr	r6, [r7, r3, ror #2]
   321f8:			; <UNDEFINED> instruction: 0xf0002d00
   321fc:	strtmi	r8, [r6], -r9, lsl #1
   32200:	usat	r4, #23, ip, lsl #12
   32204:	andcs	r9, r5, #16, 22	; 0x4000
   32208:	rsbsle	r2, r8, sl, lsl #22
   3220c:	andcs	r4, r0, r9, lsr #19
   32210:			; <UNDEFINED> instruction: 0xf7d44479
   32214:	bls	46d3e4 <__read_chk@plt+0x465eb8>
   32218:			; <UNDEFINED> instruction: 0xf0046861
   3221c:	ldrb	pc, [sl, -r5, asr #31]!	; <UNPREDICTABLE>
   32220:	andcs	r4, r5, #2703360	; 0x294000
   32224:			; <UNDEFINED> instruction: 0xf7d44479
   32228:	stmdavs	r1!, {r3, r5, r6, sl, fp, sp, lr, pc}^
   3222c:			; <UNDEFINED> instruction: 0xffbcf004
   32230:			; <UNDEFINED> instruction: 0xf7d4e771
   32234:	smlabtlt	r8, r4, fp, lr
   32238:	andcs	pc, r0, r0, asr #13
   3223c:	stcl	7, cr15, [r4, #848]	; 0x350
   32240:	ldmmi	lr, {r0, r9, sl, lr}
   32244:			; <UNDEFINED> instruction: 0xf0044478
   32248:	ldr	pc, [r7], r1, ror #31
   3224c:			; <UNDEFINED> instruction: 0xf44f4b9c
   32250:	ldmibmi	ip, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
   32254:	ldrbtmi	r4, [fp], #-2204	; 0xfffff764
   32258:	cmpcc	r8, #2030043136	; 0x79000000
   3225c:			; <UNDEFINED> instruction: 0xf0054478
   32260:	strtmi	pc, [r0], -r3, ror #18
   32264:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   32268:			; <UNDEFINED> instruction: 0xf43f2800
   3226c:	stmdbvs	r0!, {r0, r2, r6, r8, r9, sl, fp, sp, pc}^
   32270:	beq	ae3b4 <__read_chk@plt+0xa6e88>
   32274:	svc	0x00bcf7d4
   32278:	cmnvs	r3, r0, lsl #6
   3227c:			; <UNDEFINED> instruction: 0xf7ffe73c
   32280:			; <UNDEFINED> instruction: 0x4634fb1b
   32284:	blls	56bc38 <__read_chk@plt+0x56470c>
   32288:	addsmi	r9, r3, #73728	; 0x12000
   3228c:	movwcs	fp, #4020	; 0xfb4
   32290:	blcs	3ae9c <__read_chk@plt+0x33970>
   32294:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
   32298:	beq	fe46db04 <__read_chk@plt+0xfe4665d8>
   3229c:	ldmdb	r0!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   322a0:	ldmdbls	r3, {r0, r4, r8, r9, fp, ip, pc}
   322a4:			; <UNDEFINED> instruction: 0x97111c9f
   322a8:			; <UNDEFINED> instruction: 0xf7d4e6c3
   322ac:	smlabblt	r8, r8, fp, lr
   322b0:	andcs	pc, r0, r0, asr #13
   322b4:	stc	7, cr15, [r8, #848]	; 0x350
   322b8:	stmmi	r4, {r0, r9, sl, lr}
   322bc:			; <UNDEFINED> instruction: 0xf0044478
   322c0:	strtmi	pc, [r8], -r5, lsr #31
   322c4:	mrc	7, 7, APSR_nzcv, cr0, cr4, {6}
   322c8:	andcs	r2, r1, r0, lsl #10
   322cc:			; <UNDEFINED> instruction: 0xf7d4462c
   322d0:			; <UNDEFINED> instruction: 0xe644eb1a
   322d4:	ldrtmi	r4, [lr], -r8, lsr #12
   322d8:	mcr	7, 7, pc, cr6, cr4, {6}	; <UNPREDICTABLE>
   322dc:			; <UNDEFINED> instruction: 0x4638b1df
   322e0:			; <UNDEFINED> instruction: 0xf7d42108
   322e4:	strmi	lr, [r5], -ip, asr #19
   322e8:			; <UNDEFINED> instruction: 0xf0002800
   322ec:	blmi	1e525d8 <__read_chk@plt+0x1e4b0ac>
   322f0:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   322f4:			; <UNDEFINED> instruction: 0xf47f2b00
   322f8:			; <UNDEFINED> instruction: 0x461cae58
   322fc:	ldmdbmi	r5!, {r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
   32300:	ldrbtmi	r2, [r9], #-0
   32304:	bl	ffe7025c <__read_chk@plt+0xffe68d30>
   32308:			; <UNDEFINED> instruction: 0xf0046861
   3230c:	str	pc, [r2, -sp, asr #30]
   32310:			; <UNDEFINED> instruction: 0xf7d44628
   32314:	strcs	lr, [r0], -sl, asr #29
   32318:	strb	r2, [r0, r1, lsl #14]!
   3231c:			; <UNDEFINED> instruction: 0xf43f2e00
   32320:			; <UNDEFINED> instruction: 0xf8dfaeb4
   32324:	strcs	r8, [r0], #-436	; 0xfffffe4c
   32328:	bl	183710 <__read_chk@plt+0x17c1e4>
   3232c:	ldmibvc	r1, {r2, r6, r7, r9}
   32330:	ldrtle	r0, [r9], #-1547	; 0xfffff9f5
   32334:	mulgt	r5, r2, r8
   32338:			; <UNDEFINED> instruction: 0xf855463b
   3233c:			; <UNDEFINED> instruction: 0xf01c2034
   32340:	svclt	0x00140f01
   32344:	eorcs	r2, sp, r2, ror r0
   32348:	svceq	0x0002f01c
   3234c:	svclt	0x00149000
   32350:	bleq	1e2e494 <__read_chk@plt+0x1e26f68>
   32354:	bleq	bae498 <__read_chk@plt+0xba6f6c>
   32358:	svceq	0x0004f01c
   3235c:	andlt	pc, r4, sp, asr #17
   32360:			; <UNDEFINED> instruction: 0xf04fbf14
   32364:			; <UNDEFINED> instruction: 0xf04f0e6f
   32368:			; <UNDEFINED> instruction: 0xf01c0e2d
   3236c:	svclt	0x00140f08
   32370:	eorcs	r2, sp, r8, asr #32
   32374:	svceq	0x0001f011
   32378:	and	lr, r2, sp, asr #19
   3237c:			; <UNDEFINED> instruction: 0xf04fbf14
   32380:			; <UNDEFINED> instruction: 0xf04f0c65
   32384:			; <UNDEFINED> instruction: 0xf0110c2d
   32388:	svclt	0x00140f02
   3238c:	eorcs	r2, sp, r8, rrx
   32390:	svceq	0x0004f011
   32394:	andgt	lr, r4, sp, asr #19
   32398:	svclt	0x00144621
   3239c:	eorcs	r2, sp, lr, rrx
   323a0:	strbmi	r9, [r0], -r6
   323a4:			; <UNDEFINED> instruction: 0xffcaf004
   323a8:	adcsmi	r3, r4, #16777216	; 0x1000000
   323ac:			; <UNDEFINED> instruction: 0xe66cd1bd
   323b0:	strtmi	r4, [fp], sl, asr #16
   323b4:	ldrdhi	pc, [r8, -pc]!	; <UNPREDICTABLE>
   323b8:			; <UNDEFINED> instruction: 0xf0044478
   323bc:	blmi	12b22c0 <__read_chk@plt+0x12aad94>
   323c0:			; <UNDEFINED> instruction: 0x960844f8
   323c4:	ldmibvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   323c8:	suble	r2, r6, r0, lsl #24
   323cc:	ldmib	r4, {r0, r1, r2, r5, r7, r8, fp, sp, lr}^
   323d0:	bvs	97afdc <__read_chk@plt+0x973ab0>
   323d4:	svccs	0x00006966
   323d8:			; <UNDEFINED> instruction: 0xf8d7d03d
   323dc:	stmibvs	r0!, {r2, lr, pc}^
   323e0:	andls	r4, r5, r1, lsr #12
   323e4:	stmib	sp, {r5, r8, r9, fp, sp, lr}^
   323e8:	strls	r6, [r0, #-1793]	; 0xfffff8ff
   323ec:	andgt	lr, r3, sp, asr #19
   323f0:			; <UNDEFINED> instruction: 0xf0044640
   323f4:	stmdavs	r4!, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   323f8:	stmdals	pc, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   323fc:	ldrtmi	r4, [fp], -r1, lsr #12
   32400:			; <UNDEFINED> instruction: 0xf0044632
   32404:	mcrcs	15, 0, pc, cr0, cr11, {4}	; <UNPREDICTABLE>
   32408:	mrcge	4, 1, APSR_nzcv, cr2, cr15, {1}
   3240c:	ldrsblt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   32410:			; <UNDEFINED> instruction: 0xf04f462c
   32414:	ldrbtmi	r0, [fp], #2048	; 0x800
   32418:	mulcc	r6, r4, r9
   3241c:	blle	1fd024 <__read_chk@plt+0x1f5af8>
   32420:	strbmi	r7, [r1], -r3, lsr #18
   32424:	ldrbmi	r6, [r8], -r2, lsr #16
   32428:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   3242c:			; <UNDEFINED> instruction: 0xff86f004
   32430:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   32434:	ldrmi	r3, [r0, #1032]!	; 0x408
   32438:	ldr	sp, [r9], -lr, ror #3
   3243c:	vqdmulh.s<illegal width 8>	d20, d0, d27
   32440:	stmdbmi	fp!, {r0, r4, r5, r7, r9, ip}
   32444:	ldrbtmi	r4, [fp], #-2091	; 0xfffff7d5
   32448:	cmpcc	r8, #2030043136	; 0x79000000
   3244c:			; <UNDEFINED> instruction: 0xf0054478
   32450:	mvnvs	pc, fp, ror #16
   32454:	ssatmi	lr, #29, r5, lsl #13
   32458:	cdpls	7, 0, cr14, cr8, cr1, {6}
   3245c:			; <UNDEFINED> instruction: 0xe672465d
   32460:	b	feb703b8 <__read_chk@plt+0xfeb68e8c>
   32464:			; <UNDEFINED> instruction: 0xf6c0b108
   32468:			; <UNDEFINED> instruction: 0xf7d42000
   3246c:	strmi	lr, [r1], -lr, lsr #25
   32470:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   32474:	cdp2	0, 12, cr15, cr10, cr4, {0}
   32478:	blx	7f047c <__read_chk@plt+0x7e8f50>
   3247c:			; <UNDEFINED> instruction: 0xf7d42001
   32480:	strb	lr, [ip, #-2626]!	; 0xfffff5be
   32484:	andeq	pc, r1, r6, lsr #23
   32488:	andeq	r4, r3, r6, lsr #18
   3248c:	andeq	r6, r3, r6, lsl #5
   32490:	andeq	r0, r0, r0, asr r7
   32494:	andeq	r4, r3, r8, ror #17
   32498:	andeq	r0, r0, r8, ror r7
   3249c:	strdeq	r6, [r3], -sl
   324a0:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
   324a4:	ldrdeq	pc, [r1], -r6
   324a8:	andeq	pc, r1, r4, lsr fp	; <UNPREDICTABLE>
   324ac:	andeq	r6, r3, sl, asr r0
   324b0:	andeq	r6, r3, r8, asr r0
   324b4:	ldrdeq	pc, [r1], -r4
   324b8:	andeq	pc, r1, r8, lsl #19
   324bc:	ldrdeq	pc, [r1], -r8
   324c0:	andeq	pc, r1, r2, lsr fp	; <UNPREDICTABLE>
   324c4:	andeq	pc, r1, ip, lsr #16
   324c8:	andeq	pc, r1, r8, asr #16
   324cc:	andeq	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   324d0:			; <UNDEFINED> instruction: 0x00035eb4
   324d4:	andeq	pc, r1, r2, asr #17
   324d8:	andeq	pc, r1, r0, lsr #16
   324dc:	muleq	r1, ip, r8
   324e0:	andeq	pc, r1, r8, lsr #17
   324e4:	andeq	r5, r3, r0, ror #27
   324e8:	ldrdeq	pc, [r1], -sl
   324ec:	andeq	pc, r1, r2, asr #18
   324f0:	andeq	pc, r1, ip, lsr r6	; <UNPREDICTABLE>
   324f4:	andeq	pc, r1, r0, lsr r7	; <UNPREDICTABLE>
   324f8:	ldrdeq	pc, [r1], -sl
   324fc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   32500:			; <UNDEFINED> instruction: 0xb103699b
   32504:			; <UNDEFINED> instruction: 0xf7ff4770
   32508:	svclt	0x0000bb77
   3250c:	andeq	r5, r3, r6, lsr #25
   32510:			; <UNDEFINED> instruction: 0xf7ffb510
   32514:	andcs	pc, r1, #2965504	; 0x2d4000
   32518:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   3251c:	eoreq	pc, r0, r3, lsl #2
   32520:			; <UNDEFINED> instruction: 0xf7d3651a
   32524:	stmdblt	r0!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}^
   32528:			; <UNDEFINED> instruction: 0xf7ff4c0f
   3252c:	ldrbtmi	pc, [ip], #-2501	; 0xfffff63b	; <UNPREDICTABLE>
   32530:			; <UNDEFINED> instruction: 0xb12b69e3
   32534:			; <UNDEFINED> instruction: 0xf7d320c8
   32538:	stmibvs	r3!, {r4, r8, r9, sl, fp, sp, lr, pc}^
   3253c:	mvnsle	r2, r0, lsl #22
   32540:			; <UNDEFINED> instruction: 0xf7d4bd10
   32544:	tstlt	r8, ip, lsr sl
   32548:	andcs	pc, r0, r0, asr #13
   3254c:	ldc	7, cr15, [ip], #-848	; 0xfffffcb0
   32550:	ldrbtmi	r4, [r9], #-2310	; 0xfffff6fa
   32554:	strmi	r3, [r2], -ip, ror #2
   32558:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   3255c:	cdp2	0, 5, cr15, cr6, cr4, {0}
   32560:	svclt	0x0000e7e2
   32564:	andeq	r5, r3, sl, lsl #25
   32568:	andeq	r5, r3, r6, ror ip
   3256c:	andeq	pc, r1, r6, lsr r8	; <UNPREDICTABLE>
   32570:	andeq	pc, r1, sl, asr #14
   32574:			; <UNDEFINED> instruction: 0xf7ffb108
   32578:	ldrbmi	fp, [r0, -pc, lsl #23]!
   3257c:	strdlt	fp, [r3], r0
   32580:			; <UNDEFINED> instruction: 0xf7ff4605
   32584:	blmi	730b80 <__read_chk@plt+0x729654>
   32588:	ldmibvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3258c:	eorle	r2, fp, r0, lsl #24
   32590:	svcmi	0x001a4e19
   32594:	ldrbtmi	r4, [pc], #-1150	; 3259c <__read_chk@plt+0x2b070>
   32598:	and	r3, r1, ip, lsl #13
   3259c:	tstlt	ip, #36, 16	; 0x240000
   325a0:	blne	150cc30 <__read_chk@plt+0x1505704>
   325a4:			; <UNDEFINED> instruction: 0xf383fab3
   325a8:	bcs	34b1c <__read_chk@plt+0x2d5f0>
   325ac:	movwcs	fp, #3848	; 0xf08
   325b0:	rscsle	r2, r3, r0, lsl #22
   325b4:	tstcs	r0, r3, asr r8
   325b8:	blcc	8c740 <__read_chk@plt+0x85214>
   325bc:	mcrrne	0, 5, r6, r2, cr3
   325c0:	andle	r6, r1, r1, lsr #3
   325c4:	blx	ffeee612 <__read_chk@plt+0xffee70e6>
   325c8:	stmdacs	r0, {r5, r8, fp, sp, lr}
   325cc:	stmiavs	r2!, {r1, r2, r5, r6, r7, ip, lr, pc}
   325d0:			; <UNDEFINED> instruction: 0xf7d49201
   325d4:	bls	ad5c4 <__read_chk@plt+0xa6098>
   325d8:			; <UNDEFINED> instruction: 0x46034631
   325dc:			; <UNDEFINED> instruction: 0xf0044638
   325e0:	stmdavs	r4!, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   325e4:	bicsle	r2, fp, r0, lsl #24
   325e8:	pop	{r0, r1, ip, sp, pc}
   325ec:			; <UNDEFINED> instruction: 0xf7ff40f0
   325f0:	svclt	0x0000b963
   325f4:	andeq	r5, r3, ip, lsl ip
   325f8:	strdeq	pc, [r1], -r4
   325fc:	andeq	pc, r1, sl, lsl #8
   32600:	svcmi	0x00f0e92d
   32604:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
   32608:	strmi	r8, [pc], -r2, lsl #22
   3260c:	bmi	fee458f0 <__read_chk@plt+0xfee3e3c4>
   32610:	blmi	fee43808 <__read_chk@plt+0xfee3c2dc>
   32614:	ldrbtmi	fp, [sl], #-145	; 0xffffff6f
   32618:	andls	r6, r8, r1, lsr #19
   3261c:	ldmpl	r3, {r1, r2, r4, r5, r7, sl, fp, lr}^
   32620:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   32624:			; <UNDEFINED> instruction: 0xf04f930f
   32628:	stmdblt	r9, {r8, r9}
   3262c:	blx	ff970630 <__read_chk@plt+0xff969104>
   32630:			; <UNDEFINED> instruction: 0x21004ab2
   32634:	stmiapl	r3!, {r0, r3, r4, r5, sp, lr}
   32638:			; <UNDEFINED> instruction: 0x901cf8d3
   3263c:			; <UNDEFINED> instruction: 0xf1b99309
   32640:			; <UNDEFINED> instruction: 0xf0000f00
   32644:			; <UNDEFINED> instruction: 0xf8998098
   32648:	bcs	3a650 <__read_chk@plt+0x33124>
   3264c:	addshi	pc, r3, r0
   32650:	ldrdcs	pc, [r0], -sl
   32654:			; <UNDEFINED> instruction: 0xf0002a00
   32658:			; <UNDEFINED> instruction: 0x46518097
   3265c:			; <UNDEFINED> instruction: 0xf8512200
   32660:	ldrmi	r3, [r0], -r4, lsl #30
   32664:	blcs	3ee70 <__read_chk@plt+0x37944>
   32668:	strdcc	sp, [r3], -r9
   3266c:			; <UNDEFINED> instruction: 0xf7d42104
   32670:	strmi	lr, [r0], r6, lsl #16
   32674:			; <UNDEFINED> instruction: 0xf0002800
   32678:			; <UNDEFINED> instruction: 0xf8da8122
   3267c:	movwlt	r5, #20480	; 0x5000
   32680:			; <UNDEFINED> instruction: 0x46064b9f
   32684:	rsbslt	pc, ip, #14614528	; 0xdf0000
   32688:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
   3268c:	blmi	fe7d72ac <__read_chk@plt+0xfe7cfd80>
   32690:			; <UNDEFINED> instruction: 0x970744fb
   32694:	mcr	4, 0, r4, cr8, cr11, {3}
   32698:	stmdblt	ip, {r4, r9, fp, ip, sp}^
   3269c:	ldrdvc	pc, [r4], -sl
   326a0:			; <UNDEFINED> instruction: 0xf8dab137
   326a4:	ldrbmi	r0, [r9], -r0
   326a8:	stcl	7, cr15, [sl, #-848]!	; 0xfffffcb0
   326ac:	rsble	r2, sp, r0, lsl #16
   326b0:	eorsvs	r3, r5, r1, lsl #8
   326b4:			; <UNDEFINED> instruction: 0xf85a00a2
   326b8:	strcc	r5, [r4], -r2
   326bc:	mvnle	r2, r0, lsl #26
   326c0:	teqcs	r8, r7, lsl #30
   326c4:			; <UNDEFINED> instruction: 0xf7d32001
   326c8:			; <UNDEFINED> instruction: 0x4605efda
   326cc:			; <UNDEFINED> instruction: 0xf0002800
   326d0:	movwcs	r8, #220	; 0xdc
   326d4:	andscs	sl, r0, fp, lsl #18
   326d8:	andls	r9, r0, r4, lsl #2
   326dc:	ldrmi	sl, [sl], -sp, lsl #18
   326e0:	strbmi	r9, [r8], -r3, lsl #2
   326e4:	movwls	sl, #6412	; 0x190c
   326e8:	strbmi	r9, [r1], -r2, lsl #2
   326ec:			; <UNDEFINED> instruction: 0xff76f010
   326f0:	strbmi	r4, [r0], -r4, lsl #12
   326f4:	ldcl	7, cr15, [r8], {212}	; 0xd4
   326f8:			; <UNDEFINED> instruction: 0xf0402c00
   326fc:	strtmi	r8, [r0], -sl, lsl #1
   32700:	ldmib	sp, {r3, sl, fp, ip, pc}^
   32704:	cdpls	2, 0, cr1, cr11, cr12, {0}
   32708:			; <UNDEFINED> instruction: 0x61ac6863
   3270c:	rscvs	r3, r9, r1, lsl #6
   32710:	cmnvs	sl, r3, rrx
   32714:	strvs	lr, [r1], -r5, asr #19
   32718:	ldcl	7, cr15, [r0, #-848]	; 0xfffffcb0
   3271c:	ldrtmi	r4, [r8], -r3, lsl #12
   32720:			; <UNDEFINED> instruction: 0xf7d4632b
   32724:			; <UNDEFINED> instruction: 0x4604edf4
   32728:	eorsle	r2, sl, r0, lsl #16
   3272c:	andcs	r4, r5, #1949696	; 0x1dc000
   32730:	ldrbtmi	r2, [r9], #-0
   32734:	stmib	r0!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32738:	strtmi	r4, [r0], -r6, lsl #12
   3273c:	bl	1170694 <__read_chk@plt+0x1169168>
   32740:	ldrtmi	r4, [r0], -r1, lsl #12
   32744:	stc2l	0, cr15, [r2, #-16]!
   32748:			; <UNDEFINED> instruction: 0xf7ff4628
   3274c:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   32750:	ldmda	ip, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32754:	eorsvs	r2, fp, r0, lsl #6
   32758:	blmi	19c5114 <__read_chk@plt+0x19bdbe8>
   3275c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32760:	blls	40c7d0 <__read_chk@plt+0x4052a4>
   32764:			; <UNDEFINED> instruction: 0xf040405a
   32768:	strtmi	r8, [r0], -lr, lsl #1
   3276c:	ldc	0, cr11, [sp], #68	; 0x44
   32770:	pop	{r1, r8, r9, fp, pc}
   32774:	strdcs	r8, [fp], -r0
   32778:	cdp2	0, 12, cr15, cr2, cr6, {0}
   3277c:	ldrdcs	pc, [r0], -sl
   32780:	bcs	4418c <__read_chk@plt+0x3cc60>
   32784:	svcge	0x0069f47f
   32788:	strb	r2, [pc, -r2]!
   3278c:	andcs	r9, r1, #6144	; 0x1800
   32790:	beq	46dff8 <__read_chk@plt+0x466acc>
   32794:	strcs	r4, [r2], #-1593	; 0xfffff9c7
   32798:			; <UNDEFINED> instruction: 0xf7d46033
   3279c:	andcs	lr, r8, #120, 18	; 0x1e0000
   327a0:	ldmdbmi	ip, {r0, r3, r7, r8, r9, sl, sp, lr, pc}^
   327a4:	ldmdavs	r8!, {r1, r3, r5, r9, sl, lr}
   327a8:			; <UNDEFINED> instruction: 0xf7d34479
   327ac:	strmi	lr, [r4], -ip, lsr #24
   327b0:			; <UNDEFINED> instruction: 0xd1bb2800
   327b4:			; <UNDEFINED> instruction: 0xf864f7ff
   327b8:	ldmdavs	r9!, {r0, r1, r2, r4, r6, r8, r9, fp, lr}
   327bc:			; <UNDEFINED> instruction: 0xf103447b
   327c0:	ldmibvs	sl, {r5}^
   327c4:	bicsvs	r6, sp, r9, lsr #4
   327c8:			; <UNDEFINED> instruction: 0xf7d3602a
   327cc:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   327d0:			; <UNDEFINED> instruction: 0xf7ffd140
   327d4:	blls	2b09a0 <__read_chk@plt+0x2a9474>
   327d8:	ldrbeq	r6, [fp], #-2075	; 0xfffff7e5
   327dc:			; <UNDEFINED> instruction: 0xf10dd44b
   327e0:			; <UNDEFINED> instruction: 0xf8d7092b
   327e4:			; <UNDEFINED> instruction: 0xf10d8000
   327e8:	strcs	r0, [r1, #-2616]	; 0xfffff5c8
   327ec:	ldrbmi	r4, [r3], -lr, asr #12
   327f0:	ldrtmi	r4, [r1], -sl, lsr #12
   327f4:			; <UNDEFINED> instruction: 0xf7d34640
   327f8:	ldmiblt	r8!, {r6, r8, sl, fp, sp, lr, pc}
   327fc:	bne	feb9903c <__read_chk@plt+0xfeb91b10>
   32800:	mvnsle	r4, r6, lsl r4
   32804:	strbmi	r4, [r9], -r4, lsl #12
   32808:	andcs	r6, r1, #56, 16	; 0x380000
   3280c:	stcl	7, cr15, [sl, #-848]!	; 0xfffffcb0
   32810:	strtmi	lr, [r8], -r2, lsr #15
   32814:	mcrr	7, 13, pc, r8, cr4	; <UNPREDICTABLE>
   32818:			; <UNDEFINED> instruction: 0xf7d44620
   3281c:			; <UNDEFINED> instruction: 0x4649ead6
   32820:	ldmdami	lr!, {r1, r9, sl, lr}
   32824:			; <UNDEFINED> instruction: 0xf0044478
   32828:			; <UNDEFINED> instruction: 0xe795fcf1
   3282c:	ldmdavs	r8!, {r2, r9, sl, lr}
   32830:			; <UNDEFINED> instruction: 0xf7ffb110
   32834:	ldmdavs	r8!, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
   32838:	svc	0x00e8f7d3
   3283c:	teqcs	sl, #268435466	; 0x1000000a
   32840:	movwcs	pc, #1728	; 0x6c0	; <UNPREDICTABLE>
   32844:	rscsvc	pc, pc, #70254592	; 0x4300000
   32848:	svclt	0x00084291
   3284c:	movwcs	r4, #1564	; 0x61c
   32850:			; <UNDEFINED> instruction: 0xe781603b
   32854:	ldm	r2!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32858:			; <UNDEFINED> instruction: 0xf6c0b108
   3285c:			; <UNDEFINED> instruction: 0xf7d42000
   32860:			; <UNDEFINED> instruction: 0x9006eab4
   32864:	ldcl	7, cr15, [r2], {212}	; 0xd4
   32868:	stmdavs	r2, {r1, r2, r8, fp, ip, pc}
   3286c:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   32870:	stc2l	0, cr15, [ip], {4}
   32874:	stmdami	fp!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   32878:	bvs	ac41ac <__read_chk@plt+0xabcc80>
   3287c:	ldrbtmi	r6, [r8], #-2153	; 0xfffff797
   32880:	ldc2l	0, cr15, [ip, #-16]
   32884:			; <UNDEFINED> instruction: 0xf7d4e7ab
   32888:			; <UNDEFINED> instruction: 0xf7d4e8a6
   3288c:			; <UNDEFINED> instruction: 0x4604e898
   32890:			; <UNDEFINED> instruction: 0xf6c0b108
   32894:	stmdbmi	r4!, {sl, sp}
   32898:	andcs	r2, r0, r5, lsl #4
   3289c:			; <UNDEFINED> instruction: 0xf7d44479
   328a0:	strmi	lr, [r5], -ip, lsr #18
   328a4:	ldc	7, cr15, [r2], #848	; 0x350
   328a8:			; <UNDEFINED> instruction: 0xf7d36800
   328ac:	strmi	lr, [r1], -r4, lsr #26
   328b0:			; <UNDEFINED> instruction: 0xf0044628
   328b4:	strbmi	pc, [r0], -fp, lsr #25	; <UNPREDICTABLE>
   328b8:	bl	ffdf0810 <__read_chk@plt+0xffde92e4>
   328bc:			; <UNDEFINED> instruction: 0xf7d4e74c
   328c0:			; <UNDEFINED> instruction: 0x4604e87e
   328c4:			; <UNDEFINED> instruction: 0xf6c0b108
   328c8:	ldmdbmi	r8, {sl, sp}
   328cc:	andcs	r2, r0, r5, lsl #4
   328d0:			; <UNDEFINED> instruction: 0xf7d44479
   328d4:			; <UNDEFINED> instruction: 0x4605e912
   328d8:	ldc	7, cr15, [r8], {212}	; 0xd4
   328dc:			; <UNDEFINED> instruction: 0xf7d36800
   328e0:	strmi	lr, [r1], -sl, lsl #26
   328e4:			; <UNDEFINED> instruction: 0xf0044628
   328e8:			; <UNDEFINED> instruction: 0xe735fc91
   328ec:	muleq	r3, r4, fp
   328f0:	andeq	r4, r3, sl, lsr #4
   328f4:	andeq	r0, r0, r0, asr r7
   328f8:	andeq	r4, r3, r0, lsr #4
   328fc:	andeq	r0, r0, r8, ror r7
   32900:	andeq	pc, r1, r6, ror #12
   32904:	andeq	lr, r1, r0, lsl #8
   32908:	andeq	pc, r1, r8, ror #12
   3290c:	andeq	r8, r1, r6, lsl #24
   32910:	andeq	r4, r3, r4, ror #1
   32914:			; <UNDEFINED> instruction: 0xfffff149
   32918:	andeq	r5, r3, r8, ror #19
   3291c:	andeq	pc, r1, ip, ror #9
   32920:			; <UNDEFINED> instruction: 0x0001f4ba
   32924:	andeq	pc, r1, r6, ror #9
   32928:	andeq	pc, r1, r4, lsr r4	; <UNPREDICTABLE>
   3292c:	andeq	pc, r1, r0, lsl #8
   32930:	andcs	r4, r6, r8, lsl #18
   32934:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
   32938:			; <UNDEFINED> instruction: 0xf7d44c07
   3293c:	stmdbmi	r7, {r1, r2, r4, r5, r6, r9, fp, sp, lr, pc}
   32940:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
   32944:			; <UNDEFINED> instruction: 0xf7d44620
   32948:			; <UNDEFINED> instruction: 0x4620e9f6
   3294c:			; <UNDEFINED> instruction: 0x4010e8bd
   32950:	stclt	7, cr15, [sl, #844]	; 0x34c
   32954:	ldrdeq	ip, [r1], -r6
   32958:	andeq	pc, r1, r8, lsl #10
   3295c:	strdeq	pc, [r1], -r2
   32960:	tstcs	r0, r1, lsl r8
   32964:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
   32968:	bl	ff8f08bc <__read_chk@plt+0xff8e9390>
   3296c:	cmnlt	r8, r4, lsl #12
   32970:			; <UNDEFINED> instruction: 0xf7d44620
   32974:	stmdbmi	sp, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
   32978:			; <UNDEFINED> instruction: 0x46044479
   3297c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   32980:	bl	ff5f08d4 <__read_chk@plt+0xff5e93a8>
   32984:	cmplt	r8, r3, lsl #12
   32988:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3298c:			; <UNDEFINED> instruction: 0xf7d3200e
   32990:			; <UNDEFINED> instruction: 0x4604ed1c
   32994:	mvnle	r2, r0, lsl #16
   32998:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3299c:	ldrmi	r4, [ip], -r0, lsr #12
   329a0:	bl	fe0f08f8 <__read_chk@plt+0xfe0e93cc>
   329a4:	svclt	0x0000e7f0
   329a8:	andeq	pc, r1, r2, ror #9
   329ac:	ldrdeq	pc, [r1], -r8
   329b0:	andeq	pc, r1, sl, asr #9
   329b4:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
   329b8:	strmi	r4, [r4], -r1, lsl #12
   329bc:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   329c0:	bl	fedf0914 <__read_chk@plt+0xfede93e8>
   329c4:	pop	{r5, r9, sl, lr}
   329c8:			; <UNDEFINED> instruction: 0xf7d44010
   329cc:	ldrbmi	fp, [r0, -fp, ror #22]!
   329d0:	andeq	pc, r1, sl, lsl #9
   329d4:	addlt	fp, r3, r0, lsr r5
   329d8:			; <UNDEFINED> instruction: 0xf7ff9001
   329dc:	stmdbls	r1, {r0, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   329e0:	strmi	r2, [r4], -r5, lsl #4
   329e4:			; <UNDEFINED> instruction: 0xf7d42000
   329e8:	strmi	lr, [r5], -r8, lsl #17
   329ec:	stmdami	r5, {r2, r3, r4, r5, r8, ip, sp, pc}
   329f0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   329f4:	bl	fe770948 <__read_chk@plt+0xfe76941c>
   329f8:			; <UNDEFINED> instruction: 0xf7d44620
   329fc:			; <UNDEFINED> instruction: 0x4628eb56
   32a00:	ldclt	0, cr11, [r0, #-12]!
   32a04:	andeq	pc, r1, r6, asr r4	; <UNPREDICTABLE>
   32a08:	ldrbmi	lr, [r0, sp, lsr #18]!
   32a0c:	stmdacs	r0, {r1, r2, r3, r9, sl, lr}
   32a10:	blmi	f26b64 <__read_chk@plt+0xf1f638>
   32a14:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
   32a18:	ldmdblt	r4, {r2, r3, r4, fp, sp, lr}
   32a1c:	stmdavs	r4!, {r1, r3, r4, sp, lr, pc}
   32a20:			; <UNDEFINED> instruction: 0xf104b1c4
   32a24:	strtmi	r0, [r9], -r8
   32a28:	bl	feaf0980 <__read_chk@plt+0xfeae9454>
   32a2c:	mvnsle	r2, r0, lsl #16
   32a30:	ldmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
   32a34:	ldmdavs	fp, {r1, r2, r3, sp, lr, pc}
   32a38:	ldmdavs	sl, {r0, r1, r5, r6, r8, ip, sp, pc}^
   32a3c:	ldrhle	r4, [sl, #34]!	; 0x22
   32a40:			; <UNDEFINED> instruction: 0xf04f689f
   32a44:	strbmi	r0, [r0], -r0, lsl #16
   32a48:	bl	bf09a0 <__read_chk@plt+0xbe9474>
   32a4c:	ldrtmi	fp, [r8], -r7, asr #7
   32a50:			; <UNDEFINED> instruction: 0x87f0e8bd
   32a54:	andcs	r2, r5, r0, lsl #2
   32a58:	stmib	r6!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32a5c:			; <UNDEFINED> instruction: 0xf7d4b368
   32a60:			; <UNDEFINED> instruction: 0x4680ebf0
   32a64:	strtmi	fp, [r9], -r8, asr #6
   32a68:			; <UNDEFINED> instruction: 0xf7d42005
   32a6c:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   32a70:			; <UNDEFINED> instruction: 0xf8dfd042
   32a74:			; <UNDEFINED> instruction: 0xf8dfa090
   32a78:	ldrbtmi	r9, [sl], #144	; 0x90
   32a7c:			; <UNDEFINED> instruction: 0x465144f9
   32a80:			; <UNDEFINED> instruction: 0xf7d44648
   32a84:	andcs	lr, r5, #88, 18	; 0x160000
   32a88:	andcs	r4, r0, r1, lsr r6
   32a8c:	ldmda	r4!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32a90:	strmi	r4, [r7], -r1, asr #12
   32a94:			; <UNDEFINED> instruction: 0xf7d42005
   32a98:	ldrbmi	lr, [r1], -r8, asr #19
   32a9c:			; <UNDEFINED> instruction: 0xf7d44648
   32aa0:			; <UNDEFINED> instruction: 0xb1a4e94a
   32aa4:			; <UNDEFINED> instruction: 0xf7d3200c
   32aa8:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   32aac:	stmdavs	r3!, {r0, r1, r3, r6, r7, ip, lr, pc}^
   32ab0:	strvs	lr, [r1, -r0, asr #19]
   32ab4:	rsbvs	r6, r0, r3
   32ab8:	andcs	lr, r0, r5, asr #15
   32abc:	b	ffd70a14 <__read_chk@plt+0xffd694e8>
   32ac0:	andcs	r4, r5, #51380224	; 0x3100000
   32ac4:			; <UNDEFINED> instruction: 0x47f0e8bd
   32ac8:			; <UNDEFINED> instruction: 0xf7d42000
   32acc:			; <UNDEFINED> instruction: 0x4628b813
   32ad0:	b	7f0a28 <__read_chk@plt+0x7e94fc>
   32ad4:			; <UNDEFINED> instruction: 0xf7d3300c
   32ad8:			; <UNDEFINED> instruction: 0x4604efb4
   32adc:	adcsle	r2, r2, r0, lsl #16
   32ae0:	strtmi	r3, [r9], -r8
   32ae4:	mrc	7, 3, APSR_nzcv, cr0, cr3, {6}
   32ae8:	andcs	r4, r0, #8, 22	; 0x2000
   32aec:	ldrbtmi	r6, [fp], #-98	; 0xffffff9e
   32af0:	andsvs	r6, ip, sl, lsl r8
   32af4:	ldrb	r6, [r5, r2, lsr #32]
   32af8:			; <UNDEFINED> instruction: 0xf7d44640
   32afc:			; <UNDEFINED> instruction: 0xe7dfead6
   32b00:	andeq	r5, r3, r2, ror #15
   32b04:			; <UNDEFINED> instruction: 0x0001f3ba
   32b08:	andeq	pc, r1, ip, asr #7
   32b0c:	andeq	r5, r3, sl, lsl #14
   32b10:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   32b14:	eorsle	r2, lr, r0, lsr ip
   32b18:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   32b1c:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   32b20:	svclt	0x00882c09
   32b24:	ldmdale	r3, {r8, r9, sl, sp}
   32b28:			; <UNDEFINED> instruction: 0xf1a47844
   32b2c:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   32b30:			; <UNDEFINED> instruction: 0xf04f2700
   32b34:	and	r0, r3, sl, lsl #28
   32b38:	svcmi	0x0001f816
   32b3c:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   32b40:	ldrtmi	fp, [r0], -sp, ror #5
   32b44:	blx	3bdf72 <__read_chk@plt+0x3b6a46>
   32b48:			; <UNDEFINED> instruction: 0xf1a4c707
   32b4c:	ldmible	r3!, {r4, r5, sl, fp}^
   32b50:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   32b54:			; <UNDEFINED> instruction: 0xd127292e
   32b58:	mcrrne	8, 4, r7, r4, cr5
   32b5c:	eorle	r2, r6, r0, lsr sp
   32b60:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   32b64:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   32b68:	andcs	fp, r0, r8, lsl #31
   32b6c:	andcs	sp, r0, sl, lsl #16
   32b70:			; <UNDEFINED> instruction: 0xf814260a
   32b74:	blx	1ca782 <__read_chk@plt+0x1c3256>
   32b78:			; <UNDEFINED> instruction: 0xf1a51000
   32b7c:	sbclt	r0, sp, #48, 2
   32b80:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   32b84:	stmdavc	r2!, {r4, sp, lr}
   32b88:	svclt	0x001c2a2e
   32b8c:	andsvs	r2, sl, r0, lsl #4
   32b90:			; <UNDEFINED> instruction: 0x4620d013
   32b94:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   32b98:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   32b9c:	cdpcs	2, 0, cr11, cr9, cr14, {7}
   32ba0:			; <UNDEFINED> instruction: 0xf04fbf88
   32ba4:	stmiale	r2, {sl, fp}^
   32ba8:	strtmi	r2, [r0], -r0, lsl #8
   32bac:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   32bb0:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   32bb4:	strdcs	sp, [r0, -r8]
   32bb8:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   32bbc:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
   32bc0:			; <UNDEFINED> instruction: 0xf1a1d016
   32bc4:	sbcslt	r0, r1, #48, 4
   32bc8:	svclt	0x00842909
   32bcc:	andcs	r4, r0, r4, lsl #12
   32bd0:	strmi	sp, [r4], -fp, lsl #16
   32bd4:	andcs	r2, r0, sl, lsl #10
   32bd8:	svcne	0x0001f814
   32bdc:	andcs	pc, r0, r5, lsl #22
   32be0:	eorseq	pc, r0, #1073741864	; 0x40000028
   32be4:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   32be8:			; <UNDEFINED> instruction: 0x6018d9f6
   32bec:	ldcllt	6, cr4, [r0, #128]!	; 0x80
   32bf0:	bcc	c50e80 <__read_chk@plt+0xc49954>
   32bf4:	ldmible	r7, {r0, r3, r9, fp, sp}^
   32bf8:	strb	r2, [sl, r0, lsl #4]!
   32bfc:			; <UNDEFINED> instruction: 0x4604b510
   32c00:	strmi	fp, [r8], -r9, ror #2
   32c04:	stmib	r6, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32c08:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
   32c0c:	pop	{r2, r3, r4, r8, ip, sp, pc}
   32c10:			; <UNDEFINED> instruction: 0xf7d44010
   32c14:	pop	{r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, pc}
   32c18:			; <UNDEFINED> instruction: 0xf7d44010
   32c1c:			; <UNDEFINED> instruction: 0xf7d4bb0f
   32c20:			; <UNDEFINED> instruction: 0xf7d3e884
   32c24:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   32c28:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
   32c2c:	blmi	9454c0 <__read_chk@plt+0x93df94>
   32c30:	push	{r1, r3, r4, r5, r6, sl, lr}
   32c34:	ldrshtlt	r4, [r2], r0
   32c38:			; <UNDEFINED> instruction: 0x460d58d3
   32c3c:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
   32c40:			; <UNDEFINED> instruction: 0xf04f9331
   32c44:			; <UNDEFINED> instruction: 0xf7d40300
   32c48:			; <UNDEFINED> instruction: 0xf855e964
   32c4c:	movwls	r3, #11012	; 0x2b04
   32c50:	orrslt	r4, r3, r6, lsl #12
   32c54:	stcge	6, cr4, [r3], {24}
   32c58:	ldmdb	sl, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32c5c:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   32c60:	and	r4, r4, r6, lsl #8
   32c64:	ldmdb	r4, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32c68:	strmi	r4, [r6], #-1440	; 0xfffffa60
   32c6c:			; <UNDEFINED> instruction: 0xf855d01e
   32c70:			; <UNDEFINED> instruction: 0xf8440b04
   32c74:	stmdacs	r0, {r2, r8, r9, fp}
   32c78:	ldfnep	f5, [r0], #-976	; 0xfffffc30
   32c7c:	mcr	7, 7, pc, cr0, cr3, {6}	; <UNPREDICTABLE>
   32c80:	teqlt	r8, r5, lsl #12
   32c84:	ldrtmi	sl, [r9], -r2, lsl #24
   32c88:	bl	11f0bdc <__read_chk@plt+0x11e96b0>
   32c8c:	blvc	170de4 <__read_chk@plt+0x1698b8>
   32c90:	mvnsle	r2, r0, lsl #30
   32c94:	blmi	2c54c8 <__read_chk@plt+0x2bdf9c>
   32c98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32c9c:	blls	c8cd0c <__read_chk@plt+0xc857e0>
   32ca0:	qaddle	r4, sl, r8
   32ca4:	eorslt	r4, r2, r8, lsr #12
   32ca8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   32cac:	strcs	r2, [r0, #-22]	; 0xffffffea
   32cb0:	mrc	7, 7, APSR_nzcv, cr10, cr3, {6}
   32cb4:			; <UNDEFINED> instruction: 0xf7d3e7ee
   32cb8:	svclt	0x0000ee8e
   32cbc:	andeq	r3, r3, r0, lsl ip
   32cc0:	andeq	r0, r0, r0, asr r7
   32cc4:	andeq	r3, r3, r8, lsr #23
   32cc8:	svcmi	0x00f0e92d
   32ccc:	bmi	fef84718 <__read_chk@plt+0xfef7d1ec>
   32cd0:	blmi	fef9ef6c <__read_chk@plt+0xfef97a40>
   32cd4:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   32cd8:	strmi	r4, [lr], -r8, lsl #12
   32cdc:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
   32ce0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   32ce4:			; <UNDEFINED> instruction: 0xf04f9323
   32ce8:			; <UNDEFINED> instruction: 0xf7d40300
   32cec:			; <UNDEFINED> instruction: 0xf859e912
   32cf0:	blmi	fedc5908 <__read_chk@plt+0xfedbe3dc>
   32cf4:	movwls	r4, #1147	; 0x47b
   32cf8:	stccs	6, cr4, [r0], {131}	; 0x83
   32cfc:	tsthi	sp, r0	; <UNPREDICTABLE>
   32d00:			; <UNDEFINED> instruction: 0xf10b4620
   32d04:			; <UNDEFINED> instruction: 0xf7d40b02
   32d08:			; <UNDEFINED> instruction: 0xf10de904
   32d0c:	vstmdbge	r3!, {s0-s15}
   32d10:	and	r4, r7, r3, lsl #9
   32d14:	ldm	ip!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32d18:			; <UNDEFINED> instruction: 0xf10045aa
   32d1c:	strmi	r0, [r3], #1
   32d20:	addshi	pc, ip, r0
   32d24:	bleq	170e90 <__read_chk@plt+0x169964>
   32d28:	bleq	170e58 <__read_chk@plt+0x16992c>
   32d2c:	mvnsle	r2, r0, lsl #16
   32d30:			; <UNDEFINED> instruction: 0xf10b7832
   32d34:	bcs	1fb3940 <__read_chk@plt+0x1fac414>
   32d38:			; <UNDEFINED> instruction: 0xf04fbf1e
   32d3c:	strcs	r0, [r1, #-2304]	; 0xfffff700
   32d40:	suble	r4, fp, fp, asr #13
   32d44:			; <UNDEFINED> instruction: 0xf1b84618
   32d48:	eorsle	r0, lr, r0, lsl #30
   32d4c:	ldmib	r6!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32d50:			; <UNDEFINED> instruction: 0xf1b94682
   32d54:			; <UNDEFINED> instruction: 0xf0000f00
   32d58:			; <UNDEFINED> instruction: 0x464980d5
   32d5c:			; <UNDEFINED> instruction: 0xf7d34650
   32d60:	ldmdbne	r1!, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
   32d64:	b	ff670cb8 <__read_chk@plt+0xff66978c>
   32d68:	ldrbmi	r4, [r8], -r5, lsl #12
   32d6c:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   32d70:	ldmib	sl, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32d74:	bleq	6eeb8 <__read_chk@plt+0x6798c>
   32d78:	orrslt	r2, ip, pc, lsr #12
   32d7c:	svceq	0x0000f1bb
   32d80:			; <UNDEFINED> instruction: 0xf89ad103
   32d84:	bcs	bfad8c <__read_chk@plt+0xbf3860>
   32d88:			; <UNDEFINED> instruction: 0x4628d05e
   32d8c:			; <UNDEFINED> instruction: 0xf8004621
   32d90:			; <UNDEFINED> instruction: 0xf7d36b01
   32d94:	strmi	lr, [r5], -r2, asr #21
   32d98:	blmi	170f04 <__read_chk@plt+0x1699d8>
   32d9c:	bleq	af1d0 <__read_chk@plt+0xa7ca4>
   32da0:	mvnle	r2, r0, lsl #24
   32da4:	strle	r0, [r3, #-1979]	; 0xfffff845
   32da8:	mulcc	r0, sl, r8
   32dac:	cmple	lr, pc, lsr #22
   32db0:	blmi	fe1857d4 <__read_chk@plt+0xfe17e2a8>
   32db4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32db8:	blls	90ce28 <__read_chk@plt+0x9058fc>
   32dbc:			; <UNDEFINED> instruction: 0xf040405a
   32dc0:	ldrbmi	r8, [r0], -ip, ror #1
   32dc4:	pop	{r0, r2, r5, ip, sp, pc}
   32dc8:			; <UNDEFINED> instruction: 0xf7d38ff0
   32dcc:			; <UNDEFINED> instruction: 0x4682ee3a
   32dd0:			; <UNDEFINED> instruction: 0xd1be2800
   32dd4:			; <UNDEFINED> instruction: 0xf7d44658
   32dd8:	strb	lr, [r9, r8, ror #18]!
   32ddc:	bcs	50fac <__read_chk@plt+0x49a80>
   32de0:	bcs	c22a48 <__read_chk@plt+0xc1b51c>
   32de4:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
   32de8:			; <UNDEFINED> instruction: 0xf1b89301
   32dec:			; <UNDEFINED> instruction: 0xf0000f00
   32df0:			; <UNDEFINED> instruction: 0xf7d4808f
   32df4:	blls	ad814 <__read_chk@plt+0xa62e8>
   32df8:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
   32dfc:	movwls	r4, #5712	; 0x1650
   32e00:	bl	1670d58 <__read_chk@plt+0x166982c>
   32e04:	tstlt	r8, r1, lsl #22
   32e08:	andvc	r2, r2, r0, lsl #4
   32e0c:	movwls	r4, #5712	; 0x1650
   32e10:	ldmda	lr!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32e14:			; <UNDEFINED> instruction: 0x46054651
   32e18:			; <UNDEFINED> instruction: 0xf7ff4640
   32e1c:	strcc	pc, [r1, #-3823]	; 0xfffff111
   32e20:	ldrbmi	r4, [r0], -r3, lsl #13
   32e24:	stmdb	r0, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32e28:			; <UNDEFINED> instruction: 0xf1bb9b01
   32e2c:			; <UNDEFINED> instruction: 0xf0000f00
   32e30:	ldrbmi	r8, [r8], -r7, lsl #1
   32e34:			; <UNDEFINED> instruction: 0xf7d446d9
   32e38:	blls	acff0 <__read_chk@plt+0xa5ac4>
   32e3c:	ldrmi	r4, [r8], -r3, lsl #8
   32e40:	svceq	0x0000f1b8
   32e44:	str	sp, [r1, r1, asr #1]
   32e48:	mulcs	r1, sl, r8
   32e4c:	orrsle	r2, ip, r0, lsl #20
   32e50:	strtmi	r4, [r1], -r8, lsr #12
   32e54:	b	1870da8 <__read_chk@plt+0x186987c>
   32e58:	ldr	r4, [sp, r5, lsl #12]
   32e5c:	svceq	0x0000f1b8
   32e60:	addshi	pc, r3, r0, asr #32
   32e64:			; <UNDEFINED> instruction: 0x46c22016
   32e68:	mrc	7, 0, APSR_nzcv, cr14, cr3, {6}
   32e6c:			; <UNDEFINED> instruction: 0xf005e7a0
   32e70:	strmi	pc, [r4], -r1, lsl #29
   32e74:	rsbsle	r2, r6, r0, lsl #16
   32e78:	stmda	sl, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32e7c:	ldrbmi	r4, [r0], -r5, lsl #12
   32e80:	stmda	r6, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32e84:	andcc	r4, r2, r8, lsr #8
   32e88:	svceq	0x0000f1b8
   32e8c:			; <UNDEFINED> instruction: 0xf7d3d048
   32e90:			; <UNDEFINED> instruction: 0x4605e956
   32e94:	blcs	c10f28 <__read_chk@plt+0xc099fc>
   32e98:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
   32e9c:	subsle	r2, r2, r0, lsl #20
   32ea0:	strtmi	r4, [r8], -r1, lsr #12
   32ea4:	b	e70df8 <__read_chk@plt+0xe698cc>
   32ea8:	ldrbmi	r2, [r1], -pc, lsr #6
   32eac:	blcc	b0eb4 <__read_chk@plt+0xa9988>
   32eb0:	stc	7, cr15, [sl], {211}	; 0xd3
   32eb4:			; <UNDEFINED> instruction: 0xf7d44620
   32eb8:			; <UNDEFINED> instruction: 0x4650e8f8
   32ebc:	ldm	r4!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32ec0:			; <UNDEFINED> instruction: 0xf7d44628
   32ec4:	stmdacs	r2, {r1, r2, r5, fp, sp, lr, pc}
   32ec8:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
   32ecc:	stclpl	8, cr1, [fp], #936	; 0x3a8
   32ed0:	eorsle	r2, pc, pc, lsr #22
   32ed4:	strb	r4, [fp, -sl, lsr #13]!
   32ed8:			; <UNDEFINED> instruction: 0xf04f483e
   32edc:	movwls	r0, #6912	; 0x1b00
   32ee0:			; <UNDEFINED> instruction: 0xf7d44478
   32ee4:	blls	ad954 <__read_chk@plt+0xa6428>
   32ee8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   32eec:			; <UNDEFINED> instruction: 0xf899d043
   32ef0:	teqlt	r2, #0
   32ef4:	movwls	r4, #5704	; 0x1648
   32ef8:	stmda	sl, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32efc:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
   32f00:	ldr	r4, [pc, -r3, lsl #8]
   32f04:			; <UNDEFINED> instruction: 0x46504631
   32f08:	b	1f0e5c <__read_chk@plt+0x1e9930>
   32f0c:	str	r4, [ip, -r5, lsl #12]!
   32f10:	ldmib	r6, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32f14:	strmi	r9, [r2], r1, lsl #22
   32f18:			; <UNDEFINED> instruction: 0xf47f2800
   32f1c:	strb	sl, [r7, -lr, ror #30]
   32f20:	stc	7, cr15, [lr, #844]	; 0x34c
   32f24:	stmdacs	r0, {r0, r2, r9, sl, lr}
   32f28:			; <UNDEFINED> instruction: 0x4620d1b4
   32f2c:	ldm	ip!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32f30:			; <UNDEFINED> instruction: 0xf7d44650
   32f34:			; <UNDEFINED> instruction: 0x46c2e8ba
   32f38:			; <UNDEFINED> instruction: 0xf100e73a
   32f3c:	ldrbt	r0, [r7], r1, lsl #22
   32f40:	strcs	r4, [r1, #-1753]	; 0xfffff927
   32f44:			; <UNDEFINED> instruction: 0x4628e6fe
   32f48:			; <UNDEFINED> instruction: 0xf8004651
   32f4c:			; <UNDEFINED> instruction: 0xf7d33b01
   32f50:			; <UNDEFINED> instruction: 0xe7afec3c
   32f54:	strtmi	r4, [sl], r8, lsr #8
   32f58:	stccc	8, cr15, [r1], {16}
   32f5c:	svclt	0x00042b2e
   32f60:	andsvc	r2, r3, r0, lsl #6
   32f64:			; <UNDEFINED> instruction: 0xf1b8e724
   32f68:	tstle	r8, r0, lsl #30
   32f6c:			; <UNDEFINED> instruction: 0x46c24650
   32f70:	ldm	sl, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32f74:			; <UNDEFINED> instruction: 0x4601e71c
   32f78:			; <UNDEFINED> instruction: 0xf7ff4640
   32f7c:	blls	b2880 <__read_chk@plt+0xab354>
   32f80:	strmi	r4, [r1], r3, lsl #13
   32f84:	sbcsle	r2, ip, r0, lsl #16
   32f88:	bmi	52ce54 <__read_chk@plt+0x525928>
   32f8c:	bicsvc	pc, r8, pc, asr #8
   32f90:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
   32f94:			; <UNDEFINED> instruction: 0xf0044478
   32f98:	pld	[r3, r7	; <illegal shifter operand>]
   32f9c:	bls	6e414 <__read_chk@plt+0x66ee8>
   32fa0:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
   32fa4:			; <UNDEFINED> instruction: 0xf7d4681c
   32fa8:	stmdavs	r0, {r1, r4, r5, r8, fp, sp, lr, pc}
   32fac:	stmib	r2!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32fb0:	tstcs	r1, ip, lsl #20
   32fb4:			; <UNDEFINED> instruction: 0x4603447a
   32fb8:			; <UNDEFINED> instruction: 0xf7d34620
   32fbc:	andcs	lr, r2, r0, ror sl
   32fc0:	ldmib	r0, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32fc4:	andeq	r3, r3, sl, ror #22
   32fc8:	andeq	r0, r0, r0, asr r7
   32fcc:	andeq	r3, r3, ip, asr #22
   32fd0:	andeq	r3, r3, ip, lsl #21
   32fd4:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   32fd8:	andeq	lr, r1, r6, ror pc
   32fdc:	andeq	lr, r1, r4, asr #29
   32fe0:	andeq	r0, r0, r4, ror r7
   32fe4:	andeq	lr, r1, r8, asr #29
   32fe8:	svcmi	0x00f0e92d
   32fec:	stmdavc	r3, {r1, r2, r9, sl, lr}
   32ff0:	strmi	fp, [sl], r3, lsl #1
   32ff4:	blcs	44858 <__read_chk@plt+0x3d32c>
   32ff8:	addshi	pc, fp, r0
   32ffc:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
   33000:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
   33004:	and	r4, r5, r9, lsl r6
   33008:	bl	240414 <__read_chk@plt+0x238ee8>
   3300c:			; <UNDEFINED> instruction: 0xf8140004
   33010:	biclt	r1, r9, r1, lsl #30
   33014:	svclt	0x00182925
   33018:	svclt	0x000c293a
   3301c:	movwcs	r2, #769	; 0x301
   33020:	svclt	0x0008290a
   33024:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   33028:	mvnle	r2, r0, lsl #22
   3302c:			; <UNDEFINED> instruction: 0xf1ba4650
   33030:	rscle	r0, sl, r0, lsl #30
   33034:	b	ff0f8c <__read_chk@plt+0xfe9a60>
   33038:	mvnle	r2, r0, lsl #16
   3303c:	andeq	lr, r4, r8, lsl #22
   33040:	svcne	0x0001f814
   33044:	mvnle	r2, r0, lsl #18
   33048:	subeq	lr, r5, r0, lsl #22
   3304c:	svccs	0x00003001
   33050:			; <UNDEFINED> instruction: 0xf7d3d065
   33054:	ldmdavc	r1!, {r2, r4, r5, r6, fp, sp, lr, pc}
   33058:	stmdbcs	r0, {r0, r2, r9, sl, lr}
   3305c:	strcs	sp, [r0], #-103	; 0xffffff99
   33060:	bleq	9af1a4 <__read_chk@plt+0x9a7c78>
   33064:	eorscs	r2, r3, #-2080374783	; 0x84000001
   33068:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
   3306c:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
   33070:			; <UNDEFINED> instruction: 0xf1bad047
   33074:	suble	r0, lr, r0, lsl #30
   33078:	tstls	r1, r0, asr r6
   3307c:	b	6f0fd4 <__read_chk@plt+0x6e9aa8>
   33080:	cmncs	r1, #16384	; 0x4000
   33084:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
   33088:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
   3308c:	svclt	0x0094299f
   33090:	subscc	r3, r7, r0, lsr r0
   33094:	andlt	pc, r0, r9, lsl #17
   33098:	tsteq	pc, r1	; <UNPREDICTABLE>
   3309c:	stcne	0, cr7, [r0], #224	; 0xe0
   330a0:	stmdbcs	r9, {r0, r1, sl, ip, sp}
   330a4:	streq	lr, [r4, -r5, lsl #22]
   330a8:	teqcc	r0, r4	; <illegal shifter operand>
   330ac:	strtpl	r3, [r9], #-343	; 0xfffffea9
   330b0:	svcne	0x0001f816
   330b4:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
   330b8:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   330bc:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
   330c0:	streq	lr, [r8, -r5, lsl #22]
   330c4:	stfned	f5, [r1], #836	; 0x344
   330c8:	andlt	pc, r4, r5, lsl #16
   330cc:	andcs	pc, r8, r5, lsl #16
   330d0:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
   330d4:			; <UNDEFINED> instruction: 0xf816192f
   330d8:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   330dc:	movwcs	sp, #491	; 0x1eb
   330e0:			; <UNDEFINED> instruction: 0x4628703b
   330e4:	pop	{r0, r1, ip, sp, pc}
   330e8:	stcne	15, cr8, [r0], #960	; 0x3c0
   330ec:			; <UNDEFINED> instruction: 0xf8893403
   330f0:			; <UNDEFINED> instruction: 0xf04f1000
   330f4:	eorsvc	r0, r9, r2, lsr r1
   330f8:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
   330fc:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
   33100:	stcne	7, cr14, [r1], #856	; 0x358
   33104:			; <UNDEFINED> instruction: 0xf8893403
   33108:			; <UNDEFINED> instruction: 0xf04fb000
   3310c:	eorsvc	r0, r8, r0, lsr r0
   33110:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
   33114:	strbmi	lr, [r4], -ip, asr #15
   33118:	andne	pc, r0, r9, lsl #17
   3311c:			; <UNDEFINED> instruction: 0xf7d3e7c8
   33120:			; <UNDEFINED> instruction: 0x4605ec90
   33124:	sbcsle	r2, ip, r0, lsl #16
   33128:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
   3312c:			; <UNDEFINED> instruction: 0x462fd197
   33130:	ldrdcs	lr, [r1], -r5
   33134:	svclt	0x0000e78b
   33138:	cmnlt	fp, r3, lsl #16
   3313c:			; <UNDEFINED> instruction: 0xf0032200
   33140:	blcs	fe034048 <__read_chk@plt+0xfe02cb1c>
   33144:	andcc	fp, r1, #24, 30	; 0x60
   33148:	andle	r1, r1, fp, asr #24
   3314c:	andle	r3, r3, r1, lsl #18
   33150:	svccc	0x0001f810
   33154:	mvnsle	r2, r0, lsl #22
   33158:			; <UNDEFINED> instruction: 0x47704610
   3315c:			; <UNDEFINED> instruction: 0xe7fb461a
   33160:	strmi	fp, [r2], #-794	; 0xfffffce6
   33164:	ldrbtlt	r1, [r0], #3651	; 0xe43
   33168:	mcrne	14, 2, r1, cr13, cr6, {2}
   3316c:	svcmi	0x0001f813
   33170:	svcne	0x0001f815
   33174:	stfeqp	f7, [r1], #-656	; 0xfffffd70
   33178:			; <UNDEFINED> instruction: 0xf1a1428c
   3317c:	strtmi	r0, [r2], -r1, ror #14
   33180:	andle	r4, sl, r8, lsl #12
   33184:	svceq	0x0019f1bc
   33188:			; <UNDEFINED> instruction: 0xf024bf98
   3318c:	svccs	0x00190220
   33190:			; <UNDEFINED> instruction: 0xf021bf98
   33194:	addsmi	r0, r0, #32
   33198:	adcsmi	sp, r3, #4, 2
   3319c:	andcs	sp, r0, r6, ror #3
   331a0:			; <UNDEFINED> instruction: 0x4770bcf0
   331a4:	vldmialt	r0!, {s3-s18}
   331a8:			; <UNDEFINED> instruction: 0x46104770
   331ac:	svclt	0x00004770
   331b0:	addlt	fp, r3, r0, lsr r5
   331b4:	strmi	r4, [r8], -r4, lsl #12
   331b8:			; <UNDEFINED> instruction: 0xf7d39101
   331bc:	stmdbls	r1, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   331c0:	strmi	r4, [r2], -r5, lsl #12
   331c4:			; <UNDEFINED> instruction: 0xf7d34620
   331c8:	ldmiblt	r0!, {r3, fp, sp, lr, pc}^
   331cc:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
   331d0:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
   331d4:	svceq	0x00dff012
   331d8:			; <UNDEFINED> instruction: 0xf383fab3
   331dc:	tstcs	r1, r8, lsl #30
   331e0:	cmpne	r3, #323584	; 0x4f000
   331e4:	sadd16mi	fp, r9, r8
   331e8:	bcs	85f774 <__read_chk@plt+0x858248>
   331ec:			; <UNDEFINED> instruction: 0xf043bf08
   331f0:			; <UNDEFINED> instruction: 0xb12b0301
   331f4:	svccc	0x0001f810
   331f8:	svclt	0x00182b09
   331fc:	rscsle	r2, r9, r0, lsr #22
   33200:	ldclt	0, cr11, [r0, #-12]!
   33204:	andlt	r4, r3, r8, lsl #12
   33208:	andcs	fp, r0, r0, lsr sp
   3320c:	ldclt	0, cr11, [r0, #-12]!
   33210:	svcmi	0x00f8e92d
   33214:			; <UNDEFINED> instruction: 0xb1a1460e
   33218:	pkhbtmi	r4, r0, r1, lsl #13
   3321c:	b	1371170 <__read_chk@plt+0x1369c44>
   33220:			; <UNDEFINED> instruction: 0xf81e46ce
   33224:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
   33228:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   3322c:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
   33230:	blcc	b128c <__read_chk@plt+0xa9d60>
   33234:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   33238:	mulle	r5, fp, r5
   3323c:	strtmi	fp, [r8], lr, lsl #2
   33240:			; <UNDEFINED> instruction: 0x4630e7f4
   33244:	svchi	0x00f8e8bd
   33248:	mulne	r1, r9, r8
   3324c:			; <UNDEFINED> instruction: 0xb1a64673
   33250:	beq	1ede90 <__read_chk@plt+0x1e6964>
   33254:	and	r4, r3, r7, asr #12
   33258:	svcne	0x0001f813
   3325c:	andle	r4, r7, r3, asr r5
   33260:	svcgt	0x0001f817
   33264:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   33268:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
   3326c:	rscsle	r4, r3, r2, lsl #5
   33270:	mvnle	r2, r0, lsl #18
   33274:	pop	{r6, r9, sl, lr}
   33278:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3327c:	strbmi	fp, [r0], -ip, lsl #30
   33280:	ldmfd	sp!, {sp}
   33284:	svclt	0x00008ff8
   33288:	suble	r2, r8, r0, lsl #18
   3328c:	svcmi	0x00f0e92d
   33290:			; <UNDEFINED> instruction: 0xf81b4693
   33294:	addlt	sl, r3, r1, lsl #22
   33298:			; <UNDEFINED> instruction: 0xf1aa1843
   3329c:	movwls	r0, #5217	; 0x1461
   332a0:	nopeq	{42}	; 0x2a
   332a4:	svclt	0x00982c19
   332a8:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
   332ac:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
   332b0:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
   332b4:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
   332b8:			; <UNDEFINED> instruction: 0xf024bf98
   332bc:	strmi	r0, [r2, #1056]!	; 0x420
   332c0:	tstlt	r9, #2
   332c4:	ldrb	r4, [r0, r0, asr #12]!
   332c8:	ldrbmi	r9, [lr], -r1, lsl #24
   332cc:	addsmi	r7, ip, #5570560	; 0x550000
   332d0:	bl	327358 <__read_chk@plt+0x31fe2c>
   332d4:	and	r0, r3, r1, lsl #18
   332d8:	svcpl	0x0001f816
   332dc:	andsle	r4, r2, lr, asr #10
   332e0:			; <UNDEFINED> instruction: 0xf1a5781c
   332e4:	strtmi	r0, [pc], -r1, ror #24
   332e8:			; <UNDEFINED> instruction: 0xf1a43301
   332ec:			; <UNDEFINED> instruction: 0xf1be0e61
   332f0:	svclt	0x00980f19
   332f4:	strteq	pc, [r0], #-36	; 0xffffffdc
   332f8:	svceq	0x0019f1bc
   332fc:			; <UNDEFINED> instruction: 0xf025bf98
   33300:	adcmi	r0, r7, #32, 14	; 0x800000
   33304:	tstlt	r5, r8, ror #1
   33308:	strb	r4, [lr, r0, asr #12]
   3330c:	andlt	r2, r3, r0
   33310:	svchi	0x00f0e8bd
   33314:	rscsle	r2, sl, r0, lsl #26
   33318:	bicsle	r2, r3, r0, lsl #18
   3331c:	strdcs	lr, [r0], -r6
   33320:	svclt	0x00004770
   33324:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
   33328:	orrslt	fp, r0, r2, lsl #1
   3332c:	andsle	r3, r8, r1, lsl #20
   33330:	stmne	r4, {r0, r8, fp, ip, sp}
   33334:	and	r4, r3, r3, lsl #12
   33338:	blcs	b134c <__read_chk@plt+0xa9e20>
   3333c:	andle	r4, r3, r3, lsr #5
   33340:	svccs	0x0001f811
   33344:	mvnsle	r2, r0, lsl #20
   33348:	andsvc	r2, sl, r0, lsl #4
   3334c:	ldclt	0, cr11, [r0, #-8]
   33350:			; <UNDEFINED> instruction: 0x46104770
   33354:	andls	r9, r0, #1073741824	; 0x40000000
   33358:	mrc	7, 7, APSR_nzcv, cr0, cr2, {6}
   3335c:	ldrdcs	lr, [r0, -sp]
   33360:	strmi	lr, [r3], -r4, ror #15
   33364:	svclt	0x0000e7f0
   33368:			; <UNDEFINED> instruction: 0x4605b570
   3336c:			; <UNDEFINED> instruction: 0xb3247804
   33370:	ldc	7, cr15, [r4], #844	; 0x34c
   33374:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
   33378:			; <UNDEFINED> instruction: 0xf812e002
   3337c:	mvnslt	r4, r1, lsl #30
   33380:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
   33384:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
   33388:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3338c:	eorvc	r4, r9, ip, lsr #12
   33390:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
   33394:			; <UNDEFINED> instruction: 0xf8316801
   33398:			; <UNDEFINED> instruction: 0xf4111016
   3339c:	svclt	0x00085100
   333a0:	andle	r4, r2, fp, lsl #12
   333a4:	svclt	0x00082b00
   333a8:			; <UNDEFINED> instruction: 0xf8124623
   333ac:			; <UNDEFINED> instruction: 0xf8041f01
   333b0:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   333b4:	smlattlt	r3, sp, r1, sp
   333b8:			; <UNDEFINED> instruction: 0x46287019
   333bc:			; <UNDEFINED> instruction: 0x4628bd70
   333c0:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
   333c4:			; <UNDEFINED> instruction: 0x4606b570
   333c8:			; <UNDEFINED> instruction: 0xb1a47804
   333cc:	stc	7, cr15, [r6], {211}	; 0xd3
   333d0:	tstcs	r0, r2, lsr r6
   333d4:			; <UNDEFINED> instruction: 0xf8356805
   333d8:			; <UNDEFINED> instruction: 0xf4133014
   333dc:	svclt	0x00085300
   333e0:	andle	r4, r2, r9, lsl r6
   333e4:	svclt	0x00082900
   333e8:			; <UNDEFINED> instruction: 0xf8124611
   333ec:	stccs	15, cr4, [r0], {1}
   333f0:	strdlt	sp, [r1, -r1]
   333f4:	ldrtmi	r7, [r0], -ip
   333f8:	svclt	0x0000bd70
   333fc:	ldrbmi	lr, [r0, sp, lsr #18]!
   33400:	mvnlt	r4, r8, lsl #13
   33404:	strmi	r1, [r1], r7, asr #16
   33408:			; <UNDEFINED> instruction: 0x46044616
   3340c:	and	r2, r4, r0, lsl #10
   33410:	svclt	0x00082d00
   33414:	adcsmi	r4, ip, #89128960	; 0x5500000
   33418:	stmdavc	r1!, {r1, r3, ip, lr, pc}
   3341c:			; <UNDEFINED> instruction: 0x46a24630
   33420:			; <UNDEFINED> instruction: 0xf7d43401
   33424:	stmdacs	r0, {r3, r6, fp, sp, lr, pc}
   33428:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
   3342c:	mvnsle	r4, r5, lsl #12
   33430:	movwcs	fp, #301	; 0x12d
   33434:	andeq	lr, r9, r5, lsr #23
   33438:	pop	{r0, r1, r3, r5, ip, sp, lr}
   3343c:			; <UNDEFINED> instruction: 0x464087f0
   33440:			; <UNDEFINED> instruction: 0x87f0e8bd
   33444:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   33448:	svclt	0x00d8f7ff
   3344c:	andeq	lr, r1, r2, asr sl
   33450:	ldrbmi	lr, [r0, sp, lsr #18]!
   33454:	mvnslt	r4, r8, lsl #13
   33458:	strmi	r1, [r1], r7, asr #16
   3345c:			; <UNDEFINED> instruction: 0x46044616
   33460:	beq	6f5a4 <__read_chk@plt+0x68078>
   33464:			; <UNDEFINED> instruction: 0xf1bae005
   33468:	svclt	0x00080f00
   3346c:	adcsmi	r4, ip, #178257920	; 0xaa00000
   33470:	stmdavc	r1!, {r1, r3, ip, lr, pc}
   33474:			; <UNDEFINED> instruction: 0x46254630
   33478:			; <UNDEFINED> instruction: 0xf7d43401
   3347c:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
   33480:	adcsmi	sp, ip, #1073741884	; 0x4000003c
   33484:	mvnsle	r4, r2, lsl #13
   33488:	andeq	lr, r9, sl, lsr #23
   3348c:	svceq	0x0000f1ba
   33490:	pop	{r0, ip, lr, pc}
   33494:			; <UNDEFINED> instruction: 0x464087f0
   33498:			; <UNDEFINED> instruction: 0x87f0e8bd
   3349c:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
   334a0:	svclt	0x00d6f7ff
   334a4:	strdeq	lr, [r1], -sl
   334a8:			; <UNDEFINED> instruction: 0x212fb510
   334ac:			; <UNDEFINED> instruction: 0xf7d34604
   334b0:			; <UNDEFINED> instruction: 0xb120ef70
   334b4:			; <UNDEFINED> instruction: 0x4010e8bd
   334b8:			; <UNDEFINED> instruction: 0xf7d33001
   334bc:	qadd16mi	fp, r0, pc	; <UNPREDICTABLE>
   334c0:			; <UNDEFINED> instruction: 0x4010e8bd
   334c4:	svclt	0x001af7d3
   334c8:			; <UNDEFINED> instruction: 0x212fb538
   334cc:			; <UNDEFINED> instruction: 0xf7d34605
   334d0:	cmnlt	r0, r0, ror #30
   334d4:			; <UNDEFINED> instruction: 0x1c601b44
   334d8:	mrc	7, 1, APSR_nzcv, cr0, cr2, {6}
   334dc:	strtmi	r4, [r2], -r9, lsr #12
   334e0:			; <UNDEFINED> instruction: 0xf7d34605
   334e4:	movwcs	lr, #3776	; 0xec0
   334e8:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
   334ec:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   334f0:	ldrhtmi	lr, [r8], -sp
   334f4:			; <UNDEFINED> instruction: 0xf7d34478
   334f8:	svclt	0x0000bf01
   334fc:	andeq	fp, r1, r0, lsl #16
   33500:	andcs	fp, r1, pc, lsl #8
   33504:	addlt	fp, r3, r0, lsl #10
   33508:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   3350c:	blmi	41dd24 <__read_chk@plt+0x4167f8>
   33510:			; <UNDEFINED> instruction: 0xf85244fc
   33514:			; <UNDEFINED> instruction: 0xf85c1b04
   33518:	ldmdavs	fp, {r0, r1, ip, sp}
   3351c:			; <UNDEFINED> instruction: 0xf04f9301
   33520:	andls	r0, r0, #0, 6
   33524:	blx	ff47152a <__read_chk@plt+0xff469ffe>
   33528:	blmi	245d54 <__read_chk@plt+0x23e828>
   3352c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33530:	blls	8d5a0 <__read_chk@plt+0x86074>
   33534:	qaddle	r4, sl, r4
   33538:			; <UNDEFINED> instruction: 0xf85db003
   3353c:	andlt	lr, r4, r4, lsl #22
   33540:			; <UNDEFINED> instruction: 0xf7d34770
   33544:	svclt	0x0000ea48
   33548:	andeq	r3, r3, r0, lsr r3
   3354c:	andeq	r0, r0, r0, asr r7
   33550:	andeq	r3, r3, r4, lsl r3
   33554:	andcs	fp, r0, pc, lsl #8
   33558:	addlt	fp, r3, r0, lsl #10
   3355c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   33560:	blmi	41dd78 <__read_chk@plt+0x41684c>
   33564:			; <UNDEFINED> instruction: 0xf85244fc
   33568:			; <UNDEFINED> instruction: 0xf85c1b04
   3356c:	ldmdavs	fp, {r0, r1, ip, sp}
   33570:			; <UNDEFINED> instruction: 0xf04f9301
   33574:	andls	r0, r0, #0, 6
   33578:	blx	fe9f157e <__read_chk@plt+0xfe9ea052>
   3357c:	blmi	245da8 <__read_chk@plt+0x23e87c>
   33580:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33584:	blls	8d5f4 <__read_chk@plt+0x860c8>
   33588:	qaddle	r4, sl, r4
   3358c:			; <UNDEFINED> instruction: 0xf85db003
   33590:	andlt	lr, r4, r4, lsl #22
   33594:			; <UNDEFINED> instruction: 0xf7d34770
   33598:	svclt	0x0000ea1e
   3359c:	ldrdeq	r3, [r3], -ip
   335a0:	andeq	r0, r0, r0, asr r7
   335a4:	andeq	r3, r3, r0, asr #5
   335a8:	andcs	fp, r3, pc, lsl #8
   335ac:	addlt	fp, r3, r0, lsl #10
   335b0:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   335b4:	blmi	41ddcc <__read_chk@plt+0x4168a0>
   335b8:			; <UNDEFINED> instruction: 0xf85244fc
   335bc:			; <UNDEFINED> instruction: 0xf85c1b04
   335c0:	ldmdavs	fp, {r0, r1, ip, sp}
   335c4:			; <UNDEFINED> instruction: 0xf04f9301
   335c8:	andls	r0, r0, #0, 6
   335cc:	blx	1f715d2 <__read_chk@plt+0x1f6a0a6>
   335d0:	blmi	245dfc <__read_chk@plt+0x23e8d0>
   335d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   335d8:	blls	8d648 <__read_chk@plt+0x8611c>
   335dc:	qaddle	r4, sl, r4
   335e0:			; <UNDEFINED> instruction: 0xf85db003
   335e4:	andlt	lr, r4, r4, lsl #22
   335e8:			; <UNDEFINED> instruction: 0xf7d34770
   335ec:	svclt	0x0000e9f4
   335f0:	andeq	r3, r3, r8, lsl #5
   335f4:	andeq	r0, r0, r0, asr r7
   335f8:	andeq	r3, r3, ip, ror #4
   335fc:	andcs	fp, r2, pc, lsl #8
   33600:	addlt	fp, r3, r0, lsl #10
   33604:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   33608:	blmi	41de20 <__read_chk@plt+0x4168f4>
   3360c:			; <UNDEFINED> instruction: 0xf85244fc
   33610:			; <UNDEFINED> instruction: 0xf85c1b04
   33614:	ldmdavs	fp, {r0, r1, ip, sp}
   33618:			; <UNDEFINED> instruction: 0xf04f9301
   3361c:	andls	r0, r0, #0, 6
   33620:	blx	14f1626 <__read_chk@plt+0x14ea0fa>
   33624:	blmi	245e50 <__read_chk@plt+0x23e924>
   33628:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3362c:	blls	8d69c <__read_chk@plt+0x86170>
   33630:	qaddle	r4, sl, r4
   33634:			; <UNDEFINED> instruction: 0xf85db003
   33638:	andlt	lr, r4, r4, lsl #22
   3363c:			; <UNDEFINED> instruction: 0xf7d34770
   33640:	svclt	0x0000e9ca
   33644:	andeq	r3, r3, r4, lsr r2
   33648:	andeq	r0, r0, r0, asr r7
   3364c:	andeq	r3, r3, r8, lsl r2
   33650:	ldclt	7, cr15, [r4, #844]	; 0x34c
   33654:			; <UNDEFINED> instruction: 0x4607b4f0
   33658:	cdpcs	8, 0, cr7, cr9, cr6, {0}
   3365c:	mcrcs	15, 1, fp, cr0, cr8, {0}
   33660:			; <UNDEFINED> instruction: 0xf817d105
   33664:	cdpcs	15, 0, cr6, cr9, cr1, {0}
   33668:	mcrcs	15, 1, fp, cr0, cr8, {0}
   3366c:			; <UNDEFINED> instruction: 0xf1a6d0f9
   33670:	andcs	r0, r0, r0, lsr ip
   33674:	blx	17fba7c <__read_chk@plt+0x17f4550>
   33678:	blcs	2b04b0 <__read_chk@plt+0x2a8f84>
   3367c:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
   33680:	svcvs	0x0001f817
   33684:	andeq	lr, r1, #66560	; 0x10400
   33688:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
   3368c:	bl	1079700 <__read_chk@plt+0x10721d4>
   33690:	ldmne	ip, {r1, r9}^
   33694:	streq	lr, [r2, #-2882]	; 0xfffff4be
   33698:	andeq	lr, ip, r4, lsl fp
   3369c:	mvnvc	lr, r5, asr #22
   336a0:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
   336a4:			; <UNDEFINED> instruction: 0xf38cfa5f
   336a8:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
   336ac:			; <UNDEFINED> instruction: 0x4770bcf0
   336b0:			; <UNDEFINED> instruction: 0xf1a27802
   336b4:	sbcslt	r0, r9, #48, 6	; 0xc0000000
   336b8:	stmdble	sp, {r0, r3, r8, fp, sp}
   336bc:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
   336c0:	svclt	0x009c2b05
   336c4:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   336c8:	stmdble	r6, {r0, r1, r3, r4, r8}
   336cc:	msreq	SPSR_c, #-2147483608	; 0x80000028
   336d0:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
   336d4:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   336d8:	stmdavc	r2, {r0, r1, r3, r4, r8}^
   336dc:	eorseq	pc, r0, r2, lsr #3
   336e0:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
   336e4:			; <UNDEFINED> instruction: 0xf1a2d905
   336e8:	stmdbcs	r5, {r0, r6, r8}
   336ec:			; <UNDEFINED> instruction: 0xf1a2d803
   336f0:	ldrmi	r0, [r8], #-55	; 0xffffffc9
   336f4:			; <UNDEFINED> instruction: 0xf1a24770
   336f8:	stmdbcs	r5, {r0, r5, r6, r8}
   336fc:			; <UNDEFINED> instruction: 0xf1a2d803
   33700:	ldrmi	r0, [r8], #-87	; 0xffffffa9
   33704:			; <UNDEFINED> instruction: 0xf04f4770
   33708:			; <UNDEFINED> instruction: 0x477030ff
   3370c:	ldr	fp, [r3, #-257]	; 0xfffffeff
   33710:	ldrbmi	r4, [r0, -r8, lsl #12]!
   33714:	ldmdacs	r9, {r0, r6, fp, ip, sp}
   33718:	andcs	fp, r0, ip, lsl #31
   3371c:	ldrbmi	r2, [r0, -r1]!
   33720:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
   33724:	andcs	fp, r0, ip, lsl #31
   33728:	ldrbmi	r2, [r0, -r1]!
   3372c:	msreq	SPSR_c, #160, 2	; 0x28
   33730:	svclt	0x00982b19
   33734:	eoreq	pc, r0, r0, lsr #32
   33738:	svclt	0x00004770
   3373c:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
   33740:	svclt	0x00982b19
   33744:	eoreq	pc, r0, r0, asr #32
   33748:	svclt	0x00004770
   3374c:	mvnlt	r7, r3, lsl #16
   33750:			; <UNDEFINED> instruction: 0x4604b410
   33754:			; <UNDEFINED> instruction: 0xf814e002
   33758:			; <UNDEFINED> instruction: 0xb1a33f01
   3375c:	svceq	0x0080f013
   33760:	subeq	pc, r1, #-1073741784	; 0xc0000028
   33764:	tstcs	r1, ip, lsl #30
   33768:	bcs	67bb70 <__read_chk@plt+0x674644>
   3376c:	andcs	fp, r0, #140, 30	; 0x230
   33770:	andeq	pc, r1, #1
   33774:	rscle	r2, lr, r0, lsl #20
   33778:	nopeq	{67}	; 0x43
   3377c:			; <UNDEFINED> instruction: 0xf8147023
   33780:	blcs	4338c <__read_chk@plt+0x3be60>
   33784:			; <UNDEFINED> instruction: 0xf85dd1ea
   33788:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3378c:	svclt	0x00004770
   33790:	mvnlt	r7, r3, lsl #16
   33794:			; <UNDEFINED> instruction: 0x4604b410
   33798:			; <UNDEFINED> instruction: 0xf814e002
   3379c:			; <UNDEFINED> instruction: 0xb1a33f01
   337a0:	svceq	0x0080f013
   337a4:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
   337a8:	tstcs	r1, ip, lsl #30
   337ac:	bcs	67bbb4 <__read_chk@plt+0x674688>
   337b0:	andcs	fp, r0, #140, 30	; 0x230
   337b4:	andeq	pc, r1, #1
   337b8:	rscle	r2, lr, r0, lsl #20
   337bc:	nopeq	{35}	; 0x23
   337c0:			; <UNDEFINED> instruction: 0xf8147023
   337c4:	blcs	433d0 <__read_chk@plt+0x3bea4>
   337c8:			; <UNDEFINED> instruction: 0xf85dd1ea
   337cc:	ldrbmi	r4, [r0, -r4, lsl #22]!
   337d0:	svclt	0x00004770
   337d4:	eorsle	r4, r9, r8, lsl #5
   337d8:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
   337dc:	strmi	fp, [sl], -fp, lsr #6
   337e0:	ands	r4, r3, r4, lsl #12
   337e4:	mulle	sp, r8, r2
   337e8:			; <UNDEFINED> instruction: 0xf1a02919
   337ec:	ldrmi	r0, [sp], -r1, ror #14
   337f0:			; <UNDEFINED> instruction: 0xf023bf98
   337f4:	svccs	0x00190520
   337f8:	svclt	0x00984606
   337fc:	strteq	pc, [r0], -r0, lsr #32
   33800:	tstle	lr, lr, lsr #5
   33804:	svccc	0x0001f814
   33808:	cmnlt	r3, r1, lsl r6
   3380c:	bleq	b185c <__read_chk@plt+0xaa330>
   33810:	msreq	SPSR_c, r3, lsr #3
   33814:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
   33818:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
   3381c:			; <UNDEFINED> instruction: 0xf02cbf98
   33820:	bl	feb368a8 <__read_chk@plt+0xfeb2f37c>
   33824:	ldcllt	0, cr0, [r0]
   33828:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
   3382c:	stceq	0, cr15, [r0], {79}	; 0x4f
   33830:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
   33834:	rscsle	r2, r6, r0, lsl #16
   33838:	svclt	0x00982f19
   3383c:	eoreq	pc, r0, r0, lsr #32
   33840:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   33844:			; <UNDEFINED> instruction: 0xf023bf98
   33848:	ldrb	r0, [r5, r0, lsr #24]!
   3384c:	ldrbmi	r2, [r0, -r0]!
   33850:	svclt	0x00182a00
   33854:	andsle	r4, sp, r8, lsl #5
   33858:	stmdbcc	r1, {r0, r9, fp, ip, sp}
   3385c:	stmne	r4, {r4, r5, sl, ip, sp, pc}
   33860:			; <UNDEFINED> instruction: 0xb1a3e002
   33864:			; <UNDEFINED> instruction: 0xd1124293
   33868:			; <UNDEFINED> instruction: 0xf1a37803
   3386c:	bcs	674178 <__read_chk@plt+0x66cc4c>
   33870:	svccs	0x0001f811
   33874:			; <UNDEFINED> instruction: 0xf043bf98
   33878:			; <UNDEFINED> instruction: 0xf1a20320
   3387c:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
   33880:			; <UNDEFINED> instruction: 0xf042bf98
   33884:	adcmi	r0, r0, #32, 4
   33888:	andeq	pc, r1, r0, lsl #2
   3388c:	bne	fe668038 <__read_chk@plt+0xfe660b0c>
   33890:			; <UNDEFINED> instruction: 0x4770bc30
   33894:	ldrbmi	r2, [r0, -r0]!
   33898:	andle	r4, r0, r1, lsl #5
   3389c:	andcs	lr, r0, r0, ror #8
   338a0:	svclt	0x00004770
   338a4:	andsle	r4, ip, r8, lsl #5
   338a8:	stmdavc	r2, {r4, sl, ip, sp, pc}
   338ac:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
   338b0:			; <UNDEFINED> instruction: 0xf810e00d
   338b4:			; <UNDEFINED> instruction: 0xf8112f01
   338b8:	cmplt	r2, r1, lsl #30
   338bc:			; <UNDEFINED> instruction: 0xf384fab4
   338c0:	adcmi	r0, r2, #1490944	; 0x16c000
   338c4:			; <UNDEFINED> instruction: 0xf043bf18
   338c8:	blcs	344d4 <__read_chk@plt+0x2cfa8>
   338cc:	adcmi	sp, r2, #241	; 0xf1
   338d0:	andcs	fp, r0, r8, lsl #30
   338d4:	subslt	sp, r2, #2
   338d8:	bne	460260 <__read_chk@plt+0x458d34>
   338dc:	blmi	171a58 <__read_chk@plt+0x16a52c>
   338e0:	andcs	r4, r0, r0, ror r7
   338e4:	svclt	0x00004770
   338e8:			; <UNDEFINED> instruction: 0x4604b5f8
   338ec:	addmi	fp, fp, #-1073741778	; 0xc000002e
   338f0:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
   338f4:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
   338f8:	addsmi	sp, r0, #-268435456	; 0xf0000000
   338fc:	andle	r4, lr, r6, lsl r6
   33900:			; <UNDEFINED> instruction: 0x4631463a
   33904:			; <UNDEFINED> instruction: 0xf7ff4620
   33908:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
   3390c:	adcmi	r3, r5, #16777216	; 0x1000000
   33910:	adcmi	sp, r6, #201326592	; 0xc000000
   33914:			; <UNDEFINED> instruction: 0x4630d1f4
   33918:	strdcs	fp, [r0], -r8
   3391c:			; <UNDEFINED> instruction: 0x4620bdf8
   33920:	svclt	0x0000bdf8
   33924:			; <UNDEFINED> instruction: 0x4605b538
   33928:	cmplt	ip, r4, lsl #16
   3392c:	stcl	7, cr15, [r8, #-844]	; 0xfffffcb4
   33930:	strmi	r4, [r1], -fp, lsr #12
   33934:			; <UNDEFINED> instruction: 0xf852680a
   33938:	andsvc	r2, sl, r4, lsr #32
   3393c:	svcmi	0x0001f813
   33940:	mvnsle	r2, r0, lsl #24
   33944:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   33948:	bcc	a00f8 <__read_chk@plt+0x98bcc>
   3394c:	mvnsmi	lr, sp, lsr #18
   33950:	bl	3b26c <__read_chk@plt+0x33d40>
   33954:	cdpne	8, 4, cr0, cr15, cr2, {0}
   33958:	svcmi	0x0001f815
   3395c:	svcvs	0x0001f817
   33960:			; <UNDEFINED> instruction: 0xd00842b4
   33964:	mcr	7, 5, pc, cr8, cr2, {6}	; <UNPREDICTABLE>
   33968:			; <UNDEFINED> instruction: 0xf8536803
   3396c:			; <UNDEFINED> instruction: 0xf8532026
   33970:	addsmi	r3, sl, #36	; 0x24
   33974:	strmi	sp, [r8, #260]!	; 0x104
   33978:	andcs	sp, r0, lr, ror #3
   3397c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   33980:	pop	{r5, r7, r8, r9, fp, ip}
   33984:			; <UNDEFINED> instruction: 0x461081f0
   33988:	svclt	0x00004770
   3398c:	andcs	fp, r1, #16, 2
   33990:	bllt	af1994 <__read_chk@plt+0xaea468>
   33994:	svclt	0x00004770
   33998:	andcs	fp, r0, #16, 2
   3399c:	bllt	9719a0 <__read_chk@plt+0x96a474>
   339a0:	svclt	0x00004770
   339a4:	bmi	4e09e8 <__read_chk@plt+0x4d94bc>
   339a8:	addlt	fp, r3, r0, lsl #10
   339ac:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   339b0:	ldmpl	r3, {r2, fp, ip, pc}^
   339b4:	movwls	r6, #6171	; 0x181b
   339b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   339bc:	stmdbge	r5, {r7, r8, ip, sp, pc}
   339c0:			; <UNDEFINED> instruction: 0xf7ff9100
   339c4:	bmi	371e98 <__read_chk@plt+0x36a96c>
   339c8:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   339cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   339d0:	subsmi	r9, sl, r1, lsl #22
   339d4:	andlt	sp, r3, r9, lsl #2
   339d8:	bl	171b54 <__read_chk@plt+0x16a628>
   339dc:	ldrbmi	fp, [r0, -r4]!
   339e0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   339e4:	stc	7, cr15, [ip], #-844	; 0xfffffcb4
   339e8:			; <UNDEFINED> instruction: 0xf7d2e7ed
   339ec:	svclt	0x0000eff4
   339f0:	muleq	r3, r2, lr
   339f4:	andeq	r0, r0, r0, asr r7
   339f8:	andeq	r2, r3, r6, ror lr
   339fc:	andeq	fp, r1, sl, lsr #6
   33a00:	bmi	820a44 <__read_chk@plt+0x819518>
   33a04:	addlt	fp, r2, r0, lsl r5
   33a08:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   33a0c:	ldcmi	8, cr9, [lr], {4}
   33a10:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   33a14:	movwls	r6, #6171	; 0x181b
   33a18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33a1c:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
   33a20:			; <UNDEFINED> instruction: 0xf7ff9100
   33a24:	orrslt	pc, r8, r3, lsl #18
   33a28:	blmi	5c6290 <__read_chk@plt+0x5bed64>
   33a2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33a30:	blls	8daa0 <__read_chk@plt+0x86574>
   33a34:	qaddle	r4, sl, r9
   33a38:	pop	{r1, ip, sp, pc}
   33a3c:	andlt	r4, r4, r0, lsl r0
   33a40:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   33a44:			; <UNDEFINED> instruction: 0xf7d34478
   33a48:	ubfx	lr, ip, #24, #13
   33a4c:	svc	0x00c2f7d2
   33a50:	bl	ff7719a4 <__read_chk@plt+0xff76a478>
   33a54:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   33a58:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   33a5c:	andle	r2, r8, r6, lsl sl
   33a60:	andscs	r4, r6, #851968	; 0xd0000
   33a64:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   33a68:	b	5f19bc <__read_chk@plt+0x5ea490>
   33a6c:			; <UNDEFINED> instruction: 0xf7d22002
   33a70:	stmdami	sl, {r1, r3, r4, r5, sl, fp, sp, lr, pc}
   33a74:	tstcs	r1, r5, lsr #4
   33a78:			; <UNDEFINED> instruction: 0xf7d34478
   33a7c:	ldrb	lr, [r5, lr, lsl #20]!
   33a80:	andeq	r2, r3, r6, lsr lr
   33a84:	andeq	r0, r0, r0, asr r7
   33a88:	andeq	r2, r3, lr, lsr #28
   33a8c:	andeq	r2, r3, r4, lsl lr
   33a90:	andeq	fp, r1, r8, asr #5
   33a94:	andeq	r0, r0, r4, ror r7
   33a98:	andeq	lr, r1, r2, ror #8
   33a9c:	andeq	lr, r1, r8, lsr #8
   33aa0:	mvnsmi	lr, #737280	; 0xb4000
   33aa4:	ldrmi	fp, [lr], -r3, lsl #1
   33aa8:	pkhbtmi	r4, r0, r5, lsl #12
   33aac:	andls	r4, r1, #12, 12	; 0xc00000
   33ab0:	stc	7, cr15, [r0, #-844]	; 0xfffffcb4
   33ab4:	smlsdcs	r1, r8, r3, fp
   33ab8:	strtmi	r3, [r1], -r1
   33abc:	ldcl	7, cr15, [sl], #844	; 0x34c
   33ac0:	smladxcc	r1, fp, r6, r4
   33ac4:	mvnsle	r2, r0, lsl #16
   33ac8:			; <UNDEFINED> instruction: 0x21041c98
   33acc:	ldcl	7, cr15, [r6, #840]	; 0x348
   33ad0:	biclt	r4, r0, r7, lsl #12
   33ad4:	andhi	pc, r0, r0, asr #17
   33ad8:	strbmi	r4, [r0], -r1, lsr #12
   33adc:	stcl	7, cr15, [sl], #844	; 0x34c
   33ae0:			; <UNDEFINED> instruction: 0x46b9b1b8
   33ae4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   33ae8:	andvc	r1, r5, r3, asr #24
   33aec:			; <UNDEFINED> instruction: 0xf8494621
   33af0:	ldrmi	r3, [r8], -r4, lsl #30
   33af4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   33af8:	ldcl	7, cr15, [ip], {211}	; 0xd3
   33afc:	mvnsle	r2, r0, lsl #16
   33b00:			; <UNDEFINED> instruction: 0xf8c6b10e
   33b04:	ldrtmi	r8, [r8], -r0
   33b08:	pop	{r0, r1, ip, sp, pc}
   33b0c:	strdcs	r8, [r2], -r0
   33b10:			; <UNDEFINED> instruction: 0xf04fe7db
   33b14:	ldrb	r0, [r3, r1, lsl #16]!
   33b18:	ldrbmi	lr, [r0, sp, lsr #18]!
   33b1c:	strmi	r4, [sp], -r4, lsl #12
   33b20:	ldcl	7, cr15, [lr, #840]	; 0x348
   33b24:			; <UNDEFINED> instruction: 0xf0002800
   33b28:	strcs	r8, [r1], -r3, lsl #1
   33b2c:	strtmi	r3, [r9], -r1
   33b30:	ldcl	7, cr15, [r6, #840]	; 0x348
   33b34:			; <UNDEFINED> instruction: 0x36014633
   33b38:	mvnsle	r2, r0, lsl #16
   33b3c:			; <UNDEFINED> instruction: 0xf0133302
   33b40:	b	1407848 <__read_chk@plt+0x140031c>
   33b44:	smulbble	fp, r3, r9
   33b48:			; <UNDEFINED> instruction: 0xf7d34620
   33b4c:	andcc	lr, r1, r2, ror #19
   33b50:	andeq	lr, r0, r9, lsl fp
   33b54:	strcs	fp, [r1], -ip, lsr #30
   33b58:	rsble	r2, r1, #0, 12
   33b5c:	svc	0x0070f7d2
   33b60:	stmdacs	r0, {r7, r9, sl, lr}
   33b64:	strmi	sp, [r1], #89	; 0x59
   33b68:	svcne	0x00074621
   33b6c:			; <UNDEFINED> instruction: 0x464846b2
   33b70:			; <UNDEFINED> instruction: 0xf7d2464c
   33b74:	strtmi	lr, [r9], -sl, lsr #28
   33b78:			; <UNDEFINED> instruction: 0xf7d24620
   33b7c:			; <UNDEFINED> instruction: 0xb328edb2
   33b80:	andge	pc, r0, r0, lsl #17
   33b84:	blcs	291c18 <__read_chk@plt+0x28a6ec>
   33b88:	blcs	8637f0 <__read_chk@plt+0x85c2c4>
   33b8c:			; <UNDEFINED> instruction: 0xf814d105
   33b90:	blcs	28379c <__read_chk@plt+0x27c270>
   33b94:	blcs	8637fc <__read_chk@plt+0x85c2d0>
   33b98:	mcrne	0, 2, sp, cr3, cr9, {7}
   33b9c:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
   33ba0:	and	r4, r3, r3, lsl #12
   33ba4:			; <UNDEFINED> instruction: 0xf883429c
   33ba8:	andle	sl, r5, r0
   33bac:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   33bb0:	svclt	0x00182a09
   33bb4:	rscsle	r2, r5, r0, lsr #20
   33bb8:	svcmi	0x0004f847
   33bbc:	strtmi	r1, [r9], -r4, asr #24
   33bc0:	strtmi	r3, [r0], -r1, lsl #12
   33bc4:	stc	7, cr15, [ip, #840]	; 0x348
   33bc8:	bicsle	r2, r9, r0, lsl #16
   33bcc:	blcs	291c60 <__read_chk@plt+0x28a734>
   33bd0:	blcs	863838 <__read_chk@plt+0x85c30c>
   33bd4:			; <UNDEFINED> instruction: 0xf814d105
   33bd8:	blcs	2837e4 <__read_chk@plt+0x27c2b8>
   33bdc:	blcs	863844 <__read_chk@plt+0x85c318>
   33be0:			; <UNDEFINED> instruction: 0x4620d0f9
   33be4:	ldmib	r4, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33be8:	stmdane	r3!, {r0, fp, ip, sp}
   33bec:	tstcs	r0, sl, lsl #4
   33bf0:	addsmi	lr, ip, #2
   33bf4:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
   33bf8:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   33bfc:	svclt	0x00182a09
   33c00:	rscsle	r2, r6, r0, lsr #20
   33c04:	strhcs	r0, [r0, -r3]
   33c08:	andeq	lr, r3, #8, 22	; 0x2000
   33c0c:	strbmi	r3, [r3], #-776	; 0xfffffcf8
   33c10:	eormi	pc, r6, r8, asr #16
   33c14:			; <UNDEFINED> instruction: 0x60514599
   33c18:	strbmi	sp, [r0], -sp, lsl #2
   33c1c:			; <UNDEFINED> instruction: 0x87f0e8bd
   33c20:			; <UNDEFINED> instruction: 0xf04f200c
   33c24:			; <UNDEFINED> instruction: 0xf7d20800
   33c28:	strbmi	lr, [r0], -r0, asr #30
   33c2c:			; <UNDEFINED> instruction: 0x87f0e8bd
   33c30:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   33c34:	blmi	1ada5c <__read_chk@plt+0x1a6530>
   33c38:	andspl	pc, pc, #64, 4
   33c3c:	stmdami	r5, {r2, r8, fp, lr}
   33c40:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   33c44:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   33c48:	stcl	7, cr15, [r6, #840]!	; 0x348
   33c4c:	andeq	lr, r1, r8, asr #5
   33c50:	andeq	lr, r1, r6, lsl r2
   33c54:	muleq	r1, sl, r2
   33c58:			; <UNDEFINED> instruction: 0x4616b5f8
   33c5c:	blcs	851c70 <__read_chk@plt+0x84a744>
   33c60:			; <UNDEFINED> instruction: 0xf810d103
   33c64:	blcs	843870 <__read_chk@plt+0x83c344>
   33c68:	strcs	sp, [r0], #-251	; 0xffffff05
   33c6c:	strtmi	r1, [r7], -sp, lsl #30
   33c70:			; <UNDEFINED> instruction: 0xd01242b4
   33c74:			; <UNDEFINED> instruction: 0xf8452120
   33c78:			; <UNDEFINED> instruction: 0xf7d30f04
   33c7c:	strcc	lr, [r1], #-3100	; 0xfffff3e4
   33c80:	cmplt	r0, r3, lsl #12
   33c84:	blvc	b1c8c <__read_chk@plt+0xaa760>
   33c88:	blcs	851dfc <__read_chk@plt+0x84a8d0>
   33c8c:			; <UNDEFINED> instruction: 0xf810d103
   33c90:	blcs	84389c <__read_chk@plt+0x83c370>
   33c94:	blcs	68088 <__read_chk@plt+0x60b5c>
   33c98:	strtmi	sp, [r0], -sl, ror #3
   33c9c:	svclt	0x0000bdf8
   33ca0:	strcs	fp, [r0], #-1528	; 0xfffffa08
   33ca4:	strmi	r1, [r3], -sp, lsl #30
   33ca8:			; <UNDEFINED> instruction: 0x46274616
   33cac:			; <UNDEFINED> instruction: 0xf845e00a
   33cb0:	strcc	r3, [r1], #-3844	; 0xfffff0fc
   33cb4:	bl	ffff1c08 <__read_chk@plt+0xfffea6dc>
   33cb8:	strmi	fp, [r3], -r8, asr #2
   33cbc:	blvc	b1cd0 <__read_chk@plt+0xaa7a4>
   33cc0:			; <UNDEFINED> instruction: 0xb1217841
   33cc4:			; <UNDEFINED> instruction: 0x461842b4
   33cc8:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
   33ccc:	strtmi	sp, [r0], -pc, ror #3
   33cd0:	svclt	0x0000bdf8
   33cd4:	blmi	906564 <__read_chk@plt+0x8ff038>
   33cd8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   33cdc:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   33ce0:	movwls	r6, #30747	; 0x781b
   33ce4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33ce8:	eorsle	r2, r3, r0, lsl #16
   33cec:	bge	de900 <__read_chk@plt+0xd73d4>
   33cf0:	stmdbge	r1, {r2, r3, r9, sl, lr}
   33cf4:			; <UNDEFINED> instruction: 0xff0cf7fe
   33cf8:	cmplt	r8, #5242880	; 0x500000
   33cfc:	blge	1e0a14 <__read_chk@plt+0x1d94e8>
   33d00:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
   33d04:			; <UNDEFINED> instruction: 0xf7fe4620
   33d08:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
   33d0c:	bls	15a918 <__read_chk@plt+0x1533ec>
   33d10:	mulle	pc, r3, r2	; <UNPREDICTABLE>
   33d14:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
   33d18:			; <UNDEFINED> instruction: 0xf04fbfb4
   33d1c:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
   33d20:	blmi	44656c <__read_chk@plt+0x43f040>
   33d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33d28:	blls	20dd98 <__read_chk@plt+0x20686c>
   33d2c:	tstle	r4, sl, asr r0
   33d30:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   33d34:	bls	19a944 <__read_chk@plt+0x193418>
   33d38:			; <UNDEFINED> instruction: 0xd1eb4293
   33d3c:	bls	1da950 <__read_chk@plt+0x1d3424>
   33d40:			; <UNDEFINED> instruction: 0xd1e74293
   33d44:	strtmi	r4, [r8], -r1, lsl #12
   33d48:	b	6f1c9c <__read_chk@plt+0x6ea770>
   33d4c:	mvnle	r2, r0, lsl #16
   33d50:	strb	r2, [r5, r0]!
   33d54:	andmi	pc, r0, pc, asr #32
   33d58:			; <UNDEFINED> instruction: 0xf7d2e7e2
   33d5c:	svclt	0x0000ee3c
   33d60:	andeq	r2, r3, r8, ror #22
   33d64:	andeq	r0, r0, r0, asr r7
   33d68:	andeq	r2, r3, ip, lsl fp
   33d6c:	svcmi	0x00f0e92d
   33d70:	strmi	fp, [lr], -r3, lsl #1
   33d74:			; <UNDEFINED> instruction: 0xf7d39200
   33d78:	andls	lr, r1, r4, ror #20
   33d7c:			; <UNDEFINED> instruction: 0xf0002800
   33d80:			; <UNDEFINED> instruction: 0xf8df8088
   33d84:	smladcs	r0, ip, r1, r9
   33d88:	ldrtmi	r4, [sp], -r4, lsl #12
   33d8c:			; <UNDEFINED> instruction: 0x46b844f9
   33d90:	ldrbmi	r4, [r8], -r3, lsl #13
   33d94:			; <UNDEFINED> instruction: 0xf7d24649
   33d98:	bl	32e700 <__read_chk@plt+0x3271d4>
   33d9c:	rfeda	fp
   33da0:			; <UNDEFINED> instruction: 0xf1bbb000
   33da4:	eorsle	r0, pc, sl, lsl #30
   33da8:			; <UNDEFINED> instruction: 0x0004ebba
   33dac:	strmi	sp, [r1], -r3
   33db0:			; <UNDEFINED> instruction: 0xf7ff4620
   33db4:	addmi	pc, r6, #3162112	; 0x304000
   33db8:	blls	6ae58 <__read_chk@plt+0x6392c>
   33dbc:	bl	fe9babd4 <__read_chk@plt+0xfe9b36a8>
   33dc0:	addmi	r0, r3, #1280	; 0x500
   33dc4:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
   33dc8:	bne	ff063cc0 <__read_chk@plt+0xff05c794>
   33dcc:	streq	lr, [r0], #2820	; 0xb04
   33dd0:	svclt	0x00b44564
   33dd4:	strcs	r2, [r1], #-1024	; 0xfffffc00
   33dd8:	svclt	0x00142d00
   33ddc:	strcs	r4, [r0, #-1573]	; 0xfffff9db
   33de0:			; <UNDEFINED> instruction: 0xf898b115
   33de4:	strbmi	fp, [r2], r0
   33de8:	svceq	0x0000f1bb
   33dec:			; <UNDEFINED> instruction: 0x46d3d03b
   33df0:			; <UNDEFINED> instruction: 0xf80b210a
   33df4:			; <UNDEFINED> instruction: 0xf89a1b01
   33df8:	stmdbcs	r0!, {r0, ip}
   33dfc:	smladcs	r0, fp, r0, sp
   33e00:			; <UNDEFINED> instruction: 0x463d465c
   33e04:			; <UNDEFINED> instruction: 0xe7c446b8
   33e08:	svceq	0x0000f1bb
   33e0c:			; <UNDEFINED> instruction: 0xf89ad02b
   33e10:			; <UNDEFINED> instruction: 0xf10a1001
   33e14:	stmdbcs	r0!, {r0, r8, r9, fp}
   33e18:			; <UNDEFINED> instruction: 0xf81bd103
   33e1c:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
   33e20:			; <UNDEFINED> instruction: 0x4605d0fb
   33e24:	sbfx	r4, r0, #13, #21
   33e28:	bleq	b0258 <__read_chk@plt+0xa8d2c>
   33e2c:	strtmi	r2, [r8], r0, lsl #10
   33e30:	ldrbmi	r2, [ip], -r1, lsl #14
   33e34:			; <UNDEFINED> instruction: 0xf89ae7ad
   33e38:	stmdbcs	r0!, {r1, ip}
   33e3c:			; <UNDEFINED> instruction: 0xf10ad12d
   33e40:	ldrmi	r0, [r4], -r3, lsl #4
   33e44:	stmdavc	r1!, {r0, r9, ip, sp}
   33e48:	rscsle	r2, sl, r0, lsr #18
   33e4c:	strcs	r4, [r0, -r0, lsr #12]
   33e50:	ldmda	lr, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33e54:	ldrtmi	r4, [sp], -r1, lsr #12
   33e58:			; <UNDEFINED> instruction: 0x465c46b8
   33e5c:	ldrbmi	r1, [r8], -r2, asr #24
   33e60:	ldc	7, cr15, [r2], #-840	; 0xfffffcb8
   33e64:	stcls	7, cr14, [r1], {149}	; 0x95
   33e68:			; <UNDEFINED> instruction: 0xf7d34620
   33e6c:	bmi	3adfbc <__read_chk@plt+0x3a6a90>
   33e70:			; <UNDEFINED> instruction: 0x4601447a
   33e74:			; <UNDEFINED> instruction: 0xf7ff4620
   33e78:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
   33e7c:	cmplt	r3, r3, lsr #16
   33e80:			; <UNDEFINED> instruction: 0xf7d34620
   33e84:	stmdacc	r1, {r1, r2, r6, fp, sp, lr, pc}
   33e88:	blcs	2caf1c <__read_chk@plt+0x2c39f0>
   33e8c:	blls	a3aa4 <__read_chk@plt+0x9c578>
   33e90:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
   33e94:	pop	{r0, r1, ip, sp, pc}
   33e98:			; <UNDEFINED> instruction: 0xf10a8ff0
   33e9c:	ldrb	r0, [r5, r2, lsl #8]
   33ea0:	andeq	lr, r1, r8, ror r1
   33ea4:			; <UNDEFINED> instruction: 0x0001e7bc
   33ea8:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   33eac:	strtmi	r4, [r0], -r4, lsl #12
   33eb0:			; <UNDEFINED> instruction: 0xf7d36824
   33eb4:	stccs	8, cr14, [r0], {250}	; 0xfa
   33eb8:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   33ebc:	svclt	0x00004770
   33ec0:	ldrlt	fp, [r8, #-400]!	; 0xfffffe70
   33ec4:	strtmi	r4, [r5], -r4, lsl #12
   33ec8:	andeq	pc, r8, r5, lsl #2
   33ecc:	stmda	r0!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33ed0:	strmi	r6, [r1], -r4, lsr #16
   33ed4:	tstcc	ip, r8, lsr #12
   33ed8:	blx	d6feee <__read_chk@plt+0xd689c2>
   33edc:			; <UNDEFINED> instruction: 0xf7d34628
   33ee0:	stccs	8, cr14, [r0], {228}	; 0xe4
   33ee4:	ldfltd	f5, [r8, #-956]!	; 0xfffffc44
   33ee8:	svclt	0x00004770
   33eec:	addlt	fp, r3, r0, lsr r5
   33ef0:	strmi	r4, [r8], -r5, lsl #12
   33ef4:			; <UNDEFINED> instruction: 0xf7d39101
   33ef8:	andcc	lr, ip, ip, lsl #16
   33efc:	ldmdb	lr, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   33f00:	movwcs	r9, #2305	; 0x901
   33f04:	andcc	r4, r8, r4, lsl #12
   33f08:			; <UNDEFINED> instruction: 0xf7d26063
   33f0c:	stmdavs	fp!, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
   33f10:	eorvs	r4, ip, r0, lsr #12
   33f14:	andlt	r6, r3, r3, lsr #32
   33f18:	svclt	0x0000bd30
   33f1c:	addlt	fp, r3, r0, lsr r5
   33f20:	strmi	r4, [r8], -r5, lsl #12
   33f24:			; <UNDEFINED> instruction: 0xf7d29101
   33f28:	strdcc	lr, [ip], -r4
   33f2c:	stc	7, cr15, [r8, #840]	; 0x348
   33f30:	cmplt	r0, r4, lsl #12
   33f34:	stmdbls	r1, {r8, r9, sp}
   33f38:	andcc	r6, r8, r3, rrx
   33f3c:	mcrr	7, 13, pc, r4, cr2	; <UNPREDICTABLE>
   33f40:	eorvs	r6, ip, fp, lsr #16
   33f44:	strtmi	r6, [r0], -r3, lsr #32
   33f48:	ldclt	0, cr11, [r0, #-12]!
   33f4c:			; <UNDEFINED> instruction: 0xf7ffb10a
   33f50:	ldrlt	fp, [r8, #-4045]!	; 0xfffff033
   33f54:	strmi	r4, [r8], -r4, lsl #12
   33f58:	ldc2	0, cr15, [r4]
   33f5c:	strtmi	r4, [r0], -r5, lsl #12
   33f60:			; <UNDEFINED> instruction: 0xf7ff4629
   33f64:	strmi	pc, [r4], -r3, asr #31
   33f68:			; <UNDEFINED> instruction: 0xf7d34628
   33f6c:			; <UNDEFINED> instruction: 0x4620e89e
   33f70:	svclt	0x0000bd38
   33f74:	addlt	fp, r2, r0, ror r5
   33f78:	strmi	r4, [r8], -r5, lsl #12
   33f7c:			; <UNDEFINED> instruction: 0xf7d29101
   33f80:	andcc	lr, ip, r8, asr #31
   33f84:	ldcl	7, cr15, [ip, #-840]	; 0xfffffcb8
   33f88:	cmnlt	r8, r4, lsl #12
   33f8c:	stmdbls	r1, {r9, sl, sp}
   33f90:	rsbvs	r3, r6, r8
   33f94:	ldc	7, cr15, [r8], {210}	; 0xd2
   33f98:	eorvs	r6, r6, fp, lsr #16
   33f9c:			; <UNDEFINED> instruction: 0x461ab13b
   33fa0:	blcs	4e014 <__read_chk@plt+0x46ae8>
   33fa4:			; <UNDEFINED> instruction: 0x6014d1fb
   33fa8:	andlt	r4, r2, r0, lsr #12
   33fac:			; <UNDEFINED> instruction: 0x4620bd70
   33fb0:	andlt	r6, r2, ip, lsr #32
   33fb4:	svclt	0x0000bd70
   33fb8:	addlt	fp, r3, r0, lsl #10
   33fbc:			; <UNDEFINED> instruction: 0xffdaf7ff
   33fc0:	andlt	fp, r3, r0, lsl r1
   33fc4:	blx	172142 <__read_chk@plt+0x16ac16>
   33fc8:			; <UNDEFINED> instruction: 0xf0089001
   33fcc:	stmdals	r1, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   33fd0:			; <UNDEFINED> instruction: 0xf85db003
   33fd4:	svclt	0x0000fb04
   33fd8:			; <UNDEFINED> instruction: 0xb12ab538
   33fdc:			; <UNDEFINED> instruction: 0xffcaf7ff
   33fe0:	lsllt	r4, r4, #12
   33fe4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   33fe8:	strmi	r4, [r8], -r4, lsl #12
   33fec:	stc2l	0, cr15, [sl], #-0
   33ff0:	strtmi	r4, [r0], -r5, lsl #12
   33ff4:			; <UNDEFINED> instruction: 0xf7ff4629
   33ff8:			; <UNDEFINED> instruction: 0x4604ffbd
   33ffc:	strtmi	fp, [r8], -r0, lsr #2
   34000:	ldmda	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34004:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   34008:			; <UNDEFINED> instruction: 0xf920f008
   3400c:			; <UNDEFINED> instruction: 0xf008e7f7
   34010:			; <UNDEFINED> instruction: 0xe7e7f91d
   34014:	blmi	746888 <__read_chk@plt+0x73f35c>
   34018:	push	{r1, r3, r4, r5, r6, sl, lr}
   3401c:	strdlt	r4, [r6], r0
   34020:			; <UNDEFINED> instruction: 0x270058d3
   34024:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   34028:			; <UNDEFINED> instruction: 0xf04f9305
   3402c:	strls	r0, [r3, -r0, lsl #6]
   34030:	fltgedm	f3, fp
   34034:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   34038:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   3403c:	strmi	r9, [r8], -r1, lsl #2
   34040:	svc	0x0066f7d2
   34044:			; <UNDEFINED> instruction: 0xf7d2300c
   34048:	stmdavs	fp!, {r1, r3, r4, r5, r6, fp, sp, lr, pc}^
   3404c:	strmi	r9, [r4], -r1, lsl #18
   34050:	strls	r3, [r4], #-8
   34054:			; <UNDEFINED> instruction: 0xf7d26063
   34058:	strhtvs	lr, [r7], -r8
   3405c:	eorsvs	r6, r4, sp, lsr #16
   34060:	stccs	6, cr4, [r0, #-280]	; 0xfffffee8
   34064:	stmdals	r3, {r3, r5, r6, r7, r8, ip, lr, pc}
   34068:	blmi	206890 <__read_chk@plt+0x1ff364>
   3406c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34070:	blls	18e0e0 <__read_chk@plt+0x186bb4>
   34074:	qaddle	r4, sl, r2
   34078:	pop	{r1, r2, ip, sp, pc}
   3407c:			; <UNDEFINED> instruction: 0xf7d281f0
   34080:	svclt	0x0000ecaa
   34084:	andeq	r2, r3, r8, lsr #16
   34088:	andeq	r0, r0, r0, asr r7
   3408c:	ldrdeq	r2, [r3], -r4
   34090:	svclt	0x00181a43
   34094:	stmdacs	r0, {r0, r8, r9, sp}
   34098:	movwcs	fp, #3848	; 0xf08
   3409c:	strmi	fp, [r3], -fp, lsr #2
   340a0:	stmdacs	r0, {fp, sp, lr}
   340a4:	addmi	fp, r1, #24, 30	; 0x60
   340a8:			; <UNDEFINED> instruction: 0x4618d1f9
   340ac:	svclt	0x00004770
   340b0:	tstlt	r8, r3, lsl #12
   340b4:	stmdavs	r0, {r0, r1, r9, sl, lr}
   340b8:	mvnsle	r2, r0, lsl #16
   340bc:			; <UNDEFINED> instruction: 0x47704618
   340c0:	addlt	fp, r2, r0, ror r5
   340c4:	strtmi	r6, [lr], -r5, lsl #16
   340c8:			; <UNDEFINED> instruction: 0xf105b195
   340cc:	strmi	r0, [r4], -r8, lsl #2
   340d0:	strmi	r9, [r8], -r1, lsl #2
   340d4:	svc	0x001cf7d2
   340d8:			; <UNDEFINED> instruction: 0xf7d23001
   340dc:	stmdbls	r1, {r4, r5, fp, sp, lr, pc}
   340e0:			; <UNDEFINED> instruction: 0xf7d24606
   340e4:	stmdavs	fp!, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   340e8:	eorvs	r4, r3, r8, lsr #12
   340ec:	svc	0x00dcf7d2
   340f0:	andlt	r4, r2, r0, lsr r6
   340f4:	svclt	0x0000bd70
   340f8:			; <UNDEFINED> instruction: 0x4604b538
   340fc:			; <UNDEFINED> instruction: 0x460db150
   34100:	stmdavs	r4!, {r0, sp, lr, pc}
   34104:			; <UNDEFINED> instruction: 0xf104b134
   34108:	strtmi	r0, [r9], -r8
   3410c:	ldmda	r8!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34110:	mvnsle	r2, r0, lsl #16
   34114:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   34118:	movwcs	fp, #304	; 0x130
   3411c:	movwcc	r6, #6144	; 0x1800
   34120:	mvnsle	r2, r0, lsl #16
   34124:			; <UNDEFINED> instruction: 0x47704618
   34128:	ldrmi	r4, [r8], -r3, lsl #12
   3412c:	svclt	0x00004770
   34130:	stmdavs	r0, {r0, r9, sl, lr}
   34134:	andcs	fp, r0, #56, 2
   34138:	ldrmi	lr, [r8], -r0
   3413c:	andvs	r6, r2, r3, lsl #16
   34140:	blcs	45950 <__read_chk@plt+0x3e424>
   34144:	strdvs	sp, [r8], -r9
   34148:	svclt	0x00004770
   3414c:			; <UNDEFINED> instruction: 0x4607b5f8
   34150:	ldrmi	r4, [r5], -lr, lsl #12
   34154:	ldmda	sl, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34158:	blcs	5ce16c <__read_chk@plt+0x5c6c40>
   3415c:	blmi	8a81ec <__read_chk@plt+0x8a0cc0>
   34160:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   34164:			; <UNDEFINED> instruction: 0xb1786898
   34168:	andcs	r4, r1, #31744	; 0x7c00
   3416c:	addsvs	r4, sl, fp, ror r4
   34170:	bmi	7e06ac <__read_chk@plt+0x7d9180>
   34174:	blmi	7bc17c <__read_chk@plt+0x7b4c50>
   34178:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
   3417c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   34180:	stmib	r3, {r0, r4, sp, lr}^
   34184:	ldcllt	0, cr0, [r8, #12]!
   34188:	andcs	r4, r5, #442368	; 0x6c000
   3418c:			; <UNDEFINED> instruction: 0xf7d24479
   34190:			; <UNDEFINED> instruction: 0x4606ecb4
   34194:			; <UNDEFINED> instruction: 0xf7d26820
   34198:	strmi	lr, [r1], -lr, lsr #17
   3419c:			; <UNDEFINED> instruction: 0xf0034630
   341a0:	strb	pc, [r1, r3, lsl #16]!	; <UNPREDICTABLE>
   341a4:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
   341a8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   341ac:	svc	0x00e8f7d2
   341b0:	blmi	5227b8 <__read_chk@plt+0x51b28c>
   341b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   341b8:	andsvs	r6, sl, r8, lsl r8
   341bc:	bicsle	r2, r7, r0, lsl #16
   341c0:	andcs	r4, r5, #16, 18	; 0x40000
   341c4:			; <UNDEFINED> instruction: 0xf7d24479
   341c8:			; <UNDEFINED> instruction: 0x463aec98
   341cc:			; <UNDEFINED> instruction: 0xf0024631
   341d0:	strb	pc, [sp, fp, ror #31]	; <UNPREDICTABLE>
   341d4:	andcs	r4, r1, #12, 22	; 0x3000
   341d8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   341dc:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
   341e0:	strb	sp, [sp, r6, asr #3]!
   341e4:	muleq	r3, sl, r0
   341e8:	muleq	r3, r0, r0
   341ec:	andeq	r3, r3, r2, lsl r7
   341f0:	andeq	r4, r3, r0, lsl #1
   341f4:	ldrdeq	sp, [r1], -r2
   341f8:	andeq	sp, r1, r8, asr #27
   341fc:	andeq	sp, r1, r6, lsr #25
   34200:	andeq	r4, r3, r6, asr #32
   34204:	andeq	sp, r1, r4, ror #26
   34208:	andeq	r4, r3, r4, lsr #32
   3420c:	svcmi	0x00f0e92d
   34210:	stc	7, cr2, [sp, #-0]
   34214:	ldrtmi	r8, [r8], r2, lsl #22
   34218:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   3421c:	addslt	r4, r3, ip, ror r4
   34220:			; <UNDEFINED> instruction: 0xf8df9204
   34224:	movwls	r2, #38116	; 0x94e4
   34228:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   3422c:	strls	r4, [r8], #-1146	; 0xfffffb86
   34230:	andne	lr, r6, sp, asr #19
   34234:	strvc	lr, [r2, -sp, asr #19]
   34238:			; <UNDEFINED> instruction: 0xf8df58d3
   3423c:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
   34240:			; <UNDEFINED> instruction: 0xf04f9311
   34244:	blls	1b4e4c <__read_chk@plt+0x1ad920>
   34248:	mcr	4, 0, r4, cr8, cr12, {3}
   3424c:	blcs	46a94 <__read_chk@plt+0x3f568>
   34250:	bls	228380 <__read_chk@plt+0x220e54>
   34254:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   34258:	strbmi	r9, [lr], -r3, lsl #24
   3425c:	beq	12ee6c <__read_chk@plt+0x127940>
   34260:			; <UNDEFINED> instruction: 0x46431e55
   34264:	bcc	30694 <__read_chk@plt+0x29168>
   34268:	ldrmi	r4, [pc], -r8, asr #13
   3426c:	svccc	0x0001f815
   34270:			; <UNDEFINED> instruction: 0xf103b157
   34274:	ldmibeq	sl, {r6, r8}^
   34278:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
   3427c:	andcs	fp, r0, #148, 30	; 0x250
   34280:	andeq	pc, r1, #2
   34284:	cmple	ip, r0, lsl #20
   34288:	svceq	0x0000f1b8
   3428c:	ldreq	sp, [pc], -r1, ror #2
   34290:	addhi	pc, fp, r0, lsl #2
   34294:	mrrcne	10, 0, r9, r0, cr4
   34298:	andsle	r4, r1, r1, lsl r6
   3429c:	svclt	0x00182b7f
   342a0:	vpadd.i8	d18, d0, d15
   342a4:	addsmi	r8, r3, #170	; 0xaa
   342a8:	adchi	pc, r7, r0
   342ac:	subseq	pc, ip, #-1073741784	; 0xc0000028
   342b0:			; <UNDEFINED> instruction: 0xf282fab2
   342b4:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   342b8:	andcs	fp, r0, #8, 30
   342bc:	cmple	r0, r0, lsl #20
   342c0:			; <UNDEFINED> instruction: 0xf804b10c
   342c4:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
   342c8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   342cc:	streq	pc, [r0, -pc, asr #32]
   342d0:	blls	128a08 <__read_chk@plt+0x1214dc>
   342d4:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
   342d8:	andeq	pc, r1, r9, lsl #2
   342dc:	svc	0x002ef7d1
   342e0:	andls	r9, r3, r6, lsl #22
   342e4:			; <UNDEFINED> instruction: 0xd1b42b00
   342e8:			; <UNDEFINED> instruction: 0x9c039b03
   342ec:			; <UNDEFINED> instruction: 0x9018f8dd
   342f0:	rscsle	r2, r1, r0, lsl #22
   342f4:	blcs	5af20 <__read_chk@plt+0x539f4>
   342f8:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
   342fc:	eorvc	r9, r3, r9, lsl #22
   34300:	ldrcs	pc, [r0], #-2271	; 0xfffff721
   34304:	strcc	pc, [r4], #-2271	; 0xfffff721
   34308:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3430c:	blls	48e37c <__read_chk@plt+0x486e50>
   34310:			; <UNDEFINED> instruction: 0xf040405a
   34314:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
   34318:	ldc	0, cr11, [sp], #76	; 0x4c
   3431c:	pop	{r1, r8, r9, fp, pc}
   34320:	strdlt	r8, [ip, #-240]	; 0xffffff10
   34324:	strtmi	r9, [r0], -r0, lsl #6
   34328:			; <UNDEFINED> instruction: 0xf04f4bfb
   3432c:	strdcs	r3, [r1, -pc]
   34330:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
   34334:	stmda	r6!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34338:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   3433c:	orrsle	r4, r5, r5, asr r5
   34340:	stccs	7, cr14, [r0], {199}	; 0xc7
   34344:	teqhi	r7, r0	; <UNPREDICTABLE>
   34348:	cmpcs	ip, #32, 12	; 0x2000000
   3434c:	blcc	b2354 <__read_chk@plt+0xaae28>
   34350:			; <UNDEFINED> instruction: 0xf083e137
   34354:			; <UNDEFINED> instruction: 0xf1060280
   34358:	bcs	ff6f64 <__read_chk@plt+0xfefa38>
   3435c:			; <UNDEFINED> instruction: 0x2c00d908
   34360:	addshi	pc, r4, r0, asr #32
   34364:	bl	27db6c <__read_chk@plt+0x276640>
   34368:	ldrtmi	r0, [r0], fp, lsl #19
   3436c:	strb	r2, [r5, r1, lsl #14]!
   34370:			; <UNDEFINED> instruction: 0xf0039902
   34374:			; <UNDEFINED> instruction: 0xf1b8023f
   34378:	b	10b6384 <__read_chk@plt+0x10aee58>
   3437c:	andls	r1, r2, #268435464	; 0x10000008
   34380:	svclt	0x0018aa12
   34384:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
   34388:	uadd16mi	fp, lr, r8
   3438c:	stccc	8, cr15, [ip], {2}
   34390:	blls	268ae8 <__read_chk@plt+0x2615bc>
   34394:	svccs	0x000068df
   34398:	adchi	pc, fp, r0
   3439c:			; <UNDEFINED> instruction: 0xf0402c00
   343a0:			; <UNDEFINED> instruction: 0x270080d5
   343a4:			; <UNDEFINED> instruction: 0x463e44d9
   343a8:			; <UNDEFINED> instruction: 0xf003e7c8
   343ac:	bcs	ff034f34 <__read_chk@plt+0xff02da08>
   343b0:	addshi	pc, r6, r0
   343b4:	rscseq	pc, r0, #3
   343b8:			; <UNDEFINED> instruction: 0xf0002ae0
   343bc:			; <UNDEFINED> instruction: 0xf00380a2
   343c0:	bcs	ffc34fa8 <__read_chk@plt+0xffc2da7c>
   343c4:	adcshi	pc, r8, r0
   343c8:	rscseq	pc, ip, #3
   343cc:			; <UNDEFINED> instruction: 0xf0002af8
   343d0:			; <UNDEFINED> instruction: 0xf00380c8
   343d4:	bcs	fff34fd4 <__read_chk@plt+0xfff2daa8>
   343d8:	rschi	pc, r1, r0
   343dc:	movwls	fp, #332	; 0x14c
   343e0:	blmi	ff3c5c68 <__read_chk@plt+0xff3be73c>
   343e4:	rscscc	pc, pc, #79	; 0x4f
   343e8:	strcc	r2, [r4], #-257	; 0xfffffeff
   343ec:			; <UNDEFINED> instruction: 0xf7d2447b
   343f0:			; <UNDEFINED> instruction: 0xf109efca
   343f4:	strcs	r0, [r1, -r4, lsl #18]
   343f8:			; <UNDEFINED> instruction: 0xb3bce7a0
   343fc:	eorvc	r2, r2, ip, asr r2
   34400:	vqdmulh.s<illegal width 8>	d2, d0, d13
   34404:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   34408:	blle	af041c <__read_chk@plt+0xae8ef0>
   3440c:	blle	ff72b380 <__read_chk@plt+0xff723e54>
   34410:	blle	92b384 <__read_chk@plt+0x923e58>
   34414:	smladeq	lr, ip, r5, r1
   34418:			; <UNDEFINED> instruction: 0xf1092372
   3441c:	rsbvc	r0, r3, r2, lsl #18
   34420:	strcc	r2, [r2], #-1792	; 0xfffff900
   34424:	cmncs	r6, #36175872	; 0x2280000
   34428:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   3442c:	strcs	r7, [r0, -r3, rrx]
   34430:	str	r3, [r3, r2, lsl #8]
   34434:			; <UNDEFINED> instruction: 0xf1092376
   34438:	rsbvc	r0, r3, r2, lsl #18
   3443c:	strcc	r2, [r2], #-1792	; 0xfffff900
   34440:	cmncs	lr, #124, 14	; 0x1f00000
   34444:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   34448:	strcs	r7, [r0, -r3, rrx]
   3444c:	ldrb	r3, [r5, -r2, lsl #8]!
   34450:			; <UNDEFINED> instruction: 0xf1092362
   34454:	rsbvc	r0, r3, r2, lsl #18
   34458:	strcc	r2, [r2], #-1792	; 0xfffff900
   3445c:	teqcs	r0, #28835840	; 0x1b80000
   34460:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   34464:	strcs	r7, [r0, -r3, rrx]
   34468:	strb	r3, [r7, -r2, lsl #8]!
   3446c:	vqdmulh.s<illegal width 8>	d2, d0, d13
   34470:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
   34474:	andge	pc, r7, r3
   34478:	adcge	sl, r0, r0, lsr #1
   3447c:	andge	sl, r7, r0, lsr #1
   34480:	streq	r0, [r7, -r7, lsl #14]
   34484:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
   34488:	ldrb	r2, [r7, -r0, lsl #14]
   3448c:			; <UNDEFINED> instruction: 0xf0002e00
   34490:			; <UNDEFINED> instruction: 0xf8df8090
   34494:	bl	154ecc <__read_chk@plt+0x14d9a0>
   34498:	svcge	0x000f0686
   3449c:	andslt	pc, r4, sp, asr #17
   344a0:			; <UNDEFINED> instruction: 0x46d344f8
   344a4:			; <UNDEFINED> instruction: 0xf81746aa
   344a8:	strtmi	r5, [r0], -r1, lsl #22
   344ac:	strcc	r4, [r4], #-1603	; 0xfffff9bd
   344b0:	rscscc	pc, pc, #79	; 0x4f
   344b4:	strls	r2, [r0, #-257]	; 0xfffffeff
   344b8:	svc	0x0064f7d2
   344bc:	ldrhle	r4, [r2, #36]!	; 0x24
   344c0:			; <UNDEFINED> instruction: 0x46da4655
   344c4:			; <UNDEFINED> instruction: 0xf8dd782b
   344c8:	movwls	fp, #20
   344cc:	blmi	fe585d94 <__read_chk@plt+0xfe57e868>
   344d0:	rscscc	pc, pc, #79	; 0x4f
   344d4:	ldfnes	f2, [r4, #-4]!
   344d8:			; <UNDEFINED> instruction: 0xf7d2447b
   344dc:	smlsld	lr, r1, r4, pc	; <UNPREDICTABLE>
   344e0:	strbmi	r2, [r7], -r1, lsl #12
   344e4:	eorscc	pc, ip, sp, lsl #17
   344e8:			; <UNDEFINED> instruction: 0xf00346b0
   344ec:	movwls	r0, #8991	; 0x231f
   344f0:	blls	2ae188 <__read_chk@plt+0x2a6c5c>
   344f4:	stfcsd	f3, [r0], {123}	; 0x7b
   344f8:	strcs	sp, [r0], -r6, asr #2
   344fc:	ssatmi	r4, #17, r9, asr #9
   34500:			; <UNDEFINED> instruction: 0x4647e71c
   34504:	eorscc	pc, ip, sp, lsl #17
   34508:			; <UNDEFINED> instruction: 0xf0032601
   3450c:			; <UNDEFINED> instruction: 0xf04f030f
   34510:	movwls	r0, #10242	; 0x2802
   34514:	bls	ee164 <__read_chk@plt+0xe6c38>
   34518:	orreq	pc, r0, #-2147483608	; 0x80000028
   3451c:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
   34520:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   34524:	stccs	6, cr4, [r0], {94}	; 0x5e
   34528:	adchi	pc, pc, r0
   3452c:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   34530:	blcs	b2548 <__read_chk@plt+0xab01c>
   34534:	str	r4, [r1, -r7, asr #12]
   34538:			; <UNDEFINED> instruction: 0xf88d4647
   3453c:			; <UNDEFINED> instruction: 0x2601303c
   34540:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   34544:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   34548:	ldrbt	r9, [r7], r2, lsl #6
   3454c:	bge	4055ec <__read_chk@plt+0x3fe0c0>
   34550:			; <UNDEFINED> instruction: 0xf8121e63
   34554:			; <UNDEFINED> instruction: 0xf8031b01
   34558:	addsmi	r1, lr, #1, 30
   3455c:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   34560:			; <UNDEFINED> instruction: 0x4647e71f
   34564:	eorscc	pc, ip, sp, lsl #17
   34568:			; <UNDEFINED> instruction: 0xf0032601
   3456c:			; <UNDEFINED> instruction: 0xf04f0303
   34570:	movwls	r0, #10244	; 0x2804
   34574:	b	142e104 <__read_chk@plt+0x1426bd8>
   34578:			; <UNDEFINED> instruction: 0x2c000b8b
   3457c:	strcs	sp, [r0, -pc, ror #2]
   34580:			; <UNDEFINED> instruction: 0x463e44d9
   34584:			; <UNDEFINED> instruction: 0xe6d946b8
   34588:	bge	405628 <__read_chk@plt+0x3fe0fc>
   3458c:			; <UNDEFINED> instruction: 0xf8121e63
   34590:			; <UNDEFINED> instruction: 0xf8031b01
   34594:	adcsmi	r1, r3, #1, 30
   34598:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
   3459c:	strbmi	lr, [r7], -sp, lsr #15
   345a0:	eorscc	pc, ip, sp, lsl #17
   345a4:			; <UNDEFINED> instruction: 0xf0032601
   345a8:			; <UNDEFINED> instruction: 0xf04f0301
   345ac:	movwls	r0, #10245	; 0x2805
   345b0:	strtmi	lr, [r6], -r4, asr #13
   345b4:	strcs	lr, [r0, -r9, lsl #15]
   345b8:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
   345bc:			; <UNDEFINED> instruction: 0xe6bd463c
   345c0:	movwls	r1, #3168	; 0xc60
   345c4:	rscscc	pc, pc, #79	; 0x4f
   345c8:	tstcs	r1, r7, asr fp
   345cc:			; <UNDEFINED> instruction: 0xf1091cc4
   345d0:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
   345d4:			; <UNDEFINED> instruction: 0xf7d22700
   345d8:	ssat	lr, #16, r6, asr #29
   345dc:			; <UNDEFINED> instruction: 0x26004f53
   345e0:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
   345e4:	eorvc	r4, r6, pc, ror r4
   345e8:			; <UNDEFINED> instruction: 0x463944f8
   345ec:	ldrdeq	pc, [r0], -r8
   345f0:	stcl	7, cr15, [sl, #-840]!	; 0xfffffcb8
   345f4:	strmi	r1, [r5], -r3, asr #24
   345f8:	blls	128798 <__read_chk@plt+0x12126c>
   345fc:	strls	r1, [sp], #-2788	; 0xfffff51c
   34600:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
   34604:	andls	r0, lr, r8, lsl r1
   34608:	svcne	0x0010ebb3
   3460c:			; <UNDEFINED> instruction: 0xf7d1d171
   34610:	bge	3efc70 <__read_chk@plt+0x3e8744>
   34614:	andls	sl, r0, #12, 22	; 0x3000
   34618:	bge	39ea4c <__read_chk@plt+0x397520>
   3461c:	strtmi	r4, [r8], -r4, lsl #12
   34620:			; <UNDEFINED> instruction: 0xf7d2940c
   34624:	andcc	lr, r1, lr, ror #27
   34628:	blmi	10e8af8 <__read_chk@plt+0x10e15cc>
   3462c:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   34630:	eorsle	r2, r4, r0, lsl #16
   34634:	andcs	r4, r1, #64, 22	; 0x10000
   34638:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
   3463c:			; <UNDEFINED> instruction: 0xf7d2615a
   34640:			; <UNDEFINED> instruction: 0x4620ed34
   34644:	ldc	7, cr15, [r0, #-840]!	; 0xfffffcb8
   34648:	ldmib	sp, {r2, r9, fp, ip, pc}^
   3464c:	movwcs	r1, #6
   34650:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
   34654:	strtmi	r9, [r8], -r3
   34658:	bl	ffd725a8 <__read_chk@plt+0xffd6b07c>
   3465c:	strls	lr, [r5, #-1616]	; 0xfffff9b0
   34660:	streq	lr, [fp, -r4, lsl #22]
   34664:	bpl	46fecc <__read_chk@plt+0x4689a0>
   34668:	ldrtmi	sl, [r8], pc, lsl #28
   3466c:	blvc	b26cc <__read_chk@plt+0xab1a0>
   34670:	strtmi	r4, [fp], -r0, lsr #12
   34674:			; <UNDEFINED> instruction: 0xf04f3404
   34678:	strdcs	r3, [r1, -pc]
   3467c:			; <UNDEFINED> instruction: 0xf7d29700
   34680:	strbmi	lr, [r4, #-3714]	; 0xfffff17e
   34684:	stflsd	f5, [r5, #-968]	; 0xfffffc38
   34688:			; <UNDEFINED> instruction: 0x4627e779
   3468c:	ldrb	r4, [r5], -r0, lsr #13
   34690:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
   34694:	andsvc	r9, lr, r3, lsl #8
   34698:	stc	7, cr15, [r6, #-840]	; 0xfffffcb8
   3469c:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   346a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   346a4:	b	a725f4 <__read_chk@plt+0xa6b0c8>
   346a8:			; <UNDEFINED> instruction: 0xf7d24606
   346ac:			; <UNDEFINED> instruction: 0xf8d8edb0
   346b0:	andls	r2, r2, #0
   346b4:			; <UNDEFINED> instruction: 0xf7d16800
   346b8:	bls	eff38 <__read_chk@plt+0xe8a0c>
   346bc:			; <UNDEFINED> instruction: 0x46034639
   346c0:			; <UNDEFINED> instruction: 0xf0024630
   346c4:			; <UNDEFINED> instruction: 0xe7b5fd71
   346c8:	andcs	r4, r1, #59768832	; 0x3900000
   346cc:	ldrdeq	pc, [r0], -r8
   346d0:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
   346d4:			; <UNDEFINED> instruction: 0xf7d29803
   346d8:	blmi	6afa80 <__read_chk@plt+0x6a8554>
   346dc:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   346e0:	ldrdne	lr, [r6], -sp
   346e4:			; <UNDEFINED> instruction: 0xf7ff691b
   346e8:	mulls	r3, r1, sp
   346ec:			; <UNDEFINED> instruction: 0xf7d2e608
   346f0:	bmi	56ecc0 <__read_chk@plt+0x567794>
   346f4:	orrcs	pc, r3, r0, asr #4
   346f8:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
   346fc:			; <UNDEFINED> instruction: 0xf0024478
   34700:	svclt	0x0000ff03
   34704:	andeq	r3, r3, r0, ror #31
   34708:	andeq	r2, r3, r4, lsl r6
   3470c:	andeq	r0, r0, r0, asr r7
   34710:	andeq	sp, r1, r4, lsr #26
   34714:	andeq	r2, r3, r8, lsr r5
   34718:	andeq	sp, r1, sl, lsr ip
   3471c:	andeq	sp, r1, r0, lsl #23
   34720:	andeq	sp, r1, ip, asr #21
   34724:	muleq	r1, r4, sl
   34728:	andeq	sp, r1, r2, lsr #19
   3472c:	andeq	sp, r1, ip, ror #16
   34730:	andeq	r3, r3, r4, lsr #5
   34734:	ldrdeq	r3, [r3], -r0
   34738:	andeq	r3, r3, r2, asr #23
   3473c:	strdeq	sp, [r1], -r2
   34740:	andeq	r3, r3, lr, lsl fp
   34744:	strdeq	sp, [r1], -sl
   34748:	andeq	sp, r1, r0, lsl #17
   3474c:			; <UNDEFINED> instruction: 0x4604b570
   34750:	subsle	r2, r4, r0, lsl #16
   34754:			; <UNDEFINED> instruction: 0xf7d24620
   34758:	stmdacs	r3, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   3475c:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
   34760:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
   34764:	andcs	r4, r0, #1081344	; 0x108000
   34768:	ldrmi	r4, [r0], -r2, asr #22
   3476c:	cfstrdmi	mvd4, [r2], {121}	; 0x79
   34770:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   34774:	stmib	r3, {r2, r3, sp, lr}^
   34778:	lfmlt	f2, 2, [r0, #-12]!
   3477c:	andcs	r4, r3, #1032192	; 0xfc000
   34780:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   34784:			; <UNDEFINED> instruction: 0xf888f7ff
   34788:	mvnle	r2, r0, lsl #16
   3478c:	blcs	1812b20 <__read_chk@plt+0x180b5f4>
   34790:	blcs	ba43f8 <__read_chk@plt+0xb9cecc>
   34794:	stclne	15, cr11, [r5], #72	; 0x48
   34798:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
   3479c:	rscle	r2, r1, r0, lsl #22
   347a0:			; <UNDEFINED> instruction: 0x46284937
   347a4:			; <UNDEFINED> instruction: 0xf7ff4479
   347a8:	stmdacs	r0, {r0, r2, r4, fp, ip, sp, lr, pc}
   347ac:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
   347b0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   347b4:			; <UNDEFINED> instruction: 0xf80ef7ff
   347b8:	sbcsle	r2, r3, r0, lsl #16
   347bc:			; <UNDEFINED> instruction: 0x46284932
   347c0:			; <UNDEFINED> instruction: 0xf7ff4479
   347c4:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
   347c8:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
   347cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   347d0:			; <UNDEFINED> instruction: 0xf800f7ff
   347d4:	sbcle	r2, r5, r0, lsl #16
   347d8:	strtmi	r4, [r8], -sp, lsr #18
   347dc:			; <UNDEFINED> instruction: 0xf7fe4479
   347e0:	stmiblt	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   347e4:	strcs	r4, [r0], #-2603	; 0xfffff5d5
   347e8:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
   347ec:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
   347f0:			; <UNDEFINED> instruction: 0x4620447b
   347f4:	andsvs	r4, r1, r9, ror r4
   347f8:	strpl	lr, [r3], #-2499	; 0xfffff63d
   347fc:	andcs	fp, lr, r0, ror sp
   34800:	stcl	7, cr15, [r2, #836]!	; 0x344
   34804:	str	r4, [r5, r4, lsl #12]!
   34808:	strtmi	r4, [r8], -r5, lsr #28
   3480c:			; <UNDEFINED> instruction: 0x4631447e
   34810:			; <UNDEFINED> instruction: 0xffe0f7fe
   34814:	rscle	r2, r5, r0, lsl #16
   34818:			; <UNDEFINED> instruction: 0x46204631
   3481c:	mrrc	7, 13, pc, r4, cr2	; <UNPREDICTABLE>
   34820:	strmi	r1, [r5], -r2, asr #24
   34824:			; <UNDEFINED> instruction: 0xf7d2d015
   34828:	strtmi	lr, [r1], -lr, lsl #22
   3482c:			; <UNDEFINED> instruction: 0xf7d24630
   34830:	mcrrne	12, 4, lr, r3, cr12
   34834:	andsle	r4, r3, r5, lsl #12
   34838:	bl	172788 <__read_chk@plt+0x16b25c>
   3483c:	blmi	6c70a8 <__read_chk@plt+0x6bfb7c>
   34840:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
   34844:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   34848:	andsvs	r4, r4, r8, lsl #12
   3484c:	strne	lr, [r3, #-2499]	; 0xfffff63d
   34850:			; <UNDEFINED> instruction: 0x4620bd70
   34854:	andcs	r4, r0, #51380224	; 0x3100000
   34858:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   3485c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   34860:			; <UNDEFINED> instruction: 0x46214630
   34864:			; <UNDEFINED> instruction: 0xf7ff2200
   34868:			; <UNDEFINED> instruction: 0x4628fc71
   3486c:	svclt	0x0000bd70
   34870:	andeq	r3, r3, r0, lsr #2
   34874:	andeq	r3, r3, ip, lsl #21
   34878:	andeq	sp, r1, r2, asr r8
   3487c:	andeq	sp, r1, lr, lsr r8
   34880:	andeq	sp, r1, r4, lsr #16
   34884:	andeq	sp, r1, lr, lsl r8
   34888:	andeq	sp, r1, r4, lsl r8
   3488c:	andeq	sp, r1, lr, lsl #16
   34890:	andeq	sp, r1, r0, lsl r8
   34894:	andeq	r3, r3, r0, lsr #1
   34898:	andeq	r3, r3, ip, lsl #20
   3489c:	andeq	sp, r1, ip, asr r6
   348a0:	andeq	sp, r1, r4, asr #12
   348a4:	andeq	r3, r3, sl, asr #32
   348a8:			; <UNDEFINED> instruction: 0x000339b6
   348ac:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   348b0:			; <UNDEFINED> instruction: 0x47706818
   348b4:	ldrdeq	r2, [r3], -lr
   348b8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   348bc:			; <UNDEFINED> instruction: 0x477068d8
   348c0:	andeq	r3, r3, r2, asr #18
   348c4:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   348c8:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
   348cc:	push	{r0, r3, r4, r5, r6, sl, lr}
   348d0:	strdlt	r4, [sl], r0
   348d4:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
   348d8:	andls	r6, r9, #1179648	; 0x120000
   348dc:	andeq	pc, r0, #79	; 0x4f
   348e0:	cmnle	r1, r0, lsl #28
   348e4:	ldmdbvs	r8, {r2, r9, sl, lr}
   348e8:	teqle	r7, r0, lsl #16
   348ec:	blcs	52980 <__read_chk@plt+0x4b454>
   348f0:	addshi	pc, sp, r0
   348f4:	ldreq	r4, [r9], -r2, lsr #12
   348f8:	svccc	0x0001f812
   348fc:	andcc	fp, r1, r4, asr pc
   34900:	blcs	40910 <__read_chk@plt+0x393e4>
   34904:	strdcc	sp, [r1], -r7
   34908:	ldc	7, cr15, [r8], {209}	; 0xd1
   3490c:	strmi	r7, [r5], -r3, lsr #16
   34910:			; <UNDEFINED> instruction: 0xb1ab4602
   34914:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
   34918:			; <UNDEFINED> instruction: 0xf802bfa8
   3491c:	ble	303528 <__read_chk@plt+0x2fbffc>
   34920:	ldmibeq	fp, {r4, r9, sl, lr}
   34924:	teqeq	pc, r1	; <UNPREDICTABLE>
   34928:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
   3492c:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
   34930:	blcc	f2938 <__read_chk@plt+0xeb40c>
   34934:			; <UNDEFINED> instruction: 0x46027051
   34938:	svccc	0x0001f814
   3493c:	mvnle	r2, r0, lsl #22
   34940:	andsvc	r2, r3, r0, lsl #6
   34944:	blmi	100724c <__read_chk@plt+0xfffd20>
   34948:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3494c:	blls	28e9bc <__read_chk@plt+0x287490>
   34950:	cmnle	r1, sl, asr r0
   34954:	andlt	r4, sl, r8, lsr #12
   34958:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3495c:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   34960:	ldrbtmi	r4, [r8], #3387	; 0xd3b
   34964:			; <UNDEFINED> instruction: 0xf8d8447d
   34968:	strtmi	r1, [r8], -r0
   3496c:	bl	feb728bc <__read_chk@plt+0xfeb6b390>
   34970:	strmi	r1, [r7], -r2, asr #24
   34974:	stmdavc	r3!, {r4, r6, ip, lr, pc}
   34978:	blcs	46208 <__read_chk@plt+0x3ecdc>
   3497c:			; <UNDEFINED> instruction: 0x061bd059
   34980:	svccc	0x0001f812
   34984:			; <UNDEFINED> instruction: 0x3601bf54
   34988:	blcs	421a8 <__read_chk@plt+0x3ac7c>
   3498c:	ldfnep	f5, [r0], #-988	; 0xfffffc24
   34990:	bl	ff5728dc <__read_chk@plt+0xff56b3b0>
   34994:	strmi	r9, [r5], -r5, lsl #8
   34998:			; <UNDEFINED> instruction: 0xf7d24620
   3499c:	bge	26f48c <__read_chk@plt+0x267f60>
   349a0:	andls	sl, r0, #6144	; 0x1800
   349a4:	bge	21edc0 <__read_chk@plt+0x217894>
   349a8:	strmi	r9, [r4], r6, lsl #10
   349ac:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
   349b0:			; <UNDEFINED> instruction: 0xf7d2c607
   349b4:	andcc	lr, r1, r6, lsr #24
   349b8:	blls	1e89e8 <__read_chk@plt+0x1e14bc>
   349bc:	andsvc	r2, sl, r0, lsl #4
   349c0:			; <UNDEFINED> instruction: 0xf7d24638
   349c4:	ldr	lr, [sp, r0, asr #20]!
   349c8:	ldc	7, cr15, [sl], {210}	; 0xd2
   349cc:	ldr	r4, [r9, r5, lsl #12]!
   349d0:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   349d4:			; <UNDEFINED> instruction: 0xb1406998
   349d8:			; <UNDEFINED> instruction: 0x46214b1f
   349dc:	andcs	r4, r1, #40, 12	; 0x2800000
   349e0:	orrsvs	r4, sl, fp, ror r4
   349e4:	mrc	7, 7, APSR_nzcv, cr0, cr1, {6}
   349e8:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   349ec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   349f0:	stm	r2, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   349f4:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
   349f8:	tstls	r3, r9, lsl r8
   349fc:			; <UNDEFINED> instruction: 0xf7d24606
   34a00:	stmdavs	r0, {r1, r2, sl, fp, sp, lr, pc}
   34a04:	ldcl	7, cr15, [r6], #-836	; 0xfffffcbc
   34a08:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
   34a0c:			; <UNDEFINED> instruction: 0x4603447a
   34a10:			; <UNDEFINED> instruction: 0xf0024630
   34a14:	ldrb	pc, [pc, r9, asr #23]	; <UNPREDICTABLE>
   34a18:			; <UNDEFINED> instruction: 0xf8d84628
   34a1c:	andcs	r1, r1, #0
   34a20:	blx	fe572a26 <__read_chk@plt+0xfe56b4fa>
   34a24:			; <UNDEFINED> instruction: 0xf7ff4620
   34a28:	strmi	pc, [r5], -sp, asr #30
   34a2c:	andcs	lr, r1, sl, lsl #15
   34a30:	ldrmi	lr, [lr], -sl, ror #14
   34a34:	str	r2, [fp, r1]!
   34a38:	svc	0x00ccf7d1
   34a3c:	andeq	r3, r3, r2, lsr r9
   34a40:	andeq	r1, r3, r4, ror pc
   34a44:	andeq	r0, r0, r0, asr r7
   34a48:	strdeq	r1, [r3], -r8
   34a4c:	andeq	r2, r3, sl, lsr #30
   34a50:	andeq	sp, r1, ip, ror #9
   34a54:	andeq	r3, r3, sl, lsr #16
   34a58:	andeq	r3, r3, ip, lsl r8
   34a5c:	andeq	sp, r1, r6, lsr #11
   34a60:	muleq	r3, r6, lr
   34a64:	andeq	sp, r1, r4, asr #8
   34a68:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   34a6c:			; <UNDEFINED> instruction: 0xf7ff691b
   34a70:	svclt	0x0000bbcd
   34a74:	muleq	r3, r2, r7
   34a78:	bllt	9729c8 <__read_chk@plt+0x96b49c>
   34a7c:	bllt	feff29cc <__read_chk@plt+0xfefeb4a0>
   34a80:	ldmiblt	lr, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34a84:			; <UNDEFINED> instruction: 0x4604b570
   34a88:			; <UNDEFINED> instruction: 0xf4106880
   34a8c:	tstle	r1, r0, lsl #6
   34a90:	vst2.8	{d22-d23}, [r0 :128], r2
   34a94:	mvnvs	r4, r0
   34a98:	stmib	r4, {r5, r7, sp, lr}^
   34a9c:	rscvs	r3, r3, r8, lsl #6
   34aa0:	stmib	r4, {r1, r4, fp, sp, lr}^
   34aa4:	bcs	416d4 <__read_chk@plt+0x3a1a8>
   34aa8:	movwcc	lr, #51652	; 0xc9c4
   34aac:	movwcs	sp, #2939	; 0xb7b
   34ab0:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
   34ab4:	blcs	4ee48 <__read_chk@plt+0x4791c>
   34ab8:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
   34abc:	mvnlt	r4, lr, lsl #12
   34ac0:			; <UNDEFINED> instruction: 0x46151d99
   34ac4:	andeq	pc, r5, #79	; 0x4f
   34ac8:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
   34acc:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
   34ad0:	ldclne	0, cr13, [r8], {82}	; 0x52
   34ad4:			; <UNDEFINED> instruction: 0xf113d06e
   34ad8:	rsbsle	r0, fp, ip, lsl #30
   34adc:			; <UNDEFINED> instruction: 0xf0001dd9
   34ae0:			; <UNDEFINED> instruction: 0xf1138089
   34ae4:			; <UNDEFINED> instruction: 0xf0000f0a
   34ae8:	movwcc	r8, #45205	; 0xb095
   34aec:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
   34af0:	ldrbtmi	r2, [r9], #-0
   34af4:	stmda	r0, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34af8:	eor	r4, r7, r3, lsl #12
   34afc:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
   34b00:	ldclne	0, cr13, [lr], {85}	; 0x55
   34b04:	andeq	pc, r5, #79	; 0x4f
   34b08:			; <UNDEFINED> instruction: 0xf113d05b
   34b0c:	rsble	r0, r8, ip, lsl #30
   34b10:			; <UNDEFINED> instruction: 0xd0761d98
   34b14:			; <UNDEFINED> instruction: 0xf0001dd9
   34b18:			; <UNDEFINED> instruction: 0xf1138084
   34b1c:	eorsle	r0, r9, r8, lsl #30
   34b20:	svceq	0x0009f113
   34b24:	addshi	pc, r1, r0
   34b28:			; <UNDEFINED> instruction: 0xf000330b
   34b2c:	stmdbmi	ip, {r0, r1, r7, pc}^
   34b30:	ldrbtmi	r2, [r9], #-0
   34b34:	svc	0x00e0f7d1
   34b38:			; <UNDEFINED> instruction: 0xf0024629
   34b3c:	and	pc, fp, r7, ror #22
   34b40:	andcs	r4, r0, r8, asr #18
   34b44:			; <UNDEFINED> instruction: 0xf7d14479
   34b48:			; <UNDEFINED> instruction: 0x4603efd8
   34b4c:	ldrtmi	r4, [r1], -r6, asr #16
   34b50:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
   34b54:	blx	16f0b66 <__read_chk@plt+0x16e963a>
   34b58:	blcs	8eeec <__read_chk@plt+0x879c0>
   34b5c:	movwcs	fp, #3844	; 0xf04
   34b60:	adcle	r6, r4, r3, ror #1
   34b64:			; <UNDEFINED> instruction: 0xf7d12002
   34b68:	stmdbmi	r0, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
   34b6c:	ldrbtmi	r2, [r9], #-0
   34b70:	svc	0x00c2f7d1
   34b74:	strb	r4, [r9, r3, lsl #12]!
   34b78:	andcs	r4, r0, sp, lsr r9
   34b7c:			; <UNDEFINED> instruction: 0xf7d14479
   34b80:			; <UNDEFINED> instruction: 0x4603efbc
   34b84:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   34b88:	ldrbtmi	r2, [r9], #-0
   34b8c:	svc	0x00b4f7d1
   34b90:	ldrb	r4, [fp, r3, lsl #12]
   34b94:	andcs	r4, r0, r8, lsr r9
   34b98:			; <UNDEFINED> instruction: 0xf7d14479
   34b9c:	strtmi	lr, [r9], -lr, lsr #31
   34ba0:	blx	d70bb2 <__read_chk@plt+0xd69686>
   34ba4:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   34ba8:			; <UNDEFINED> instruction: 0xf0024478
   34bac:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
   34bb0:			; <UNDEFINED> instruction: 0xe7a6447d
   34bb4:	andcs	r4, r0, r3, lsr r9
   34bb8:			; <UNDEFINED> instruction: 0xf7d14479
   34bbc:			; <UNDEFINED> instruction: 0x4603ef9e
   34bc0:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   34bc4:	ldrbtmi	r2, [r9], #-0
   34bc8:	svc	0x0096f7d1
   34bcc:			; <UNDEFINED> instruction: 0xf0024629
   34bd0:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
   34bd4:	andcs	r4, r0, sp, lsr #18
   34bd8:			; <UNDEFINED> instruction: 0xf7d14479
   34bdc:	strmi	lr, [r3], -lr, lsl #31
   34be0:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   34be4:	ldrbtmi	r2, [r9], #-0
   34be8:	svc	0x0086f7d1
   34bec:			; <UNDEFINED> instruction: 0xf0024629
   34bf0:	ldr	pc, [r1, sp, lsl #22]!
   34bf4:	andcs	r4, r0, r7, lsr #18
   34bf8:			; <UNDEFINED> instruction: 0xf7d14479
   34bfc:			; <UNDEFINED> instruction: 0x4603ef7e
   34c00:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   34c04:	ldrbtmi	r2, [r9], #-0
   34c08:	svc	0x0076f7d1
   34c0c:			; <UNDEFINED> instruction: 0xf0024629
   34c10:			; <UNDEFINED> instruction: 0xe7a1fafd
   34c14:	andcs	r4, r0, r1, lsr #18
   34c18:			; <UNDEFINED> instruction: 0xf7d14479
   34c1c:	strmi	lr, [r3], -lr, ror #30
   34c20:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   34c24:	ldrbtmi	r2, [r9], #-0
   34c28:	svc	0x0066f7d1
   34c2c:			; <UNDEFINED> instruction: 0xf0024629
   34c30:	ldr	pc, [r1, sp, ror #21]
   34c34:	andcs	r4, r0, fp, lsl r9
   34c38:			; <UNDEFINED> instruction: 0xf7d14479
   34c3c:			; <UNDEFINED> instruction: 0x4601ef5e
   34c40:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   34c44:	blx	ff8f0c54 <__read_chk@plt+0xff8e9728>
   34c48:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   34c4c:	ldrbtmi	r2, [r9], #-0
   34c50:	svc	0x0052f7d1
   34c54:			; <UNDEFINED> instruction: 0xf0024629
   34c58:			; <UNDEFINED> instruction: 0xe77dfad9
   34c5c:	andeq	sp, r1, lr, ror #11
   34c60:	andeq	sp, r1, r2, lsr #13
   34c64:	andeq	sp, r1, r0, lsl r5
   34c68:	muleq	r1, lr, r5
   34c6c:	strdeq	sp, [r1], -lr
   34c70:	strdeq	sp, [r1], -ip
   34c74:	andeq	r8, r1, sl, lsl #27
   34c78:	strdeq	sp, [r1], -ip
   34c7c:	andeq	sp, r1, ip, lsl #9
   34c80:	andeq	sp, r1, ip, ror r4
   34c84:	ldrdeq	sp, [r1], -r4
   34c88:	andeq	sp, r1, r6, lsr r5
   34c8c:	andeq	sp, r1, r8, asr #9
   34c90:	andeq	sp, r1, lr, lsr r5
   34c94:			; <UNDEFINED> instruction: 0x0001d4bc
   34c98:	andeq	sp, r1, r6, asr #10
   34c9c:	andeq	sp, r1, ip, lsr #9
   34ca0:	andeq	sp, r1, r2, asr r5
   34ca4:	ldrdeq	r1, [r1], -r0
   34ca8:	andeq	r5, r1, r2, asr #4
   34cac:	andeq	sp, r1, r6, ror #10
   34cb0:	svceq	0x0010f011
   34cb4:	tsteq	r7, r1	; <UNPREDICTABLE>
   34cb8:	mvnsmi	lr, sp, lsr #18
   34cbc:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
   34cc0:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
   34cc4:	ldrmi	r4, [r4], -r6, lsl #12
   34cc8:	andle	r6, r8, r1, asr #2
   34ccc:	andsle	r2, fp, r4, lsl #18
   34cd0:	svclt	0x001c2901
   34cd4:	andcs	r6, r1, r2, lsl #3
   34cd8:	pop	{r0, ip, lr, pc}
   34cdc:			; <UNDEFINED> instruction: 0xf7d281f0
   34ce0:			; <UNDEFINED> instruction: 0x2100ea96
   34ce4:			; <UNDEFINED> instruction: 0x4605463a
   34ce8:	eorvs	r4, r9, r0, lsr #12
   34cec:	ldmib	ip, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34cf0:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
   34cf4:	movwcc	r3, #15105	; 0x3b01
   34cf8:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
   34cfc:	eorle	r2, r9, r2, lsr #22
   34d00:			; <UNDEFINED> instruction: 0x200061b0
   34d04:	ldrhhi	lr, [r0, #141]!	; 0x8d
   34d08:			; <UNDEFINED> instruction: 0x06297815
   34d0c:			; <UNDEFINED> instruction: 0xf7d1d40b
   34d10:	stmdavs	r1, {r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   34d14:			; <UNDEFINED> instruction: 0xf814e003
   34d18:	strteq	r5, [sl], -r1, lsl #30
   34d1c:			; <UNDEFINED> instruction: 0xf831d403
   34d20:	ldreq	r3, [fp], #21
   34d24:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
   34d28:			; <UNDEFINED> instruction: 0xf7d2d01a
   34d2c:	strcs	lr, [r0, #-2672]	; 0xfffff590
   34d30:			; <UNDEFINED> instruction: 0x4629463a
   34d34:	strtmi	r4, [r0], -r0, lsl #13
   34d38:	andpl	pc, r0, r8, asr #17
   34d3c:	bl	ff6f2c88 <__read_chk@plt+0xff6eb75c>
   34d40:			; <UNDEFINED> instruction: 0x300161b0
   34d44:	strtmi	sp, [r8], -r2
   34d48:	ldrhhi	lr, [r0, #141]!	; 0x8d
   34d4c:	ldrdcc	pc, [r0], -r8
   34d50:	mvnsle	r2, r2, lsr #22
   34d54:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
   34d58:	rscscc	pc, pc, pc, asr #32
   34d5c:			; <UNDEFINED> instruction: 0xe7bc6133
   34d60:			; <UNDEFINED> instruction: 0xf06f2200
   34d64:			; <UNDEFINED> instruction: 0xf04f030b
   34d68:	ldrshvs	r3, [r2, pc]!
   34d6c:	pop	{r0, r1, r4, r5, r8, sp, lr}
   34d70:	svclt	0x000081f0
   34d74:	bmi	9a1db4 <__read_chk@plt+0x99a888>
   34d78:	ldrbmi	lr, [r0, sp, lsr #18]!
   34d7c:	blmi	960f90 <__read_chk@plt+0x959a64>
   34d80:	cfstrsls	mvf4, [fp], {122}	; 0x7a
   34d84:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
   34d88:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   34d8c:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
   34d90:			; <UNDEFINED> instruction: 0xf04f9301
   34d94:	tstlt	ip, #0, 6
   34d98:	svcmi	0x001fab0c
   34d9c:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   34da0:	ldrbtmi	r4, [pc], #-1664	; 34da8 <__read_chk@plt+0x2d87c>
   34da4:	ldrmi	r2, [sp], -r0, lsl #12
   34da8:	and	r9, fp, r0, lsl #6
   34dac:	strbmi	r4, [r8], -r1, lsr #12
   34db0:			; <UNDEFINED> instruction: 0x46204798
   34db4:			; <UNDEFINED> instruction: 0xf7d23504
   34db8:	strls	lr, [r0, #-2220]	; 0xfffff754
   34dbc:	stcmi	8, cr15, [r4], {85}	; 0x55
   34dc0:	cmnlt	ip, r6, lsl #8
   34dc4:	blcs	4eeb8 <__read_chk@plt+0x4798c>
   34dc8:			; <UNDEFINED> instruction: 0xf1b8d1f0
   34dcc:	andsle	r0, r5, r0, lsl #30
   34dd0:			; <UNDEFINED> instruction: 0xf85a4b12
   34dd4:	ldmdavs	r9, {r0, r1, ip, sp}
   34dd8:			; <UNDEFINED> instruction: 0xf7d24620
   34ddc:			; <UNDEFINED> instruction: 0xe7e8eb18
   34de0:	blmi	307624 <__read_chk@plt+0x3000f8>
   34de4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34de8:	blls	8ee58 <__read_chk@plt+0x8792c>
   34dec:	qaddle	r4, sl, sl
   34df0:	andlt	r4, r3, r0, lsr r6
   34df4:			; <UNDEFINED> instruction: 0x47f0e8bd
   34df8:	ldrbmi	fp, [r0, -r3]!
   34dfc:			; <UNDEFINED> instruction: 0xf85a4b09
   34e00:	ldmdavs	r9, {r0, r1, ip, sp}
   34e04:			; <UNDEFINED> instruction: 0xf7d1e7e8
   34e08:	svclt	0x0000ede6
   34e0c:	andeq	r1, r3, r0, asr #21
   34e10:	andeq	r0, r0, r0, asr r7
   34e14:			; <UNDEFINED> instruction: 0x00031ab6
   34e18:	andeq	r3, r3, r6, ror r4
   34e1c:	andeq	r0, r0, r4, ror r7
   34e20:	andeq	r1, r3, ip, asr sl
   34e24:	muleq	r0, r4, r7
   34e28:	bmi	2c7a54 <__read_chk@plt+0x2c0528>
   34e2c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   34e30:	tstlt	r3, fp, lsl r8
   34e34:	tstcs	r0, r1
   34e38:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
   34e3c:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
   34e40:			; <UNDEFINED> instruction: 0xf7d26818
   34e44:	blmi	1a36e8 <__read_chk@plt+0x19c1bc>
   34e48:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   34e4c:	blt	8f2d9c <__read_chk@plt+0x8eb870>
   34e50:	andeq	r3, r3, ip, ror #7
   34e54:	andeq	r1, r3, r2, lsl sl
   34e58:	muleq	r0, r4, r7
   34e5c:	andeq	r0, r0, r4, ror r7
   34e60:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   34e64:			; <UNDEFINED> instruction: 0x47706018
   34e68:			; <UNDEFINED> instruction: 0x000333b6
   34e6c:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
   34e70:			; <UNDEFINED> instruction: 0x4604447b
   34e74:	tstlt	fp, fp, asr r8
   34e78:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
   34e7c:	andeq	pc, sl, r4, lsr #3
   34e80:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
   34e84:			; <UNDEFINED> instruction: 0xf000e8df
   34e88:			; <UNDEFINED> instruction: 0x1c101928
   34e8c:	eorne	r2, r5, pc, lsl r2
   34e90:	andsne	r1, r0, r0, lsl r0
   34e94:	andsne	r1, r0, r0, lsl r0
   34e98:	andsne	r1, r0, r0, lsl r0
   34e9c:	andsne	r1, r0, r0, lsl r0
   34ea0:	andsne	r1, r0, r0, lsl r0
   34ea4:			; <UNDEFINED> instruction: 0x16161010
   34ea8:	ldclt	0, cr2, [r0, #-0]
   34eac:			; <UNDEFINED> instruction: 0x4010e8bd
   34eb0:	svclt	0x00e2f00e
   34eb4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   34eb8:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
   34ebc:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   34ec0:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   34ec4:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
   34ec8:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   34ecc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   34ed0:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
   34ed4:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
   34ed8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   34edc:	svclt	0x0000bd10
   34ee0:	andeq	r3, r3, r8, lsr #7
   34ee4:	andeq	r9, r1, r6, asr lr
   34ee8:	andeq	sp, r1, r0, lsr r3
   34eec:	andeq	sp, r1, r2, lsr r6
   34ef0:	strdeq	sp, [r1], -r8
   34ef4:	andeq	sp, r1, r6, ror r5
   34ef8:	andeq	sp, r1, ip, lsl r3
   34efc:	andeq	sp, r1, lr, lsl r6
   34f00:	andcs	fp, fp, r0, lsr r5
   34f04:			; <UNDEFINED> instruction: 0xf7ffb083
   34f08:	andcs	pc, r0, #708	; 0x2c4
   34f0c:	ldrmi	r4, [r0], -r1, lsl #12
   34f10:			; <UNDEFINED> instruction: 0xff30f7ff
   34f14:			; <UNDEFINED> instruction: 0xf7ff200c
   34f18:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
   34f1c:	strmi	r4, [r2], -lr, lsr #22
   34f20:	andcs	r4, r0, lr, lsr #18
   34f24:	andls	r4, r0, fp, ror r4
   34f28:			; <UNDEFINED> instruction: 0xf7ff4479
   34f2c:	andcs	pc, sp, r3, lsr #30
   34f30:			; <UNDEFINED> instruction: 0xf7ff4d2b
   34f34:	blmi	b34da8 <__read_chk@plt+0xb2d87c>
   34f38:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
   34f3c:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
   34f40:			; <UNDEFINED> instruction: 0x46024479
   34f44:	andls	r2, r0, r0
   34f48:			; <UNDEFINED> instruction: 0xff14f7ff
   34f4c:	strcc	r4, [r1], #-1568	; 0xfffff9e0
   34f50:			; <UNDEFINED> instruction: 0xff8cf7ff
   34f54:	strtmi	r2, [sl], -r0, lsl #6
   34f58:	ldrmi	r4, [r8], -r1, lsl #12
   34f5c:			; <UNDEFINED> instruction: 0xf7ffb109
   34f60:	ldccs	15, cr15, [lr], {9}
   34f64:	strdcs	sp, [lr], -r2
   34f68:			; <UNDEFINED> instruction: 0xff80f7ff
   34f6c:			; <UNDEFINED> instruction: 0xb1284601
   34f70:	movwcs	r4, #2590	; 0xa1e
   34f74:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
   34f78:	mrc2	7, 7, pc, cr12, cr15, {7}
   34f7c:			; <UNDEFINED> instruction: 0xf7ff200a
   34f80:			; <UNDEFINED> instruction: 0x4601ff75
   34f84:	bmi	6e142c <__read_chk@plt+0x6d9f00>
   34f88:	ldrmi	r2, [r8], -r0, lsl #6
   34f8c:			; <UNDEFINED> instruction: 0xf7ff447a
   34f90:	strdcs	pc, [pc], -r1
   34f94:			; <UNDEFINED> instruction: 0xff6af7ff
   34f98:	tstlt	r8, r1, lsl #12
   34f9c:	ldrmi	r2, [r0], -r0, lsl #4
   34fa0:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   34fa4:			; <UNDEFINED> instruction: 0xf7ff2012
   34fa8:	strmi	pc, [r1], -r1, ror #30
   34fac:	andcs	fp, r0, #24, 2
   34fb0:			; <UNDEFINED> instruction: 0xf7ff4610
   34fb4:			; <UNDEFINED> instruction: 0x4620fedf
   34fb8:			; <UNDEFINED> instruction: 0xf7ff3401
   34fbc:	andcs	pc, r0, #348	; 0x15c
   34fc0:	ldrmi	r4, [r0], -r1, lsl #12
   34fc4:			; <UNDEFINED> instruction: 0xf7ffb109
   34fc8:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
   34fcc:	strdcs	sp, [r0], -r3
   34fd0:	pop	{r0, r1, ip, sp, pc}
   34fd4:			; <UNDEFINED> instruction: 0xe7274030
   34fd8:	andeq	r6, r1, ip, asr #25
   34fdc:	andeq	r9, r1, ip, lsr r4
   34fe0:	andeq	r7, r1, r2, lsr #8
   34fe4:	andeq	r7, r1, r0, lsr #8
   34fe8:	andeq	sp, r1, ip, ror #13
   34fec:	andeq	r7, r1, r6, ror #7
   34ff0:	ldrdeq	r7, [r1], -r0
   34ff4:	svcmi	0x00f0e92d
   34ff8:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   34ffc:			; <UNDEFINED> instruction: 0xf8df8b02
   35000:			; <UNDEFINED> instruction: 0xf8df2420
   35004:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
   35008:	ldrmi	pc, [ip], #-2271	; 0xfffff721
   3500c:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
   35010:	ldmpl	r3, {r0, r1, r8, ip, pc}^
   35014:	movwls	r6, #30747	; 0x781b
   35018:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3501c:			; <UNDEFINED> instruction: 0xff70f7ff
   35020:	strtmi	r2, [r1], -r0, lsl #4
   35024:			; <UNDEFINED> instruction: 0xf7ff4610
   35028:	eorcs	pc, sl, r5, lsr #29
   3502c:			; <UNDEFINED> instruction: 0xff1ef7ff
   35030:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   35034:			; <UNDEFINED> instruction: 0xf0002b31
   35038:	strhtcs	r8, [r9], -r4
   3503c:			; <UNDEFINED> instruction: 0xff16f7ff
   35040:	movwcs	r4, #2810	; 0xafa
   35044:			; <UNDEFINED> instruction: 0x4601447a
   35048:			; <UNDEFINED> instruction: 0xf7ff4618
   3504c:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   35050:	eorsle	r2, r4, r0, lsl #22
   35054:			; <UNDEFINED> instruction: 0xb32a683a
   35058:			; <UNDEFINED> instruction: 0x2600463c
   3505c:			; <UNDEFINED> instruction: 0xf893e018
   35060:			; <UNDEFINED> instruction: 0xf1b88000
   35064:	andsle	r0, r0, r0, asr #30
   35068:	svc	0x0052f7d1
   3506c:	svceq	0x007cf1b8
   35070:			; <UNDEFINED> instruction: 0xf0004605
   35074:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
   35078:	movwcs	fp, #8148	; 0x1fd4
   3507c:	adcsmi	r2, r5, #0, 6
   35080:	movwcs	fp, #4056	; 0xfd8
   35084:	svclt	0x00182b00
   35088:			; <UNDEFINED> instruction: 0xf854462e
   3508c:	cmnlt	r3, #16, 30	; 0x40
   35090:	stmdacs	r0, {r5, r6, fp, sp, lr}
   35094:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   35098:	mvnle	r2, r0, lsl #22
   3509c:	svc	0x0038f7d1
   350a0:	strb	r4, [r8, r5, lsl #12]!
   350a4:	blcs	1053118 <__read_chk@plt+0x104bbec>
   350a8:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   350ac:	ldreq	r9, [fp], r3, lsl #22
   350b0:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
   350b4:	ldrmi	r2, [r0], -r0, lsl #4
   350b8:			; <UNDEFINED> instruction: 0xf7ff4479
   350bc:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
   350c0:	mrc2	7, 6, pc, cr4, cr15, {7}
   350c4:	cmplt	r0, r4, lsl #12
   350c8:	andcs	r4, r0, #3571712	; 0x368000
   350cc:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
   350d0:	mrc2	7, 2, pc, cr0, cr15, {7}
   350d4:	strtmi	r2, [r1], -r0, lsl #4
   350d8:			; <UNDEFINED> instruction: 0xf7ff4610
   350dc:	andcs	pc, r0, fp, asr #28
   350e0:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   350e4:			; <UNDEFINED> instruction: 0xf7d12000
   350e8:	ldmvs	fp!, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
   350ec:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
   350f0:			; <UNDEFINED> instruction: 0xf0402b40
   350f4:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
   350f8:	sbcsle	r2, r7, r0, lsl #22
   350fc:	ldrcc	r4, [r0, -lr, asr #23]
   35100:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   35104:	movwls	r4, #17531	; 0x447b
   35108:	ldrbtmi	r4, [fp], #3021	; 0xbcd
   3510c:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   35110:	ldrbtmi	r4, [sl], #1147	; 0x47b
   35114:	bcc	47093c <__read_chk@plt+0x469410>
   35118:	stcne	8, cr15, [r4], {87}	; 0x57
   3511c:	andcs	r2, r0, r5, lsl #4
   35120:	stcl	7, cr15, [sl], #836	; 0x344
   35124:	cdp2	0, 10, cr15, cr8, cr14, {0}
   35128:	tstlt	r8, r4, lsl #12
   3512c:	blcs	1053140 <__read_chk@plt+0x104bc14>
   35130:	addshi	pc, r4, r0
   35134:	ldcne	8, cr15, [r0], {87}	; 0x57
   35138:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
   3513c:	andsne	pc, r8, sp, lsl #17
   35140:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   35144:	movwcs	r4, #2496	; 0x9c0
   35148:			; <UNDEFINED> instruction: 0x464a4618
   3514c:			; <UNDEFINED> instruction: 0xf88d4479
   35150:			; <UNDEFINED> instruction: 0xf7ff3019
   35154:			; <UNDEFINED> instruction: 0xf857fe0f
   35158:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
   3515c:			; <UNDEFINED> instruction: 0xf0002b00
   35160:			; <UNDEFINED> instruction: 0xf85780a3
   35164:			; <UNDEFINED> instruction: 0xf04f2c10
   35168:	strbmi	r0, [r0], -r0, lsl #16
   3516c:			; <UNDEFINED> instruction: 0xf5b24649
   35170:	bmi	fedd4f78 <__read_chk@plt+0xfedcda4c>
   35174:	andhi	pc, r0, sp, asr #17
   35178:	svclt	0x00b4447a
   3517c:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
   35180:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   35184:	andshi	pc, r9, sp, lsl #17
   35188:	andsgt	pc, r8, sp, lsl #17
   3518c:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
   35190:	tstlt	ip, r5, lsl #8
   35194:	blcs	1f53228 <__read_chk@plt+0x1f4bcfc>
   35198:	adcshi	pc, r3, r0
   3519c:	andcs	r4, r0, #172, 18	; 0x2b0000
   351a0:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
   351a4:			; <UNDEFINED> instruction: 0xf7ff4479
   351a8:	adcsmi	pc, r5, #14656	; 0x3940
   351ac:			; <UNDEFINED> instruction: 0xf8dfda0a
   351b0:	ldrbtmi	r8, [r8], #676	; 0x2a4
   351b4:	strcc	r2, [r1, #-512]	; 0xfffffe00
   351b8:			; <UNDEFINED> instruction: 0x46414610
   351bc:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
   351c0:	ldrhle	r4, [r7, #37]!	; 0x25
   351c4:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
   351c8:	ldrmi	r2, [r0], -r0, lsl #4
   351cc:			; <UNDEFINED> instruction: 0xf7ff4479
   351d0:			; <UNDEFINED> instruction: 0xf857fdd1
   351d4:	blcs	43e1c <__read_chk@plt+0x3c8f0>
   351d8:			; <UNDEFINED> instruction: 0xe767d19e
   351dc:	andcs	r4, r0, #2605056	; 0x27c000
   351e0:			; <UNDEFINED> instruction: 0xf10d4610
   351e4:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
   351e8:			; <UNDEFINED> instruction: 0xf7ff2503
   351ec:			; <UNDEFINED> instruction: 0xf857fdc3
   351f0:	blcs	44228 <__read_chk@plt+0x3ccfc>
   351f4:			; <UNDEFINED> instruction: 0xe7dad1b5
   351f8:	blcs	5328c <__read_chk@plt+0x4bd60>
   351fc:	adcsmi	fp, r5, #24, 30	; 0x60
   35200:	adcshi	pc, sp, r0, lsl #6
   35204:	sbcsle	r2, lr, r0, lsl #22
   35208:			; <UNDEFINED> instruction: 0xf04f2b0a
   3520c:	tstle	r7, r0, lsl #10
   35210:	blcs	533a4 <__read_chk@plt+0x4be78>
   35214:	andcs	sp, r0, #215	; 0xd7
   35218:			; <UNDEFINED> instruction: 0x46104659
   3521c:			; <UNDEFINED> instruction: 0xf7ff4690
   35220:	andcs	pc, r0, #10816	; 0x2a40
   35224:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   35228:			; <UNDEFINED> instruction: 0x46514610
   3522c:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
   35230:	ldrhle	r4, [r6, #80]!	; 0x50
   35234:	strcc	r7, [r1], #-2147	; 0xfffff79d
   35238:	sbcle	r2, r4, r0, lsl #22
   3523c:	rscle	r2, r7, sl, lsl #22
   35240:	stmdbge	r6, {r9, sp}
   35244:			; <UNDEFINED> instruction: 0xf88d4610
   35248:			; <UNDEFINED> instruction: 0xf88d3018
   3524c:			; <UNDEFINED> instruction: 0xf7ff5019
   35250:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   35254:	blcs	42260 <__read_chk@plt+0x3ad34>
   35258:			; <UNDEFINED> instruction: 0xe7b4d1f0
   3525c:	blcs	53370 <__read_chk@plt+0x4be44>
   35260:			; <UNDEFINED> instruction: 0xf8dfd0b7
   35264:	blcs	2d9a5c <__read_chk@plt+0x2d2530>
   35268:	streq	pc, [r1], #-260	; 0xfffffefc
   3526c:	ldrbtmi	sl, [r9], #3334	; 0xd06
   35270:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   35274:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
   35278:	adcle	r2, r4, r0, lsl #22
   3527c:	strbmi	r2, [r9], -r0, lsl #4
   35280:			; <UNDEFINED> instruction: 0xf7ff4610
   35284:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   35288:	blcs	42294 <__read_chk@plt+0x3ad68>
   3528c:	blcs	2e9500 <__read_chk@plt+0x2e1fd4>
   35290:	andcs	sp, r0, #241	; 0xf1
   35294:	ldrmi	r4, [r0], -r9, lsr #12
   35298:	andscc	pc, r8, sp, lsl #17
   3529c:	andshi	pc, r9, sp, lsl #17
   352a0:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   352a4:	strb	r7, [pc, r3, ror #16]!
   352a8:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
   352ac:			; <UNDEFINED> instruction: 0xf0002a7c
   352b0:	strcs	r8, [r3, #-139]	; 0xffffff75
   352b4:			; <UNDEFINED> instruction: 0x260ae77b
   352b8:	movwcs	r4, #2666	; 0xa6a
   352bc:	ldrmi	r4, [r8], -sl, ror #18
   352c0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   352c4:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
   352c8:			; <UNDEFINED> instruction: 0xf7ffe715
   352cc:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   352d0:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
   352d4:	andle	r2, r7, sp, lsr fp
   352d8:			; <UNDEFINED> instruction: 0xf1052b7c
   352dc:			; <UNDEFINED> instruction: 0xf43f0501
   352e0:	blcs	60e10 <__read_chk@plt+0x598e4>
   352e4:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   352e8:			; <UNDEFINED> instruction: 0xf003b120
   352ec:	blcs	fe0361f4 <__read_chk@plt+0xfe02ecc8>
   352f0:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
   352f4:	svccc	0x0001f812
   352f8:	svclt	0x00182b00
   352fc:	mvnsle	r2, ip, ror fp
   35300:			; <UNDEFINED> instruction: 0xf894e6b9
   35304:	stclne	0, cr12, [r3], #-4
   35308:			; <UNDEFINED> instruction: 0xf1bc9305
   3530c:			; <UNDEFINED> instruction: 0xd1200f3d
   35310:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
   35314:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
   35318:	andcs	r2, r0, #0, 10
   3531c:	ldrmi	r4, [r0], -r9, asr #12
   35320:	andsgt	pc, r8, sp, lsl #17
   35324:	andspl	pc, r9, sp, lsl #17
   35328:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   3532c:	andeq	lr, r8, r4, lsl #22
   35330:			; <UNDEFINED> instruction: 0xf8184643
   35334:			; <UNDEFINED> instruction: 0xf1bccb01
   35338:	svclt	0x00180f00
   3533c:	svceq	0x007cf1bc
   35340:	strmi	sp, [r5], -fp, ror #3
   35344:			; <UNDEFINED> instruction: 0xf1bc461c
   35348:			; <UNDEFINED> instruction: 0xf43f0f00
   3534c:	strcc	sl, [r1], #-3879	; 0xfffff0d9
   35350:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
   35354:	strbmi	r4, [r0], -r2, asr #12
   35358:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
   3535c:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   35360:	mulgt	r1, r4, r8
   35364:			; <UNDEFINED> instruction: 0xf1bc9b05
   35368:	andle	r0, r2, ip, ror pc
   3536c:	svceq	0x0000f1bc
   35370:	ldrmi	sp, [ip], -lr, asr #3
   35374:	svceq	0x0000f1bc
   35378:	svcge	0x0010f43f
   3537c:	andcs	lr, r0, #60555264	; 0x39c0000
   35380:	ldrmi	r9, [r0], -r4, lsl #18
   35384:			; <UNDEFINED> instruction: 0xf7ff4615
   35388:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
   3538c:	andcs	r8, r0, #16, 20	; 0x10000
   35390:	ldrmi	r3, [r0], -r1, lsl #10
   35394:			; <UNDEFINED> instruction: 0xf7ff4641
   35398:	adcsmi	pc, r5, #60672	; 0xed00
   3539c:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   353a0:	eorcs	lr, r8, r0, lsr r7
   353a4:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   353a8:	strmi	r2, [r5], -r0, lsl #4
   353ac:	andcs	r4, r1, r1, lsl #12
   353b0:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   353b4:	blcs	53468 <__read_chk@plt+0x4bf3c>
   353b8:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
   353bc:	andcs	r4, r0, #34603008	; 0x2100000
   353c0:			; <UNDEFINED> instruction: 0xf7ff2001
   353c4:			; <UNDEFINED> instruction: 0xe638fcd7
   353c8:	ldrmi	r4, [sl], -r9, lsr #18
   353cc:			; <UNDEFINED> instruction: 0xf1044618
   353d0:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
   353d4:	streq	pc, [r3], #-452	; 0xfffffe3c
   353d8:	stc2l	7, cr15, [ip], {255}	; 0xff
   353dc:	blcs	1f6d414 <__read_chk@plt+0x1f65ee8>
   353e0:	andcs	sp, r0, #24
   353e4:	ldrmi	r4, [r0], -r9, asr #12
   353e8:	andscc	pc, r8, sp, lsl #17
   353ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   353f0:	andscc	pc, r9, sp, lsl #17
   353f4:	ldc2	7, cr15, [lr], #1020	; 0x3fc
   353f8:	streq	lr, [r8, #-2820]	; 0xfffff4fc
   353fc:			; <UNDEFINED> instruction: 0xf8184642
   35400:	blcs	4400c <__read_chk@plt+0x3cae0>
   35404:	ldrmi	sp, [r4], -fp, ror #3
   35408:	stccc	8, cr15, [ip], {87}	; 0x57
   3540c:			; <UNDEFINED> instruction: 0xf47f2b00
   35410:	strb	sl, [sl], r8, lsr #29
   35414:	blcs	46e8c <__read_chk@plt+0x3f960>
   35418:			; <UNDEFINED> instruction: 0x4644d0f5
   3541c:	svclt	0x0000e7f4
   35420:	andeq	r1, r3, sl, lsr r8
   35424:	andeq	r0, r0, r0, asr r7
   35428:	andeq	r7, r1, lr, asr #6
   3542c:	andeq	r7, r1, r8, lsl r3
   35430:	andeq	sp, r1, r8, lsr #9
   35434:	andeq	r7, r1, lr, lsl #5
   35438:	andeq	r7, r1, r8, asr r2
   3543c:	andeq	r7, r1, r2, asr r2
   35440:	andeq	sp, r1, ip, lsl r5
   35444:	andeq	sp, r1, sl, lsl r5
   35448:	andeq	sp, r1, r8, lsl #8
   3544c:	andeq	sp, r1, r4, ror #7
   35450:			; <UNDEFINED> instruction: 0x0001d3b4
   35454:	andeq	sp, r1, sl, ror r4
   35458:	muleq	r1, r0, r1
   3545c:	andeq	sp, r1, r2, ror r3
   35460:	andeq	r7, r1, lr, ror #1
   35464:	muleq	r1, ip, r0
   35468:	andeq	sp, r1, r6, lsl #5
   3546c:	ldrdeq	sp, [r1], -r2
   35470:	andeq	sp, r1, sl, asr r2
   35474:	svcmi	0x00f0e92d
   35478:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
   3547c:	strmi	r8, [r4], -r2, lsl #22
   35480:			; <UNDEFINED> instruction: 0x56c8f8df
   35484:	addslt	r4, sp, sp, ror r4
   35488:	ldreq	pc, [r0, -r5, lsl #2]
   3548c:	bge	4600c4 <__read_chk@plt+0x458b98>
   35490:			; <UNDEFINED> instruction: 0xf1059307
   35494:	andls	r0, r8, #32, 16	; 0x200000
   35498:	logeqs	f7, #5.0
   3549c:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   354a0:	cfmv64hrls	mvdx7, r3
   354a4:	eor	pc, r4, sp, asr #17
   354a8:	andsgt	pc, r0, sp, asr #17
   354ac:	andeq	lr, pc, r6, lsl #17
   354b0:	muleq	pc, r7, r8	; <UNPREDICTABLE>
   354b4:	mcrls	15, 0, sl, cr8, cr8, {0}
   354b8:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
   354bc:	ldm	r8, {r0, r1, r2, r3}
   354c0:	cdpls	0, 0, cr0, cr9, cr15, {0}
   354c4:	andeq	lr, pc, r6, lsl #17
   354c8:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   354cc:	ldrdls	pc, [r0], -ip
   354d0:	andeq	lr, pc, r7, lsl #17
   354d4:	svceq	0x0000f1b9
   354d8:	cmnhi	ip, r0	; <UNPREDICTABLE>
   354dc:	movwls	r2, #21248	; 0x5300
   354e0:			; <UNDEFINED> instruction: 0x4699461d
   354e4:			; <UNDEFINED> instruction: 0xf10c9306
   354e8:	movwls	r0, #14864	; 0x3a10
   354ec:			; <UNDEFINED> instruction: 0x3660f8df
   354f0:			; <UNDEFINED> instruction: 0x8660f8df
   354f4:			; <UNDEFINED> instruction: 0xf8df447b
   354f8:	ldrbtmi	fp, [r8], #1632	; 0x660
   354fc:	bcc	470d24 <__read_chk@plt+0x4697f8>
   35500:			; <UNDEFINED> instruction: 0x3658f8df
   35504:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
   35508:	ands	r9, sp, sl, lsl #6
   3550c:			; <UNDEFINED> instruction: 0x46384659
   35510:	mrc	7, 1, APSR_nzcv, cr6, cr1, {6}
   35514:			; <UNDEFINED> instruction: 0xf0002800
   35518:	mrc	0, 0, r8, cr8, cr7, {4}
   3551c:			; <UNDEFINED> instruction: 0x46381a10
   35520:	mcr	7, 1, pc, cr14, cr1, {6}	; <UNPREDICTABLE>
   35524:			; <UNDEFINED> instruction: 0xf0002800
   35528:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
   3552c:			; <UNDEFINED> instruction: 0xf7d14638
   35530:	blls	1b0dd8 <__read_chk@plt+0x1a98ac>
   35534:	svclt	0x00082800
   35538:	movwls	r2, #21249	; 0x5301
   3553c:	blcs	4736ac <__read_chk@plt+0x46c180>
   35540:	stfeqd	f7, [r1], {5}
   35544:			; <UNDEFINED> instruction: 0x4665b19a
   35548:	stcvc	8, cr15, [ip], {90}	; 0x5a
   3554c:	svccs	0x00004656
   35550:			; <UNDEFINED> instruction: 0x4641d0f4
   35554:			; <UNDEFINED> instruction: 0xf7d14638
   35558:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
   3555c:			; <UNDEFINED> instruction: 0xf85ad1d6
   35560:	movwcs	r2, #6928	; 0x1b10
   35564:	stfeqd	f7, [r1], {5}
   35568:	bcs	5a17c <__read_chk@plt+0x52c50>
   3556c:	blls	129d20 <__read_chk@plt+0x1227f4>
   35570:			; <UNDEFINED> instruction: 0xf0002b00
   35574:			; <UNDEFINED> instruction: 0xf1b980cb
   35578:	tstle	ip, r0, lsl #30
   3557c:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   35580:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   35584:	blls	25a1d0 <__read_chk@plt+0x252ca4>
   35588:	strne	lr, [ip, #-2818]	; 0xfffff4fe
   3558c:	stfeqd	f7, [r1], {12}
   35590:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   35594:	blls	1b55d8 <__read_chk@plt+0x1ae0ac>
   35598:			; <UNDEFINED> instruction: 0xf8dfb963
   3559c:	bls	142cc4 <__read_chk@plt+0x13b798>
   355a0:	tstls	r5, #2063597568	; 0x7b000000
   355a4:	bl	dc1d0 <__read_chk@plt+0xd4ca4>
   355a8:			; <UNDEFINED> instruction: 0xf10c150c
   355ac:	blgt	3f85b8 <__read_chk@plt+0x3f108c>
   355b0:	andeq	lr, pc, r5, lsl #17
   355b4:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
   355b8:	strcc	pc, [ip, #2271]!	; 0x8df
   355bc:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
   355c0:	blls	31a22c <__read_chk@plt+0x312d00>
   355c4:			; <UNDEFINED> instruction: 0x1c0ceb02
   355c8:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
   355cc:	andcs	r0, r0, #15
   355d0:			; <UNDEFINED> instruction: 0x46204611
   355d4:	blx	15f35d8 <__read_chk@plt+0x15ec0ac>
   355d8:	ldrdlt	pc, [r0], -r4
   355dc:			; <UNDEFINED> instruction: 0x901cf8d4
   355e0:			; <UNDEFINED> instruction: 0xf8db6863
   355e4:			; <UNDEFINED> instruction: 0xf8cd8000
   355e8:			; <UNDEFINED> instruction: 0xf1b8b00c
   355ec:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
   355f0:	svclt	0x00189305
   355f4:			; <UNDEFINED> instruction: 0xf1b92201
   355f8:	svclt	0x00180f00
   355fc:	mrslt	r2, (UNDEF: 98)
   35600:	ldrbeq	r6, [r2], r2, lsr #17
   35604:	addhi	pc, sp, r0, lsl #2
   35608:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3560c:			; <UNDEFINED> instruction: 0xf04f3704
   35610:			; <UNDEFINED> instruction: 0xf1b80901
   35614:	rsbsle	r0, r2, r0, lsl #30
   35618:	ldmdavs	sp!, {r0, r8, sp}
   3561c:	adcvs	r6, r5, #417792	; 0x66000
   35620:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
   35624:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   35628:			; <UNDEFINED> instruction: 0x6123bf08
   3562c:	blls	129c24 <__read_chk@plt+0x1226f8>
   35630:	andhi	pc, r0, r3, asr #17
   35634:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
   35638:			; <UNDEFINED> instruction: 0xf8c4601f
   3563c:	andslt	r9, sp, ip, lsl r0
   35640:	blhi	f093c <__read_chk@plt+0xe9410>
   35644:	svchi	0x00f0e8bd
   35648:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3564c:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   35650:	andle	r2, r7, sp, lsr #20
   35654:	bcs	4fee4 <__read_chk@plt+0x489b8>
   35658:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
   3565c:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
   35660:	ldrb	r6, [sl, r1, ror #4]
   35664:	bcs	b93814 <__read_chk@plt+0xb8c2e8>
   35668:	bcs	69744 <__read_chk@plt+0x62218>
   3566c:	bls	169a3c <__read_chk@plt+0x162510>
   35670:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
   35674:	tstls	r7, r1, lsl r8
   35678:	svceq	0x0000f1ba
   3567c:	subshi	pc, lr, #64	; 0x40
   35680:			; <UNDEFINED> instruction: 0xf04f68a2
   35684:	bl	178690 <__read_chk@plt+0x171164>
   35688:			; <UNDEFINED> instruction: 0xf8c4000c
   3568c:	ldreq	ip, [r2], r0, lsr #32
   35690:			; <UNDEFINED> instruction: 0xf1409006
   35694:	stmdbls	r7, {r0, r2, r5, r7, pc}
   35698:			; <UNDEFINED> instruction: 0xf0002900
   3569c:	bls	155dfc <__read_chk@plt+0x14e8d0>
   356a0:	strmi	r9, [r6], -r9, lsl #12
   356a4:	ldrbmi	r9, [r5], -sl, lsl #10
   356a8:	ldrmi	r9, [sl], r8, lsl #8
   356ac:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
   356b0:	ldrtmi	fp, [r1], -r8, lsr #2
   356b4:	stcl	7, cr15, [r4, #-836]!	; 0xfffffcbc
   356b8:			; <UNDEFINED> instruction: 0xf0002800
   356bc:			; <UNDEFINED> instruction: 0xf85480c9
   356c0:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
   356c4:	mvnsle	r2, r0, lsl #18
   356c8:	strvs	lr, [r9, #-2525]	; 0xfffff623
   356cc:	stcls	6, cr4, [r8], {83}	; 0x53
   356d0:	stmdavc	r8!, {r0, r9, sp}^
   356d4:	eorvs	lr, r6, #62	; 0x3e
   356d8:	bcs	53988 <__read_chk@plt+0x4c45c>
   356dc:	orrhi	pc, r5, r0, asr #32
   356e0:	ldreq	r6, [r6, -r2, lsr #17]
   356e4:	adcshi	pc, sl, r0, lsl #2
   356e8:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   356ec:	addvc	pc, r0, #1107296256	; 0x42000000
   356f0:	streq	pc, [r4, -r7, lsl #2]
   356f4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   356f8:	adcvs	r6, r2, r1, ror #4
   356fc:	movwcs	sp, #397	; 0x18d
   35700:	ldrmi	r6, [r8], r3, lsr #2
   35704:	movwcs	lr, #6035	; 0x1793
   35708:	ldr	r9, [r7, -r6, lsl #6]
   3570c:	stfeqd	f7, [r2], {5}
   35710:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   35714:	movwls	r4, #54395	; 0xd47b
   35718:	blgt	41c33c <__read_chk@plt+0x414e10>
   3571c:	andeq	lr, pc, r6, lsl #17
   35720:			; <UNDEFINED> instruction: 0xf04fe729
   35724:	ldrb	r0, [r7, -r0, lsl #18]!
   35728:	rscscc	pc, pc, #79	; 0x4f
   3572c:			; <UNDEFINED> instruction: 0xf1082302
   35730:			; <UNDEFINED> instruction: 0x370438ff
   35734:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   35738:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
   3573c:	ldrb	r2, [r6, -r4, lsl #6]!
   35740:	stmdavs	r9, {r2, r8, fp, ip, pc}
   35744:	stmib	sp, {r3, r5, r7, fp, ip}^
   35748:	stmdals	r6, {r1, r2, r8}
   3574c:	stmdbcs	r0, {fp, ip, sp, lr}
   35750:	cmnhi	sp, r0	; <UNPREDICTABLE>
   35754:			; <UNDEFINED> instruction: 0xf04f9904
   35758:	vstrls	s0, [r7, #-0]
   3575c:	stmdbvs	sp, {r0, r2, sp, lr, pc}
   35760:			; <UNDEFINED> instruction: 0xf10a3110
   35764:	vstrcs	s0, [r0, #-4]
   35768:	adcmi	sp, r8, #105	; 0x69
   3576c:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   35770:	bne	2f00b4 <__read_chk@plt+0x2e8b88>
   35774:	streq	lr, [sl, #-2817]	; 0xfffff4ff
   35778:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
   3577c:	suble	r2, r6, r0, lsl #16
   35780:			; <UNDEFINED> instruction: 0x612068a9
   35784:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
   35788:	bls	1e9840 <__read_chk@plt+0x1e2314>
   3578c:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
   35790:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   35794:	bcs	538e4 <__read_chk@plt+0x4c3b8>
   35798:	movwcs	fp, #3848	; 0xf08
   3579c:			; <UNDEFINED> instruction: 0xf0402b00
   357a0:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
   357a4:	suble	r2, ip, r0, lsl #20
   357a8:	stmdacs	sp!, {r4, fp, ip, sp, lr}
   357ac:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
   357b0:	smladeq	sp, r8, r1, fp
   357b4:	cmnvs	r3, r8, asr #30
   357b8:			; <UNDEFINED> instruction: 0xf108d421
   357bc:			; <UNDEFINED> instruction: 0x370438ff
   357c0:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   357c4:			; <UNDEFINED> instruction: 0xf7ff4620
   357c8:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   357cc:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
   357d0:	ands	r9, r4, r5, lsl #6
   357d4:			; <UNDEFINED> instruction: 0xf04f9e04
   357d8:	stmib	sp, {r0, sl, fp}^
   357dc:	ldr	r9, [r7, r5, lsl #18]
   357e0:	ldr	r4, [r2, r2, ror #12]!
   357e4:	cmnvs	r3, r1, lsl #4
   357e8:	blls	1ce078 <__read_chk@plt+0x1c6b4c>
   357ec:	streq	pc, [r1], -r6
   357f0:	blcs	53964 <__read_chk@plt+0x4c438>
   357f4:	strcs	fp, [r1], -r8, lsl #30
   357f8:			; <UNDEFINED> instruction: 0xf43f2e00
   357fc:	movwcs	sl, #3864	; 0xf18
   35800:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   35804:			; <UNDEFINED> instruction: 0xf1093704
   35808:	eorvs	r0, r3, #16384	; 0x4000
   3580c:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
   35810:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
   35814:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   35818:	orrshi	pc, r2, r0
   3581c:	andcc	r6, r1, #11075584	; 0xa90000
   35820:			; <UNDEFINED> instruction: 0xf0119806
   35824:	movwls	r0, #24448	; 0x5f80
   35828:	andlt	pc, ip, sp, asr #17
   3582c:			; <UNDEFINED> instruction: 0xf06fbf14
   35830:			; <UNDEFINED> instruction: 0xf06f0306
   35834:	lslvs	r0, r1, #6
   35838:			; <UNDEFINED> instruction: 0x61236222
   3583c:			; <UNDEFINED> instruction: 0x460de7d5
   35840:	streq	lr, [lr, -r7, ror #15]
   35844:	cmnvs	r2, lr, asr #30
   35848:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
   3584c:	ldrb	r6, [r6, r3, lsr #2]
   35850:	ldrbmi	r2, [r3], -r1, lsl #12
   35854:	strtmi	r9, [sl], r8, lsl #24
   35858:			; <UNDEFINED> instruction: 0xe7884632
   3585c:	teqcs	sp, lr, lsr #25
   35860:	ldrtmi	r9, [r0], -r5, lsl #6
   35864:	mcr	7, 1, pc, cr6, cr1, {6}	; <UNPREDICTABLE>
   35868:	andls	r9, r3, r5, lsl #22
   3586c:	eorsle	r2, lr, r0, lsl #16
   35870:	movwcs	r9, #2563	; 0xa03
   35874:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
   35878:			; <UNDEFINED> instruction: 0xf0002b00
   3587c:	blls	155dec <__read_chk@plt+0x14e8c0>
   35880:	movwls	r6, #22555	; 0x581b
   35884:	blls	162658 <__read_chk@plt+0x15b12c>
   35888:	bleq	719cc <__read_chk@plt+0x6a4a0>
   3588c:	movwls	r4, #26266	; 0x669a
   35890:	ldrdeq	pc, [r4], -sl
   35894:	ldrtmi	fp, [r1], -r0, lsr #2
   35898:	ldcl	7, cr15, [r2], #-836	; 0xfffffcbc
   3589c:	rsble	r2, sp, r0, lsl #16
   358a0:	svcpl	0x0010f85a
   358a4:	bleq	b1cd8 <__read_chk@plt+0xaa7ac>
   358a8:	mvnsle	r2, r0, lsl #26
   358ac:			; <UNDEFINED> instruction: 0x46a34630
   358b0:	bl	bf37fc <__read_chk@plt+0xbec2d0>
   358b4:			; <UNDEFINED> instruction: 0xa010f8dd
   358b8:	strls	r9, [r7, -r5, lsl #24]
   358bc:			; <UNDEFINED> instruction: 0xf8da4607
   358c0:			; <UNDEFINED> instruction: 0xb1200004
   358c4:			; <UNDEFINED> instruction: 0x4631463a
   358c8:	stc	7, cr15, [r6], {208}	; 0xd0
   358cc:			; <UNDEFINED> instruction: 0xf85ab1e0
   358d0:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
   358d4:	mvnsle	r2, r0, lsl #24
   358d8:	ldrbmi	r9, [ip], -r3, lsl #22
   358dc:	blcs	5d500 <__read_chk@plt+0x55fd4>
   358e0:	rschi	pc, r0, r0
   358e4:	teqcs	sp, #12288	; 0x3000
   358e8:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
   358ec:			; <UNDEFINED> instruction: 0xf06fb300
   358f0:			; <UNDEFINED> instruction: 0x61a60201
   358f4:			; <UNDEFINED> instruction: 0xf1086122
   358f8:			; <UNDEFINED> instruction: 0x370438ff
   358fc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   35900:	andlt	pc, ip, sp, asr #17
   35904:	ldr	r9, [r2], r5, lsl #6
   35908:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
   3590c:			; <UNDEFINED> instruction: 0x46a4463a
   35910:			; <UNDEFINED> instruction: 0x465c011b
   35914:	bl	9d538 <__read_chk@plt+0x9600c>
   35918:	stmiapl	r8, {r0, r1, r8, r9, fp}^
   3591c:			; <UNDEFINED> instruction: 0xf0002800
   35920:	blcc	455d74 <__read_chk@plt+0x44e848>
   35924:	andshi	pc, r4, sp, asr #17
   35928:			; <UNDEFINED> instruction: 0xf8cd440b
   3592c:	strls	r9, [r9, #-28]	; 0xffffffe4
   35930:	strls	r4, [r8], #-1721	; 0xfffff947
   35934:			; <UNDEFINED> instruction: 0x461f4690
   35938:	strmi	r4, [r4], -r5, ror #12
   3593c:	ldrdeq	pc, [r4], -fp
   35940:			; <UNDEFINED> instruction: 0x4642b170
   35944:			; <UNDEFINED> instruction: 0xf7d04631
   35948:	stmdblt	r8, {r3, r6, sl, fp, sp, lr, pc}^
   3594c:			; <UNDEFINED> instruction: 0xf04042ac
   35950:			; <UNDEFINED> instruction: 0xf8db80c7
   35954:			; <UNDEFINED> instruction: 0xf8da2008
   35958:	addsmi	r3, sl, #8
   3595c:	sbchi	pc, r0, r0, asr #32
   35960:			; <UNDEFINED> instruction: 0xf10b6a3c
   35964:			; <UNDEFINED> instruction: 0x37100b10
   35968:	mvnle	r2, r0, lsl #24
   3596c:	strmi	lr, [r8, #-2525]	; 0xfffff623
   35970:			; <UNDEFINED> instruction: 0xf8dd464f
   35974:			; <UNDEFINED> instruction: 0xf8dd8014
   35978:	ssatmi	r9, #12, ip
   3597c:	bcs	5c190 <__read_chk@plt+0x54c64>
   35980:			; <UNDEFINED> instruction: 0xf1bbd05d
   35984:			; <UNDEFINED> instruction: 0xf04f0f00
   35988:	andsvc	r0, r3, sp, lsr r3
   3598c:	blls	16cf18 <__read_chk@plt+0x1659ec>
   35990:	blne	3302d4 <__read_chk@plt+0x328da8>
   35994:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   35998:	svcmi	0x0000f5b3
   3599c:	sbcshi	pc, r0, r0
   359a0:	andeq	pc, r1, #72, 4	; 0x80000004
   359a4:	mlasle	ip, r3, r2, r4
   359a8:	andeq	pc, r2, #72, 4	; 0x80000004
   359ac:			; <UNDEFINED> instruction: 0xf0004293
   359b0:	vhadd.s8	d24, d24, d10
   359b4:	addsmi	r0, r3, #805306368	; 0x30000000
   359b8:	blls	169b14 <__read_chk@plt+0x1625e8>
   359bc:	andeq	lr, fp, #3072	; 0xc00
   359c0:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   359c4:			; <UNDEFINED> instruction: 0x61236891
   359c8:	eorle	r0, r0, fp, asr #14
   359cc:	blcs	5c5e0 <__read_chk@plt+0x550b4>
   359d0:	addshi	pc, r7, r0
   359d4:	blcs	53b48 <__read_chk@plt+0x4c61c>
   359d8:	bls	129b7c <__read_chk@plt+0x122650>
   359dc:	andcc	r4, r1, #32, 12	; 0x2000000
   359e0:			; <UNDEFINED> instruction: 0xf966f7ff
   359e4:	movwlt	lr, #2516	; 0x9d4
   359e8:	stcne	7, cr14, [lr], #532	; 0x214
   359ec:	movwls	r2, #20797	; 0x513d
   359f0:			; <UNDEFINED> instruction: 0xf7d14630
   359f4:	blls	1b0f7c <__read_chk@plt+0x1a9a50>
   359f8:	stmdacs	r0, {r0, r1, ip, pc}
   359fc:	svcge	0x0038f47f
   35a00:	ldmdavs	r2, {r2, r9, fp, ip, pc}
   35a04:	bcs	5a220 <__read_chk@plt+0x52cf4>
   35a08:	svcge	0x003df47f
   35a0c:	blls	12f7d0 <__read_chk@plt+0x1282a4>
   35a10:	rsbsle	r2, r1, r0, lsl #22
   35a14:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
   35a18:	ldrdlt	pc, [r0], -r4
   35a1c:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
   35a20:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   35a24:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   35a28:	andls	sp, r3, r7, asr #3
   35a2c:	blx	1a73a30 <__read_chk@plt+0x1a6c504>
   35a30:			; <UNDEFINED> instruction: 0xf7d09803
   35a34:	bls	1f0b9c <__read_chk@plt+0x1e9670>
   35a38:	andcc	r4, r1, #32, 12	; 0x2000000
   35a3c:			; <UNDEFINED> instruction: 0xf1bbe6c3
   35a40:			; <UNDEFINED> instruction: 0xd1a40f00
   35a44:	bleq	71b88 <__read_chk@plt+0x6a65c>
   35a48:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   35a4c:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
   35a50:			; <UNDEFINED> instruction: 0xf11be6df
   35a54:			; <UNDEFINED> instruction: 0xd1220f02
   35a58:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
   35a5c:	ldrdlt	pc, [r0], -r4
   35a60:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
   35a64:	blls	16f788 <__read_chk@plt+0x16825c>
   35a68:			; <UNDEFINED> instruction: 0xb1ab681b
   35a6c:	mcrrmi	13, 4, r4, r1, cr0
   35a70:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
   35a74:	and	r4, r2, ip, ror r4
   35a78:	svccs	0x0010f856
   35a7c:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
   35a80:	rscsle	r2, r9, r0, lsl #20
   35a84:			; <UNDEFINED> instruction: 0xf01068b0
   35a88:	mvnsle	r0, r0, asr #32
   35a8c:	strtmi	r4, [r1], -fp, lsr #12
   35a90:			; <UNDEFINED> instruction: 0xf7ff9000
   35a94:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
   35a98:			; <UNDEFINED> instruction: 0xf7d02000
   35a9c:			; <UNDEFINED> instruction: 0xf1bbec24
   35aa0:	strdle	r3, [pc, #255]	; 35ba7 <__read_chk@plt+0x2e67b>
   35aa4:	movwlt	lr, #2516	; 0x9d4
   35aa8:	streq	lr, [sp, -r1, lsr #14]
   35aac:	movwcs	fp, #3915	; 0xf4b
   35ab0:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
   35ab4:			; <UNDEFINED> instruction: 0x61236163
   35ab8:			; <UNDEFINED> instruction: 0xf8d4bf4c
   35abc:			; <UNDEFINED> instruction: 0xf8d4b000
   35ac0:	stmdavs	r3!, {ip, sp, pc}^
   35ac4:	andscs	lr, r0, r7, lsl r7
   35ac8:			; <UNDEFINED> instruction: 0xf9d0f7ff
   35acc:	movwcs	r4, #2602	; 0xa2a
   35ad0:			; <UNDEFINED> instruction: 0x4601447a
   35ad4:			; <UNDEFINED> instruction: 0xf7ff4618
   35ad8:	andcs	pc, r0, sp, asr #18
   35adc:	stc	7, cr15, [r2], {208}	; 0xd0
   35ae0:	strbmi	r9, [pc], -r3, lsl #22
   35ae4:			; <UNDEFINED> instruction: 0x8014f8dd
   35ae8:	strls	lr, [r7], #-2525	; 0xfffff623
   35aec:	adcsle	r2, r3, r0, lsl #22
   35af0:	teqcs	sp, #12288	; 0x3000
   35af4:			; <UNDEFINED> instruction: 0xe7af7013
   35af8:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
   35afc:	cmnvs	r2, r0, lsl #6
   35b00:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   35b04:	sbcsle	r2, r0, r0, lsl #20
   35b08:	blcs	b93b5c <__read_chk@plt+0xb8c630>
   35b0c:	strtmi	sp, [r0], -sl
   35b10:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   35b14:			; <UNDEFINED> instruction: 0xf8ccf7ff
   35b18:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
   35b1c:			; <UNDEFINED> instruction: 0xf109b300
   35b20:	strbt	r0, [r8], r1, lsl #18
   35b24:	ldrble	r0, [r2, #1800]!	; 0x708
   35b28:	cmnvs	r3, r3, lsl #22
   35b2c:	movwlt	lr, #2516	; 0x9d4
   35b30:	teqcs	sp, #235929600	; 0xe100000
   35b34:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
   35b38:	ldrb	fp, [r8], r0, lsl #6
   35b3c:			; <UNDEFINED> instruction: 0xe6014652
   35b40:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
   35b44:	blx	15f3b48 <__read_chk@plt+0x15ec61c>
   35b48:	ldr	r4, [r7, -fp, lsr #13]
   35b4c:	andeq	r2, r3, ip, lsl #8
   35b50:	andeq	ip, r1, ip, lsl fp
   35b54:	andeq	ip, r1, lr, lsl #22
   35b58:	andeq	pc, r1, r4, lsl r4	; <UNPREDICTABLE>
   35b5c:	andeq	ip, r1, r6, lsl fp
   35b60:	muleq	r1, r6, r3
   35b64:	andeq	ip, r1, r0, ror sl
   35b68:	andeq	ip, r1, lr, asr sl
   35b6c:	strdeq	ip, [r1], -r4
   35b70:	andeq	r6, r1, sl, ror #17
   35b74:	andeq	r6, r1, r0, ror #5
   35b78:	andeq	r6, r1, ip, lsl #17
   35b7c:	svcmi	0x00f0e92d
   35b80:	blhi	f103c <__read_chk@plt+0xe9b10>
   35b84:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   35b88:	sbclt	r4, r1, ip, ror r4
   35b8c:			; <UNDEFINED> instruction: 0xf8df9300
   35b90:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
   35b94:	teqls	pc, #1769472	; 0x1b0000
   35b98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   35b9c:	movwls	r9, #6988	; 0x1b4c
   35ba0:			; <UNDEFINED> instruction: 0xf0002800
   35ba4:			; <UNDEFINED> instruction: 0x46928174
   35ba8:	beq	4713d0 <__read_chk@plt+0x469ea4>
   35bac:			; <UNDEFINED> instruction: 0xf7fe9800
   35bb0:			; <UNDEFINED> instruction: 0xf8daff69
   35bb4:	blcs	41bbc <__read_chk@plt+0x3a690>
   35bb8:	tsthi	sp, r0	; <UNPREDICTABLE>
   35bbc:	bleq	71d00 <__read_chk@plt+0x6a7d4>
   35bc0:	movwls	r2, #17152	; 0x4300
   35bc4:			; <UNDEFINED> instruction: 0x4698461c
   35bc8:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
   35bcc:			; <UNDEFINED> instruction: 0xf8df3302
   35bd0:			; <UNDEFINED> instruction: 0xf64636a0
   35bd4:	vmlal.s<illegal width 8>	q10, d6, d1[4]
   35bd8:	andls	r1, r5, #-1879048186	; 0x90000006
   35bdc:	movwls	r4, #25723	; 0x647b
   35be0:			; <UNDEFINED> instruction: 0x3690f8df
   35be4:	mcr	4, 0, r4, cr8, cr11, {3}
   35be8:			; <UNDEFINED> instruction: 0xf1bb3a90
   35bec:	eorle	r0, r8, r0, lsl #30
   35bf0:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
   35bf4:			; <UNDEFINED> instruction: 0xf10baa40
   35bf8:	bl	c4bfc <__read_chk@plt+0xbd6d0>
   35bfc:			; <UNDEFINED> instruction: 0xf8530383
   35c00:			; <UNDEFINED> instruction: 0xf1b77cd8
   35c04:	svclt	0x00183fff
   35c08:			; <UNDEFINED> instruction: 0xd1242f0a
   35c0c:	svclt	0x001e1c7a
   35c10:	ldrdcc	pc, [r0], -sl
   35c14:			; <UNDEFINED> instruction: 0xf8ca3301
   35c18:	stclne	0, cr3, [r3], #-0
   35c1c:	teqhi	r4, r0	; <UNPREDICTABLE>
   35c20:	suble	r2, r6, r2, lsl #24
   35c24:			; <UNDEFINED> instruction: 0xf0002c03
   35c28:	stfcsd	f0, [r4], {56}	; 0x38
   35c2c:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
   35c30:			; <UNDEFINED> instruction: 0xf0003701
   35c34:			; <UNDEFINED> instruction: 0xf04f816b
   35c38:	strbmi	r0, [ip], -r0, lsl #18
   35c3c:	svceq	0x0000f1bb
   35c40:	mrc	1, 0, sp, cr8, cr6, {6}
   35c44:			; <UNDEFINED> instruction: 0xf7d00a10
   35c48:			; <UNDEFINED> instruction: 0x4607ef78
   35c4c:	svccc	0x00fff1b7
   35c50:	svccs	0x000abf18
   35c54:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
   35c58:	orrlt	sp, r4, r7, asr #1
   35c5c:	sbcle	r2, r4, r1, lsl #24
   35c60:	suble	r2, pc, r2, lsl #24
   35c64:			; <UNDEFINED> instruction: 0xf0402c03
   35c68:			; <UNDEFINED> instruction: 0xf03780b6
   35c6c:			; <UNDEFINED> instruction: 0xf000037f
   35c70:			; <UNDEFINED> instruction: 0xf04f80a4
   35c74:	strcs	r0, [r4], #-2305	; 0xfffff6ff
   35c78:	eorsvc	pc, r4, sp, lsl #17
   35c7c:			; <UNDEFINED> instruction: 0xf037e7b5
   35c80:	andle	r0, fp, pc, ror r4
   35c84:	svceq	0x0062f1b9
   35c88:	addshi	pc, r0, r0, lsl #6
   35c8c:	blge	103ec9c <__read_chk@plt+0x1037770>
   35c90:			; <UNDEFINED> instruction: 0xf109444b
   35c94:			; <UNDEFINED> instruction: 0xf8030901
   35c98:	str	r7, [r6, ip, asr #25]!
   35c9c:	ldmda	lr, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35ca0:			; <UNDEFINED> instruction: 0xf8336803
   35ca4:	ldreq	r3, [sp], #23
   35ca8:	svccs	0x0023d49f
   35cac:	strcs	sp, [r1], #-490	; 0xfffffe16
   35cb0:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
   35cb4:	ldrmi	sl, [r9], #2880	; 0xb40
   35cb8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   35cbc:			; <UNDEFINED> instruction: 0xf809682c
   35cc0:	stccs	12, cr8, [r0], {204}	; 0xcc
   35cc4:	cmphi	r7, r0	; <UNPREDICTABLE>
   35cc8:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
   35ccc:	ldrtmi	fp, [r1], -r0, lsr #2
   35cd0:	b	15f3c1c <__read_chk@plt+0x15ec6f0>
   35cd4:	suble	r2, sl, r0, lsl #16
   35cd8:	svcmi	0x0010f855
   35cdc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   35ce0:	mvnsle	r2, r0, lsl #24
   35ce4:	stmiavs	sp!, {r8, r9, fp, ip, pc}
   35ce8:			; <UNDEFINED> instruction: 0x066b611c
   35cec:	svcge	0x000dd408
   35cf0:	bne	fe471558 <__read_chk@plt+0xfe46a02c>
   35cf4:			; <UNDEFINED> instruction: 0xf7d14638
   35cf8:	strmi	lr, [r4], -r4, asr #20
   35cfc:	cmple	r5, r0, lsl #16
   35d00:	ldrb	r4, [r2, -r1, lsr #13]!
   35d04:	ldrbeq	pc, [pc, #-55]!	; 35cd5 <__read_chk@plt+0x2e7a9>	; <UNPREDICTABLE>
   35d08:			; <UNDEFINED> instruction: 0xf7d0d1bc
   35d0c:	stmdavs	r3, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   35d10:			; <UNDEFINED> instruction: 0xf8334606
   35d14:	ldreq	r3, [r8], #23
   35d18:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
   35d1c:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
   35d20:	ldrdls	pc, [r0], -r4
   35d24:	stclpl	8, cr15, [ip], {3}
   35d28:	svceq	0x0000f1b9
   35d2c:	subhi	pc, r0, #0
   35d30:	ldrtmi	sl, [r0], sp, lsl #30
   35d34:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
   35d38:	ldrtmi	fp, [r9], -r8, lsr #2
   35d3c:	b	873c88 <__read_chk@plt+0x86c75c>
   35d40:			; <UNDEFINED> instruction: 0xf0002800
   35d44:			; <UNDEFINED> instruction: 0xf854813f
   35d48:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
   35d4c:	mvnsle	r2, r0, lsl #28
   35d50:			; <UNDEFINED> instruction: 0x464646b1
   35d54:	ldrdhi	pc, [r8], -r4
   35d58:			; <UNDEFINED> instruction: 0xf0189b00
   35d5c:			; <UNDEFINED> instruction: 0xf8c30f40
   35d60:			; <UNDEFINED> instruction: 0xf0009010
   35d64:			; <UNDEFINED> instruction: 0x46a8813c
   35d68:	strtmi	r2, [r9], r1, lsl #8
   35d6c:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   35d70:	blls	4777c <__read_chk@plt+0x40250>
   35d74:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
   35d78:			; <UNDEFINED> instruction: 0xf47f611c
   35d7c:			; <UNDEFINED> instruction: 0xf012af5e
   35d80:			; <UNDEFINED> instruction: 0xf0400307
   35d84:	bls	564f8 <__read_chk@plt+0x4efcc>
   35d88:	rsb	r6, sp, r3, asr r1
   35d8c:	blvs	17dc994 <__read_chk@plt+0x17d5468>
   35d90:	rsb	fp, r0, lr, lsl r9
   35d94:	mcrcs	8, 0, r6, cr0, cr6, {1}
   35d98:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
   35d9c:			; <UNDEFINED> instruction: 0xf7d14639
   35da0:	stmdacs	r0, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
   35da4:			; <UNDEFINED> instruction: 0x4604d1f6
   35da8:	ldr	r4, [lr, -r1, lsr #13]
   35dac:			; <UNDEFINED> instruction: 0xf06f9a00
   35db0:			; <UNDEFINED> instruction: 0xf04f0303
   35db4:			; <UNDEFINED> instruction: 0x611334ff
   35db8:			; <UNDEFINED> instruction: 0xf7d0e717
   35dbc:	stmdavs	r3, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
   35dc0:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   35dc4:			; <UNDEFINED> instruction: 0xf53f049a
   35dc8:			; <UNDEFINED> instruction: 0xf04faf10
   35dcc:	strcs	r0, [r4], #-2305	; 0xfffff6ff
   35dd0:	eorsvc	pc, r4, sp, lsl #17
   35dd4:	stccs	7, cr14, [r4], {9}
   35dd8:	svcge	0x0054f47f
   35ddc:	strbmi	r9, [sp], -r2, lsl #20
   35de0:			; <UNDEFINED> instruction: 0xf0002a00
   35de4:	blls	116098 <__read_chk@plt+0x10eb6c>
   35de8:	ldrmi	r3, [r9, #2817]	; 0xb01
   35dec:			; <UNDEFINED> instruction: 0xf109d224
   35df0:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
   35df4:	mrc	6, 0, lr, cr8, cr9, {7}
   35df8:			; <UNDEFINED> instruction: 0xf04f0a10
   35dfc:			; <UNDEFINED> instruction: 0xf7d00b03
   35e00:			; <UNDEFINED> instruction: 0x4604ee9c
   35e04:	beq	47166c <__read_chk@plt+0x46a140>
   35e08:			; <UNDEFINED> instruction: 0xf7d0940a
   35e0c:			; <UNDEFINED> instruction: 0x4605ee96
   35e10:	beq	471678 <__read_chk@plt+0x46a14c>
   35e14:			; <UNDEFINED> instruction: 0xf7d0950b
   35e18:	ldccs	14, cr14, [fp, #576]!	; 0x240
   35e1c:	stclcs	15, cr11, [pc], #32	; 35e44 <__read_chk@plt+0x2e918>
   35e20:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   35e24:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
   35e28:			; <UNDEFINED> instruction: 0xf044bf18
   35e2c:	andls	r0, ip, r1, lsl #8
   35e30:			; <UNDEFINED> instruction: 0xf47f2c00
   35e34:	strb	sl, [r1], r5, asr #29
   35e38:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
   35e3c:	movwls	r3, #13106	; 0x3332
   35e40:			; <UNDEFINED> instruction: 0xf7d04619
   35e44:	stmdacs	r0, {r5, r8, r9, fp, sp, lr, pc}
   35e48:	bicshi	pc, r9, r0
   35e4c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   35e50:	andls	r5, r2, r7, asr #10
   35e54:			; <UNDEFINED> instruction: 0xf015e6c9
   35e58:	svclt	0x00140f80
   35e5c:	streq	pc, [r6], #-111	; 0xffffff91
   35e60:	streq	pc, [r1], #-111	; 0xffffff91
   35e64:	tstvs	ip, r0, lsl #22
   35e68:	strcs	pc, [ip], #-2271	; 0xfffff721
   35e6c:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
   35e70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   35e74:	subsmi	r9, sl, pc, lsr fp
   35e78:	bicshi	pc, fp, r0, asr #32
   35e7c:	sublt	r4, r1, r0, lsr #12
   35e80:	blhi	f117c <__read_chk@plt+0xe9c50>
   35e84:	svchi	0x00f0e8bd
   35e88:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
   35e8c:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   35e90:			; <UNDEFINED> instruction: 0xf7ff0100
   35e94:	strmi	pc, [r4], -pc, ror #21
   35e98:	blls	16fe38 <__read_chk@plt+0x16890c>
   35e9c:	cmnle	r5, r0, lsl #22
   35ea0:	bl	11caac <__read_chk@plt+0x115580>
   35ea4:			; <UNDEFINED> instruction: 0xf8d81808
   35ea8:	ldrbeq	r3, [sl, -r8]
   35eac:	bls	6a424 <__read_chk@plt+0x62ef8>
   35eb0:	ldmdbvs	r4, {r8, r9, sp}
   35eb4:			; <UNDEFINED> instruction: 0xe7d76153
   35eb8:	bicslt	r9, fp, r4, lsl #22
   35ebc:	movwlt	r9, #15106	; 0x3b02
   35ec0:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
   35ec4:			; <UNDEFINED> instruction: 0xf80049ed
   35ec8:	ldrbtmi	r5, [r9], #-9
   35ecc:	stc	7, cr15, [r8], {208}	; 0xd0
   35ed0:	teqlt	r0, r4, lsl #12
   35ed4:	blpl	b3edc <__read_chk@plt+0xac9b0>
   35ed8:	blx	11f3ed4 <__read_chk@plt+0x11ec9a8>
   35edc:	blcs	54070 <__read_chk@plt+0x4cb44>
   35ee0:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
   35ee4:	stmia	r0!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35ee8:			; <UNDEFINED> instruction: 0xf06f9a00
   35eec:	ldrmi	r0, [ip], -r9, lsl #6
   35ef0:			; <UNDEFINED> instruction: 0xe7b96113
   35ef4:	bl	11cb00 <__read_chk@plt+0x1155d4>
   35ef8:			; <UNDEFINED> instruction: 0xf8d81808
   35efc:	ldrbeq	r3, [pc, -r8]
   35f00:	blls	6a410 <__read_chk@plt+0x62ee4>
   35f04:	streq	pc, [r5], #-111	; 0xffffff91
   35f08:			; <UNDEFINED> instruction: 0xe7ad611c
   35f0c:	blvs	175cb14 <__read_chk@plt+0x17555e8>
   35f10:	strtmi	fp, [r0], -ip, lsr #2
   35f14:			; <UNDEFINED> instruction: 0xf7d16824
   35f18:	stccs	8, cr14, [r0], {200}	; 0xc8
   35f1c:	bls	6a708 <__read_chk@plt+0x631dc>
   35f20:	cdp	3, 1, cr2, cr8, cr0, {0}
   35f24:	cmpvs	r3, #16, 20	; 0x10000
   35f28:	svc	0x0084f7d0
   35f2c:	stmdacs	r0, {r2, r9, sl, lr}
   35f30:	blls	6a198 <__read_chk@plt+0x62c6c>
   35f34:	streq	pc, [r4], #-111	; 0xffffff91
   35f38:			; <UNDEFINED> instruction: 0xe795611c
   35f3c:	svceq	0x0062f1b9
   35f40:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
   35f44:			; <UNDEFINED> instruction: 0xf7d02096
   35f48:			; <UNDEFINED> instruction: 0x4606ed7c
   35f4c:	stmdacs	r0, {r1, ip, pc}
   35f50:	tsthi	pc, r0	; <UNPREDICTABLE>
   35f54:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
   35f58:	svc	0x00aaf7d0
   35f5c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   35f60:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
   35f64:	strb	r9, [r0], -r3, lsl #4
   35f68:	strtle	r0, [r0], #1819	; 0x71b
   35f6c:			; <UNDEFINED> instruction: 0xf06f9b00
   35f70:	tstvs	ip, r2, lsl #8
   35f74:	blls	afd5c <__read_chk@plt+0xa8830>
   35f78:	ldmvs	sp, {r5, r7, r9, sl, lr}
   35f7c:	strbteq	r9, [lr], -r0, lsl #22
   35f80:			; <UNDEFINED> instruction: 0xf53f611c
   35f84:			; <UNDEFINED> instruction: 0xe6b2aebd
   35f88:	blcs	5cb98 <__read_chk@plt+0x5566c>
   35f8c:	rscshi	pc, r5, r0
   35f90:	ldrmi	r9, [sl], -r2, lsl #22
   35f94:			; <UNDEFINED> instruction: 0xf8029b04
   35f98:	stcls	0, cr3, [r2], {9}
   35f9c:			; <UNDEFINED> instruction: 0xf7fd4620
   35fa0:	stmdavc	r3!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   35fa4:	svclt	0x00182b22
   35fa8:			; <UNDEFINED> instruction: 0xf0004622
   35fac:	stcls	0, cr8, [r0], {211}	; 0xd3
   35fb0:	ldrdne	pc, [r8], -r8
   35fb4:			; <UNDEFINED> instruction: 0xf7fe4620
   35fb8:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   35fbc:	sbchi	pc, r4, r0
   35fc0:	ldrb	r6, [r1, -r4, lsr #18]
   35fc4:	strtmi	r6, [r9], r3, lsr #17
   35fc8:	ldrbeq	r9, [r9], -r0, lsl #20
   35fcc:	svclt	0x00446116
   35fd0:	strtmi	r2, [r8], r1, lsl #8
   35fd4:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   35fd8:	strbmi	r2, [r8], r3, lsl #8
   35fdc:	blls	3af7f8 <__read_chk@plt+0x3a82cc>
   35fe0:	bls	1a1c1c <__read_chk@plt+0x19a6f0>
   35fe4:			; <UNDEFINED> instruction: 0xf0004293
   35fe8:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
   35fec:			; <UNDEFINED> instruction: 0xf7d14638
   35ff0:	strmi	lr, [r4], -r8, asr #17
   35ff4:			; <UNDEFINED> instruction: 0xf0402800
   35ff8:	cdp	0, 1, cr8, cr8, cr7, {7}
   35ffc:			; <UNDEFINED> instruction: 0xf7d00a10
   36000:	ldmdavs	r3!, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   36004:	stmdacs	sl, {r0, r3, sl, ip, pc}
   36008:			; <UNDEFINED> instruction: 0xf1b0bf18
   3600c:			; <UNDEFINED> instruction: 0x46073fff
   36010:	strcs	fp, [sl, -r6, lsl #30]
   36014:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   36018:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3601c:	movwhi	lr, #31181	; 0x79cd
   36020:			; <UNDEFINED> instruction: 0xf0379b08
   36024:			; <UNDEFINED> instruction: 0xf833027f
   36028:	vst4.8	{d3-d6}, [r3 :64], r7
   3602c:	cmnle	sp, r0, lsl #6
   36030:	teqle	r9, r0, lsl #22
   36034:	ldrmi	r2, [ip], -r1, lsl #6
   36038:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
   3603c:			; <UNDEFINED> instruction: 0xf8029b07
   36040:	blcs	551e8 <__read_chk@plt+0x4dcbc>
   36044:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   36048:	beq	4718b0 <__read_chk@plt+0x46a384>
   3604c:	ldcl	7, cr15, [r4, #-832]!	; 0xfffffcc0
   36050:	strmi	r1, [r7], -r1, asr #24
   36054:	rscshi	pc, r9, r0
   36058:			; <UNDEFINED> instruction: 0xf000280a
   3605c:			; <UNDEFINED> instruction: 0xf8dd80f6
   36060:	subeq	r9, r2, ip, lsl r0
   36064:	bpl	fe6d0138 <__read_chk@plt+0xfe6c8c0c>
   36068:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
   3606c:			; <UNDEFINED> instruction: 0xf0402c63
   36070:			; <UNDEFINED> instruction: 0xf1b980e7
   36074:			; <UNDEFINED> instruction: 0xf0400f00
   36078:	cdp	0, 1, cr8, cr8, cr13, {7}
   3607c:			; <UNDEFINED> instruction: 0xf7d00a10
   36080:	mcrrne	13, 5, lr, r4, cr12
   36084:	sbcshi	pc, r7, r0
   36088:			; <UNDEFINED> instruction: 0xf000280a
   3608c:	ldrdeq	r8, [r3], #-4
   36090:	andcs	r4, r0, #7340032	; 0x700000
   36094:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
   36098:	ldreq	r5, [fp], #2771	; 0xad3
   3609c:	adcshi	pc, r8, r0, asr #2
   360a0:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
   360a4:	tstle	r7, r8, lsl #4
   360a8:	blcs	5cccc <__read_chk@plt+0x557a0>
   360ac:	sbcshi	pc, r2, r0, asr #32
   360b0:	beq	471918 <__read_chk@plt+0x46a3ec>
   360b4:	stcl	7, cr15, [r0, #-832]	; 0xfffffcc0
   360b8:	movwls	r6, #34867	; 0x8833
   360bc:	svclt	0x0018280a
   360c0:	svccc	0x00fff1b0
   360c4:			; <UNDEFINED> instruction: 0xd1ab4607
   360c8:	strcs	r2, [sl, -r1, lsl #6]
   360cc:	str	r9, [r7, r7, lsl #6]!
   360d0:	andsls	pc, ip, sp, asr #17
   360d4:	movwls	r4, #34465	; 0x86a1
   360d8:	blvs	175cce0 <__read_chk@plt+0x17557b4>
   360dc:	bl	120de4 <__read_chk@plt+0x1198b8>
   360e0:			; <UNDEFINED> instruction: 0xf04f0209
   360e4:			; <UNDEFINED> instruction: 0xf8020300
   360e8:	cmplt	r4, r8, ror #24
   360ec:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   360f0:	strbmi	r1, [r1], -r0, lsr #26
   360f4:	stmda	r4, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   360f8:	addsle	r2, r1, r0, lsl #16
   360fc:	stccs	8, cr6, [r0], {36}	; 0x24
   36100:			; <UNDEFINED> instruction: 0xf109d1f6
   36104:			; <UNDEFINED> instruction: 0xf7d00008
   36108:	pkhbtmi	lr, r1, ip, lsl #25
   3610c:	suble	r2, r0, r0, lsl #16
   36110:			; <UNDEFINED> instruction: 0xf109a926
   36114:			; <UNDEFINED> instruction: 0xf7d00004
   36118:	bls	70e80 <__read_chk@plt+0x69954>
   3611c:			; <UNDEFINED> instruction: 0xf8c26b53
   36120:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
   36124:	andcc	pc, r0, r9, asr #17
   36128:	ldrb	r9, [r9, -r8, lsl #4]!
   3612c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   36130:	bicsle	r2, r1, r0, lsl #22
   36134:	movwcs	r4, #5658	; 0x161a
   36138:			; <UNDEFINED> instruction: 0xe77d461c
   3613c:			; <UNDEFINED> instruction: 0xf57f0710
   36140:	blls	61d9c <__read_chk@plt+0x5a870>
   36144:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
   36148:			; <UNDEFINED> instruction: 0xf7d09802
   3614c:	blls	7200c <__read_chk@plt+0x6aae0>
   36150:	pkhbt	r6, r9, ip, lsl #18
   36154:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
   36158:	andcc	r4, r1, #20, 12	; 0x1400000
   3615c:			; <UNDEFINED> instruction: 0xf43f2b00
   36160:	ldrmi	sl, [r0], -r6, lsr #30
   36164:			; <UNDEFINED> instruction: 0xf7d09201
   36168:	bls	b1cc0 <__read_chk@plt+0xaa794>
   3616c:	blcs	8cd200 <__read_chk@plt+0x8c5cd4>
   36170:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
   36174:	strpl	r2, [fp], #-768	; 0xfffffd00
   36178:	blge	106fde4 <__read_chk@plt+0x10688b8>
   3617c:	ldrmi	sl, [r9], #2061	; 0x80d
   36180:			; <UNDEFINED> instruction: 0xf8099b02
   36184:			; <UNDEFINED> instruction: 0xf7d13ccc
   36188:	andls	lr, r2, ip, asr r8
   3618c:			; <UNDEFINED> instruction: 0xf47f2800
   36190:	blls	61da8 <__read_chk@plt+0x5a87c>
   36194:	streq	pc, [sl], #-111	; 0xffffff91
   36198:			; <UNDEFINED> instruction: 0xe665611c
   3619c:	blcs	1d18490 <__read_chk@plt+0x1d10f64>
   361a0:	svcge	0x0023f47f
   361a4:	strtmi	r2, [r8], r1, lsl #6
   361a8:	strcs	r4, [r3], #-1705	; 0xfffff957
   361ac:	ldr	r9, [ip, #-772]	; 0xfffffcfc
   361b0:			; <UNDEFINED> instruction: 0xf8d39b01
   361b4:	blls	561dc <__read_chk@plt+0x4ecb0>
   361b8:	svceq	0x0040f018
   361bc:	andsls	pc, r0, r3, asr #17
   361c0:	svcge	0x000df43f
   361c4:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
   361c8:	blvs	175cdd0 <__read_chk@plt+0x17558a4>
   361cc:	stfned	f3, [r0, #-304]!	; 0xfffffed0
   361d0:			; <UNDEFINED> instruction: 0xf7d04639
   361d4:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   361d8:	cfstrdge	mvd15, [r5, #252]	; 0xfc
   361dc:	stccs	8, cr6, [r0], {36}	; 0x24
   361e0:	bls	6a9bc <__read_chk@plt+0x63490>
   361e4:	svceq	0x0080f018
   361e8:	strtmi	r4, [r8], r9, lsr #13
   361ec:			; <UNDEFINED> instruction: 0xf06fbf14
   361f0:			; <UNDEFINED> instruction: 0xf06f0306
   361f4:			; <UNDEFINED> instruction: 0xf04f0301
   361f8:			; <UNDEFINED> instruction: 0x611334ff
   361fc:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
   36200:	svc	0x0052f7d0
   36204:			; <UNDEFINED> instruction: 0xf06f9a00
   36208:	ldrmi	r0, [ip], -sl, lsl #6
   3620c:			; <UNDEFINED> instruction: 0xe62b6113
   36210:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
   36214:	beq	471a7c <__read_chk@plt+0x46a550>
   36218:			; <UNDEFINED> instruction: 0xf7d0270a
   3621c:	movwcs	lr, #7310	; 0x1c8e
   36220:	tstcs	r4, #469762048	; 0x1c000000
   36224:	svccc	0x00fff1b0
   36228:	adcsmi	fp, r8, #24, 30	; 0x60
   3622c:	svcge	0x0033f43f
   36230:			; <UNDEFINED> instruction: 0xf7d0e72d
   36234:	andcs	lr, r1, #208, 22	; 0x34000
   36238:	smladcs	sl, r4, r3, r2
   3623c:	str	r9, [sl, -r7, lsl #4]!
   36240:			; <UNDEFINED> instruction: 0xf8cd4622
   36244:	strcc	r9, [r1], #-28	; 0xffffffe4
   36248:	andscs	lr, r4, #257949696	; 0xf600000
   3624c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   36250:	str	r2, [r7, -sl, lsl #14]
   36254:	ldrdcc	pc, [r0], -sl
   36258:	stcls	6, cr4, [r9], {168}	; 0xa8
   3625c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   36260:			; <UNDEFINED> instruction: 0xf8ca3301
   36264:	strb	r3, [r0], #0
   36268:			; <UNDEFINED> instruction: 0x00030cb8
   3626c:	andeq	r0, r0, r0, asr r7
   36270:	andeq	ip, r1, r0, asr #19
   36274:			; <UNDEFINED> instruction: 0x0001c9b8
   36278:	ldrdeq	r0, [r3], -r2
   3627c:	andeq	r4, r1, r6, lsr #10
   36280:			; <UNDEFINED> instruction: 0x4604b530
   36284:	smlawblt	r8, r7, r0, fp
   36288:	suble	r2, ip, r1, lsl #16
   3628c:	eorle	r2, r3, r2, lsl #16
   36290:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   36294:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
   36298:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
   3629c:			; <UNDEFINED> instruction: 0x4601447d
   362a0:	tstls	r5, sp
   362a4:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
   362a8:	andcs	r4, lr, r3, lsl #12
   362ac:			; <UNDEFINED> instruction: 0xf7fe9304
   362b0:	bmi	a75a2c <__read_chk@plt+0xa6e500>
   362b4:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
   362b8:	bmi	a1aac0 <__read_chk@plt+0xa13594>
   362bc:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
   362c0:	strpl	lr, [r2], #-2509	; 0xfffff633
   362c4:	andcs	r9, r1, r1
   362c8:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   362cc:	andlt	r2, r7, r1
   362d0:	ldrhtmi	lr, [r0], -sp
   362d4:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
   362d8:			; <UNDEFINED> instruction: 0xf7fe202a
   362dc:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
   362e0:	blcs	c942f4 <__read_chk@plt+0xc8cdc8>
   362e4:	eorcs	sp, r9, ip
   362e8:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
   362ec:	movwcs	r4, #2587	; 0xa1b
   362f0:			; <UNDEFINED> instruction: 0x4601447a
   362f4:			; <UNDEFINED> instruction: 0xf7fe4618
   362f8:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
   362fc:	svc	0x00f2f7cf
   36300:			; <UNDEFINED> instruction: 0xf7fe2028
   36304:	andcs	pc, r0, #11456	; 0x2cc0
   36308:	strmi	r4, [r1], -r4, lsl #12
   3630c:			; <UNDEFINED> instruction: 0xf7fe2001
   36310:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   36314:	rscle	r2, r6, r0, lsl #22
   36318:	andcs	r4, r0, #278528	; 0x44000
   3631c:	ldrbtmi	r2, [r9], #-1
   36320:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
   36324:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
   36328:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
   3632c:	strmi	r2, [r5], -r0, lsl #4
   36330:	strtmi	r4, [r0], -r1, lsl #12
   36334:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
   36338:			; <UNDEFINED> instruction: 0xb12b782b
   3633c:	strtmi	r4, [r0], -r9, lsl #18
   36340:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   36344:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   36348:			; <UNDEFINED> instruction: 0xf7cf2002
   3634c:	svclt	0x0000efcc
   36350:	andeq	r6, r1, r0, asr #1
   36354:	andeq	r8, r1, r2, lsr #21
   36358:	andeq	ip, r1, lr, ror #6
   3635c:	andeq	r6, r1, ip, rrx
   36360:	andeq	r6, r1, lr, lsr r0
   36364:	andeq	r6, r1, sl, lsl r0
   36368:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   3636c:			; <UNDEFINED> instruction: 0x47706058
   36370:	andeq	r1, r3, lr, lsr #29
   36374:			; <UNDEFINED> instruction: 0x4604b510
   36378:			; <UNDEFINED> instruction: 0xf1b06800
   3637c:	svclt	0x00183fff
   36380:	tstle	r9, r2, lsl #16
   36384:			; <UNDEFINED> instruction: 0xf7d04620
   36388:	blmi	1b1dd0 <__read_chk@plt+0x1aa8a4>
   3638c:	rscscc	pc, pc, #79	; 0x4f
   36390:	ldrbtmi	r2, [fp], #-0
   36394:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
   36398:	ldmdb	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3639c:	svclt	0x0000e7f2
   363a0:	andeq	r1, r3, lr, lsr r5
   363a4:			; <UNDEFINED> instruction: 0x4606b5f0
   363a8:	addlt	r4, r7, r0, asr sp
   363ac:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
   363b0:	cmnlt	r3, fp, lsr #16
   363b4:			; <UNDEFINED> instruction: 0xf7d02002
   363b8:	stmdavs	fp!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
   363bc:	andle	r4, r2, r3, lsl #5
   363c0:			; <UNDEFINED> instruction: 0xf7d04618
   363c4:	blmi	12f2024 <__read_chk@plt+0x12eaaf8>
   363c8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   363cc:	cmplt	lr, sl, lsl r0
   363d0:	blcs	b944a4 <__read_chk@plt+0xb8cf78>
   363d4:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
   363d8:	teqle	r9, r0, lsl #22
   363dc:			; <UNDEFINED> instruction: 0xf7d02002
   363e0:			; <UNDEFINED> instruction: 0xf7d0e8e6
   363e4:	strmi	lr, [r4], -r6, asr #20
   363e8:			; <UNDEFINED> instruction: 0xf7cf2014
   363ec:	movwcs	lr, #3752	; 0xea8
   363f0:			; <UNDEFINED> instruction: 0x4605461f
   363f4:	strvc	r6, [r3], #-4
   363f8:	stmib	r0, {r0, r1, r6, sp, lr}^
   363fc:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
   36400:	bmi	f7fc08 <__read_chk@plt+0xf786dc>
   36404:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
   36408:	smlabtvs	r4, sp, r9, lr
   3640c:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
   36410:	andeq	lr, r3, r1, lsl r9
   36414:	andvs	lr, r2, #3358720	; 0x334000
   36418:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
   3641c:	strtmi	r0, [r8], -r3
   36420:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
   36424:	eorsvs	ip, r4, ip, lsl #22
   36428:			; <UNDEFINED> instruction: 0xf7d04479
   3642c:	strmi	lr, [r4], -r0, lsl #19
   36430:	subsle	r2, r5, r0, lsl #16
   36434:	andcs	r2, r1, #0, 6
   36438:			; <UNDEFINED> instruction: 0x46204619
   3643c:	bl	ffe74384 <__read_chk@plt+0xffe6ce58>
   36440:	andcs	r4, r0, #48, 22	; 0xc000
   36444:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   36448:	addsvs	r4, sl, r0, lsl #14
   3644c:	ldcllt	0, cr11, [r0, #28]!
   36450:	andcs	r4, r6, #737280	; 0xb4000
   36454:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   36458:	cdp	7, 11, cr15, cr14, cr15, {6}
   3645c:	ldrtmi	r4, [r0], -r5, lsl #12
   36460:	ldcl	7, cr15, [r6, #-832]	; 0xfffffcc0
   36464:	ldreq	pc, [r4], #-256	; 0xffffff00
   36468:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
   3646c:	strcs	fp, [r1, -r3, lsl #3]
   36470:			; <UNDEFINED> instruction: 0xf04f4620
   36474:			; <UNDEFINED> instruction: 0xf7cf34ff
   36478:	ldrtmi	lr, [r1], -r2, ror #28
   3647c:	andscc	r4, r0, r5, lsl #12
   36480:	stmib	r2!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36484:	adcvs	r2, pc, r0, lsl #6
   36488:	movwmi	lr, #2501	; 0x9c5
   3648c:	ldr	r6, [r6, fp, ror #1]!
   36490:	andcs	r4, r9, #491520	; 0x78000
   36494:	smladxcs	r2, r0, r6, r4
   36498:			; <UNDEFINED> instruction: 0xf7cf4479
   3649c:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
   364a0:	strtmi	sp, [r0], -r6, ror #1
   364a4:	cdp	7, 4, cr15, cr10, cr15, {6}
   364a8:			; <UNDEFINED> instruction: 0x46054631
   364ac:			; <UNDEFINED> instruction: 0xf7d03010
   364b0:	movwcs	lr, #2444	; 0x98c
   364b4:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
   364b8:	and	r3, r4, r2, lsl #6
   364bc:	mcr	7, 5, pc, cr6, cr0, {6}	; <UNPREDICTABLE>
   364c0:	blcs	1504d4 <__read_chk@plt+0x148fa8>
   364c4:	vst4.8	{d29,d31,d33,d35}, [pc], sl
   364c8:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
   364cc:	ldrtmi	r4, [r0], -r1, asr #2
   364d0:	stmib	r8, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   364d4:	strmi	r1, [r4], -r3, asr #24
   364d8:	rscle	r6, pc, r8, lsr #32
   364dc:	str	r2, [lr, r0, lsl #14]
   364e0:			; <UNDEFINED> instruction: 0xf7d02002
   364e4:	strmi	lr, [r4], -r4, ror #16
   364e8:	svclt	0x0000e7a4
   364ec:	andeq	r1, r3, r2, ror lr
   364f0:	andeq	r1, r3, r6, asr lr
   364f4:			; <UNDEFINED> instruction: 0xffffff6b
   364f8:	andeq	r0, r0, r3, asr #13
   364fc:	andeq	r1, r3, lr, lsr #9
   36500:	andeq	r0, r1, r8, ror #25
   36504:	ldrdeq	r1, [r3], -ip
   36508:	andeq	ip, r1, r6, ror #2
   3650c:	andeq	ip, r1, ip, lsr #2
   36510:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
   36514:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
   36518:	strdlt	fp, [r9], r0
   3651c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   36520:			; <UNDEFINED> instruction: 0xf04f9307
   36524:	eorsle	r0, lr, r0, lsl #6
   36528:			; <UNDEFINED> instruction: 0x46044e71
   3652c:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
   36530:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
   36534:	cmple	r1, r0, lsl #22
   36538:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
   3653c:	tstmi	r8, #311296	; 0x4c000
   36540:	sbchi	pc, r5, r0, asr #32
   36544:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
   36548:	movwmi	r6, #15987	; 0x3e73
   3654c:	addhi	pc, r4, r0, asr #32
   36550:	blcs	50924 <__read_chk@plt+0x493f8>
   36554:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
   36558:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
   3655c:	ldrdcc	lr, [r3, -r2]
   36560:	movwmi	r6, #48720	; 0xbe50
   36564:	movwmi	r6, #14417	; 0x3851
   36568:	andle	r4, ip, fp, lsl #6
   3656c:	stmvc	fp, {r0, r4, fp, sp, lr}
   36570:	strle	r0, [lr, #-2011]!	; 0xfffff825
   36574:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
   36578:	eorle	r4, sl, #805306377	; 0x30000009
   3657c:	mrrcne	8, 4, r6, r8, cr10
   36580:			; <UNDEFINED> instruction: 0x21206108
   36584:	cfstrscs	mvf5, [r7], {209}	; 0xd1
   36588:	adchi	pc, r5, r0, lsl #4
   3658c:			; <UNDEFINED> instruction: 0xf004e8df
   36590:	bleq	2f91c4 <__read_chk@plt+0x2f1c98>
   36594:	strteq	r2, [r5], #-3339	; 0xfffff2f5
   36598:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
   3659c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   365a0:			; <UNDEFINED> instruction: 0xf7d06819
   365a4:	bmi	1670d94 <__read_chk@plt+0x1669868>
   365a8:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   365ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   365b0:	subsmi	r9, sl, r7, lsl #22
   365b4:	addhi	pc, sp, r0, asr #32
   365b8:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   365bc:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
   365c0:	cdpmi	0, 5, cr13, cr2, cr3, {3}
   365c4:			; <UNDEFINED> instruction: 0xf106447e
   365c8:			; <UNDEFINED> instruction: 0xf7d00014
   365cc:	ldmdavs	r0!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}^
   365d0:	strhtcs	lr, [r0], -r8
   365d4:	stc	7, cr15, [r0, #828]!	; 0x33c
   365d8:	blmi	13b0534 <__read_chk@plt+0x13a9008>
   365dc:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
   365e0:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   365e4:	ldmib	r8, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   365e8:	blmi	1330564 <__read_chk@plt+0x1329038>
   365ec:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
   365f0:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
   365f4:	ldmib	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   365f8:	blmi	12b0554 <__read_chk@plt+0x12a9028>
   365fc:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   36600:	stcl	7, cr15, [r4], {207}	; 0xcf
   36604:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
   36608:	ldrtmi	r4, [r0], -r2, lsl #12
   3660c:	ldm	sl, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36610:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
   36614:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
   36618:	bmi	1151f8c <__read_chk@plt+0x114aa60>
   3661c:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
   36620:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
   36624:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
   36628:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
   3662c:	strle	r0, [pc, #-2010]	; 35e5a <__read_chk@plt+0x2e92e>
   36630:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
   36634:	andle	r4, fp, #805306377	; 0x30000009
   36638:	mrrcne	8, 4, r6, r8, cr10
   3663c:	teqcs	sl, r8, lsl #2
   36640:			; <UNDEFINED> instruction: 0xe78854d1
   36644:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   36648:	blcs	507bc <__read_chk@plt+0x49290>
   3664c:	str	sp, [r2, sl, ror #3]
   36650:			; <UNDEFINED> instruction: 0xf7cf203a
   36654:	ldrb	lr, [lr, -r2, ror #26]!
   36658:	blcs	5212c <__read_chk@plt+0x4ac00>
   3665c:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
   36660:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   36664:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
   36668:	andle	r6, fp, r6, lsr r8
   3666c:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   36670:			; <UNDEFINED> instruction: 0xf7cf9105
   36674:	stmdbls	r5, {r2, r3, r7, sl, fp, sp, lr, pc}
   36678:	strmi	r9, [r2], -r6, lsl #22
   3667c:			; <UNDEFINED> instruction: 0xf7d04630
   36680:	strb	lr, [r5, r2, ror #16]
   36684:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
   36688:	strdls	lr, [r5, -r2]
   3668c:	ldc	7, cr15, [r6, #832]	; 0x340
   36690:	stmdage	r6, {r0, r1, r9, sl, lr}
   36694:			; <UNDEFINED> instruction: 0xf7d09306
   36698:	stmdbls	r5, {r1, r4, r5, r6, fp, sp, lr, pc}
   3669c:	strmi	r4, [r8], -r4, lsl #13
   366a0:	ldrdne	pc, [r0], -ip
   366a4:	andcc	lr, r4, #220, 18	; 0x370000
   366a8:	movwcc	r9, #4355	; 0x1103
   366ac:	ldrdvc	pc, [r4], -ip
   366b0:	rsbvc	pc, ip, #536870912	; 0x20000000
   366b4:	strls	r4, [r2, -r2, lsr #18]
   366b8:			; <UNDEFINED> instruction: 0xf8dc4479
   366bc:	strls	r7, [r1, -r8]
   366c0:	ldrdvc	pc, [ip], -ip
   366c4:			; <UNDEFINED> instruction: 0xf7d09700
   366c8:	ldmdavs	r0!, {r1, r2, r3, r4, r5, fp, sp, lr, pc}^
   366cc:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   366d0:			; <UNDEFINED> instruction: 0xf7d0e777
   366d4:	blmi	730cdc <__read_chk@plt+0x7297b0>
   366d8:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
   366dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   366e0:			; <UNDEFINED> instruction: 0xf7d06818
   366e4:	smmlar	lr, r0, r8, lr
   366e8:	andeq	r0, r3, sl, lsr #6
   366ec:	andeq	r0, r0, r0, asr r7
   366f0:	strdeq	r1, [r3], -r2
   366f4:	andeq	r1, r3, r6, ror #25
   366f8:	ldrdeq	r1, [r3], -sl
   366fc:	andeq	r1, r3, r6, asr #25
   36700:	andeq	r1, r3, r4, lsl #25
   36704:	andeq	ip, r1, sl, lsl #1
   36708:	muleq	r3, r6, r2
   3670c:	andeq	r1, r3, ip, asr ip
   36710:	andeq	r1, r3, r2, asr #24
   36714:	andeq	ip, r1, r8, lsr r0
   36718:	andeq	r1, r3, r2, lsr ip
   3671c:	andeq	ip, r1, r0, lsr #32
   36720:	andeq	r1, r3, r4, lsr #24
   36724:	andeq	ip, r1, r2
   36728:	andeq	r1, r3, lr, lsl #24
   3672c:	andeq	r1, r3, r4, lsl #24
   36730:	strdeq	r1, [r3], -sl
   36734:	ldrdeq	r1, [r3], -sl
   36738:	andeq	fp, r1, lr, ror #30
   3673c:	andeq	fp, r1, sl, asr #30
   36740:	andeq	fp, r1, r0, lsr pc
   36744:	andeq	r1, r3, r4, asr #22
   36748:	andeq	fp, r1, r2, asr pc
   3674c:	svcmi	0x00f0e92d
   36750:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   36754:	strmi	r8, [r8], r2, lsl #22
   36758:	addlt	r4, r5, ip, lsl r6
   3675c:			; <UNDEFINED> instruction: 0xf8dd9e10
   36760:	andls	sl, r3, #68	; 0x44
   36764:	teqlt	lr, r1	; <illegal shifter operand>
   36768:	mulls	r0, r6, r8
   3676c:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   36770:			; <UNDEFINED> instruction: 0xf989fab9
   36774:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   36778:	addlt	pc, r8, #14614528	; 0xdf0000
   3677c:			; <UNDEFINED> instruction: 0xf8db44fb
   36780:	stmdacs	r0, {}	; <UNPREDICTABLE>
   36784:	rschi	pc, lr, r0
   36788:	bl	feaf46d0 <__read_chk@plt+0xfeaed1a4>
   3678c:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
   36790:	bcs	50a00 <__read_chk@plt+0x494d4>
   36794:	svccs	0x0001bf18
   36798:	rscshi	pc, r9, r0, asr #32
   3679c:			; <UNDEFINED> instruction: 0x46494b9b
   367a0:	andcs	r4, r0, #56, 12	; 0x3800000
   367a4:	addsvs	r4, sl, fp, ror r4
   367a8:	mrc2	7, 5, pc, cr2, cr15, {7}
   367ac:	svceq	0x0000f1b9
   367b0:	mcrcs	1, 0, sp, cr0, cr2, {2}
   367b4:	blls	12ad00 <__read_chk@plt+0x1237d4>
   367b8:			; <UNDEFINED> instruction: 0xf0002b00
   367bc:	blmi	fe556bbc <__read_chk@plt+0xfe54f690>
   367c0:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   367c4:			; <UNDEFINED> instruction: 0xf0402b00
   367c8:	ldcmi	0, cr8, [r2], {164}	; 0xa4
   367cc:	ldrtmi	r4, [r8], -r9, asr #12
   367d0:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
   367d4:	mrc2	7, 4, pc, cr12, cr15, {7}
   367d8:	strcs	r4, [r1], -pc, lsl #17
   367dc:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
   367e0:	eorshi	pc, r8, #14614528	; 0xdf0000
   367e4:	ldm	r8, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   367e8:	blcc	b4844 <__read_chk@plt+0xad318>
   367ec:	ldrbtmi	r6, [r8], #2081	; 0x821
   367f0:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
   367f4:	blcs	3ae898 <__read_chk@plt+0x3a736c>
   367f8:	addshi	pc, sl, r0
   367fc:			; <UNDEFINED> instruction: 0xf0002b0a
   36800:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
   36804:			; <UNDEFINED> instruction: 0xf14007d2
   36808:	stmdbvs	r8, {r0, r2, r3, r7, pc}
   3680c:	addsmi	r6, r0, #9043968	; 0x8a0000
   36810:	addhi	pc, r8, r0, lsl #1
   36814:	tstvs	sl, r2, asr #24
   36818:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
   3681c:	blcc	b4878 <__read_chk@plt+0xad34c>
   36820:	blcs	1762d94 <__read_chk@plt+0x175b868>
   36824:	mvnle	r6, r6, lsr #1
   36828:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
   3682c:	ldm	r4!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36830:	blcc	b488c <__read_chk@plt+0xad360>
   36834:	blcs	508c0 <__read_chk@plt+0x49394>
   36838:	blmi	1eeb00c <__read_chk@plt+0x1ee3ae0>
   3683c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   36840:			; <UNDEFINED> instruction: 0xf0002b00
   36844:	andcs	r8, sl, r3, lsl #1
   36848:	stcl	7, cr15, [r6], #-828	; 0xfffffcc4
   3684c:	andcs	r4, r0, #120832	; 0x1d800
   36850:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   36854:			; <UNDEFINED> instruction: 0xe079609a
   36858:			; <UNDEFINED> instruction: 0xf8df3601
   3685c:	ldrbtmi	fp, [fp], #464	; 0x1d0
   36860:	ldrdpl	pc, [r0], -fp
   36864:	strtmi	fp, [r9], -ip, lsr #2
   36868:			; <UNDEFINED> instruction: 0xf7d04620
   3686c:			; <UNDEFINED> instruction: 0xf8dbe896
   36870:			; <UNDEFINED> instruction: 0xf1b85000
   36874:			; <UNDEFINED> instruction: 0xf0000f00
   36878:			; <UNDEFINED> instruction: 0xf8df809a
   3687c:			; <UNDEFINED> instruction: 0x46b381b4
   36880:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   36884:			; <UNDEFINED> instruction: 0xf10844f8
   36888:	ldrbtmi	r0, [sl], #788	; 0x314
   3688c:	bcc	4720b4 <__read_chk@plt+0x46ab88>
   36890:	ldrmi	lr, [r3, #32]!
   36894:	andcs	fp, r0, #8, 30
   36898:			; <UNDEFINED> instruction: 0xf8d8d00b
   3689c:			; <UNDEFINED> instruction: 0xf8d80010
   368a0:	b	143a8b8 <__read_chk@plt+0x143338c>
   368a4:	andle	r0, r4, r1, lsl #4
   368a8:	beq	472110 <__read_chk@plt+0x46abe4>
   368ac:	bl	c747f4 <__read_chk@plt+0xc6d2c8>
   368b0:	bl	fe93dac0 <__read_chk@plt+0xfe936594>
   368b4:	strtmi	r0, [r8], -fp, lsl #2
   368b8:	tstls	r0, r1, lsl #2
   368bc:			; <UNDEFINED> instruction: 0x4653495e
   368c0:	andlt	pc, r4, sp, asr #17
   368c4:	bleq	b2cdc <__read_chk@plt+0xab7b0>
   368c8:			; <UNDEFINED> instruction: 0xf7cf4479
   368cc:	blmi	17325c4 <__read_chk@plt+0x172b098>
   368d0:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   368d4:	ldrbmi	r2, [r8], -sl, lsl #2
   368d8:	stcl	7, cr15, [ip, #832]!	; 0x340
   368dc:	stmdacs	r0, {r2, r9, sl, lr}
   368e0:			; <UNDEFINED> instruction: 0x4629d1d7
   368e4:			; <UNDEFINED> instruction: 0xf7d04658
   368e8:	ldmdavc	r3!, {r3, r4, r6, fp, sp, lr, pc}
   368ec:			; <UNDEFINED> instruction: 0xf43f2b00
   368f0:	ldrtmi	sl, [r0], -r2, ror #30
   368f4:	bl	37483c <__read_chk@plt+0x36d310>
   368f8:			; <UNDEFINED> instruction: 0xf8104430
   368fc:	blcs	2c5908 <__read_chk@plt+0x2be3dc>
   36900:	svcge	0x0059f43f
   36904:	andcs	r4, r1, #79872	; 0x13800
   36908:	addsvs	r4, sl, fp, ror r4
   3690c:	bcs	5d120 <__read_chk@plt+0x55bf4>
   36910:	mcrrmi	0, 6, sp, ip, cr5
   36914:	ldrbtmi	r2, [ip], #-10
   36918:			; <UNDEFINED> instruction: 0xf7cf6821
   3691c:	movwcs	lr, #3070	; 0xbfe
   36920:	ldrb	r6, [r2, -r3, lsr #1]
   36924:			; <UNDEFINED> instruction: 0xf7cf4618
   36928:			; <UNDEFINED> instruction: 0xf8d8ebf8
   3692c:	ldrb	r1, [r5, -r0]!
   36930:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
   36934:	ldmda	r0!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36938:	strb	r6, [pc, -r1, lsr #16]!
   3693c:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   36940:	stmda	sl!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36944:	bllt	f149f8 <__read_chk@plt+0xf0d4cc>
   36948:	adcvs	r6, r3, r1, lsr #16
   3694c:	eorsle	r2, lr, r5, lsl #30
   36950:	suble	r2, r8, r6, lsl #30
   36954:	andlt	r4, r5, r8, lsl #12
   36958:	blhi	f1c54 <__read_chk@plt+0xea728>
   3695c:	svcmi	0x00f0e8bd
   36960:	bllt	fe4f48a8 <__read_chk@plt+0xfe4ed37c>
   36964:			; <UNDEFINED> instruction: 0xf04f483a
   36968:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   3696c:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   36970:	ldrdeq	pc, [r0], -fp
   36974:			; <UNDEFINED> instruction: 0xf47f2800
   36978:	blmi	de259c <__read_chk@plt+0xddb070>
   3697c:	rscscs	pc, r1, #64, 4
   36980:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
   36984:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   36988:			; <UNDEFINED> instruction: 0xf7cf4478
   3698c:	ldmdavs	r9, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
   36990:			; <UNDEFINED> instruction: 0xf7cf200a
   36994:	str	lr, [r1, -r2, asr #23]
   36998:	ldrtmi	r4, [r8], -r9, asr #12
   3699c:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
   369a0:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
   369a4:			; <UNDEFINED> instruction: 0xf7cf4478
   369a8:	stmdavs	r1!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   369ac:			; <UNDEFINED> instruction: 0x4652e736
   369b0:	ldrtmi	r4, [r1], -r8, lsr #12
   369b4:	cdp	7, 14, cr15, cr8, cr15, {6}
   369b8:	blmi	af081c <__read_chk@plt+0xae92f0>
   369bc:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
   369c0:	bicle	r6, r5, r9, lsl r8
   369c4:			; <UNDEFINED> instruction: 0xb113689b
   369c8:			; <UNDEFINED> instruction: 0xf7cf200a
   369cc:	blmi	9f186c <__read_chk@plt+0x9ea340>
   369d0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   369d4:	bl	16f491c <__read_chk@plt+0x16ed3f0>
   369d8:			; <UNDEFINED> instruction: 0xf7cf2002
   369dc:	svccs	0x0005ec84
   369e0:			; <UNDEFINED> instruction: 0xd1b56819
   369e4:	blmi	8b09ac <__read_chk@plt+0x8a9480>
   369e8:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   369ec:	blmi	864ec0 <__read_chk@plt+0x85d994>
   369f0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   369f4:	bl	12f493c <__read_chk@plt+0x12ed410>
   369f8:	cdp	7, 4, cr15, cr6, cr15, {6}
   369fc:			; <UNDEFINED> instruction: 0xf7cf200a
   36a00:	ldrb	lr, [r4, ip, lsl #23]!
   36a04:	andeq	r1, r3, r4, lsr #21
   36a08:	muleq	r3, r2, sl
   36a0c:	andeq	r1, r3, ip, ror sl
   36a10:	andeq	r1, r3, r0, ror #20
   36a14:	andeq	r1, r3, lr, asr #20
   36a18:	muleq	r1, sl, lr
   36a1c:	andeq	r1, r3, r2, lsr sl
   36a20:	andeq	fp, r1, r2, asr lr
   36a24:	andeq	r1, r3, r4, ror #19
   36a28:	ldrdeq	r1, [r3], -r0
   36a2c:	andeq	r1, r3, r2, asr #19
   36a30:	muleq	r3, ip, r9
   36a34:	andeq	r8, r1, r2, lsl #9
   36a38:	andeq	fp, r1, r8, lsr #27
   36a3c:	andeq	r1, r3, r0, asr r9
   36a40:	andeq	r1, r3, r8, lsl r9
   36a44:	andeq	r1, r3, sl, lsl #18
   36a48:	andeq	fp, r1, lr, asr #26
   36a4c:	andeq	fp, r1, r6, asr #26
   36a50:	andeq	sl, r1, r2, asr #1
   36a54:	andeq	fp, r1, r8, lsr #28
   36a58:	andeq	fp, r1, r6, asr #25
   36a5c:	ldrdeq	fp, [r1], -ip
   36a60:	ldrdeq	fp, [r1], -r4
   36a64:	andeq	r1, r3, r2, ror #16
   36a68:	andeq	r1, r3, r0, asr r8
   36a6c:	andeq	r1, r3, r8, lsr r8
   36a70:	andeq	r1, r3, r0, lsr r8
   36a74:	movwcs	fp, #1038	; 0x40e
   36a78:	addlt	fp, r4, r0, lsr r5
   36a7c:	ldrd	pc, [r8], #-143	; 0xffffff71
   36a80:			; <UNDEFINED> instruction: 0xf8dfac07
   36a84:	ldrmi	ip, [sl], -r8, asr #32
   36a88:			; <UNDEFINED> instruction: 0xf85444fe
   36a8c:	tstcs	r1, r4, lsl #22
   36a90:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   36a94:	ldrdgt	pc, [r0], -ip
   36a98:	andgt	pc, ip, sp, asr #17
   36a9c:	stceq	0, cr15, [r0], {79}	; 0x4f
   36aa0:	strpl	lr, [r0], #-2509	; 0xfffff633
   36aa4:			; <UNDEFINED> instruction: 0xf7ff9402
   36aa8:	bmi	2b63f4 <__read_chk@plt+0x2aeec8>
   36aac:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   36ab0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36ab4:	subsmi	r9, sl, r3, lsl #22
   36ab8:	andlt	sp, r4, r4, lsl #2
   36abc:	ldrhtmi	lr, [r0], -sp
   36ac0:	ldrbmi	fp, [r0, -r3]!
   36ac4:	svc	0x0086f7cf
   36ac8:			; <UNDEFINED> instruction: 0x0002fdb8
   36acc:	andeq	r0, r0, r0, asr r7
   36ad0:	muleq	r2, r2, sp
   36ad4:	svcmi	0x00f0e92d
   36ad8:			; <UNDEFINED> instruction: 0xf8df460d
   36adc:	ldrmi	r1, [r6], -r4, asr #8
   36ae0:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   36ae4:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
   36ae8:			; <UNDEFINED> instruction: 0xf8d06883
   36aec:	strmi	r8, [r4], -r0
   36af0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   36af4:			; <UNDEFINED> instruction: 0xf04f922b
   36af8:	blcs	37300 <__read_chk@plt+0x2fdd4>
   36afc:	adcshi	pc, sp, r0
   36b00:	svccc	0x00fff1b8
   36b04:			; <UNDEFINED> instruction: 0xf8dfd056
   36b08:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
   36b0c:	andhi	pc, r0, r3, asr #17
   36b10:	suble	r2, r2, r0, lsl #28
   36b14:	and	r4, r2, r7, lsr r6
   36b18:	strmi	r1, [r5], #-2623	; 0xfffff5c1
   36b1c:			; <UNDEFINED> instruction: 0x463ad03d
   36b20:	strbmi	r4, [r0], -r9, lsr #12
   36b24:	b	10f4a6c <__read_chk@plt+0x10ed540>
   36b28:	ble	ffd80b30 <__read_chk@plt+0xffd79604>
   36b2c:	bl	1bf4a74 <__read_chk@plt+0x1bed548>
   36b30:	blcs	150b44 <__read_chk@plt+0x149618>
   36b34:	blmi	fffaaf08 <__read_chk@plt+0xfffa39dc>
   36b38:	svcvs	0x001b447b
   36b3c:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
   36b40:	eorle	r3, sl, r1, lsl #6
   36b44:			; <UNDEFINED> instruction: 0xf7cf2002
   36b48:			; <UNDEFINED> instruction: 0xf7cfed32
   36b4c:			; <UNDEFINED> instruction: 0xf7cfee92
   36b50:			; <UNDEFINED> instruction: 0xb1a8efa4
   36b54:	bl	16f4a9c <__read_chk@plt+0x16ed570>
   36b58:	strmi	r7, [r5], -r3, lsr #24
   36b5c:	blcs	3eb6c <__read_chk@plt+0x37640>
   36b60:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   36b64:	stc	7, cr15, [r2, #-828]!	; 0xfffffcc4
   36b68:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
   36b6c:	bl	ff0f4ab0 <__read_chk@plt+0xff0ed584>
   36b70:			; <UNDEFINED> instruction: 0xf10449ef
   36b74:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
   36b78:	ldrtmi	r4, [r8], -r3, lsl #12
   36b7c:	b	1cf4ac4 <__read_chk@plt+0x1ced598>
   36b80:	cmplt	r3, r3, ror #17
   36b84:	mcrrne	8, 2, r6, r3, cr0
   36b88:			; <UNDEFINED> instruction: 0xf7cfd007
   36b8c:	blmi	ffab20fc <__read_chk@plt+0xffaaabd0>
   36b90:	rscscc	pc, pc, #79	; 0x4f
   36b94:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   36b98:	bmi	ffa0ec08 <__read_chk@plt+0xffa076dc>
   36b9c:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
   36ba0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36ba4:	subsmi	r9, sl, fp, lsr #22
   36ba8:			; <UNDEFINED> instruction: 0x81aef040
   36bac:	eorlt	r4, sp, r0, lsr r6
   36bb0:	svchi	0x00f0e8bd
   36bb4:			; <UNDEFINED> instruction: 0xf10049e1
   36bb8:	movwcs	r0, #1808	; 0x710
   36bbc:	sbcvs	r2, r3, r6, lsl #4
   36bc0:			; <UNDEFINED> instruction: 0x46384479
   36bc4:	bl	274b08 <__read_chk@plt+0x26d5dc>
   36bc8:			; <UNDEFINED> instruction: 0x7da3b910
   36bcc:	cmple	sp, r0, lsl #22
   36bd0:	andcs	r4, r9, #3588096	; 0x36c000
   36bd4:			; <UNDEFINED> instruction: 0xf1044638
   36bd8:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
   36bdc:	b	fff74b20 <__read_chk@plt+0xfff6d5f4>
   36be0:	ldrtmi	fp, [r8], r0, lsl #2
   36be4:	mulge	r0, r8, r8
   36be8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   36bec:	eorsls	pc, ip, sp, lsr #17
   36bf0:	svceq	0x0000f1ba
   36bf4:	sbchi	pc, r9, r0, asr #32
   36bf8:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
   36bfc:			; <UNDEFINED> instruction: 0x47986edb
   36c00:	strmi	r7, [r0], r3, lsl #16
   36c04:			; <UNDEFINED> instruction: 0xf0002800
   36c08:	blcs	57198 <__read_chk@plt+0x4fc6c>
   36c0c:	addshi	pc, r8, r0
   36c10:	ldmdb	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36c14:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
   36c18:	addshi	pc, r2, r0, lsl #4
   36c1c:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   36c20:	rsbcs	r4, fp, #68157440	; 0x4100000
   36c24:			; <UNDEFINED> instruction: 0xf7d04618
   36c28:	stmibmi	r7, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}^
   36c2c:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
   36c30:	bl	af4b78 <__read_chk@plt+0xaed64c>
   36c34:	adcge	pc, r9, sp, lsl #17
   36c38:	beq	f73074 <__read_chk@plt+0xf6bb48>
   36c3c:			; <UNDEFINED> instruction: 0xf7d04680
   36c40:			; <UNDEFINED> instruction: 0xf100e968
   36c44:	strbmi	r0, [r8], -r2, lsl #22
   36c48:	mrscs	r2, R9_usr
   36c4c:	cdp	7, 14, cr15, cr12, cr15, {6}
   36c50:	movwcc	r4, #5635	; 0x1603
   36c54:	rsbsle	r6, r6, r0, lsr #32
   36c58:			; <UNDEFINED> instruction: 0x4651465a
   36c5c:	stm	r4, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36c60:			; <UNDEFINED> instruction: 0xf0003001
   36c64:			; <UNDEFINED> instruction: 0xf8d480c5
   36c68:			; <UNDEFINED> instruction: 0xf1b88000
   36c6c:			; <UNDEFINED> instruction: 0xf0003fff
   36c70:	movwcs	r8, #339	; 0x153
   36c74:	movwcs	r6, #4195	; 0x1063
   36c78:	blmi	fed4f00c <__read_chk@plt+0xfed47ae0>
   36c7c:	svccc	0x00fff1b8
   36c80:			; <UNDEFINED> instruction: 0xf8c3447b
   36c84:			; <UNDEFINED> instruction: 0xf43f8000
   36c88:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
   36c8c:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
   36c90:			; <UNDEFINED> instruction: 0xf7d04648
   36c94:	andcc	lr, r1, lr, lsr r9
   36c98:	cdp	7, 13, cr15, cr2, cr15, {6}
   36c9c:	stmdacs	r0, {r7, r9, sl, lr}
   36ca0:	stcvc	0, cr13, [r3, #276]!	; 0x114
   36ca4:			; <UNDEFINED> instruction: 0xf0002b5b
   36ca8:	strbmi	r8, [r9], -r5, asr #1
   36cac:	stc	7, cr15, [ip, #828]	; 0x33c
   36cb0:			; <UNDEFINED> instruction: 0x4640213a
   36cb4:	bl	ffff4bfc <__read_chk@plt+0xfffed6d0>
   36cb8:	eorsle	r2, fp, r0, lsl #16
   36cbc:			; <UNDEFINED> instruction: 0xf1007843
   36cc0:	blcc	c390cc <__read_chk@plt+0xc31ba0>
   36cc4:	bcs	2a3834 <__read_chk@plt+0x29c308>
   36cc8:			; <UNDEFINED> instruction: 0xf04fd834
   36ccc:	and	r0, r4, sl, lsl #28
   36cd0:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
   36cd4:	svccc	0x0080f5b3
   36cd8:			; <UNDEFINED> instruction: 0xf819d22c
   36cdc:			; <UNDEFINED> instruction: 0xf1a11f01
   36ce0:	blx	17f75a8 <__read_chk@plt+0x17f007c>
   36ce4:			; <UNDEFINED> instruction: 0xf1bcfc82
   36ce8:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
   36cec:	svclt	0x00183900
   36cf0:	blcs	3f0fc <__read_chk@plt+0x37bd0>
   36cf4:	tstcs	r1, r8, lsl #30
   36cf8:	blt	1725484 <__read_chk@plt+0x171df58>
   36cfc:	andscc	pc, r2, sp, lsr #17
   36d00:			; <UNDEFINED> instruction: 0xf04fab05
   36d04:			; <UNDEFINED> instruction: 0xf10d0c02
   36d08:	usatmi	r0, #1, r0, lsl #20
   36d0c:			; <UNDEFINED> instruction: 0xf04f461a
   36d10:	andvc	r0, r1, r0, lsl fp
   36d14:	stmib	sp, {r0, r2, r8, ip, pc}^
   36d18:			; <UNDEFINED> instruction: 0xf8ad1106
   36d1c:			; <UNDEFINED> instruction: 0x4641c010
   36d20:			; <UNDEFINED> instruction: 0xf7cf4648
   36d24:	stmdacs	r1, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   36d28:			; <UNDEFINED> instruction: 0xf0004640
   36d2c:			; <UNDEFINED> instruction: 0xf7d080ef
   36d30:			; <UNDEFINED> instruction: 0xe005e9bc
   36d34:			; <UNDEFINED> instruction: 0xf7cf2016
   36d38:			; <UNDEFINED> instruction: 0x4640eeb8
   36d3c:	ldmib	r4!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36d40:	mvnscc	pc, #79	; 0x4f
   36d44:	blmi	fe0cedd8 <__read_chk@plt+0xfe0c78ac>
   36d48:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
   36d4c:	bcs	529c0 <__read_chk@plt+0x4b494>
   36d50:	adcshi	pc, r8, r0, asr #32
   36d54:			; <UNDEFINED> instruction: 0xf8d4b393
   36d58:			; <UNDEFINED> instruction: 0xf1b88000
   36d5c:	strdle	r3, [r8, pc]
   36d60:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
   36d64:	andhi	pc, r0, r3, asr #17
   36d68:			; <UNDEFINED> instruction: 0xf7cfe6e5
   36d6c:	stmdavs	r2!, {r5, sl, fp, sp, lr, pc}
   36d70:	strmi	r9, [r7], -r3, lsl #4
   36d74:			; <UNDEFINED> instruction: 0xf7cf6828
   36d78:	ldmdbmi	r7!, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
   36d7c:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   36d80:	ldrtmi	r4, [r8], -r3, lsl #12
   36d84:	stmdb	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36d88:			; <UNDEFINED> instruction: 0x4640e6fa
   36d8c:	stmia	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36d90:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
   36d94:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
   36d98:	rsbcs	r4, fp, #68157440	; 0x4100000
   36d9c:			; <UNDEFINED> instruction: 0x81bcf8df
   36da0:			; <UNDEFINED> instruction: 0xf10d4618
   36da4:			; <UNDEFINED> instruction: 0xf7d00a3c
   36da8:	movwcs	lr, #2654	; 0xa5e
   36dac:	adccc	pc, r9, sp, lsl #17
   36db0:	stmia	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36db4:			; <UNDEFINED> instruction: 0xf10044f8
   36db8:	strb	r0, [r4, -r2, lsl #22]
   36dbc:			; <UNDEFINED> instruction: 0xf7cf2002
   36dc0:			; <UNDEFINED> instruction: 0xf7cfebf6
   36dc4:			; <UNDEFINED> instruction: 0xf7cfed56
   36dc8:	stmdacs	r0, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
   36dcc:	svcge	0x004bf43f
   36dd0:			; <UNDEFINED> instruction: 0xf7cf2002
   36dd4:	strmi	lr, [r7], -ip, ror #23
   36dd8:	b	674d20 <__read_chk@plt+0x66d7f4>
   36ddc:			; <UNDEFINED> instruction: 0xf7cf6800
   36de0:	ldmdbmi	pc, {r1, r3, r7, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   36de4:			; <UNDEFINED> instruction: 0x46024479
   36de8:			; <UNDEFINED> instruction: 0xf7d04638
   36dec:			; <UNDEFINED> instruction: 0xe73ae93c
   36df0:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
   36df4:	svcvs	0x001b447b
   36df8:	rsble	r4, r9, r3, lsl r3
   36dfc:			; <UNDEFINED> instruction: 0xf7cf6820
   36e00:	blmi	16b1e88 <__read_chk@plt+0x16aa95c>
   36e04:	rscscc	pc, pc, #79	; 0x4f
   36e08:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   36e0c:	blcs	52a80 <__read_chk@plt+0x4b554>
   36e10:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
   36e14:	movwcs	fp, #6411	; 0x190b
   36e18:	bmi	154efac <__read_chk@plt+0x1547a80>
   36e1c:	mvnscc	pc, pc, asr #32
   36e20:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   36e24:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
   36e28:	andsvs	r6, r9, r2, lsl pc
   36e2c:			; <UNDEFINED> instruction: 0xf47f2a00
   36e30:	ldrt	sl, [r2], r7, lsr #29
   36e34:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
   36e38:	stcl	7, cr15, [r6], {207}	; 0xcf
   36e3c:			; <UNDEFINED> instruction: 0x4640215d
   36e40:	bl	e74d88 <__read_chk@plt+0xe6d85c>
   36e44:			; <UNDEFINED> instruction: 0xf43f2800
   36e48:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   36e4c:			; <UNDEFINED> instruction: 0xf47f2b3a
   36e50:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   36e54:	stmdbeq	r2, {r8, ip, sp, lr, pc}
   36e58:	sbcslt	r3, sl, #48, 22	; 0xc000
   36e5c:			; <UNDEFINED> instruction: 0xf63f2a09
   36e60:			; <UNDEFINED> instruction: 0xf04faf69
   36e64:	and	r0, r5, sl, lsl #28
   36e68:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
   36e6c:	svccc	0x0080f5b3
   36e70:	svcge	0x0060f4bf
   36e74:	svcne	0x0001f819
   36e78:	eorseq	pc, r0, #1073741864	; 0x40000028
   36e7c:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
   36e80:	svceq	0x0009f1bc
   36e84:	blx	fed2d64c <__read_chk@plt+0xfed26120>
   36e88:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
   36e8c:	svclt	0x000c2900
   36e90:	tstcs	r1, r1, lsl r6
   36e94:			; <UNDEFINED> instruction: 0xf47f2900
   36e98:			; <UNDEFINED> instruction: 0xf04faf4d
   36e9c:	blt	16f9ecc <__read_chk@plt+0x16f29a0>
   36ea0:	beq	8732dc <__read_chk@plt+0x86bdb0>
   36ea4:	strbtmi	sl, [r1], sl, lsl #20
   36ea8:	bleq	772fec <__read_chk@plt+0x76bac0>
   36eac:			; <UNDEFINED> instruction: 0xf8ad7001
   36eb0:	tstls	r9, r2, lsr #32
   36eb4:	smlabtne	sl, sp, r9, lr
   36eb8:	smlabtne	ip, sp, r9, lr
   36ebc:			; <UNDEFINED> instruction: 0xf8ad910e
   36ec0:	str	ip, [ip, -r0, lsr #32]!
   36ec4:	adcle	r2, r8, r0, lsl #22
   36ec8:	ldrdhi	pc, [r0], -r4
   36ecc:	mrcle	6, 7, lr, cr15, cr5, {6}
   36ed0:			; <UNDEFINED> instruction: 0xf7cf2002
   36ed4:			; <UNDEFINED> instruction: 0xf7cfeb6c
   36ed8:			; <UNDEFINED> instruction: 0xf7cfeccc
   36edc:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   36ee0:	andcs	sp, r2, ip, lsl #1
   36ee4:	bl	18f4e28 <__read_chk@plt+0x18ed8fc>
   36ee8:			; <UNDEFINED> instruction: 0xf7d04681
   36eec:	stmdavs	r0, {r4, r7, r8, fp, sp, lr, pc}
   36ef0:	b	74e34 <__read_chk@plt+0x6d908>
   36ef4:			; <UNDEFINED> instruction: 0x4643491f
   36ef8:			; <UNDEFINED> instruction: 0x46024479
   36efc:	andls	r4, r0, #72, 12	; 0x4800000
   36f00:			; <UNDEFINED> instruction: 0xf7d0463a
   36f04:			; <UNDEFINED> instruction: 0xe779e8b0
   36f08:	stcl	7, cr15, [r4, #-828]!	; 0xfffffcc4
   36f0c:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   36f10:			; <UNDEFINED> instruction: 0xf7d044f8
   36f14:	ldr	lr, [r6], sl, asr #17
   36f18:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   36f1c:			; <UNDEFINED> instruction: 0xe7766f1b
   36f20:	andeq	pc, r2, sl, asr sp	; <UNPREDICTABLE>
   36f24:	andeq	r0, r0, r0, asr r7
   36f28:	andeq	r0, r3, r6, asr #27
   36f2c:	andeq	r1, r3, r8, ror #13
   36f30:	andeq	fp, r1, r6, ror #22
   36f34:	andeq	r0, r3, sl, lsr sp
   36f38:	andeq	pc, r2, r2, lsr #25
   36f3c:	strdeq	fp, [r1], -ip
   36f40:	andeq	fp, r1, sl, ror #19
   36f44:	andeq	r1, r3, r6, lsr #12
   36f48:	andeq	fp, r1, sl, asr sl
   36f4c:	andeq	r0, r3, r0, asr ip
   36f50:	ldrdeq	r1, [r3], -r6
   36f54:	andeq	r0, r3, lr, ror #22
   36f58:	andeq	fp, r1, sl, ror r9
   36f5c:	andeq	r7, r1, r8, asr pc
   36f60:	andeq	fp, r1, ip, lsr #17
   36f64:	andeq	r1, r3, ip, lsr #8
   36f68:	andeq	r1, r3, r6, lsl r4
   36f6c:	strdeq	r1, [r3], -lr
   36f70:	andeq	r0, r3, sl, lsr #21
   36f74:	andeq	fp, r1, r4, asr #15
   36f78:	strdeq	r7, [r1], -ip
   36f7c:	andeq	r1, r3, r6, lsl #6
   36f80:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   36f84:	tstlt	r8, sl, asr pc
   36f88:	ldrbvs	r2, [r9, -r0, lsl #2]
   36f8c:			; <UNDEFINED> instruction: 0x47704610
   36f90:	muleq	r3, lr, r2
   36f94:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
   36f98:	movwcc	r6, #8019	; 0x1f53
   36f9c:			; <UNDEFINED> instruction: 0x47706753
   36fa0:	andeq	r1, r3, sl, lsl #5
   36fa4:			; <UNDEFINED> instruction: 0xf04fb118
   36fa8:			; <UNDEFINED> instruction: 0xf7ff31ff
   36fac:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   36fb0:	mvnscc	pc, pc, asr #32
   36fb4:			; <UNDEFINED> instruction: 0xf7ff4478
   36fb8:	svclt	0x0000b9f5
   36fbc:	andeq	r9, r1, r8, ror sl
   36fc0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   36fc4:			; <UNDEFINED> instruction: 0x477066d8
   36fc8:	andeq	r1, r3, lr, asr r2
   36fcc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   36fd0:			; <UNDEFINED> instruction: 0x47706698
   36fd4:	andeq	r1, r3, r2, asr r2
   36fd8:			; <UNDEFINED> instruction: 0x460cb538
   36fdc:	stfmid	f3, [sp, #-320]	; 0xfffffec0
   36fe0:	subcs	r4, pc, #1048576	; 0x100000
   36fe4:			; <UNDEFINED> instruction: 0xf105447d
   36fe8:			; <UNDEFINED> instruction: 0xf7d00014
   36fec:	movwcs	lr, #2364	; 0x93c
   36ff0:	rsbcc	pc, r3, r5, lsl #17
   36ff4:			; <UNDEFINED> instruction: 0xf0044b08
   36ff8:			; <UNDEFINED> instruction: 0xf0040001
   36ffc:			; <UNDEFINED> instruction: 0xf0040102
   37000:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
   37004:	strvc	pc, [r0], #1028	; 0x404
   37008:	andne	lr, r3, r3, asr #19
   3700c:			; <UNDEFINED> instruction: 0x671c665a
   37010:	svclt	0x0000bd38
   37014:	andeq	r1, r3, ip, lsr r2
   37018:	andeq	r1, r3, lr, lsl r2
   3701c:	blmi	463784 <__read_chk@plt+0x45c258>
   37020:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   37024:	blcc	3fc38 <__read_chk@plt+0x3870c>
   37028:	movwcs	fp, #7960	; 0x1f18
   3702c:	tstlt	r2, r3
   37030:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   37034:	blmi	30f048 <__read_chk@plt+0x307b1c>
   37038:	mrcvs	4, 2, r4, cr11, cr11, {3}
   3703c:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
   37040:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   37044:	blmi	24f058 <__read_chk@plt+0x247b2c>
   37048:	svcvs	0x001b447b
   3704c:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
   37050:	orrvc	pc, r0, #1124073472	; 0x43000000
   37054:	stmdami	r5, {r0, r1, sp, lr}
   37058:	andscc	r4, r4, r8, ror r4
   3705c:	svclt	0x00004770
   37060:	andeq	r1, r3, r0, lsl #4
   37064:	andeq	r1, r3, r8, ror #3
   37068:	ldrdeq	r1, [r3], -r8
   3706c:	andeq	r1, r3, r8, asr #3
   37070:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
   37074:			; <UNDEFINED> instruction: 0x4604447b
   37078:	cmplt	r0, r8, lsl r8
   3707c:	bl	ffe74fc0 <__read_chk@plt+0xffe6da94>
   37080:	svclt	0x00181c43
   37084:	adcmi	r2, r0, #67108864	; 0x4000000
   37088:	movwcs	fp, #3864	; 0xf18
   3708c:	blmi	2255c0 <__read_chk@plt+0x21e094>
   37090:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   37094:	svclt	0x00181c58
   37098:	adcmi	r2, r3, #1
   3709c:	andcs	fp, r0, r8, lsl pc
   370a0:	andcs	fp, r1, r0, lsl sp
   370a4:	svclt	0x0000bd10
   370a8:	andeq	r1, r3, ip, lsr #3
   370ac:	andeq	r0, r3, r0, asr #16
   370b0:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   370b4:	tstlt	r8, r8, lsl r8
   370b8:	bllt	ff674ffc <__read_chk@plt+0xff66dad0>
   370bc:	rscscc	pc, pc, pc, asr #32
   370c0:	svclt	0x00004770
   370c4:	andeq	r1, r3, lr, ror #2
   370c8:	cfstr32mi	mvfx11, [ip], {16}
   370cc:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   370d0:	ldfltd	f3, [r0, #-0]
   370d4:			; <UNDEFINED> instruction: 0xf04f480a
   370d8:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
   370dc:			; <UNDEFINED> instruction: 0xf962f7ff
   370e0:	stmdacs	r0, {r5, fp, sp, lr}
   370e4:	blmi	22b8c0 <__read_chk@plt+0x224394>
   370e8:	eorvc	pc, r8, #1325400064	; 0x4f000000
   370ec:	stmdami	r7, {r1, r2, r8, fp, lr}
   370f0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   370f4:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
   370f8:	bl	fe3f503c <__read_chk@plt+0xfe3edb10>
   370fc:	andeq	r1, r3, r4, asr r1
   37100:	andeq	r9, r1, r2, asr r9
   37104:			; <UNDEFINED> instruction: 0x0001b6bc
   37108:	andeq	fp, r1, sl, asr r5
   3710c:	andeq	fp, r1, lr, ror #10
   37110:	movwcs	fp, #1038	; 0x40e
   37114:	addlt	fp, r4, r0, lsr r5
   37118:	ldrd	pc, [r8], #-143	; 0xffffff71
   3711c:			; <UNDEFINED> instruction: 0xf8dfac07
   37120:	ldrmi	ip, [sl], -r8, asr #32
   37124:			; <UNDEFINED> instruction: 0xf85444fe
   37128:	ldrmi	r5, [r9], -r4, lsl #22
   3712c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   37130:	ldrdgt	pc, [r0], -ip
   37134:	andgt	pc, ip, sp, asr #17
   37138:	stceq	0, cr15, [r0], {79}	; 0x4f
   3713c:	strpl	lr, [r0], #-2509	; 0xfffff633
   37140:			; <UNDEFINED> instruction: 0xf7ff9402
   37144:	bmi	2b5d58 <__read_chk@plt+0x2ae82c>
   37148:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   3714c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37150:	subsmi	r9, sl, r3, lsl #22
   37154:	andlt	sp, r4, r4, lsl #2
   37158:	ldrhtmi	lr, [r0], -sp
   3715c:	ldrbmi	fp, [r0, -r3]!
   37160:	ldc	7, cr15, [r8], #-828	; 0xfffffcc4
   37164:	andeq	pc, r2, ip, lsl r7	; <UNPREDICTABLE>
   37168:	andeq	r0, r0, r0, asr r7
   3716c:	strdeq	pc, [r2], -r6
   37170:	addlt	fp, r3, r0, lsl #10
   37174:	stmib	sp, {r8, r9, sp}^
   37178:	ldrmi	r1, [sl], -r0, lsl #4
   3717c:			; <UNDEFINED> instruction: 0xf7ff4619
   37180:	andlt	pc, r3, r5, ror #21
   37184:	blx	175302 <__read_chk@plt+0x16ddd6>
   37188:	addlt	fp, r3, r0, lsr r5
   3718c:			; <UNDEFINED> instruction: 0x460c4615
   37190:	movwls	r2, #4608	; 0x1200
   37194:			; <UNDEFINED> instruction: 0x46234611
   37198:			; <UNDEFINED> instruction: 0xf7ff9500
   3719c:	ldrdlt	pc, [r3], -r7
   371a0:	svclt	0x0000bd30
   371a4:	svclt	0x0000e466
   371a8:	movwcs	fp, #1039	; 0x40f
   371ac:	addlt	fp, r5, r0, lsr r5
   371b0:	ldrd	pc, [ip], #-143	; 0xffffff71
   371b4:			; <UNDEFINED> instruction: 0xf8dfac08
   371b8:	ldrmi	ip, [sl], -ip, asr #32
   371bc:			; <UNDEFINED> instruction: 0xf85444fe
   371c0:	ldrmi	r5, [r9], -r4, lsl #22
   371c4:			; <UNDEFINED> instruction: 0xf85e2002
   371c8:			; <UNDEFINED> instruction: 0xf8dcc00c
   371cc:			; <UNDEFINED> instruction: 0xf8cdc000
   371d0:			; <UNDEFINED> instruction: 0xf04fc00c
   371d4:	stmib	sp, {sl, fp}^
   371d8:	strls	r5, [r2], #-1024	; 0xfffffc00
   371dc:	blx	fedf51e0 <__read_chk@plt+0xfededcb4>
   371e0:	blmi	249a0c <__read_chk@plt+0x2424e0>
   371e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   371e8:	blls	111258 <__read_chk@plt+0x109d2c>
   371ec:	qaddle	r4, sl, r4
   371f0:	pop	{r0, r2, ip, sp, pc}
   371f4:	andlt	r4, r4, r0, lsr r0
   371f8:			; <UNDEFINED> instruction: 0xf7cf4770
   371fc:	svclt	0x0000ebec
   37200:	andeq	pc, r2, r4, lsl #13
   37204:	andeq	r0, r0, r0, asr r7
   37208:	andeq	pc, r2, ip, asr r6	; <UNPREDICTABLE>
   3720c:	movwcs	fp, #1039	; 0x40f
   37210:	addlt	fp, r5, r0, lsr r5
   37214:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   37218:			; <UNDEFINED> instruction: 0xf8dfac08
   3721c:			; <UNDEFINED> instruction: 0x461ac05c
   37220:			; <UNDEFINED> instruction: 0xf85444fe
   37224:	ldrmi	r5, [r9], -r4, lsl #22
   37228:			; <UNDEFINED> instruction: 0xf85e2004
   3722c:			; <UNDEFINED> instruction: 0xf8dcc00c
   37230:			; <UNDEFINED> instruction: 0xf8cdc000
   37234:			; <UNDEFINED> instruction: 0xf04fc00c
   37238:	stmib	sp, {sl, fp}^
   3723c:	strls	r5, [r2], #-1024	; 0xfffffc00
   37240:	blx	fe175244 <__read_chk@plt+0xfe16dd18>
   37244:	vpmax.s8	d20, d7, d13
   37248:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
   3724c:	addmi	r6, fp, #332	; 0x14c
   37250:	movwcc	fp, #8156	; 0x1fdc
   37254:	bmi	2d0fa8 <__read_chk@plt+0x2c9a7c>
   37258:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   3725c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37260:	subsmi	r9, sl, r3, lsl #22
   37264:	andlt	sp, r5, r4, lsl #2
   37268:	ldrhtmi	lr, [r0], -sp
   3726c:	ldrbmi	fp, [r0, -r4]!
   37270:	bl	fec751b4 <__read_chk@plt+0xfec6dc88>
   37274:	andeq	pc, r2, r0, lsr #12
   37278:	andeq	r0, r0, r0, asr r7
   3727c:	ldrdeq	r0, [r3], -r6
   37280:	andeq	pc, r2, r6, ror #11
   37284:	movwcs	fp, #1039	; 0x40f
   37288:	addlt	fp, r5, r0, lsl #10
   3728c:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
   37290:			; <UNDEFINED> instruction: 0xf8dfac06
   37294:			; <UNDEFINED> instruction: 0x461ac030
   37298:			; <UNDEFINED> instruction: 0xf85444fe
   3729c:	ldrmi	r5, [r9], -r4, lsl #22
   372a0:			; <UNDEFINED> instruction: 0xf85e2005
   372a4:			; <UNDEFINED> instruction: 0xf8dcc00c
   372a8:			; <UNDEFINED> instruction: 0xf8cdc000
   372ac:			; <UNDEFINED> instruction: 0xf04fc00c
   372b0:	stmib	sp, {sl, fp}^
   372b4:	strls	r5, [r2], #-1024	; 0xfffffc00
   372b8:	blx	12752bc <__read_chk@plt+0x126dd90>
   372bc:	stmib	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   372c0:	andeq	pc, r2, r8, lsr #11
   372c4:	andeq	r0, r0, r0, asr r7
   372c8:			; <UNDEFINED> instruction: 0x4604b510
   372cc:	ldc2l	0, cr15, [r8, #4]!
   372d0:	strtmi	fp, [r1], -r8, lsr #2
   372d4:	ldmfd	sp!, {sp}
   372d8:			; <UNDEFINED> instruction: 0xf7ff4010
   372dc:			; <UNDEFINED> instruction: 0xf7cfb863
   372e0:	stmdavs	r0, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   372e4:	stmda	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   372e8:	stmdami	r2, {r0, r9, sl, lr}
   372ec:			; <UNDEFINED> instruction: 0xf7ff4478
   372f0:	svclt	0x0000ffc9
   372f4:	andeq	fp, r1, r8, lsr r4
   372f8:	movwcs	fp, #1039	; 0x40f
   372fc:	addlt	fp, r5, r0, lsl #10
   37300:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
   37304:			; <UNDEFINED> instruction: 0xf8dfac06
   37308:			; <UNDEFINED> instruction: 0x461ac030
   3730c:			; <UNDEFINED> instruction: 0xf85444fe
   37310:	ldrmi	r5, [r9], -r4, lsl #22
   37314:			; <UNDEFINED> instruction: 0xf85e2006
   37318:			; <UNDEFINED> instruction: 0xf8dcc00c
   3731c:			; <UNDEFINED> instruction: 0xf8cdc000
   37320:			; <UNDEFINED> instruction: 0xf04fc00c
   37324:	stmib	sp, {sl, fp}^
   37328:	strls	r5, [r2], #-1024	; 0xfffffc00
   3732c:	blx	3f5330 <__read_chk@plt+0x3ede04>
   37330:	stmib	sl!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37334:	andeq	pc, r2, r4, lsr r5	; <UNPREDICTABLE>
   37338:	andeq	r0, r0, r0, asr r7
   3733c:	movwcs	fp, #1039	; 0x40f
   37340:	addlt	fp, r5, r0, lsr r5
   37344:	ldrd	pc, [ip], #-143	; 0xffffff71
   37348:			; <UNDEFINED> instruction: 0xf8dfac08
   3734c:	ldrmi	ip, [sl], -ip, asr #32
   37350:			; <UNDEFINED> instruction: 0xf85444fe
   37354:	ldrmi	r5, [r9], -r4, lsl #22
   37358:			; <UNDEFINED> instruction: 0xf85e2007
   3735c:			; <UNDEFINED> instruction: 0xf8dcc00c
   37360:			; <UNDEFINED> instruction: 0xf8cdc000
   37364:			; <UNDEFINED> instruction: 0xf04fc00c
   37368:	stmib	sp, {sl, fp}^
   3736c:	strls	r5, [r2], #-1024	; 0xfffffc00
   37370:			; <UNDEFINED> instruction: 0xf9ecf7ff
   37374:	blmi	249ba0 <__read_chk@plt+0x242674>
   37378:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3737c:	blls	1113ec <__read_chk@plt+0x109ec0>
   37380:	qaddle	r4, sl, r4
   37384:	pop	{r0, r2, ip, sp, pc}
   37388:	andlt	r4, r4, r0, lsr r0
   3738c:			; <UNDEFINED> instruction: 0xf7cf4770
   37390:	svclt	0x0000eb22
   37394:	strdeq	pc, [r2], -r0
   37398:	andeq	r0, r0, r0, asr r7
   3739c:	andeq	pc, r2, r8, asr #9
   373a0:	movwcs	fp, #1038	; 0x40e
   373a4:	addlt	fp, r4, r0, lsr r5
   373a8:	ldrd	pc, [ip], #-143	; 0xffffff71
   373ac:			; <UNDEFINED> instruction: 0xf8dfac07
   373b0:	strmi	ip, [r2], -ip, asr #32
   373b4:			; <UNDEFINED> instruction: 0xf85444fe
   373b8:	ldrmi	r5, [r9], -r4, lsl #22
   373bc:			; <UNDEFINED> instruction: 0xf85e2007
   373c0:			; <UNDEFINED> instruction: 0xf8dcc00c
   373c4:			; <UNDEFINED> instruction: 0xf8cdc000
   373c8:			; <UNDEFINED> instruction: 0xf04fc00c
   373cc:	stmib	sp, {sl, fp}^
   373d0:	strls	r5, [r2], #-1024	; 0xfffffc00
   373d4:			; <UNDEFINED> instruction: 0xf9baf7ff
   373d8:	blmi	249c04 <__read_chk@plt+0x2426d8>
   373dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   373e0:	blls	111450 <__read_chk@plt+0x109f24>
   373e4:	qaddle	r4, sl, r4
   373e8:	pop	{r2, ip, sp, pc}
   373ec:	andlt	r4, r3, r0, lsr r0
   373f0:			; <UNDEFINED> instruction: 0xf7cf4770
   373f4:	svclt	0x0000eaf0
   373f8:	andeq	pc, r2, ip, lsl #9
   373fc:	andeq	r0, r0, r0, asr r7
   37400:	andeq	pc, r2, r4, ror #8
   37404:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   37408:	ldrbtmi	fp, [ip], #1039	; 0x40f
   3740c:	addlt	fp, r5, r0, lsr r5
   37410:	stcge	8, cr4, [r8], {18}
   37414:			; <UNDEFINED> instruction: 0xf8542300
   37418:	ldrmi	r5, [sl], -r4, lsl #22
   3741c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   37420:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
   37424:			; <UNDEFINED> instruction: 0xf04f9003
   37428:	bne	ffa37430 <__read_chk@plt+0xffa2ff04>
   3742c:	strpl	lr, [r0], #-2509	; 0xfffff633
   37430:	andcs	fp, r1, r8, lsl pc
   37434:			; <UNDEFINED> instruction: 0xf7ff9402
   37438:	bmi	2b5a64 <__read_chk@plt+0x2ae538>
   3743c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   37440:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37444:	subsmi	r9, sl, r3, lsl #22
   37448:	andlt	sp, r5, r4, lsl #2
   3744c:	ldrhtmi	lr, [r0], -sp
   37450:	ldrbmi	fp, [r0, -r4]!
   37454:	b	feff5398 <__read_chk@plt+0xfefede6c>
   37458:	andeq	pc, r2, r6, lsr r4	; <UNPREDICTABLE>
   3745c:	andeq	r0, r0, r0, asr r7
   37460:	andeq	pc, r2, r2, lsl #8
   37464:	andcs	r2, r1, r0, lsl #2
   37468:	bllt	17546c <__read_chk@plt+0x16df40>
   3746c:			; <UNDEFINED> instruction: 0x460cb5f8
   37470:			; <UNDEFINED> instruction: 0x46054616
   37474:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
   37478:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   3747c:	pop	{r0, r3, r4, fp, lr}
   37480:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
   37484:	svclt	0x00bef7ff
   37488:			; <UNDEFINED> instruction: 0xf8144817
   3748c:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
   37490:			; <UNDEFINED> instruction: 0xffb8f7ff
   37494:			; <UNDEFINED> instruction: 0xf1a62e01
   37498:	rscle	r0, pc, r2, lsl #6
   3749c:	mrrcne	15, 1, r4, lr, cr3
   374a0:	ldrbtmi	r4, [pc], #-1062	; 374a8 <__read_chk@plt+0x2ff7c>
   374a4:	blne	b54fc <__read_chk@plt+0xadfd0>
   374a8:			; <UNDEFINED> instruction: 0xf7ff4638
   374ac:	adcsmi	pc, r4, #684	; 0x2ac
   374b0:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
   374b4:	ldfltp	f5, [r8, #904]!	; 0x388
   374b8:	stmdami	sp, {r0, r9, sl, lr}
   374bc:			; <UNDEFINED> instruction: 0xf7ff4478
   374c0:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
   374c4:			; <UNDEFINED> instruction: 0xe7dfd0da
   374c8:	rscsle	r2, r4, r0, lsl #20
   374cc:			; <UNDEFINED> instruction: 0xf8144809
   374d0:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
   374d4:			; <UNDEFINED> instruction: 0xff96f7ff
   374d8:			; <UNDEFINED> instruction: 0xf1a62e01
   374dc:	bicsle	r0, sp, r2, lsl #6
   374e0:	svclt	0x0000bdf8
   374e4:	ldrdeq	r4, [r1], -sl
   374e8:	strdeq	r3, [r1], -lr
   374ec:	strdeq	r5, [r1], -r2
   374f0:	andeq	fp, r1, r4, lsl #5
   374f4:	strheq	r3, [r1], -sl
   374f8:	stmdami	r2, {r0, r9, sl, lr}
   374fc:			; <UNDEFINED> instruction: 0xf7ff4478
   37500:	svclt	0x0000bf1d
   37504:	andeq	fp, r1, r8, asr #4
   37508:	strmi	fp, [fp], -r0, lsl #10
   3750c:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
   37510:			; <UNDEFINED> instruction: 0x46024614
   37514:	andcs	r4, r6, r9, ror r4
   37518:			; <UNDEFINED> instruction: 0xf7ff9400
   3751c:			; <UNDEFINED> instruction: 0xf7cffdf9
   37520:	svclt	0x0000e8b4
   37524:	andeq	fp, r1, r0, asr r2
   37528:	addlt	fp, r3, r0, lsl #10
   3752c:	andne	lr, r0, #3358720	; 0x334000
   37530:	stmdbmi	r3, {r1, r9, sl, lr}
   37534:	ldrbtmi	r2, [r9], #-6
   37538:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
   3753c:	stmia	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37540:	andeq	fp, r1, lr, asr #4
   37544:	rscscc	pc, pc, #79	; 0x4f
   37548:	cdplt	7, 5, cr15, cr2, cr14, {6}
   3754c:	blmi	809dcc <__read_chk@plt+0x8028a0>
   37550:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   37554:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
   37558:	strmi	r4, [sp], -r4, lsl #12
   3755c:	teqls	r5, #1769472	; 0x1b0000
   37560:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37564:			; <UNDEFINED> instruction: 0xf874f7fc
   37568:	andcs	fp, r1, r0, asr r9
   3756c:	blmi	609dd4 <__read_chk@plt+0x6028a8>
   37570:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37574:	blls	d915e4 <__read_chk@plt+0xd8a0b8>
   37578:	qsuble	r4, sl, r2
   3757c:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
   37580:	strbtmi	r4, [sl], -r1, lsr #12
   37584:			; <UNDEFINED> instruction: 0xf7ce2003
   37588:	strdlt	lr, [r8, -r2]
   3758c:	strb	r2, [sp, r0]!
   37590:			; <UNDEFINED> instruction: 0x4629aa1a
   37594:			; <UNDEFINED> instruction: 0xf7ce2003
   37598:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   3759c:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   375a0:	ldmib	sp, {r8}^
   375a4:	addsmi	r2, r9, #1744830464	; 0x68000000
   375a8:	addsmi	fp, r0, #8, 30
   375ac:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   375b0:	ldmib	sp, {r3, r4, r8}^
   375b4:	addsmi	r2, r9, #-939524096	; 0xc8000000
   375b8:	addsmi	fp, r0, #6, 30
   375bc:	andcs	r2, r0, r1
   375c0:			; <UNDEFINED> instruction: 0xf7cfe7d4
   375c4:	svclt	0x0000ea08
   375c8:	strdeq	pc, [r2], -r0
   375cc:	andeq	r0, r0, r0, asr r7
   375d0:	ldrdeq	pc, [r2], -r0
   375d4:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
   375d8:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   375dc:	strtmi	fp, [r3], -ip, asr #2
   375e0:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
   375e4:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
   375e8:	stcl	7, cr15, [r6, #-824]!	; 0xfffffcc8
   375ec:	stccs	0, cr6, [r0], {44}	; 0x2c
   375f0:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
   375f4:	andeq	r0, r3, r0, asr #25
   375f8:	bcs	7ef08 <__read_chk@plt+0x779dc>
   375fc:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
   37600:	cmplt	r1, ip, lsl #12
   37604:	svclt	0x00182801
   37608:			; <UNDEFINED> instruction: 0xf7ce2002
   3760c:			; <UNDEFINED> instruction: 0x4601efd0
   37610:	pop	{r5, r9, sl, lr}
   37614:			; <UNDEFINED> instruction: 0xf7cf4010
   37618:	stmdacs	r1, {r0, r3, r5, r6, fp, ip, sp, pc}
   3761c:	andcs	fp, r2, r8, lsl pc
   37620:	svc	0x00c4f7ce
   37624:			; <UNDEFINED> instruction: 0x4010e8bd
   37628:	ldcllt	7, cr15, [sl, #828]	; 0x33c
   3762c:	rscscc	pc, pc, pc, asr #32
   37630:	svclt	0x00004770
   37634:			; <UNDEFINED> instruction: 0x4604b538
   37638:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   3763c:	teqlt	sp, sp, lsl r8
   37640:	and	r4, r1, fp, lsr #12
   37644:	tstlt	fp, fp, lsl r8
   37648:	adcmi	r6, r2, #5898240	; 0x5a0000
   3764c:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
   37650:			; <UNDEFINED> instruction: 0xf7cf2008
   37654:	stmdacs	r0, {r3, r4, r6, sl, fp, sp, lr, pc}
   37658:	blmi	16ba44 <__read_chk@plt+0x164518>
   3765c:	strpl	lr, [r0], #-2496	; 0xfffff640
   37660:	andsvs	r4, r8, fp, ror r4
   37664:	svclt	0x0000bd38
   37668:	andeq	r0, r3, lr, asr ip
   3766c:	andeq	r0, r3, r8, lsr ip
   37670:	svclt	0x00004770
   37674:			; <UNDEFINED> instruction: 0x46024b1e
   37678:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   3767c:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
   37680:	subsvs	r4, sl, lr, ror r4
   37684:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
   37688:			; <UNDEFINED> instruction: 0xff3cf00d
   3768c:			; <UNDEFINED> instruction: 0xf7fd2000
   37690:			; <UNDEFINED> instruction: 0x4630f85d
   37694:			; <UNDEFINED> instruction: 0xf7cf447d
   37698:	biclt	lr, r0, r6, lsr sp
   3769c:	svc	0x0062f7ce
   376a0:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   376a4:	ldmib	lr, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   376a8:			; <UNDEFINED> instruction: 0xf7ce2000
   376ac:	andcs	lr, r1, r0, lsl #31
   376b0:	svc	0x007cf7ce
   376b4:			; <UNDEFINED> instruction: 0xf7ce2002
   376b8:	ldmdami	r2, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   376bc:			; <UNDEFINED> instruction: 0xf7fd4478
   376c0:	blmi	4b6604 <__read_chk@plt+0x4af0d8>
   376c4:	pop	{r3, r5, r6, r7, fp, ip, lr}
   376c8:			; <UNDEFINED> instruction: 0xf7ff4070
   376cc:	stmdbmi	pc, {r0, r3, r4, r5, r6, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   376d0:	strmi	r2, [r4], -r5, lsl #4
   376d4:			; <UNDEFINED> instruction: 0xf7cf4479
   376d8:			; <UNDEFINED> instruction: 0x4605ea10
   376dc:			; <UNDEFINED> instruction: 0xf7cf4620
   376e0:	stmdbmi	fp, {r1, r4, r8, sl, fp, sp, lr, pc}
   376e4:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   376e8:	strtmi	r4, [r8], -r3, lsl #12
   376ec:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   376f0:	andeq	r0, r3, lr, lsl ip
   376f4:	andeq	fp, r1, r4, asr #2
   376f8:			; <UNDEFINED> instruction: 0xffffff4d
   376fc:	andeq	pc, r2, ip, lsr #3
   37700:	andeq	r0, r0, ip, ror #14
   37704:			; <UNDEFINED> instruction: 0xffffff39
   37708:	andeq	r0, r0, ip, lsl #15
   3770c:	strdeq	lr, [r0], -ip
   37710:	andeq	fp, r1, r6, ror #1
   37714:	rorlt	fp, r0, r5
   37718:	mrscs	r2, SP_svc
   3771c:			; <UNDEFINED> instruction: 0x4604461a
   37720:	mcrr	7, 12, pc, sl, cr15	; <UNPREDICTABLE>
   37724:	cmnlt	r0, r5, lsl #12
   37728:	stmib	sl, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3772c:	strmi	r4, [r6], -r2, lsl #12
   37730:			; <UNDEFINED> instruction: 0x462bb138
   37734:	tstcs	r3, r0, lsr #12
   37738:	ldc	7, cr15, [lr], #-828	; 0xfffffcc4
   3773c:	ldrtmi	fp, [r0], -r0, lsr #2
   37740:			; <UNDEFINED> instruction: 0x2600bd70
   37744:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
   37748:	cmpcs	r5, r3, lsl #20
   3774c:	ldrbtmi	r4, [sl], #-2051	; 0xfffff7fd
   37750:			; <UNDEFINED> instruction: 0xf7ff4478
   37754:	svclt	0x0000fed9
   37758:	andeq	fp, r1, lr, ror #2
   3775c:	andeq	fp, r1, r8, lsl #1
   37760:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   37764:	ldrlt	r2, [r0, #-768]	; 0xfffffd00
   37768:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   3776c:	ldrmi	fp, [sl], -r2, lsl #1
   37770:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   37774:	strls	r6, [r1], #-2084	; 0xfffff7dc
   37778:	streq	pc, [r0], #-79	; 0xffffffb1
   3777c:			; <UNDEFINED> instruction: 0xf7cf4604
   37780:	cmnlt	r0, r2, lsr lr
   37784:	strtmi	r4, [r2], -r3, lsl #12
   37788:	strbtmi	r2, [r8], -r0, lsl #2
   3778c:	stc	7, cr15, [r6, #-824]	; 0xfffffcc8
   37790:	stmdals	r0, {r3, r4, r5, r8, fp, ip, sp, pc}
   37794:			; <UNDEFINED> instruction: 0xffbef7ff
   37798:	stmdals	r0, {r2, r9, sl, lr}
   3779c:	stc	7, cr15, [r2, #-824]!	; 0xfffffcc8
   377a0:	strcs	lr, [r0], #-0
   377a4:	blmi	209fcc <__read_chk@plt+0x202aa0>
   377a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   377ac:	blls	9181c <__read_chk@plt+0x8a2f0>
   377b0:	qaddle	r4, sl, r2
   377b4:	andlt	r4, r2, r0, lsr #12
   377b8:			; <UNDEFINED> instruction: 0xf7cfbd10
   377bc:	svclt	0x0000e90c
   377c0:	ldrdeq	pc, [r2], -r8
   377c4:	andeq	r0, r0, r0, asr r7
   377c8:	muleq	r2, r8, r0
   377cc:			; <UNDEFINED> instruction: 0x460cb538
   377d0:	mvnslt	r4, r5, lsl r6
   377d4:	stmiblt	r3!, {r0, r1, fp, ip, sp, lr}
   377d8:	strtmi	fp, [r0], -ip, ror #2
   377dc:			; <UNDEFINED> instruction: 0xf7ff4629
   377e0:			; <UNDEFINED> instruction: 0x4604ffbf
   377e4:			; <UNDEFINED> instruction: 0x4601b338
   377e8:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   377ec:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   377f0:			; <UNDEFINED> instruction: 0xf7cf4620
   377f4:	ldmdami	fp, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
   377f8:	ldrhtmi	lr, [r8], -sp
   377fc:			; <UNDEFINED> instruction: 0xf7ff4478
   37800:	strmi	fp, [r1], -r1, lsl #28
   37804:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   37808:	ldc2	7, cr15, [r8, #1020]	; 0x3fc
   3780c:	mvnle	r2, r0, lsl #24
   37810:	ldrshlt	lr, [r9, #-113]!	; 0xffffff8f
   37814:	ldrmi	r4, [r1], -r0, lsr #12
   37818:			; <UNDEFINED> instruction: 0xffa2f7ff
   3781c:	lsllt	r4, r4, #12
   37820:			; <UNDEFINED> instruction: 0x46214812
   37824:			; <UNDEFINED> instruction: 0xf7ff4478
   37828:	strtmi	pc, [r0], -sp, ror #27
   3782c:	ldrhtmi	lr, [r8], -sp
   37830:	ldclt	7, cr15, [r8], #-828	; 0xfffffcc4
   37834:	stmdbmi	lr, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   37838:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   3783c:			; <UNDEFINED> instruction: 0xf7ff4478
   37840:	strtmi	pc, [r0], -r1, ror #27
   37844:	ldc	7, cr15, [r0], #-828	; 0xfffffcc4
   37848:	stmdbmi	fp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   3784c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   37850:			; <UNDEFINED> instruction: 0xf7ff4478
   37854:			; <UNDEFINED> instruction: 0x4620fdd7
   37858:	ldrhtmi	lr, [r8], -sp
   3785c:	stclt	7, cr15, [r2], #-828	; 0xfffffcc4
   37860:	strdeq	pc, [r0], -sl
   37864:	andeq	r4, r1, r0, ror #22
   37868:	andeq	sl, r1, sl, lsr pc
   3786c:	andeq	pc, r0, r0, asr #27
   37870:			; <UNDEFINED> instruction: 0x0001afb6
   37874:	andeq	pc, r0, r8, lsr #27
   37878:	andeq	sl, r1, r2, lsr #31
   3787c:	muleq	r0, r4, sp
   37880:			; <UNDEFINED> instruction: 0x460cb510
   37884:	stmdavc	r3, {r3, r5, r6, r7, r8, ip, sp, pc}
   37888:			; <UNDEFINED> instruction: 0xb164b99b
   3788c:			; <UNDEFINED> instruction: 0xf7ff4620
   37890:	strmi	pc, [r4], -r1, asr #30
   37894:			; <UNDEFINED> instruction: 0x4601b330
   37898:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   3789c:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
   378a0:			; <UNDEFINED> instruction: 0xf7cf4620
   378a4:	ldmdami	fp, {r1, sl, fp, sp, lr, pc}
   378a8:			; <UNDEFINED> instruction: 0x4010e8bd
   378ac:			; <UNDEFINED> instruction: 0xf7ff4478
   378b0:	strmi	fp, [r1], -r9, lsr #27
   378b4:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   378b8:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   378bc:	mvnle	r2, r0, lsl #24
   378c0:	ldrshlt	lr, [r1, #-113]!	; 0xffffff8f
   378c4:			; <UNDEFINED> instruction: 0xf7ff4608
   378c8:	strmi	pc, [r4], -r5, lsr #30
   378cc:	ldmdami	r3, {r5, r7, r8, ip, sp, pc}
   378d0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   378d4:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   378d8:	pop	{r5, r9, sl, lr}
   378dc:			; <UNDEFINED> instruction: 0xf7cf4010
   378e0:	vldrlt	d11, [r0, #-900]	; 0xfffffc7c
   378e4:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
   378e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   378ec:	stc2	7, cr15, [sl, #1020]	; 0x3fc
   378f0:			; <UNDEFINED> instruction: 0xf7cf4620
   378f4:			; <UNDEFINED> instruction: 0xe7d6ebda
   378f8:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
   378fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   37900:	stc2	7, cr15, [r0, #1020]	; 0x3fc
   37904:	pop	{r5, r9, sl, lr}
   37908:			; <UNDEFINED> instruction: 0xf7cf4010
   3790c:	svclt	0x0000bbcb
   37910:	andeq	pc, r0, sl, asr #26
   37914:			; <UNDEFINED> instruction: 0x00014ab0
   37918:	andeq	sl, r1, sl, lsl #29
   3791c:	andeq	pc, r0, r2, lsl sp	; <UNPREDICTABLE>
   37920:	andeq	sl, r1, r8, lsl #30
   37924:	strdeq	pc, [r0], -sl
   37928:	strdeq	sl, [r1], -r4
   3792c:	andeq	pc, r0, r6, ror #25
   37930:	mvnsmi	lr, sp, lsr #18
   37934:	strmi	r2, [pc], -r0, lsl #6
   37938:	ldrmi	r4, [r4], -r5, lsl #12
   3793c:	tstlt	r2, fp
   37940:	movwcs	r6, #19
   37944:	ldrmi	r2, [sl], -r1, lsl #2
   37948:			; <UNDEFINED> instruction: 0xf7cf4628
   3794c:			; <UNDEFINED> instruction: 0x4606eb36
   37950:			; <UNDEFINED> instruction: 0xf7cfb188
   37954:	sxtab16mi	lr, r0, r6, ror #16
   37958:			; <UNDEFINED> instruction: 0x4633b198
   3795c:	strbmi	r4, [r2], -r8, lsr #12
   37960:			; <UNDEFINED> instruction: 0xf7cf2101
   37964:	teqlt	r0, sl, lsr #22
   37968:	andhi	pc, r0, r7, asr #17
   3796c:	eorvs	fp, r0, r4, lsr r1
   37970:	ldmfd	sp!, {sp}
   37974:	ldrshtcs	r8, [fp], -r0
   37978:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3797c:	pop	{r5, r9, sl, lr}
   37980:			; <UNDEFINED> instruction: 0xf7cf81f0
   37984:	addlt	lr, r0, #28, 16	; 0x1c0000
   37988:	svclt	0x0000e7f3
   3798c:	mvnsmi	lr, sp, lsr #18
   37990:			; <UNDEFINED> instruction: 0x46064617
   37994:	strmi	r2, [r8], r0, lsl #4
   37998:	eorsvs	r4, sl, ip, lsl r6
   3799c:	andsvs	fp, sl, r3, lsl #2
   379a0:	mrscs	r2, SP_irq
   379a4:			; <UNDEFINED> instruction: 0x4630461a
   379a8:	bl	1f58ec <__read_chk@plt+0x1ee3c0>
   379ac:	movwlt	r4, #34309	; 0x8605
   379b0:	andcs	r4, r1, r3, asr #4
   379b4:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
   379b8:			; <UNDEFINED> instruction: 0x4629441d
   379bc:	svceq	0x0000f1b8
   379c0:			; <UNDEFINED> instruction: 0xf7cfd014
   379c4:	strmi	lr, [r0], r8, lsl #23
   379c8:	svceq	0x0000f1b8
   379cc:			; <UNDEFINED> instruction: 0x4630d015
   379d0:	strbmi	r4, [r2], -fp, lsr #12
   379d4:			; <UNDEFINED> instruction: 0xf7cf2101
   379d8:	ldrshlt	lr, [r8, #-160]	; 0xffffff60
   379dc:			; <UNDEFINED> instruction: 0xf8c74620
   379e0:	mrslt	r8, (UNDEF: 12)
   379e4:	eorvs	r2, r5, r0
   379e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   379ec:	cdp	7, 4, cr15, cr6, cr14, {6}
   379f0:	strb	r4, [r9, r0, lsl #13]!
   379f4:	pop	{r0, r1, r3, r4, r5, sp}
   379f8:			; <UNDEFINED> instruction: 0xf7ce81f0
   379fc:	addlt	lr, r0, #224, 30	; 0x380
   37a00:	svclt	0x0000e7f2
   37a04:			; <UNDEFINED> instruction: 0x460bb530
   37a08:	addlt	r4, r3, r5, lsl ip
   37a0c:	ldrbtmi	r4, [ip], #-2325	; 0xfffff6eb
   37a10:	ldrtcs	r5, [r7], #-2145	; 0xfffff79f
   37a14:	tstls	r1, r9, lsl #16
   37a18:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   37a1c:			; <UNDEFINED> instruction: 0x4615b13a
   37a20:	strmi	r2, [r2], -r0, lsl #2
   37a24:			; <UNDEFINED> instruction: 0xf7ce4668
   37a28:			; <UNDEFINED> instruction: 0x4604ebba
   37a2c:	bmi	3e3f74 <__read_chk@plt+0x3dca48>
   37a30:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   37a34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37a38:	subsmi	r9, sl, r1, lsl #22
   37a3c:	strtmi	sp, [r0], -sp, lsl #2
   37a40:	ldclt	0, cr11, [r0, #-12]!
   37a44:	strtmi	r9, [r9], -r0, lsl #16
   37a48:	bl	10f5988 <__read_chk@plt+0x10ee45c>
   37a4c:	stmdals	r0, {fp, sp}
   37a50:	ldrtcs	fp, [pc], #-3848	; 37a58 <__read_chk@plt+0x3052c>
   37a54:	bl	ff1f5994 <__read_chk@plt+0xff1ee468>
   37a58:			; <UNDEFINED> instruction: 0xf7cee7e9
   37a5c:	svclt	0x0000efbc
   37a60:	andeq	lr, r2, r2, lsr lr
   37a64:	andeq	r0, r0, r0, asr r7
   37a68:	andeq	lr, r2, lr, lsl #28
   37a6c:	blmi	a0a30c <__read_chk@plt+0xa02de0>
   37a70:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   37a74:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   37a78:	movwls	r6, #14363	; 0x381b
   37a7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37a80:	movweq	lr, #6736	; 0x1a50
   37a84:	stmdbcs	r0, {r3, r4, r5, ip, lr, pc}
   37a88:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   37a8c:	eorle	r4, r8, sp, lsl #12
   37a90:	blcs	a55aa4 <__read_chk@plt+0xa4e578>
   37a94:	stmdavc	fp, {r1, r4, r5, r8, ip, lr, pc}
   37a98:			; <UNDEFINED> instruction: 0xd12f2b28
   37a9c:	andcs	sl, sl, #32768	; 0x8000
   37aa0:	tstls	r1, r1
   37aa4:	stc	7, cr15, [r6, #-824]!	; 0xfffffcc8
   37aa8:	strne	lr, [r1], #-2525	; 0xfffff623
   37aac:	strmi	r2, [r3], -sl, lsl #4
   37ab0:	ldrmi	r1, [sp], -r8, ror #24
   37ab4:	ldc	7, cr15, [lr, #-824]	; 0xfffffcc8
   37ab8:	bls	d5b4c <__read_chk@plt+0xce620>
   37abc:	tstle	sp, sl, lsr fp
   37ac0:	blcs	ed5b14 <__read_chk@plt+0xece5e8>
   37ac4:	addmi	sp, r5, #-2147483642	; 0x80000006
   37ac8:			; <UNDEFINED> instruction: 0xb1add10b
   37acc:	strtmi	r1, [r3], -r0, ror #18
   37ad0:	addmi	lr, r3, #1
   37ad4:			; <UNDEFINED> instruction: 0xf813d010
   37ad8:			; <UNDEFINED> instruction: 0xf8124f01
   37adc:	addmi	r1, ip, #1, 30
   37ae0:	strdcs	sp, [r1], -r7
   37ae4:	blmi	28a314 <__read_chk@plt+0x282de8>
   37ae8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37aec:	blls	111b5c <__read_chk@plt+0x10a630>
   37af0:	qaddle	r4, sl, r7
   37af4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   37af8:	ldrb	r2, [r3, r0]!
   37afc:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   37b00:	blx	ffef5b06 <__read_chk@plt+0xffeee5da>
   37b04:	svc	0x0066f7ce
   37b08:	ldrdeq	lr, [r2], -r0
   37b0c:	andeq	r0, r0, r0, asr r7
   37b10:	andeq	lr, r2, r8, asr sp
   37b14:	andeq	sl, r1, sl, lsl #26
   37b18:	blmi	144a45c <__read_chk@plt+0x1442f30>
   37b1c:	push	{r1, r3, r4, r5, r6, sl, lr}
   37b20:	strdlt	r4, [lr], r0
   37b24:	mcrne	8, 2, r5, cr4, cr3, {6}
   37b28:			; <UNDEFINED> instruction: 0xf1c04605
   37b2c:	ldmdavs	fp, {r0}
   37b30:			; <UNDEFINED> instruction: 0xf04f930d
   37b34:	stmdbne	r7, {r8, r9}
   37b38:	svccc	0x0001f814
   37b3c:	eoreq	pc, r0, #35	; 0x23
   37b40:	bcc	1086808 <__read_chk@plt+0x107f2dc>
   37b44:	svclt	0x00882b09
   37b48:	ldmible	r4!, {r0, r2, r9, fp, sp}^
   37b4c:	andvs	fp, pc, r1, lsl #2
   37b50:	rsbsle	r2, sl, r0, lsl #30
   37b54:	stmdaeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
   37b58:	strbmi	pc, [sp], #1612	; 0x64c	; <UNPREDICTABLE>
   37b5c:			; <UNDEFINED> instruction: 0xf6ccae0c
   37b60:	b	1408e98 <__read_chk@plt+0x140196c>
   37b64:	usatmi	r0, #14, r8, asr #16
   37b68:	stceq	0, cr15, [sl], {79}	; 0x4f
   37b6c:			; <UNDEFINED> instruction: 0x4642233a
   37b70:	eorscc	pc, r0, sp, lsr #17
   37b74:	movwne	pc, #11172	; 0x2ba4	; <UNPREDICTABLE>
   37b78:	ldmeq	fp, {r0, r4, r9, sl, lr}^
   37b7c:	andscs	pc, r3, ip, lsl #22
   37b80:			; <UNDEFINED> instruction: 0xf100461a
   37b84:			; <UNDEFINED> instruction: 0xf8060330
   37b88:	stmdbcs	r9, {r0, r8, sl, fp, ip, sp}
   37b8c:	ldrbmi	fp, [r6, #-3976]!	; 0xfffff078
   37b90:			; <UNDEFINED> instruction: 0xf10dd8f0
   37b94:			; <UNDEFINED> instruction: 0xf1080032
   37b98:	blne	fe039bac <__read_chk@plt+0xfe032680>
   37b9c:			; <UNDEFINED> instruction: 0xf7ce4440
   37ba0:			; <UNDEFINED> instruction: 0x4604ef50
   37ba4:	subsle	r2, r0, r0, lsl #16
   37ba8:	ldrtmi	r2, [r1], -r8, lsr #6
   37bac:	blcc	b5bb4 <__read_chk@plt+0xae688>
   37bb0:	bl	fecf5af0 <__read_chk@plt+0xfecee5c4>
   37bb4:			; <UNDEFINED> instruction: 0x460607fb
   37bb8:	svccs	0x0001d437
   37bbc:			; <UNDEFINED> instruction: 0x1eb9d947
   37bc0:	bl	1c4fd0 <__read_chk@plt+0x1bdaa4>
   37bc4:	tstcc	r1, r1, asr r1
   37bc8:	stccc	8, cr15, [r2], {21}
   37bcc:	svclt	0x009c2b39
   37bd0:			; <UNDEFINED> instruction: 0xf003011b
   37bd4:	stmdble	r5, {r4, r5, r6, r7, r8, r9}
   37bd8:	svclt	0x00942b46
   37bdc:	blcc	16068c0 <__read_chk@plt+0x15ff394>
   37be0:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   37be4:	stccs	8, cr15, [r1], {21}
   37be8:	svclt	0x009c2a39
   37bec:	sbcslt	r3, r2, #48, 20	; 0x30000
   37bf0:	bcs	11ee008 <__read_chk@plt+0x11e6adc>
   37bf4:	bcc	e27a4c <__read_chk@plt+0xe20520>
   37bf8:	sbcslt	r3, r2, #356352	; 0x57000
   37bfc:			; <UNDEFINED> instruction: 0xf8064413
   37c00:	addmi	r3, lr, #1024	; 0x400
   37c04:	streq	pc, [r2, #-261]	; 0xfffffefb
   37c08:	eorcs	sp, r9, #-2147483593	; 0x80000037
   37c0c:	andvc	r2, sl, r0, lsl #6
   37c10:	bmi	513d44 <__read_chk@plt+0x50c818>
   37c14:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   37c18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37c1c:	subsmi	r9, sl, sp, lsl #22
   37c20:			; <UNDEFINED> instruction: 0x4620d117
   37c24:	pop	{r1, r2, r3, ip, sp, pc}
   37c28:	stmdavc	fp!, {r4, r5, r6, r7, r8, pc}
   37c2c:	svclt	0x009c2b39
   37c30:	sbcslt	r3, fp, #48, 22	; 0xc000
   37c34:	blcs	11ee04c <__read_chk@plt+0x11e6b20>
   37c38:	blcc	e27a90 <__read_chk@plt+0xe20564>
   37c3c:	sbcslt	r3, fp, #89088	; 0x15c00
   37c40:	svccc	0x00013501
   37c44:	blcc	b5c64 <__read_chk@plt+0xae738>
   37c48:	strcs	lr, [r0], #-1975	; 0xfffff849
   37c4c:	ldrtmi	lr, [r1], -r1, ror #15
   37c50:			; <UNDEFINED> instruction: 0xf7cee7db
   37c54:	svclt	0x0000eec0
   37c58:	andeq	lr, r2, r4, lsr #26
   37c5c:	andeq	r0, r0, r0, asr r7
   37c60:	andeq	lr, r2, sl, lsr #24
   37c64:	blmi	1e4a648 <__read_chk@plt+0x1e4311c>
   37c68:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   37c6c:	ldmpl	r3, {r1, r2, r3, r7, ip, sp, pc}^
   37c70:	movwls	r6, #55323	; 0xd81b
   37c74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37c78:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
   37c7c:	andle	r2, fp, r8, lsr #22
   37c80:	bmi	1cbfc88 <__read_chk@plt+0x1cb875c>
   37c84:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   37c88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37c8c:	subsmi	r9, sl, sp, lsl #22
   37c90:	sbcshi	pc, r6, r0, asr #32
   37c94:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   37c98:	mcrrne	8, 4, r7, r4, cr3
   37c9c:	tstcs	sl, r0, lsl #10
   37ca0:	ldrhteq	pc, [sl], -r3	; <UNPREDICTABLE>
   37ca4:	andcs	fp, r1, r8, lsl pc
   37ca8:	svclt	0x00082b00
   37cac:	stmdblt	r8, {sp}
   37cb0:	ldrtmi	lr, [r4], -r7, ror #15
   37cb4:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   37cb8:	blcs	2a480c <__read_chk@plt+0x29d2e0>
   37cbc:	stmdavc	r3!, {r5, r6, r7, fp, ip, lr, pc}^
   37cc0:	blx	7ee62 <__read_chk@plt+0x77936>
   37cc4:			; <UNDEFINED> instruction: 0xf1b32505
   37cc8:	svclt	0x0018023a
   37ccc:	blcs	404d8 <__read_chk@plt+0x38fac>
   37cd0:	sadd16mi	fp, r0, r4
   37cd4:	stmdacs	r0, {sp}
   37cd8:	stfcsd	f5, [r7, #-940]	; 0xfffffc54
   37cdc:	ldrmi	fp, [r5], -ip, lsl #30
   37ce0:	streq	pc, [r1, #-66]	; 0xffffffbe
   37ce4:	bicle	r2, ip, r0, lsl #26
   37ce8:			; <UNDEFINED> instruction: 0x1ca04959
   37cec:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
   37cf0:	b	ffcf5c34 <__read_chk@plt+0xffcee708>
   37cf4:	bicle	r2, r3, r0, lsl #16
   37cf8:	blcs	a565cc <__read_chk@plt+0xa4f0a0>
   37cfc:	strcc	sp, [sl], #-449	; 0xfffffe3f
   37d00:	strcs	r2, [sl, #-1537]	; 0xfffff9ff
   37d04:	blcs	a55d98 <__read_chk@plt+0xa4e86c>
   37d08:	strcc	fp, [r1], -r4, lsl #30
   37d0c:	rscsle	r3, r9, r1, lsl #8
   37d10:	andsle	r2, sp, r9, lsr #22
   37d14:	svclt	0x00182b3a
   37d18:	adcsle	r2, r2, r0, lsl #22
   37d1c:			; <UNDEFINED> instruction: 0xf1a32100
   37d20:	sbcslt	r0, r3, #48, 4
   37d24:	stmiale	ip!, {r0, r3, r8, r9, fp, sp}
   37d28:	svccc	0x0001f814
   37d2c:	tstcs	r1, r5, lsl #22	; <UNPREDICTABLE>
   37d30:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   37d34:	andcs	fp, r1, #24, 30	; 0x60
   37d38:	svclt	0x00182b00
   37d3c:	mvnle	r2, sl, lsr fp
   37d40:	svclt	0x00082900
   37d44:	bcs	40550 <__read_chk@plt+0x39024>
   37d48:			; <UNDEFINED> instruction: 0x3101d19b
   37d4c:	ldrb	r4, [r9, ip, lsl #8]
   37d50:			; <UNDEFINED> instruction: 0xf1043e01
   37d54:	andle	r0, r1, r1, lsl #6
   37d58:	bfi	r4, ip, #12, #8
   37d5c:	blcs	a55ef0 <__read_chk@plt+0xa4e9c4>
   37d60:	stmiavc	r3!, {r1, r2, r3, r7, r8, ip, lr, pc}
   37d64:	blcs	ec4d74 <__read_chk@plt+0xebd848>
   37d68:	blcs	679d0 <__read_chk@plt+0x604a4>
   37d6c:	andcs	fp, sl, r8, lsl pc
   37d70:	str	sp, [r5, ip, lsl #2]
   37d74:	svccc	0x0001f814
   37d78:	strcs	pc, [r6], -r0, lsl #22
   37d7c:	eorseq	pc, sl, #-1073741780	; 0xc000002c
   37d80:	andcs	fp, r1, #24, 30	; 0x60
   37d84:	svclt	0x00182b00
   37d88:	andle	r2, r8, sl, lsr fp
   37d8c:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   37d90:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   37d94:			; <UNDEFINED> instruction: 0xf1b3d9ee
   37d98:	svclt	0x0018023a
   37d9c:	cdpcs	2, 0, cr2, cr4, cr1, {0}
   37da0:	ldrmi	fp, [r0], -ip, lsl #30
   37da4:	andeq	pc, r1, r2, asr #32
   37da8:			; <UNDEFINED> instruction: 0xf47f2800
   37dac:	stmdavc	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
   37db0:			; <UNDEFINED> instruction: 0xf47f2a68
   37db4:	stmiavc	r2!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}
   37db8:	bcs	187f04c <__read_chk@plt+0x1877b20>
   37dbc:	svcge	0x0060f47f
   37dc0:	svccs	0x0001f813
   37dc4:			; <UNDEFINED> instruction: 0xf47f2a73
   37dc8:	ldmdavc	fp, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   37dcc:			; <UNDEFINED> instruction: 0xf47f2b68
   37dd0:	stmdbvc	r3!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}^
   37dd4:	blcs	44df0 <__read_chk@plt+0x3d8c4>
   37dd8:	svcge	0x0053f43f
   37ddc:			; <UNDEFINED> instruction: 0xf43f2b3a
   37de0:			; <UNDEFINED> instruction: 0x4606af50
   37de4:	and	r2, r0, sl, lsl #10
   37de8:			; <UNDEFINED> instruction: 0xf1a34614
   37dec:	sbclt	r0, fp, #48, 2
   37df0:			; <UNDEFINED> instruction: 0xf63f2b09
   37df4:	stmdavc	r3!, {r1, r2, r6, r8, r9, sl, fp, sp, pc}^
   37df8:	blx	17ef8a <__read_chk@plt+0x177a5e>
   37dfc:	blcs	3d61c <__read_chk@plt+0x360f0>
   37e00:	blcs	ee7a68 <__read_chk@plt+0xee053c>
   37e04:	fltcsdz	f0, sp
   37e08:	svcge	0x003bf43f
   37e0c:	ldreq	pc, [sl, #-435]!	; 0xfffffe4d
   37e10:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   37e14:			; <UNDEFINED> instruction: 0xf47f2d00
   37e18:	ldclne	15, cr10, [r3], #-208	; 0xffffff30
   37e1c:	blcs	c7f0a8 <__read_chk@plt+0xc77b7c>
   37e20:	svcge	0x002ff63f
   37e24:	ldrtmi	r4, [r2], -ip, ror #12
   37e28:			; <UNDEFINED> instruction: 0x46202332
   37e2c:	ldm	sl!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37e30:	ldrmi	sl, [lr], #-2830	; 0xfffff4f2
   37e34:			; <UNDEFINED> instruction: 0xf8064620
   37e38:			; <UNDEFINED> instruction: 0xf7cf5c38
   37e3c:	str	lr, [r0, -r8, asr #21]!
   37e40:	stcl	7, cr15, [r8, #824]	; 0x338
   37e44:	ldrdeq	lr, [r2], -r8
   37e48:	andeq	r0, r0, r0, asr r7
   37e4c:			; <UNDEFINED> instruction: 0x0002ebba
   37e50:	andeq	sl, r1, r2, asr #22
   37e54:	svcmi	0x00f0e92d
   37e58:			; <UNDEFINED> instruction: 0xf8df4606
   37e5c:	strmi	lr, [sp], -r0, asr #3
   37e60:			; <UNDEFINED> instruction: 0x81bcf8df
   37e64:	ldrbtmi	r4, [lr], #1559	; 0x617
   37e68:			; <UNDEFINED> instruction: 0xc1b8f8df
   37e6c:			; <UNDEFINED> instruction: 0x461c44f8
   37e70:			; <UNDEFINED> instruction: 0x000fe8be
   37e74:			; <UNDEFINED> instruction: 0xf858b0a7
   37e78:			; <UNDEFINED> instruction: 0xf10dc00c
   37e7c:			; <UNDEFINED> instruction: 0xf8df0a30
   37e80:			; <UNDEFINED> instruction: 0xf8dc81a8
   37e84:			; <UNDEFINED> instruction: 0xf8cdc000
   37e88:			; <UNDEFINED> instruction: 0xf04fc094
   37e8c:	ldrbmi	r0, [r4], r0, lsl #24
   37e90:	andeq	lr, pc, ip, lsr #17
   37e94:	ldm	lr, {r3, r4, r5, r6, r7, sl, lr}
   37e98:			; <UNDEFINED> instruction: 0xf6420007
   37e9c:	vsubw.s8	<illegal reg q8.5>, q0, d25
   37ea0:	movwls	r0, #37673	; 0x9329
   37ea4:	stmia	ip!, {r4, r5, r8, r9, fp, ip, pc}
   37ea8:	ldmib	r8, {r0, r1}^
   37eac:	movwls	r0, #24832	; 0x6100
   37eb0:			; <UNDEFINED> instruction: 0xf88c4633
   37eb4:	andls	r2, sl, r0
   37eb8:	eorne	pc, ip, sp, lsr #17
   37ebc:	adds	fp, sp, r5, lsr #18
   37ec0:	ldrmi	r3, [lr], -r1, lsl #26
   37ec4:	addhi	pc, pc, r0
   37ec8:			; <UNDEFINED> instruction: 0xf813461e
   37ecc:	bcs	42ad8 <__read_chk@plt+0x3b5ac>
   37ed0:	stccs	0, cr13, [r0], {246}	; 0xf6
   37ed4:			; <UNDEFINED> instruction: 0x463bd073
   37ed8:	stccc	0, cr14, [r1], {2}
   37edc:	andle	r4, r4, pc, lsl r6
   37ee0:	movwcc	r4, #5663	; 0x161f
   37ee4:	bcs	55fd4 <__read_chk@plt+0x4eaa8>
   37ee8:	stccs	0, cr13, [r0, #-988]	; 0xfffffc24
   37eec:	stfnep	f5, [r3], #-412	; 0xfffffe64
   37ef0:	movwcs	r9, #4869	; 0x1305
   37ef4:	andls	r2, r4, #268435456	; 0x10000000
   37ef8:	sfmcs	f1, 1, [r0], {7}
   37efc:			; <UNDEFINED> instruction: 0xf997d06d
   37f00:	bcs	3ff08 <__read_chk@plt+0x389dc>
   37f04:	strtmi	sp, [r3], r9, ror #22
   37f08:	andls	r2, r1, #0, 4
   37f0c:			; <UNDEFINED> instruction: 0xf10d9203
   37f10:	bmi	11ba448 <__read_chk@plt+0x11b2f1c>
   37f14:	ldmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   37f18:	ldrbtmi	r2, [sl], #-291	; 0xfffffedd
   37f1c:	andls	r4, r2, #72, 12	; 0x4800000
   37f20:	mcrr	7, 12, pc, r0, cr14	; <UNPREDICTABLE>
   37f24:	bls	c9898 <__read_chk@plt+0xc236c>
   37f28:	strbmi	r2, [r0], -r3, lsr #2
   37f2c:	ldc	7, cr15, [sl], #-824	; 0xfffffcc8
   37f30:			; <UNDEFINED> instruction: 0xf7ce4648
   37f34:	strmi	lr, [r3], lr, ror #31
   37f38:			; <UNDEFINED> instruction: 0xf7ce4640
   37f3c:	bls	b3eec <__read_chk@plt+0xac9c0>
   37f40:	ldrmi	r9, [r3], #-2820	; 0xfffff4fc
   37f44:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
   37f48:	ldrbmi	r4, [r8], #-1179	; 0xfffffb65
   37f4c:			; <UNDEFINED> instruction: 0xf7ce3020
   37f50:			; <UNDEFINED> instruction: 0x4683ed78
   37f54:			; <UNDEFINED> instruction: 0x4651b338
   37f58:	ldmib	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37f5c:			; <UNDEFINED> instruction: 0xf7ce4649
   37f60:	bls	2326d8 <__read_chk@plt+0x22b1ac>
   37f64:	tstlt	r2, r3, lsl #12
   37f68:	strtmi	r3, [sl], -r1, lsl #6
   37f6c:			; <UNDEFINED> instruction: 0x46314618
   37f70:	svc	0x009ef7ce
   37f74:	strtmi	sl, [r8], #-2314	; 0xfffff6f6
   37f78:	stmib	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37f7c:			; <UNDEFINED> instruction: 0xf7ce4641
   37f80:	bls	1326b8 <__read_chk@plt+0x12b18c>
   37f84:	tstlt	r2, r3, lsl #12
   37f88:	ldrmi	r3, [r8], -r1, lsl #6
   37f8c:			; <UNDEFINED> instruction: 0x46224639
   37f90:	svc	0x008ef7ce
   37f94:	strtmi	sl, [r0], #-2313	; 0xfffff6f7
   37f98:	ldmib	lr!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37f9c:	tstlt	r3, r6, lsl #22
   37fa0:	andeq	lr, fp, r0, lsr #23
   37fa4:	bmi	8d000c <__read_chk@plt+0x8c8ae0>
   37fa8:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   37fac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37fb0:	subsmi	r9, sl, r5, lsr #22
   37fb4:	ldrbmi	sp, [r8], -pc, lsr #2
   37fb8:	pop	{r0, r1, r2, r5, ip, sp, pc}
   37fbc:			; <UNDEFINED> instruction: 0xf9968ff0
   37fc0:	stmdbne	sl!, {ip, sp}
   37fc4:	andls	r3, r5, #268435456	; 0x10000000
   37fc8:	blle	582bd0 <__read_chk@plt+0x57b6a4>
   37fcc:	movwls	r2, #17152	; 0x4300
   37fd0:			; <UNDEFINED> instruction: 0x462b461a
   37fd4:	sfmcs	f1, 1, [r0], {7}
   37fd8:	andcs	sp, r1, #1073741860	; 0x40000024
   37fdc:	bleq	f2bf4 <__read_chk@plt+0xeb6c8>
   37fe0:	andls	r9, r3, #268435456	; 0x10000000
   37fe4:	stccs	7, cr14, [r0], {147}	; 0x93
   37fe8:	svcge	0x0075f47f
   37fec:	strtmi	r2, [r5], -r1, lsl #6
   37ff0:	movwls	r9, #17157	; 0x4305
   37ff4:	ldrb	r9, [r0, r7, lsl #6]!
   37ff8:	ldrb	r1, [fp, -fp, ror #24]!
   37ffc:			; <UNDEFINED> instruction: 0xf47f2c00
   38000:	andcs	sl, r1, #424	; 0x1a8
   38004:	ldrmi	r4, [r3], r5, lsr #12
   38008:	andls	r4, r5, #19922944	; 0x1300000
   3800c:	andls	r9, r4, #268435456	; 0x10000000
   38010:	andls	r9, r3, #1879048192	; 0x70000000
   38014:			; <UNDEFINED> instruction: 0xf7cee77b
   38018:	svclt	0x0000ecde
   3801c:	ldrdeq	sl, [r1], -lr
   38020:	ldrdeq	lr, [r2], -r4
   38024:	andeq	r0, r0, r0, asr r7
   38028:	andeq	sl, r1, ip, asr #19
   3802c:	andeq	sl, r1, r6, lsr #18
   38030:	muleq	r2, r6, r8
   38034:	svcmi	0x00f0e92d
   38038:			; <UNDEFINED> instruction: 0x4693b095
   3803c:			; <UNDEFINED> instruction: 0x9c1e4a8b
   38040:	blmi	fe309ab0 <__read_chk@plt+0xfe302584>
   38044:	sxtab16mi	r4, lr, sl, ror #8
   38048:	ldrsbtls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3804c:			; <UNDEFINED> instruction: 0xf10d9403
   38050:	stmdbls	r3, {r2, r3, r5, fp}
   38054:	ldmpl	r3, {r1, r2, r3, r8, r9, sl, fp, sp, pc}^
   38058:	stcge	13, cr10, [sl], {12}
   3805c:	stceq	0, cr15, [r0], {79}	; 0x4f
   38060:	tstls	r3, #1769472	; 0x1b0000
   38064:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38068:			; <UNDEFINED> instruction: 0xf8cb4606
   3806c:	strbmi	ip, [r3], -r0
   38070:	andgt	pc, r0, sl, asr #17
   38074:			; <UNDEFINED> instruction: 0xf8c1463a
   38078:	strtmi	ip, [r0], -r0
   3807c:	andgt	pc, r0, r9, asr #17
   38080:	strls	r4, [sl], -r9, lsr #12
   38084:	strls	sl, [r0], -sp, lsl #28
   38088:	eors	pc, r0, sp, asr #17
   3808c:			; <UNDEFINED> instruction: 0xcc0fe9cd
   38090:	eorsgt	pc, r8, sp, asr #17
   38094:	cdp2	0, 1, cr15, cr12, cr12, {0}
   38098:	bmi	1de4600 <__read_chk@plt+0x1ddd0d4>
   3809c:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
   380a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   380a4:	subsmi	r9, sl, r3, lsl fp
   380a8:	sbcshi	pc, lr, r0, asr #32
   380ac:	pop	{r0, r2, r4, ip, sp, pc}
   380b0:			; <UNDEFINED> instruction: 0x46438ff0
   380b4:			; <UNDEFINED> instruction: 0x4629463a
   380b8:	strls	r4, [r0], -r0, lsr #12
   380bc:	cdp2	0, 0, cr15, cr8, cr12, {0}
   380c0:	mvnle	r2, r0, lsl #16
   380c4:	tstlt	r9, #180224	; 0x2c000
   380c8:	bcs	2de904 <__read_chk@plt+0x2d73d8>
   380cc:	stmdami	sl!, {r5, r8, ip, lr, pc}^
   380d0:			; <UNDEFINED> instruction: 0xf7cf4478
   380d4:	ldmiblt	r8, {r1, r8, fp, sp, lr, pc}^
   380d8:	ldrtmi	r4, [sl], -r3, asr #12
   380dc:	strtmi	r4, [r0], -r9, lsr #12
   380e0:			; <UNDEFINED> instruction: 0xf00c9600
   380e4:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   380e8:			; <UNDEFINED> instruction: 0x4643d1d7
   380ec:			; <UNDEFINED> instruction: 0x4629463a
   380f0:	strls	r4, [r0], -r0, lsr #12
   380f4:	stc2l	0, cr15, [ip, #48]!	; 0x30
   380f8:	bicle	r2, lr, r0, lsl #16
   380fc:			; <UNDEFINED> instruction: 0xb12a9a0b
   38100:	stmdbcs	r3, {r0, r2, r3, r8, fp, ip, pc}
   38104:	ldmdavc	r1, {r1, r8, ip, lr, pc}
   38108:	andle	r2, r3, r2, ror r9
   3810c:	strb	r2, [r4, r9, lsr #32]
   38110:	strb	r2, [r2, r6]
   38114:	svcne	0x0001f812
   38118:	mvnsle	r2, r3, ror r9
   3811c:	bcs	189626c <__read_chk@plt+0x188ed40>
   38120:	blls	3ec8f8 <__read_chk@plt+0x3e53cc>
   38124:			; <UNDEFINED> instruction: 0xf8cdaa12
   38128:	andls	sl, r4, #32
   3812c:			; <UNDEFINED> instruction: 0x469aaa10
   38130:			; <UNDEFINED> instruction: 0xf8cd9205
   38134:	bge	49c1cc <__read_chk@plt+0x494ca0>
   38138:	blcs	1f2874 <__read_chk@plt+0x1eb348>
   3813c:	ldrtmi	r4, [sl], -r3, asr #12
   38140:	strtmi	r4, [r0], -r9, lsr #12
   38144:			; <UNDEFINED> instruction: 0xf00c9600
   38148:	stmdacs	r0, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3814c:	stmdbls	lr, {r0, r2, r5, r7, r8, ip, lr, pc}
   38150:	svclt	0x00b44551
   38154:	movwcs	r2, #4864	; 0x1300
   38158:	svclt	0x00082900
   3815c:	blcs	40d64 <__read_chk@plt+0x39838>
   38160:	blls	32c2ec <__read_chk@plt+0x324dc0>
   38164:	cmnle	fp, r0, lsl #22
   38168:	ldrtmi	r4, [sl], -r3, asr #12
   3816c:	strtmi	r4, [r0], -r9, lsr #12
   38170:			; <UNDEFINED> instruction: 0xf00c9600
   38174:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   38178:	stmdbls	fp, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
   3817c:	blls	3a45c8 <__read_chk@plt+0x39d09c>
   38180:	andsle	r2, r6, r1, lsl #22
   38184:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   38188:	bls	3f01b4 <__read_chk@plt+0x3e8c88>
   3818c:	svclt	0x00b4454a
   38190:	movwcs	r2, #4864	; 0x1300
   38194:	svclt	0x00082a00
   38198:	blcs	40da0 <__read_chk@plt+0x39874>
   3819c:	strbmi	sp, [r3], -lr, asr #1
   381a0:			; <UNDEFINED> instruction: 0x4629463a
   381a4:	strls	r4, [r0], -r0, lsr #12
   381a8:	ldc2	0, cr15, [r2, #48]	; 0x30
   381ac:	rscle	r2, ip, r0, lsl #16
   381b0:	stmdavc	fp, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   381b4:	eorsle	r2, r2, r5, ror #22
   381b8:			; <UNDEFINED> instruction: 0xd1262b6e
   381bc:			; <UNDEFINED> instruction: 0xf10d9b0f
   381c0:			; <UNDEFINED> instruction: 0xf8dd093c
   381c4:	blcs	6422c <__read_chk@plt+0x5cd00>
   381c8:	strbmi	sp, [r3], -ip, asr #2
   381cc:			; <UNDEFINED> instruction: 0x4629463a
   381d0:	strls	r4, [r0], -r0, lsr #12
   381d4:	ldc2l	0, cr15, [ip, #-48]!	; 0xffffffd0
   381d8:			; <UNDEFINED> instruction: 0xf47f2800
   381dc:	stmdals	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   381e0:	sbcle	r2, pc, r0, lsl #16
   381e4:	cmplt	r9, sp, lsl #18
   381e8:	and	r4, r4, r3, lsl #12
   381ec:	ldrmi	r3, [r8], -r1, lsl #18
   381f0:	tstls	sp, fp, lsl #6
   381f4:	ldrmi	fp, [r8], -r1, lsr #2
   381f8:	stmdavc	r2, {r0, r8, r9, ip, sp}
   381fc:	rscsle	r2, r5, r0, lsl #20
   38200:	andeq	pc, r0, r9, asr #17
   38204:	andne	pc, r0, fp, asr #17
   38208:			; <UNDEFINED> instruction: 0x4643e7bc
   3820c:			; <UNDEFINED> instruction: 0x4629463a
   38210:	strls	r4, [r0], -r0, lsr #12
   38214:	ldc2l	0, cr15, [ip, #-48]	; 0xffffffd0
   38218:	adcsle	r2, r3, r0, lsl #16
   3821c:	blls	471f18 <__read_chk@plt+0x46a9ec>
   38220:	stmdblt	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   38224:	blls	432168 <__read_chk@plt+0x42ac3c>
   38228:	blt	2329a4 <__read_chk@plt+0x22b478>
   3822c:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
   38230:			; <UNDEFINED> instruction: 0xf43f2b00
   38234:	bls	4a3ff0 <__read_chk@plt+0x49cac4>
   38238:			; <UNDEFINED> instruction: 0xf43f2a00
   3823c:	ldmdbls	r0, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   38240:			; <UNDEFINED> instruction: 0xf43f2900
   38244:	ldcls	15, cr10, [r2], {101}	; 0x65
   38248:			; <UNDEFINED> instruction: 0xf43f2c00
   3824c:			; <UNDEFINED> instruction: 0xf8cbaf61
   38250:	blls	104258 <__read_chk@plt+0xfcd2c>
   38254:	andcs	pc, r0, sl, asr #17
   38258:			; <UNDEFINED> instruction: 0xf8c96019
   3825c:	ldr	r4, [ip, -r0]
   38260:	ldr	r2, [sl, -r8, rrx]
   38264:			; <UNDEFINED> instruction: 0xe718209d
   38268:	bl	fed761a8 <__read_chk@plt+0xfed6ec7c>
   3826c:	strdeq	lr, [r2], -ip
   38270:	andeq	r0, r0, r0, asr r7
   38274:	andeq	lr, r2, r2, lsr #15
   38278:	andeq	r4, r1, r8, ror #15
   3827c:	tstcs	r1, r2, lsr sl
   38280:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
   38284:	mvnsmi	lr, #737280	; 0xb4000
   38288:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   3828c:	movwls	r6, #14363	; 0x381b
   38290:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38294:	ldcl	7, cr15, [sl, #-824]!	; 0xfffffcc8
   38298:	cmplt	r0, r4, lsl #12
   3829c:	tstcs	r0, pc, ror #12
   382a0:			; <UNDEFINED> instruction: 0xf7ce463a
   382a4:			; <UNDEFINED> instruction: 0xb110e8be
   382a8:	stccs	13, cr9, [r5, #-0]
   382ac:	strcs	sp, [r0], -pc, lsl #18
   382b0:			; <UNDEFINED> instruction: 0xf7cd4620
   382b4:	bmi	9f411c <__read_chk@plt+0x9ecbf0>
   382b8:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   382bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   382c0:	subsmi	r9, sl, r3, lsl #22
   382c4:			; <UNDEFINED> instruction: 0x4630d13e
   382c8:	pop	{r0, r2, ip, sp, pc}
   382cc:	mcrge	3, 0, r8, cr1, cr0, {7}
   382d0:	strtmi	r4, [sl], -r1, lsl #12
   382d4:	ldrtmi	r2, [r0], -r6, lsl #6
   382d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   382dc:	cdp	7, 6, cr15, cr2, cr13, {6}
   382e0:	ldrmi	sl, [sp], #-2820	; 0xfffff4fc
   382e4:			; <UNDEFINED> instruction: 0xf8054630
   382e8:			; <UNDEFINED> instruction: 0xf7ce8c0c
   382ec:	ldmdacs	r2, {r7, r8, r9, fp, sp, lr, pc}
   382f0:	bicsle	r4, sp, r6, lsl #12
   382f4:			; <UNDEFINED> instruction: 0x46424917
   382f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   382fc:	stmia	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38300:	bicslt	r4, r8, r0, lsl #13
   38304:	svc	0x0088f7cd
   38308:	stccs	14, cr1, [r0, #-276]	; 0xfffffeec
   3830c:			; <UNDEFINED> instruction: 0xf8dfdd16
   38310:	ldrbtmi	r9, [r9], #72	; 0x48
   38314:	stccc	0, cr14, [r1, #-4]
   38318:			; <UNDEFINED> instruction: 0x463ad010
   3831c:	strbmi	r4, [r0], -r9, lsr #12
   38320:	ldmda	lr!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38324:	rscsle	r2, r6, r0, lsl #16
   38328:	bcs	19eb30 <__read_chk@plt+0x197604>
   3832c:			; <UNDEFINED> instruction: 0x4649d1f3
   38330:	svc	0x00d2f7ce
   38334:	mvnle	r2, r0, lsl #16
   38338:	strtne	pc, [pc], -r0, asr #4
   3833c:			; <UNDEFINED> instruction: 0xf7cd4640
   38340:	sbfx	lr, r2, #30, #22
   38344:	bl	11f6284 <__read_chk@plt+0x11eed58>
   38348:			; <UNDEFINED> instruction: 0x0002e5be
   3834c:	andeq	r0, r0, r0, asr r7
   38350:	andeq	lr, r2, r6, lsl #11
   38354:	andeq	sl, r1, lr, ror #10
   38358:	andeq	sl, r1, lr, asr r5
   3835c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   38360:	ldrlt	r4, [r0, #-1538]	; 0xfffff9fe
   38364:	cfldrsmi	mvf4, [r2], {252}	; 0xfc
   38368:	strmi	fp, [fp], -r2, lsl #1
   3836c:	strbtmi	r2, [r8], -r0, lsl #2
   38370:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   38374:	strls	r6, [r1], #-2084	; 0xfffff7dc
   38378:	streq	pc, [r0], #-79	; 0xffffffb1
   3837c:	svc	0x000ef7cd
   38380:	ldmdblt	r0!, {sl, sp}
   38384:			; <UNDEFINED> instruction: 0xf7ff9800
   38388:			; <UNDEFINED> instruction: 0x4604ff79
   3838c:			; <UNDEFINED> instruction: 0xf7cd9800
   38390:	bmi	274040 <__read_chk@plt+0x26cb14>
   38394:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   38398:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3839c:	subsmi	r9, sl, r1, lsl #22
   383a0:	strtmi	sp, [r0], -r2, lsl #2
   383a4:	ldclt	0, cr11, [r0, #-8]
   383a8:	bl	5762e8 <__read_chk@plt+0x56edbc>
   383ac:	ldrdeq	lr, [r2], -ip
   383b0:	andeq	r0, r0, r0, asr r7
   383b4:	andeq	lr, r2, sl, lsr #9
   383b8:	mvnsmi	lr, sp, lsr #18
   383bc:	strmi	r4, [ip], -r6, lsl #12
   383c0:	movwcs	fp, #265	; 0x109
   383c4:	ldmdbmi	ip!, {r0, r1, r3, sp, lr}
   383c8:	ldrtmi	r2, [r0], -r0, lsl #4
   383cc:			; <UNDEFINED> instruction: 0xf7cf4479
   383d0:			; <UNDEFINED> instruction: 0x4605e83c
   383d4:	subsle	r2, r3, r0, lsl #16
   383d8:	b	ffdf6318 <__read_chk@plt+0xffdeedec>
   383dc:	strtmi	r4, [r8], -r7, lsl #12
   383e0:	svc	0x0000f7cd
   383e4:	tstcs	r0, r8, lsr r6
   383e8:	ldmdb	r6!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   383ec:	ldrtmi	r4, [r8], -r5, lsl #12
   383f0:	cdp	7, 15, cr15, cr8, cr13, {6}
   383f4:	subsle	r2, r1, r0, lsl #26
   383f8:			; <UNDEFINED> instruction: 0xf7ce4628
   383fc:			; <UNDEFINED> instruction: 0x1e43eaf8
   38400:	blcs	509c24 <__read_chk@plt+0x5026f8>
   38404:	ldm	pc, {r0, r1, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   38408:	subscs	pc, r2, #3
   3840c:	eorcs	r2, r2, #536870914	; 0x20000002
   38410:	eorcs	r2, r2, #536870914	; 0x20000002
   38414:	eorcs	r2, r2, #536870914	; 0x20000002
   38418:	beq	e00ca8 <__read_chk@plt+0xdf977c>
   3841c:	andcs	r2, r0, #557056	; 0x88000
   38420:			; <UNDEFINED> instruction: 0x46114630
   38424:	cdp	7, 7, cr15, cr2, cr13, {6}
   38428:	strmi	r2, [r6], -r0, lsl #2
   3842c:			; <UNDEFINED> instruction: 0xf88cf009
   38430:			; <UNDEFINED> instruction: 0xf0092100
   38434:	movtlt	pc, #35033	; 0x88d9	; <UNPREDICTABLE>
   38438:	svc	0x0002f7ce
   3843c:	tstlt	r4, r6, lsl #12
   38440:	strtmi	r6, [r8], -r7, lsr #32
   38444:	cdp	7, 3, cr15, cr0, cr14, {6}
   38448:	pop	{r4, r5, r9, sl, lr}
   3844c:			; <UNDEFINED> instruction: 0x460181f0
   38450:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   38454:	blx	fe77446c <__read_chk@plt+0xfe76cf40>
   38458:	ldrb	r4, [r0, r6, lsl #12]!
   3845c:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   38460:			; <UNDEFINED> instruction: 0x463044f8
   38464:	svc	0x0090f7cd
   38468:	strmi	r4, [r2], -r1, asr #12
   3846c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   38470:	blx	fe3f4488 <__read_chk@plt+0xfe3ecf5c>
   38474:	strb	r4, [r2, r6, lsl #12]!
   38478:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   3847c:	udf	#1096	; 0x448
   38480:	pop	{r1, r4, fp, lr}
   38484:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   38488:	cdplt	7, 13, cr15, cr8, cr14, {6}
   3848c:	ldmdami	r0, {r1, r2, r5, r6, r8, ip, sp, pc}
   38490:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   38494:	blx	1f744ac <__read_chk@plt+0x1f6cf80>
   38498:	ldrb	r4, [r0, r6, lsl #12]
   3849c:	pop	{r0, r2, r3, fp, lr}
   384a0:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   384a4:	cdplt	7, 12, cr15, cr10, cr14, {6}
   384a8:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   384ac:			; <UNDEFINED> instruction: 0xf8dfe7c4
   384b0:	ldrbtmi	r8, [r8], #44	; 0x2c
   384b4:	svclt	0x0000e7d5
   384b8:	andeq	r4, r1, ip, ror #9
   384bc:	andeq	sl, r1, lr, asr r4
   384c0:	andeq	sl, r1, r8, lsl r4
   384c4:	andeq	sl, r1, r6, lsr #8
   384c8:	andeq	r4, r1, ip, asr #8
   384cc:	strdeq	sl, [r1], -r6
   384d0:	andeq	sl, r1, sl, lsl #8
   384d4:	andeq	sl, r1, r6, ror #7
   384d8:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
   384dc:	andeq	r4, r1, r2, lsl r4
   384e0:	orrslt	r7, fp, #4390912	; 0x430000
   384e4:	blcs	1cd66f4 <__read_chk@plt+0x1ccf1c8>
   384e8:	movwcs	fp, #3860	; 0xf14
   384ec:	orrvc	pc, r0, #1325400064	; 0x4f000000
   384f0:	bcs	1e25280 <__read_chk@plt+0x1e1dd54>
   384f4:	svclt	0x000878c2
   384f8:	orreq	pc, r0, #67	; 0x43
   384fc:	bcs	1e651cc <__read_chk@plt+0x1e5dca0>
   38500:	svclt	0x00087902
   38504:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   38508:	bcs	1ce5118 <__read_chk@plt+0x1cddbec>
   3850c:	svclt	0x00087942
   38510:	nopeq	{67}	; 0x43
   38514:	bcs	1e24c64 <__read_chk@plt+0x1e1d738>
   38518:	svclt	0x00087982
   3851c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   38520:	bcs	1e64bb0 <__read_chk@plt+0x1e5d684>
   38524:	svclt	0x000879c2
   38528:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   3852c:	bcs	1ce4afc <__read_chk@plt+0x1cdd5d0>
   38530:	svclt	0x00087a02
   38534:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   38538:	bcs	1e24a48 <__read_chk@plt+0x1e1d51c>
   3853c:	svclt	0x00087a42
   38540:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   38544:	svclt	0x00082a78
   38548:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3854c:			; <UNDEFINED> instruction: 0x47704618
   38550:	svclt	0x00004770
   38554:	andcs	r4, r4, r0, lsr #20
   38558:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   3855c:	addlt	fp, r9, r0, lsr r5
   38560:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   38564:	movwls	r6, #30747	; 0x781b
   38568:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3856c:			; <UNDEFINED> instruction: 0xf7ce9101
   38570:	stmdbls	r1, {r3, r9, fp, sp, lr, pc}
   38574:	andcs	fp, r0, #24, 2
   38578:	stmib	sp, {r8, r9, sp}^
   3857c:	andcs	r2, r4, r4, lsl #6
   38580:	movwcs	r2, #512	; 0x200
   38584:	movwcs	lr, #10701	; 0x29cd
   38588:	svc	0x009af7cd
   3858c:			; <UNDEFINED> instruction: 0xf7ceb148
   38590:	stmdavs	r3, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   38594:	blcc	5c9dac <__read_chk@plt+0x5c2880>
   38598:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
   3859c:	andcs	fp, r1, r8, lsl #30
   385a0:	bmi	42c9d4 <__read_chk@plt+0x4254a8>
   385a4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   385a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   385ac:	subsmi	r9, sl, r7, lsl #22
   385b0:	andlt	sp, r9, r1, lsl #2
   385b4:			; <UNDEFINED> instruction: 0xf7cebd30
   385b8:	stmdbmi	sl, {r1, r2, r3, r9, fp, sp, lr, pc}
   385bc:	andcs	r2, r0, r5, lsl #4
   385c0:			; <UNDEFINED> instruction: 0xf7ce4479
   385c4:			; <UNDEFINED> instruction: 0x4605ea9a
   385c8:			; <UNDEFINED> instruction: 0xf7cd6820
   385cc:			; <UNDEFINED> instruction: 0x4601ee94
   385d0:			; <UNDEFINED> instruction: 0xf7fe4628
   385d4:	svclt	0x0000fe57
   385d8:	andeq	lr, r2, r6, ror #5
   385dc:	andeq	r0, r0, r0, asr r7
   385e0:	muleq	r2, sl, r2
   385e4:	andeq	sl, r1, ip, lsl #6
   385e8:	andcs	r4, r4, r2, lsl sl
   385ec:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   385f0:	addlt	fp, r9, r0, lsl #10
   385f4:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   385f8:	movwls	r6, #30747	; 0x781b
   385fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38600:			; <UNDEFINED> instruction: 0xf7ce9101
   38604:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   38608:	movwcs	lr, #18909	; 0x49dd
   3860c:	stmdbls	r1, {r2, sp}
   38610:	movwcs	lr, #10701	; 0x29cd
   38614:	svc	0x0054f7cd
   38618:	blmi	20ae40 <__read_chk@plt+0x203914>
   3861c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38620:	blls	212690 <__read_chk@plt+0x20b164>
   38624:	qaddle	r4, sl, r3
   38628:	andlt	r2, r9, r1
   3862c:	blx	1767aa <__read_chk@plt+0x16f27e>
   38630:	ldmib	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38634:	andeq	lr, r2, r2, asr r2
   38638:	andeq	r0, r0, r0, asr r7
   3863c:	andeq	lr, r2, r4, lsr #4
   38640:	andcs	r4, r1, #2048	; 0x800
   38644:	andsvs	r4, sl, fp, ror r4
   38648:	svclt	0x00004770
   3864c:	andeq	pc, r2, ip, asr ip	; <UNPREDICTABLE>
   38650:			; <UNDEFINED> instruction: 0x4604b538
   38654:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
   38658:			; <UNDEFINED> instruction: 0xb12b686b
   3865c:	andcs	r4, r8, #7168	; 0x1c00
   38660:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
   38664:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
   38668:	stmdane	r8!, {r3, r8, sp}^
   3866c:	bl	1bf65ac <__read_chk@plt+0x1bef080>
   38670:	rsbvs	r2, fp, r1, lsl #6
   38674:	svclt	0x0000e7f2
   38678:	andeq	pc, r2, sl, asr #24
   3867c:	andeq	pc, r2, lr, lsr ip	; <UNPREDICTABLE>
   38680:	tstcs	r4, sp, lsl #20
   38684:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   38688:	addlt	fp, r3, r0, lsl #10
   3868c:			; <UNDEFINED> instruction: 0x466858d3
   38690:	movwls	r6, #6171	; 0x181b
   38694:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38698:	bl	16765d8 <__read_chk@plt+0x166f0ac>
   3869c:	blmi	20aec4 <__read_chk@plt+0x203998>
   386a0:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   386a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   386a8:	subsmi	r9, sl, r1, lsl #22
   386ac:	andlt	sp, r3, r2, lsl #2
   386b0:	blx	17682e <__read_chk@plt+0x16f302>
   386b4:	stmib	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   386b8:			; <UNDEFINED> instruction: 0x0002e1ba
   386bc:	andeq	r0, r0, r0, asr r7
   386c0:	andeq	lr, r2, r0, lsr #3
   386c4:	ldmdblt	ip, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   386c8:	cdplt	7, 4, cr15, cr4, cr13, {6}
   386cc:	svclt	0x00004770
   386d0:	svclt	0x00004770
   386d4:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   386d8:	blcs	5274c <__read_chk@plt+0x4b220>
   386dc:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   386e0:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
   386e4:			; <UNDEFINED> instruction: 0xd12a2b2d
   386e8:	blcs	9d67fc <__read_chk@plt+0x9cf2d0>
   386ec:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
   386f0:			; <UNDEFINED> instruction: 0xf1a33002
   386f4:	stmdbcs	r9, {r4, r5, r8}
   386f8:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
   386fc:			; <UNDEFINED> instruction: 0xf8144604
   38700:			; <UNDEFINED> instruction: 0xf1a33f01
   38704:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
   38708:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
   3870c:	ldfltd	f3, [r0], #-136	; 0xffffff78
   38710:	andcs	r4, sl, #26214400	; 0x1900000
   38714:	stcllt	7, cr15, [r6], {205}	; 0xcd
   38718:	andcs	r4, sl, #17825792	; 0x1100000
   3871c:			; <UNDEFINED> instruction: 0xf7cdbc30
   38720:			; <UNDEFINED> instruction: 0xf04fbcc1
   38724:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
   38728:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
   3872c:			; <UNDEFINED> instruction: 0x4619b11a
   38730:			; <UNDEFINED> instruction: 0xf7cd220a
   38734:			; <UNDEFINED> instruction: 0x4611bcb7
   38738:			; <UNDEFINED> instruction: 0xf7cd220a
   3873c:			; <UNDEFINED> instruction: 0xf04fbcb3
   38740:			; <UNDEFINED> instruction: 0x477030ff
   38744:	andeq	pc, r2, sl, asr #23
   38748:	cdplt	7, 12, cr15, cr6, cr13, {6}
   3874c:	mvnsmi	lr, #737280	; 0xb4000
   38750:	strmi	r2, [r4], -r1, lsl #2
   38754:			; <UNDEFINED> instruction: 0xf7ce2000
   38758:	cdpmi	12, 4, cr14, cr14, cr0, {5}
   3875c:	andcc	r4, r1, lr, ror r4
   38760:	strcs	sp, [r0, -sl, rrx]
   38764:	strmi	r2, [r8], -r1, lsl #2
   38768:	ldc	7, cr15, [r6], {206}	; 0xce
   3876c:	rsbsle	r3, r2, r1
   38770:	tstcs	r1, r0, lsl #10
   38774:			; <UNDEFINED> instruction: 0xf7ce2002
   38778:	mulcc	r1, r0, ip
   3877c:	blmi	11ec81c <__read_chk@plt+0x11e52f0>
   38780:	svclt	0x00182d02
   38784:			; <UNDEFINED> instruction: 0xf04f2f02
   38788:	svclt	0x000c0900
   3878c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   38790:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   38794:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   38798:	svccs	0x0001b19e
   3879c:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
   387a0:			; <UNDEFINED> instruction: 0xf1b9d035
   387a4:	eorsle	r0, ip, r1, lsl #30
   387a8:	svceq	0x0000f1b8
   387ac:	bmi	f2c7e4 <__read_chk@plt+0xf252b8>
   387b0:	ldrtmi	r4, [r0], -r3, lsr #12
   387b4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   387b8:	cdp	7, 7, cr15, cr0, cr13, {6}
   387bc:			; <UNDEFINED> instruction: 0xf7cd2003
   387c0:			; <UNDEFINED> instruction: 0xf1b8ed92
   387c4:	mvnsle	r0, r0, lsl #30
   387c8:	mvnshi	lr, #12386304	; 0xbd0000
   387cc:	ldc	7, cr15, [lr, #-824]	; 0xfffffcc8
   387d0:	blcs	2927e4 <__read_chk@plt+0x28b2b8>
   387d4:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
   387d8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   387dc:	stmda	r2, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   387e0:	suble	r2, r7, r2, lsl #16
   387e4:	mvnle	r2, r0, lsl #26
   387e8:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   387ec:	mcrcs	8, 0, r6, cr0, cr14, {0}
   387f0:	svccs	0x0001d0e4
   387f4:	ssatmi	sp, #25, fp, asr #3
   387f8:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   387fc:	strtmi	r4, [r3], -sl, lsr #20
   38800:	ldrtmi	r2, [r0], -r1, lsl #2
   38804:			; <UNDEFINED> instruction: 0xf7cd447a
   38808:	stccs	14, cr14, [r1, #-296]	; 0xfffffed8
   3880c:	bmi	a2cf38 <__read_chk@plt+0xa25a0c>
   38810:	strtmi	r4, [r3], -r9, lsr #12
   38814:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   38818:	cdp	7, 4, cr15, cr0, cr13, {6}
   3881c:	svceq	0x0001f1b9
   38820:	bmi	92cf30 <__read_chk@plt+0x925a04>
   38824:	strtmi	r4, [r3], -r9, asr #12
   38828:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   3882c:	cdp	7, 3, cr15, cr6, cr13, {6}
   38830:	svceq	0x0000f1b8
   38834:			; <UNDEFINED> instruction: 0xe7c7d1bb
   38838:	stcl	7, cr15, [r8], #824	; 0x338
   3883c:	blcs	292850 <__read_chk@plt+0x28b324>
   38840:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
   38844:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   38848:	svc	0x00ccf7cd
   3884c:	svclt	0x000c2800
   38850:	strcs	r2, [r2, -r1, lsl #14]
   38854:			; <UNDEFINED> instruction: 0xf7cee786
   38858:	stmdavs	r3, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   3885c:	orrle	r2, r7, r9, lsl #22
   38860:	tstcs	r1, r5, lsl r8
   38864:			; <UNDEFINED> instruction: 0xf7cd4478
   38868:	stmdacs	r1, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3886c:	svclt	0x00184605
   38870:	ldrb	r2, [lr, -r2, lsl #10]!
   38874:	svclt	0x00182d02
   38878:	svclt	0x000c2f02
   3887c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   38880:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   38884:	orrsle	r2, ip, r0, lsl #26
   38888:			; <UNDEFINED> instruction: 0xf04f4b06
   3888c:	ldmpl	r3!, {r0, r8, fp}^
   38890:	usada8	r1, lr, r8, r6
   38894:	andeq	lr, r2, r4, ror #1
   38898:	andeq	r0, r0, r4, ror r7
   3889c:	andeq	sl, r1, lr, lsr #3
   388a0:	andeq	sp, r0, sl, asr r8
   388a4:	muleq	r0, r4, r7
   388a8:	andeq	sl, r1, r8, ror #1
   388ac:	strdeq	sl, [r1], -lr
   388b0:	andeq	sl, r1, r2, lsl r1
   388b4:	andeq	sp, r0, lr, ror #15
   388b8:	ldrdeq	sp, [r0], -r0
   388bc:	ldrbmi	fp, [r0, -r0, lsl #2]!
   388c0:	strmi	r4, [r2], -r3, lsl #18
   388c4:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
   388c8:			; <UNDEFINED> instruction: 0xf7fe4478
   388cc:	svclt	0x0000bc6d
   388d0:	ldrdeq	sl, [r1], -lr
   388d4:	andeq	sl, r1, r0, lsl #2
   388d8:	cdplt	7, 7, cr15, cr10, cr13, {6}
   388dc:			; <UNDEFINED> instruction: 0x4606b5f8
   388e0:	strmi	r4, [pc], -r8, lsr #26
   388e4:	bcs	49ae0 <__read_chk@plt+0x425b4>
   388e8:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
   388ec:	bllt	1b0a144 <__read_chk@plt+0x1b02c18>
   388f0:			; <UNDEFINED> instruction: 0x46304639
   388f4:	ldc	7, cr15, [sl, #824]!	; 0x338
   388f8:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
   388fc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   38900:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
   38904:			; <UNDEFINED> instruction: 0xf7ce681d
   38908:	stmdacs	r0, {r1, r3, r4, r6, fp, sp, lr, pc}
   3890c:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
   38910:			; <UNDEFINED> instruction: 0xf005062d
   38914:	addlt	r4, r0, #1065353216	; 0x3f800000
   38918:	orrlt	r4, r3, #335544320	; 0x14000000
   3891c:	rscle	r2, ip, r0, lsl #26
   38920:	cdp2	0, 3, cr15, cr10, cr7, {0}
   38924:	eorvs	r2, r3, r0, lsl #6
   38928:	andcs	r4, r5, #24, 18	; 0x60000
   3892c:	ldrbtmi	r2, [r9], #-0
   38930:	stmia	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38934:	strtmi	r4, [r8], -r4, lsl #12
   38938:	b	11f6878 <__read_chk@plt+0x11ef34c>
   3893c:			; <UNDEFINED> instruction: 0x4631463a
   38940:	strtmi	r4, [r0], -r3, lsl #12
   38944:	stc2l	7, cr15, [r2], #-1016	; 0xfffffc08
   38948:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   3894c:	stc2l	0, cr15, [lr, #28]!
   38950:			; <UNDEFINED> instruction: 0x46304639
   38954:	stc	7, cr15, [sl, #824]	; 0x338
   38958:	sbcle	r2, lr, r0, lsl #16
   3895c:			; <UNDEFINED> instruction: 0xf7cee7d0
   38960:	stmdacs	r0, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
   38964:	blmi	26cc90 <__read_chk@plt+0x265764>
   38968:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3896c:	stmda	r6!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38970:	sbcle	r2, r2, r0, lsl #16
   38974:	addlt	r0, r0, #47185920	; 0x2d00000
   38978:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   3897c:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
   38980:	sbfx	sp, r2, #3, #27
   38984:	andeq	sp, r2, ip, asr pc
   38988:	andeq	r0, r0, r4, asr r7
   3898c:	strheq	sl, [r1], -sl	; <UNPREDICTABLE>
   38990:			; <UNDEFINED> instruction: 0x4604b510
   38994:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
   38998:	strmi	fp, [r8], -r3, asr #2
   3899c:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
   389a0:	strtmi	r4, [r0], -r1, lsl #12
   389a4:			; <UNDEFINED> instruction: 0x4010e8bd
   389a8:	ldmlt	r8!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   389ac:	ldrmi	r4, [r9], -r0, lsr #12
   389b0:			; <UNDEFINED> instruction: 0x4010e8bd
   389b4:	ldmlt	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   389b8:	blt	fe4f68f4 <__read_chk@plt+0xfe4ef3c8>
   389bc:			; <UNDEFINED> instruction: 0x4604b510
   389c0:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
   389c4:	strmi	fp, [r8], -r3, asr #2
   389c8:	stc2	7, cr15, [sl, #1020]	; 0x3fc
   389cc:	strtmi	r4, [r0], -r1, lsl #12
   389d0:			; <UNDEFINED> instruction: 0x4010e8bd
   389d4:	svclt	0x00a2f7cd
   389d8:	ldrmi	r4, [r9], -r0, lsr #12
   389dc:			; <UNDEFINED> instruction: 0x4010e8bd
   389e0:	svclt	0x009cf7cd
   389e4:	blmi	174b358 <__read_chk@plt+0x1743e2c>
   389e8:	push	{r1, r3, r4, r5, r6, sl, lr}
   389ec:	strdlt	r4, [r7], r0
   389f0:	pkhtbmi	r5, r1, r3, asr #17
   389f4:	movwls	r6, #22555	; 0x581b
   389f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   389fc:	b	fe27693c <__read_chk@plt+0xfe26f410>
   38a00:	vadd.i8	d18, d0, d5
   38a04:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
   38a08:	bl	28af60 <__read_chk@plt+0x283a34>
   38a0c:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
   38a10:			; <UNDEFINED> instruction: 0xf7ce4628
   38a14:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   38a18:	addshi	pc, r3, r0, asr #32
   38a1c:	bl	ffdf695c <__read_chk@plt+0xffdef430>
   38a20:			; <UNDEFINED> instruction: 0xf8df4e4f
   38a24:	tstcs	r8, r0, asr #2
   38a28:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
   38a2c:	ldrbtmi	r4, [fp], #1150	; 0x47e
   38a30:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
   38a34:	bl	38a444 <__read_chk@plt+0x382f18>
   38a38:			; <UNDEFINED> instruction: 0xf8da0001
   38a3c:	movwls	r3, #4096	; 0x1000
   38a40:	stmib	r4, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38a44:	svcls	0x00039c02
   38a48:			; <UNDEFINED> instruction: 0xf8dae010
   38a4c:	ldmdacs	r1, {}	; <UNPREDICTABLE>
   38a50:	blls	ed048 <__read_chk@plt+0xe5b1c>
   38a54:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
   38a58:	strcs	r9, [r0, -r3, lsl #20]
   38a5c:	strls	r1, [r2], #-2276	; 0xfffff71c
   38a60:	streq	lr, [r7, -r2, asr #22]
   38a64:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   38a68:	rsble	r9, fp, r3, lsl #14
   38a6c:	ldrtmi	r4, [r9], -r0, lsr #12
   38a70:	movwcs	r2, #574	; 0x23e
   38a74:	ldc2l	0, cr15, [r8], #-48	; 0xffffffd0
   38a78:	ldrtmi	r4, [r9], -r0, lsr #12
   38a7c:			; <UNDEFINED> instruction: 0xf8162300
   38a80:	eorscs	ip, lr, #2
   38a84:	andgt	pc, r0, r5, lsl #17
   38a88:	stc2l	0, cr15, [lr], #-48	; 0xffffffd0
   38a8c:	movwcs	r2, #574	; 0x23e
   38a90:	strmi	r4, [ip], -r7, lsl #12
   38a94:	stc2l	0, cr15, [r8], #-48	; 0xffffffd0
   38a98:			; <UNDEFINED> instruction: 0x46214638
   38a9c:			; <UNDEFINED> instruction: 0xf8162300
   38aa0:	eorscs	ip, lr, #2
   38aa4:	andgt	pc, r1, r5, lsl #17
   38aa8:	mrrc2	0, 0, pc, lr, cr12	; <UNPREDICTABLE>
   38aac:	movwcs	r2, #574	; 0x23e
   38ab0:	strmi	r4, [ip], -r7, lsl #12
   38ab4:	mrrc2	0, 0, pc, r8, cr12	; <UNPREDICTABLE>
   38ab8:			; <UNDEFINED> instruction: 0x46214638
   38abc:			; <UNDEFINED> instruction: 0xf8162300
   38ac0:	eorscs	ip, lr, #2
   38ac4:	andgt	pc, r2, r5, lsl #17
   38ac8:	mcrr2	0, 0, pc, lr, cr12	; <UNPREDICTABLE>
   38acc:	movwcs	r2, #574	; 0x23e
   38ad0:	strmi	r4, [ip], -r7, lsl #12
   38ad4:	mcrr2	0, 0, pc, r8, cr12	; <UNPREDICTABLE>
   38ad8:			; <UNDEFINED> instruction: 0x46214638
   38adc:			; <UNDEFINED> instruction: 0xf8162300
   38ae0:	eorscs	ip, lr, #2
   38ae4:	andgt	pc, r3, r5, lsl #17
   38ae8:	ldc2	0, cr15, [lr], #-48	; 0xffffffd0
   38aec:	movwcs	r2, #574	; 0x23e
   38af0:	strmi	r4, [ip], -r7, lsl #12
   38af4:	ldc2	0, cr15, [r8], #-48	; 0xffffffd0
   38af8:	ldrtmi	r2, [r8], -r0, lsl #6
   38afc:			; <UNDEFINED> instruction: 0xf8164621
   38b00:	eorscs	ip, lr, #2
   38b04:	andgt	pc, r4, r5, lsl #17
   38b08:	stc2	0, cr15, [lr], #-48	; 0xffffffd0
   38b0c:	movwcs	r2, #574	; 0x23e
   38b10:	stc2	0, cr15, [sl], #-48	; 0xffffffd0
   38b14:			; <UNDEFINED> instruction: 0x46484659
   38b18:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
   38b1c:			; <UNDEFINED> instruction: 0xff38f7ff
   38b20:	orrsle	r2, r2, r0, lsl #16
   38b24:			; <UNDEFINED> instruction: 0xf7cd9801
   38b28:	strbmi	lr, [r8], -r0, asr #31
   38b2c:	blmi	2cb36c <__read_chk@plt+0x2c3e40>
   38b30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38b34:	blls	192ba4 <__read_chk@plt+0x18b678>
   38b38:	qaddle	r4, sl, r9
   38b3c:	pop	{r0, r1, r2, ip, sp, pc}
   38b40:			; <UNDEFINED> instruction: 0x20168ff0
   38b44:	svc	0x00b0f7cd
   38b48:	strb	r2, [pc, r0]!
   38b4c:	strb	r2, [sp, r0]!
   38b50:	svc	0x0040f7cd
   38b54:	andeq	sp, r2, r8, asr lr
   38b58:	andeq	r0, r0, r0, asr r7
   38b5c:	strdeq	r9, [r1], -lr
   38b60:	andeq	sl, r1, ip, ror #1
   38b64:	andeq	sp, r0, lr, lsr r5
   38b68:	andeq	sp, r2, r0, lsl sp
   38b6c:	svclt	0x008cf7cd
   38b70:	ldcllt	7, cr15, [r6, #820]!	; 0x334
   38b74:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
   38b78:			; <UNDEFINED> instruction: 0xf7cee006
   38b7c:			; <UNDEFINED> instruction: 0xf7ceea96
   38b80:	stmdavs	r3, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
   38b84:	tstle	lr, r2, lsr #22
   38b88:			; <UNDEFINED> instruction: 0xf7cd1c68
   38b8c:	qsaxmi	lr, r9, sl
   38b90:	cmplt	r0, r4, lsl #12
   38b94:	stmib	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38b98:	strmi	r0, [r3], -sp, rrx
   38b9c:			; <UNDEFINED> instruction: 0x4620429c
   38ba0:	ldrmi	sp, [r8], -fp, ror #3
   38ba4:	movwcs	fp, #3384	; 0xd38
   38ba8:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   38bac:			; <UNDEFINED> instruction: 0xf04fb5f8
   38bb0:	svcmi	0x001f33ff
   38bb4:	ldrbtmi	r6, [pc], #-3	; 38bbc <__read_chk@plt+0x31690>
   38bb8:			; <UNDEFINED> instruction: 0x4605b191
   38bbc:			; <UNDEFINED> instruction: 0xf7ce460c
   38bc0:	mcrrne	11, 11, lr, r3, cr14
   38bc4:	eorle	r4, r5, r6, lsl #12
   38bc8:	vst1.8	{d20-d22}, [pc :128], r1
   38bcc:			; <UNDEFINED> instruction: 0xf7cd6280
   38bd0:			; <UNDEFINED> instruction: 0x3001ebbc
   38bd4:	eorvs	fp, lr, ip, lsl pc
   38bd8:	andle	r2, fp, r0, lsl #8
   38bdc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   38be0:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
   38be4:			; <UNDEFINED> instruction: 0x0624681c
   38be8:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   38bec:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   38bf0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   38bf4:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   38bf8:			; <UNDEFINED> instruction: 0xf7cd681d
   38bfc:	strmi	lr, [r4], -r0, ror #29
   38c00:	strteq	fp, [sp], -r0, lsr #2
   38c04:			; <UNDEFINED> instruction: 0xf005b284
   38c08:	movwmi	r4, #16638	; 0x40fe
   38c0c:			; <UNDEFINED> instruction: 0xf7cd4630
   38c10:			; <UNDEFINED> instruction: 0xe7e3ed18
   38c14:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
   38c18:			; <UNDEFINED> instruction: 0xf7cd681d
   38c1c:			; <UNDEFINED> instruction: 0x4604eed0
   38c20:	sbcsle	r2, fp, r0, lsl #16
   38c24:	addlt	r0, r4, #47185920	; 0x2d00000
   38c28:	rscsmi	pc, lr, r5
   38c2c:	ldrb	r4, [r5, r4, lsl #6]
   38c30:	andeq	sp, r2, sl, lsl #25
   38c34:	andeq	r0, r0, r4, asr r7
   38c38:			; <UNDEFINED> instruction: 0xf04fb5f8
   38c3c:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
   38c40:	andvs	r4, r3, r6, lsl #12
   38c44:	tstlt	r1, #124, 8	; 0x7c000000
   38c48:			; <UNDEFINED> instruction: 0xf7ce4608
   38c4c:			; <UNDEFINED> instruction: 0x4605eafa
   38c50:	suble	r2, r8, r0, lsl #16
   38c54:	bl	1cf6b94 <__read_chk@plt+0x1cef668>
   38c58:	strmi	r1, [r7], -r3, asr #24
   38c5c:			; <UNDEFINED> instruction: 0x212fd035
   38c60:			; <UNDEFINED> instruction: 0xf7ce4628
   38c64:			; <UNDEFINED> instruction: 0xb108eb96
   38c68:	andvc	r2, r3, r0, lsl #6
   38c6c:	sbcvs	pc, r0, #1325400064	; 0x4f000000
   38c70:	vsubhn.i16	d20, q0, <illegal reg q12.5>
   38c74:	ldrtmi	r4, [r8], -r0, lsl #4
   38c78:	bl	19f6bb4 <__read_chk@plt+0x19ef688>
   38c7c:	andsle	r3, r0, r1
   38c80:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   38c84:	b	476bc4 <__read_chk@plt+0x46f698>
   38c88:			; <UNDEFINED> instruction: 0x46206037
   38c8c:	blmi	7e8474 <__read_chk@plt+0x7e0f48>
   38c90:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   38c94:			; <UNDEFINED> instruction: 0xf0040624
   38c98:			; <UNDEFINED> instruction: 0xf04444fe
   38c9c:			; <UNDEFINED> instruction: 0x46200437
   38ca0:	blmi	6a8488 <__read_chk@plt+0x6a0f5c>
   38ca4:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   38ca8:	cdp	7, 8, cr15, cr8, cr13, {6}
   38cac:			; <UNDEFINED> instruction: 0xb1204604
   38cb0:	addlt	r0, r4, #56623104	; 0x3600000
   38cb4:	rscsmi	pc, lr, r6
   38cb8:	ldrtmi	r4, [r8], -r4, lsl #6
   38cbc:	stcl	7, cr15, [r0], {205}	; 0xcd
   38cc0:			; <UNDEFINED> instruction: 0xf7ce4628
   38cc4:			; <UNDEFINED> instruction: 0x4620e9f2
   38cc8:	blmi	4284b0 <__read_chk@plt+0x420f84>
   38ccc:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   38cd0:	cdp	7, 7, cr15, cr4, cr13, {6}
   38cd4:	stmdacs	r0, {r2, r9, sl, lr}
   38cd8:			; <UNDEFINED> instruction: 0x0636d0f2
   38cdc:			; <UNDEFINED> instruction: 0xf006b284
   38ce0:	movwmi	r4, #16638	; 0x40fe
   38ce4:	blmi	272c9c <__read_chk@plt+0x26b770>
   38ce8:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   38cec:	cdp	7, 6, cr15, cr6, cr13, {6}
   38cf0:	stmdacs	r0, {r2, r9, sl, lr}
   38cf4:	strteq	sp, [fp], -r9, asr #1
   38cf8:			; <UNDEFINED> instruction: 0xf003b284
   38cfc:	tstmi	ip, #-134217725	; 0xf8000003
   38d00:	svclt	0x0000e7c3
   38d04:	strdeq	sp, [r2], -ip
   38d08:	andeq	r0, r0, r4, asr r7
   38d0c:	mvnsmi	lr, sp, lsr #18
   38d10:	stcmi	0, cr11, [r1], #-792	; 0xfffffce8
   38d14:	blmi	8a4120 <__read_chk@plt+0x89cbf4>
   38d18:	addvc	pc, r8, #1325400064	; 0x4f000000
   38d1c:			; <UNDEFINED> instruction: 0x460f447c
   38d20:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
   38d24:	movtls	r6, #22555	; 0x581b
   38d28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38d2c:	svc	0x00e4f7cd
   38d30:	stmdble	r9!, {r0, r1, r2, r3, fp, sp}
   38d34:			; <UNDEFINED> instruction: 0xf06f4606
   38d38:	ands	r0, r6, pc, lsl #16
   38d3c:	strtle	r0, [r5], #-1370	; 0xfffffaa6
   38d40:	stmiavs	ip!, {r0, r1, r3, r4, r7, r8, sl}^
   38d44:	ldrtmi	sp, [r8], -sl, lsl #10
   38d48:	stmia	r2!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38d4c:	stmdale	r5, {r5, r7, r9, lr}
   38d50:	andseq	pc, r0, r5, lsl #2
   38d54:			; <UNDEFINED> instruction: 0xf7ce4639
   38d58:	biclt	lr, r8, r4, lsl sl
   38d5c:	movweq	lr, #19368	; 0x4ba8
   38d60:	ldrmi	r3, [lr], #-1040	; 0xfffffbf0
   38d64:	cdpcs	4, 0, cr4, cr15, cr5, {1}
   38d68:	stmdavs	fp!, {r1, r2, r3, r8, fp, ip, lr, pc}^
   38d6c:	strble	r0, [r5, #1177]!	; 0x499
   38d70:	bmi	300d84 <__read_chk@plt+0x2f9858>
   38d74:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   38d78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   38d7c:	subsmi	r9, sl, r5, asr #22
   38d80:	sublt	sp, r6, r8, lsl #2
   38d84:	ldrhhi	lr, [r0, #141]!	; 0x8d
   38d88:	ldrb	r2, [r2, r0]!
   38d8c:	ldrb	r2, [r0, r2]!
   38d90:	strb	r2, [lr, r1]!
   38d94:	cdp	7, 1, cr15, cr14, cr13, {6}
   38d98:	andeq	sp, r2, r4, lsr #22
   38d9c:	andeq	r0, r0, r0, asr r7
   38da0:	andeq	sp, r2, sl, asr #21
   38da4:	mvnsmi	lr, sp, lsr #18
   38da8:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
   38dac:	blmi	f231b8 <__read_chk@plt+0xf1bc8c>
   38db0:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
   38db4:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
   38db8:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
   38dbc:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   38dc0:			; <UNDEFINED> instruction: 0xf04f931d
   38dc4:	strls	r0, [r0, #-768]	; 0xfffffd00
   38dc8:	bl	1f6d08 <__read_chk@plt+0x1ef7dc>
   38dcc:			; <UNDEFINED> instruction: 0xf8bdbb80
   38dd0:	strmi	r3, [r4], -r4
   38dd4:	tstle	sp, r1, lsl #22
   38dd8:	blcs	df9e0 <__read_chk@plt+0xd84b4>
   38ddc:	blcs	1bef268 <__read_chk@plt+0x1be7d3c>
   38de0:	mrcne	8, 2, sp, cr8, cr11, {1}
   38de4:			; <UNDEFINED> instruction: 0xf7cd1e9d
   38de8:	strmi	lr, [r6], -ip, lsr #28
   38dec:	eorsle	r2, lr, r0, lsl #16
   38df0:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
   38df4:			; <UNDEFINED> instruction: 0xf7ce462a
   38df8:	ldrbpl	lr, [r4, #-2140]!	; 0xfffff7a4
   38dfc:	blmi	a0b6a8 <__read_chk@plt+0xa0417c>
   38e00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38e04:	blls	792e74 <__read_chk@plt+0x78b948>
   38e08:	qsuble	r4, sl, lr
   38e0c:	andslt	r4, lr, r0, lsr r6
   38e10:	ldrhhi	lr, [r0, #141]!	; 0x8d
   38e14:	strbmi	r4, [r1], -r4, lsr #16
   38e18:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   38e1c:			; <UNDEFINED> instruction: 0xf9f6f7fe
   38e20:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   38e24:	strtmi	r4, [r6], -r1, asr #12
   38e28:			; <UNDEFINED> instruction: 0xf7fe4478
   38e2c:	strb	pc, [r5, pc, ror #19]!	; <UNPREDICTABLE>
   38e30:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   38e34:			; <UNDEFINED> instruction: 0xf7cd681c
   38e38:	smlawtlt	r0, r2, sp, lr
   38e3c:	addlt	r0, r0, #36, 12	; 0x2400000
   38e40:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   38e44:			; <UNDEFINED> instruction: 0xf7cd4320
   38e48:	strbmi	lr, [r1], -r0, asr #31
   38e4c:	strmi	r2, [r2], -r0, lsl #12
   38e50:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   38e54:			; <UNDEFINED> instruction: 0xf9daf7fe
   38e58:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
   38e5c:	strbmi	r4, [r1], -sl, lsr #12
   38e60:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
   38e64:			; <UNDEFINED> instruction: 0xf9d2f7fe
   38e68:			; <UNDEFINED> instruction: 0xf7cde7c8
   38e6c:	blmi	474544 <__read_chk@plt+0x46d018>
   38e70:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   38e74:	stc	7, cr15, [r2, #820]!	; 0x334
   38e78:	strteq	fp, [r4], -r0, lsr #2
   38e7c:			; <UNDEFINED> instruction: 0xf004b280
   38e80:			; <UNDEFINED> instruction: 0x432044fe
   38e84:	svc	0x00a0f7cd
   38e88:	strmi	r4, [r2], -r1, asr #12
   38e8c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   38e90:			; <UNDEFINED> instruction: 0xf9bcf7fe
   38e94:	svclt	0x0000e7b2
   38e98:	andeq	sp, r2, lr, lsl #21
   38e9c:	andeq	r0, r0, r0, asr r7
   38ea0:	andeq	sp, r2, r4, lsl #21
   38ea4:	andeq	sp, r2, r0, asr #20
   38ea8:	andeq	r9, r1, sl, lsl ip
   38eac:	andeq	r9, r1, ip, lsr ip
   38eb0:	andeq	r0, r0, r4, asr r7
   38eb4:	andeq	r9, r1, r2, asr #23
   38eb8:	andeq	r9, r1, r2, lsr ip
   38ebc:	andeq	r9, r1, r6, asr ip
   38ec0:			; <UNDEFINED> instruction: 0xf7ceb508
   38ec4:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
   38ec8:			; <UNDEFINED> instruction: 0x2000bfb8
   38ecc:			; <UNDEFINED> instruction: 0xf7cddb02
   38ed0:			; <UNDEFINED> instruction: 0x2001ebb8
   38ed4:	svclt	0x0000bd08
   38ed8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   38edc:	svclt	0x00004770
   38ee0:	andeq	r9, r1, lr, ror ip
   38ee4:	tstcs	r0, r8, lsr r5
   38ee8:	blx	17f6eda <__read_chk@plt+0x17ef9ae>
   38eec:	strmi	r2, [r4], -r0, lsl #2
   38ef0:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   38ef4:	blx	1676ee6 <__read_chk@plt+0x166f9ba>
   38ef8:	strtmi	r4, [r0], -r5, lsl #12
   38efc:			; <UNDEFINED> instruction: 0xf7fa4629
   38f00:	strmi	pc, [r3], -r7, lsr #23
   38f04:	ldrmi	r4, [sp], -r8, lsr #12
   38f08:	stmia	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38f0c:			; <UNDEFINED> instruction: 0xf7ce4620
   38f10:	blx	fedb3248 <__read_chk@plt+0xfedabd1c>
   38f14:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
   38f18:	svclt	0x0000bd38
   38f1c:	andeq	r9, r1, r2, ror ip
   38f20:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
   38f24:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   38f28:	teqlt	r4, r0, lsl r9
   38f2c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   38f30:			; <UNDEFINED> instruction: 0xf7ce4620
   38f34:	movwcs	lr, #2234	; 0x8ba
   38f38:			; <UNDEFINED> instruction: 0xf7ff602b
   38f3c:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   38f40:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   38f44:			; <UNDEFINED> instruction: 0xf7fa4605
   38f48:	tstcs	r0, fp, asr sp	; <UNPREDICTABLE>
   38f4c:			; <UNDEFINED> instruction: 0xf7cd4604
   38f50:			; <UNDEFINED> instruction: 0xb198ed90
   38f54:	strtmi	r4, [r8], -pc, lsl #28
   38f58:	andcs	r4, r0, #245760	; 0x3c000
   38f5c:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   38f60:			; <UNDEFINED> instruction: 0xf7fa6034
   38f64:	tstcs	r0, sp, asr #26	; <UNPREDICTABLE>
   38f68:			; <UNDEFINED> instruction: 0xf7cd4604
   38f6c:	smlawblt	r8, r2, sp, lr
   38f70:			; <UNDEFINED> instruction: 0xf7ce4620
   38f74:	ldmdavs	r4!, {r1, r3, r4, r7, fp, sp, lr, pc}
   38f78:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   38f7c:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
   38f80:			; <UNDEFINED> instruction: 0xf7ce6828
   38f84:	mlavs	ip, r2, r8, lr
   38f88:	svclt	0x0000e7d0
   38f8c:	andeq	pc, r2, ip, lsl #7
   38f90:	andeq	r9, r1, lr, lsr #24
   38f94:	andeq	pc, r2, r4, asr r3	; <UNPREDICTABLE>
   38f98:	andeq	r9, r1, lr, lsl ip
   38f9c:	andeq	pc, r2, r2, lsr r3	; <UNPREDICTABLE>
   38fa0:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   38fa4:	strmi	fp, [r5], -ip, asr #2
   38fa8:	svc	0x00b2f7cd
   38fac:			; <UNDEFINED> instruction: 0xf8104428
   38fb0:	blcs	c07fbc <__read_chk@plt+0xc00a90>
   38fb4:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   38fb8:	strtmi	sp, [r0], -r1
   38fbc:			; <UNDEFINED> instruction: 0x4628bd38
   38fc0:	ldmib	lr, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38fc4:			; <UNDEFINED> instruction: 0xf7cd4604
   38fc8:	cdpne	15, 4, cr14, cr3, cr4, {5}
   38fcc:	addsmi	r4, ip, #587202560	; 0x23000000
   38fd0:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
   38fd4:	stfnee	f2, [r0], #-0
   38fd8:	addmi	lr, r3, #2
   38fdc:	rscle	r7, ip, r9, lsl r0
   38fe0:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   38fe4:	rscsle	r2, r8, pc, lsr #20
   38fe8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   38fec:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   38ff0:	svclt	0x00004770
   38ff4:	andeq	r9, r1, r6, ror fp
   38ff8:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
   38ffc:			; <UNDEFINED> instruction: 0xf7ce4478
   39000:	lslslt	lr, ip, #20
   39004:	strmi	r7, [r4], -r3, lsl #16
   39008:			; <UNDEFINED> instruction: 0x4c0db91b
   3900c:			; <UNDEFINED> instruction: 0x4620447c
   39010:			; <UNDEFINED> instruction: 0xf7ffbd10
   39014:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   39018:			; <UNDEFINED> instruction: 0x4604bf18
   3901c:			; <UNDEFINED> instruction: 0xf7ff4620
   39020:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   39024:	blmi	22d7f8 <__read_chk@plt+0x2262cc>
   39028:	strtmi	r2, [r0], -r1, lsl #4
   3902c:	tstvc	sl, fp, ror r4
   39030:	stcmi	13, cr11, [r5], {16}
   39034:			; <UNDEFINED> instruction: 0x4620447c
   39038:	svclt	0x0000bd10
   3903c:	muleq	r1, r0, fp
   39040:	andeq	r9, r1, r8, asr fp
   39044:	andeq	pc, r2, r4, lsl #5
   39048:	andeq	r9, r1, r0, lsr fp
   3904c:	tstlt	r0, r0, ror r5
   39050:	strmi	r7, [r4], -r3, lsl #16
   39054:			; <UNDEFINED> instruction: 0xf7ffb99b
   39058:	strcs	pc, [r0, #-4047]	; 0xfffff031
   3905c:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
   39060:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
   39064:	stmda	r0!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39068:	tstcs	r0, r0, lsr #12
   3906c:	blx	fe77705c <__read_chk@plt+0xfe76fb30>
   39070:	strtmi	r4, [r8], -r3, lsl #12
   39074:	pop	{r0, r1, r4, r5, r7, sp, lr}
   39078:			; <UNDEFINED> instruction: 0xf7ce4070
   3907c:			; <UNDEFINED> instruction: 0xf7ffb813
   39080:	cdpne	15, 0, cr15, cr5, cr15, {4}
   39084:	qadd16mi	fp, ip, r8
   39088:			; <UNDEFINED> instruction: 0xf7ff4620
   3908c:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   39090:	blmi	12d82c <__read_chk@plt+0x126300>
   39094:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   39098:			; <UNDEFINED> instruction: 0xe7e0711a
   3909c:	andeq	pc, r2, r0, asr r2	; <UNPREDICTABLE>
   390a0:	andeq	pc, r2, sl, lsl r2	; <UNPREDICTABLE>
   390a4:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
   390a8:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   390ac:	strtmi	fp, [r0], -ip, lsl #2
   390b0:			; <UNDEFINED> instruction: 0xf7ffbd38
   390b4:	strtmi	pc, [r1], -r1, lsr #31
   390b8:	blx	1df70a8 <__read_chk@plt+0x1defb7c>
   390bc:	adcvs	r4, r8, r4, lsl #12
   390c0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   390c4:	andeq	pc, r2, r8, lsl #4
   390c8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   390cc:	blx	fec57534 <__read_chk@plt+0xfec50008>
   390d0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   390d4:	svclt	0x00004770
   390d8:	andeq	pc, r2, r6, ror #3
   390dc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   390e0:	svclt	0x00004770
   390e4:	andeq	r2, r1, r6, asr #17
   390e8:	blmi	fe90bb78 <__read_chk@plt+0xfe90464c>
   390ec:	push	{r1, r3, r4, r5, r6, sl, lr}
   390f0:	ldrshtlt	r4, [r0], r0
   390f4:	pkhtbmi	r5, r9, r3, asr #17
   390f8:	stcmi	6, cr4, [r0, #520]!	; 0x208
   390fc:			; <UNDEFINED> instruction: 0x932f681b
   39100:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   39104:	andvs	r2, fp, r0, lsl #6
   39108:			; <UNDEFINED> instruction: 0xf7ff447d
   3910c:	ldcmi	15, cr15, [ip], {203}	; 0xcb
   39110:	rsbshi	pc, r0, #14614528	; 0xdf0000
   39114:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
   39118:	ldrbtmi	sl, [r8], #3844	; 0xf04
   3911c:			; <UNDEFINED> instruction: 0xf7cd3504
   39120:	strbmi	lr, [r2], -r4, lsl #28
   39124:	strtmi	r2, [r3], -pc, lsr #2
   39128:	ldrtmi	r9, [r0], -r0
   3912c:	bl	ef7068 <__read_chk@plt+0xeefb3c>
   39130:			; <UNDEFINED> instruction: 0x4631463a
   39134:			; <UNDEFINED> instruction: 0xf7cd2003
   39138:	stmdblt	r8!, {r1, r3, r4, fp, sp, lr, pc}
   3913c:			; <UNDEFINED> instruction: 0xf4039b08
   39140:			; <UNDEFINED> instruction: 0xf5b34370
   39144:	andsle	r4, sp, r0, lsl #31
   39148:	blmi	1772a4 <__read_chk@plt+0x16fd78>
   3914c:	mvnle	r2, r0, lsl #24
   39150:	ldrdcc	pc, [r0], -r9
   39154:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   39158:	orreq	pc, r0, #67	; 0x43
   3915c:	andcc	pc, r0, r9, asr #17
   39160:			; <UNDEFINED> instruction: 0xffa0f7ff
   39164:	stmia	ip, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39168:	bmi	fe20a980 <__read_chk@plt+0xfe203454>
   3916c:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
   39170:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39174:	subsmi	r9, sl, pc, lsr #22
   39178:	rschi	pc, r7, r0, asr #32
   3917c:	eorslt	r4, r0, r0, lsr #12
   39180:			; <UNDEFINED> instruction: 0x87f0e8bd
   39184:			; <UNDEFINED> instruction: 0xf7cd9c0a
   39188:	addmi	lr, r4, #208, 26	; 0x3400
   3918c:			; <UNDEFINED> instruction: 0xf8d9d008
   39190:			; <UNDEFINED> instruction: 0xf0433000
   39194:			; <UNDEFINED> instruction: 0xf8c90304
   39198:			; <UNDEFINED> instruction: 0xf1ba3000
   3919c:	sbcsle	r0, fp, r0, lsl #30
   391a0:			; <UNDEFINED> instruction: 0xf7cd4630
   391a4:	stclne	14, cr14, [r3, #728]	; 0x2d8
   391a8:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
   391ac:	ldrdcc	pc, [r0], -r9
   391b0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   391b4:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   391b8:	msreq	CPSR_fsxc, #192, 2	; 0x30
   391bc:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
   391c0:			; <UNDEFINED> instruction: 0xf7cc4479
   391c4:			; <UNDEFINED> instruction: 0x463aeef0
   391c8:	andcs	r4, r3, r1, lsr r6
   391cc:	svc	0x00cef7cc
   391d0:	cmple	r6, r0, lsl #16
   391d4:			; <UNDEFINED> instruction: 0xf4039b08
   391d8:			; <UNDEFINED> instruction: 0xf5b34370
   391dc:	rsble	r4, sl, r0, lsl #31
   391e0:	ldrdcc	pc, [r0], -r9
   391e4:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   391e8:	andcc	pc, r0, r9, asr #17
   391ec:	svceq	0x0000f1ba
   391f0:	blmi	1a2d4c0 <__read_chk@plt+0x1a25f94>
   391f4:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   391f8:	subsle	r2, r2, r0, lsl #22
   391fc:	ldrdcc	pc, [r0], -r9
   39200:			; <UNDEFINED> instruction: 0xf043ac1e
   39204:			; <UNDEFINED> instruction: 0xf8c90320
   39208:			; <UNDEFINED> instruction: 0xf7ff3000
   3920c:	andls	pc, r3, fp, asr #30
   39210:	cdp	7, 7, cr15, cr14, cr13, {6}
   39214:	strtmi	r9, [r1], -r3, lsl #20
   39218:	andcs	r4, r2, r3, lsl #12
   3921c:	stmda	r2, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39220:	cmncs	r8, r0, lsr #12
   39224:	blx	1575234 <__read_chk@plt+0x156dd08>
   39228:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3922c:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
   39230:	movwcs	r4, #1538	; 0x602
   39234:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   39238:	blx	fed7722a <__read_chk@plt+0xfed6fcfe>
   3923c:	strtmi	r4, [r8], -r4, lsl #12
   39240:	svc	0x0032f7cd
   39244:	subsle	r2, r9, r0, lsl #24
   39248:			; <UNDEFINED> instruction: 0x4621463a
   3924c:			; <UNDEFINED> instruction: 0xf7cc2003
   39250:	stmdacs	r0, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   39254:			; <UNDEFINED> instruction: 0xf7cdd041
   39258:	stmdavs	r3, {r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   3925c:	blcs	caa78 <__read_chk@plt+0xc354c>
   39260:			; <UNDEFINED> instruction: 0xf8d9d053
   39264:			; <UNDEFINED> instruction: 0xf0433000
   39268:			; <UNDEFINED> instruction: 0xf8c90301
   3926c:			; <UNDEFINED> instruction: 0xf1ba3000
   39270:			; <UNDEFINED> instruction: 0xf47f0f00
   39274:	qsub16mi	sl, r0, sl
   39278:	svc	0x0016f7cd
   3927c:	ldrdcc	pc, [r0], -r9
   39280:			; <UNDEFINED> instruction: 0xf7cde76a
   39284:	stmdavs	r3, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   39288:	orrle	r2, pc, r2, lsl #22
   3928c:	ldrtmi	r4, [r0], -r2, asr #18
   39290:			; <UNDEFINED> instruction: 0xf7ff4479
   39294:			; <UNDEFINED> instruction: 0xb1b8fb7d
   39298:	ldrdcc	pc, [r0], -r9
   3929c:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   392a0:			; <UNDEFINED> instruction: 0x4630e75a
   392a4:	stmda	ip!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   392a8:	stccs	6, cr4, [r0], {4}
   392ac:	svcge	0x005df47f
   392b0:	ldrdcc	pc, [r0], -r9
   392b4:	stcls	7, cr14, [sl], {80}	; 0x50
   392b8:	ldc	7, cr15, [r6, #-820]!	; 0xfffffccc
   392bc:	orrle	r4, pc, r4, lsl #5
   392c0:	ldreq	r9, [sl], r8, lsl #22
   392c4:	ldr	sp, [r4, ip, lsl #3]
   392c8:			; <UNDEFINED> instruction: 0x4631463a
   392cc:			; <UNDEFINED> instruction: 0xf7cc2003
   392d0:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   392d4:	svcge	0x007ef43f
   392d8:	blls	273080 <__read_chk@plt+0x26bb54>
   392dc:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   392e0:	svcmi	0x0080f5b3
   392e4:			; <UNDEFINED> instruction: 0xf8d9d01b
   392e8:			; <UNDEFINED> instruction: 0xf0433000
   392ec:			; <UNDEFINED> instruction: 0xf8c90308
   392f0:			; <UNDEFINED> instruction: 0xf1ba3000
   392f4:			; <UNDEFINED> instruction: 0xf47f0f00
   392f8:			; <UNDEFINED> instruction: 0xe7bcaf38
   392fc:	ldrdcc	pc, [r0], -r9
   39300:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   39304:	andcc	pc, r0, r9, asr #17
   39308:			; <UNDEFINED> instruction: 0xf1bae726
   3930c:	andle	r0, pc, r0, lsl #30
   39310:	ldrdcc	pc, [r0], -r9
   39314:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   39318:	andcc	pc, r0, r9, asr #17
   3931c:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
   39320:	stc	7, cr15, [r2, #-820]	; 0xfffffccc
   39324:	bicsle	r4, lr, r5, lsl #5
   39328:	ldreq	r9, [fp], r8, lsl #22
   3932c:			; <UNDEFINED> instruction: 0xe71cd1db
   39330:			; <UNDEFINED> instruction: 0x4620491a
   39334:			; <UNDEFINED> instruction: 0xf7ff4479
   39338:	cmplt	r0, fp, lsr #22	; <UNPREDICTABLE>
   3933c:	ldrdcc	pc, [r0], -r9
   39340:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   39344:	andcc	pc, r0, r9, asr #17
   39348:			; <UNDEFINED> instruction: 0xf7cde795
   3934c:	ldrtmi	lr, [sl], -r4, asr #22
   39350:	andcs	r4, r3, r1, lsr r6
   39354:	svc	0x000af7cc
   39358:	adcle	r2, r6, r0, lsl #16
   3935c:	ldrdcc	pc, [r0], -r9
   39360:	bcs	d3410 <__read_chk@plt+0xcbee4>
   39364:			; <UNDEFINED> instruction: 0xf043bf14
   39368:			; <UNDEFINED> instruction: 0xf0430301
   3936c:			; <UNDEFINED> instruction: 0xf8c90340
   39370:	str	r3, [r0, r0]
   39374:	andeq	sp, r2, r4, asr r7
   39378:	andeq	r0, r0, r0, asr r7
   3937c:	andeq	sp, r2, ip, ror r4
   39380:	andeq	r9, r1, r6, lsl #25
   39384:	andeq	r9, r1, lr, ror sl
   39388:	ldrdeq	sp, [r2], -r2
   3938c:	strdeq	r9, [r1], -ip
   39390:	strheq	pc, [r2], -ip	; <UNPREDICTABLE>
   39394:	andeq	r9, r1, lr, ror #18
   39398:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   3939c:	andeq	ip, r0, r8, lsr ip
   393a0:	addlt	fp, r2, r0, lsl r5
   393a4:	bmi	40c3e4 <__read_chk@plt+0x404eb8>
   393a8:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
   393ac:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
   393b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   393b4:			; <UNDEFINED> instruction: 0xf04f9301
   393b8:	mrslt	r0, (UNDEF: 120)
   393bc:	blmi	2cbbf0 <__read_chk@plt+0x2c46c4>
   393c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   393c4:	blls	93434 <__read_chk@plt+0x8bf08>
   393c8:	qaddle	r4, sl, r6
   393cc:	ldclt	0, cr11, [r0, #-8]
   393d0:			; <UNDEFINED> instruction: 0xf7ff4669
   393d4:	rscvs	pc, r0, r9, lsl #29
   393d8:			; <UNDEFINED> instruction: 0xf7cde7f0
   393dc:	svclt	0x0000eafc
   393e0:	andeq	lr, r2, r6, lsl #30
   393e4:	muleq	r2, r4, r4
   393e8:	andeq	r0, r0, r0, asr r7
   393ec:	andeq	sp, r2, r0, lsl #9
   393f0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   393f4:	svclt	0x00004770
   393f8:			; <UNDEFINED> instruction: 0x000197b6
   393fc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   39400:	svclt	0x00004770
   39404:			; <UNDEFINED> instruction: 0x000197b6
   39408:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   3940c:	svclt	0x00004770
   39410:			; <UNDEFINED> instruction: 0x000197ba
   39414:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   39418:	svclt	0x00004770
   3941c:	ldrdeq	r9, [r1], -r2
   39420:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   39424:	svclt	0x00004770
   39428:	andeq	r8, r1, r2, lsl sl
   3942c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   39430:	svclt	0x00004770
   39434:	andeq	r9, r1, lr, asr #15
   39438:	addlt	fp, r2, r0, lsl r5
   3943c:	bmi	54c490 <__read_chk@plt+0x544f64>
   39440:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
   39444:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   39448:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3944c:			; <UNDEFINED> instruction: 0xf04f9301
   39450:	mrslt	r0, (UNDEF: 120)
   39454:	blmi	40bc9c <__read_chk@plt+0x404770>
   39458:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3945c:	blls	934cc <__read_chk@plt+0x8bfa0>
   39460:	tstle	r1, sl, asr r0
   39464:	ldclt	0, cr11, [r0, #-8]
   39468:	smlalttlt	r6, r0, r0, r8
   3946c:	andcs	r4, r0, #180224	; 0x2c000
   39470:			; <UNDEFINED> instruction: 0xf7fa4479
   39474:	blmi	2f7590 <__read_chk@plt+0x2f0064>
   39478:	tstvs	r8, fp, ror r4
   3947c:	strbtmi	lr, [r9], -sl, ror #15
   39480:	mrc2	7, 1, pc, cr2, cr15, {7}
   39484:	ldrb	r6, [r1, r0, ror #1]!
   39488:	b	fe9773c4 <__read_chk@plt+0xfe96fe98>
   3948c:	andeq	lr, r2, lr, ror #28
   39490:	strdeq	sp, [r2], -ip
   39494:	andeq	r0, r0, r0, asr r7
   39498:	andeq	sp, r2, r8, ror #7
   3949c:	andeq	r9, r1, r0, lsr #15
   394a0:	andeq	lr, r2, r8, lsr lr
   394a4:	cfstr32mi	mvfx11, [pc], {16}
   394a8:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   394ac:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   394b0:			; <UNDEFINED> instruction: 0xf7cdb96b
   394b4:	asrvs	lr, r6, #29
   394b8:	blmi	328900 <__read_chk@plt+0x3213d4>
   394bc:	andmi	pc, sp, #64, 4
   394c0:	stmdami	fp, {r1, r3, r8, fp, lr}
   394c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   394c8:			; <UNDEFINED> instruction: 0xf7fe4478
   394cc:	blmi	2b7588 <__read_chk@plt+0x2b005c>
   394d0:	andmi	pc, lr, #64, 4
   394d4:	stmdami	r9, {r3, r8, fp, lr}
   394d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   394dc:			; <UNDEFINED> instruction: 0xf7fe4478
   394e0:	svclt	0x0000f823
   394e4:	andeq	lr, r2, r8, lsl #28
   394e8:	andeq	r9, r1, r0, ror #17
   394ec:	andeq	r9, r1, r6, asr r7
   394f0:	andeq	r9, r1, ip, ror #14
   394f4:	andeq	r9, r1, ip, asr #17
   394f8:	andeq	r9, r1, r2, asr #14
   394fc:	andeq	r9, r1, r4, ror r7
   39500:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
   39504:	andcs	r4, r1, #162816	; 0x27c00
   39508:	cmpvs	sl, fp, ror r4
   3950c:	vadd.i8	d2, d0, d11
   39510:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
   39514:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
   39518:	eoreq	r0, sl, r6, lsr #32
   3951c:	subseq	r0, r0, sp, lsr r0
   39520:	rsbseq	r0, r6, r3, rrx
   39524:	addseq	r0, fp, r9, lsl #1
   39528:	sbceq	r0, r1, lr, lsr #1
   3952c:	blmi	fe5b9564 <__read_chk@plt+0xfe5b2038>
   39530:	blvs	ff64a724 <__read_chk@plt+0xff6431f8>
   39534:			; <UNDEFINED> instruction: 0xf0002800
   39538:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
   3953c:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
   39540:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
   39544:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   39548:	blcs	4ad58 <__read_chk@plt+0x4382c>
   3954c:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
   39550:	ldrmi	r4, [r8], -pc, lsl #19
   39554:			; <UNDEFINED> instruction: 0xf7fa4479
   39558:	blmi	fe3f7eac <__read_chk@plt+0xfe3f0980>
   3955c:	bicsvs	r4, r8, fp, ror r4
   39560:	pop	{r3, r8, sl, fp, ip, sp, pc}
   39564:	andcs	r4, r0, r8
   39568:	blmi	fe3328d8 <__read_chk@plt+0xfe32b3ac>
   3956c:	bvs	64a760 <__read_chk@plt+0x643234>
   39570:	mvnle	r2, r0, lsl #16
   39574:			; <UNDEFINED> instruction: 0x4602699b
   39578:			; <UNDEFINED> instruction: 0xf0002b00
   3957c:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
   39580:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   39584:	blx	f77574 <__read_chk@plt+0xf70048>
   39588:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
   3958c:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
   39590:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
   39594:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
   39598:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
   3959c:	blcs	4adac <__read_chk@plt+0x43880>
   395a0:	adchi	pc, r0, r0
   395a4:	ldrmi	r4, [r8], -r0, lsl #19
   395a8:			; <UNDEFINED> instruction: 0xf7fa4479
   395ac:	blmi	2037e58 <__read_chk@plt+0x203092c>
   395b0:	subsvs	r4, r8, #2063597568	; 0x7b000000
   395b4:	blmi	1fe89dc <__read_chk@plt+0x1fe14b0>
   395b8:	bvs	fe64a7ac <__read_chk@plt+0xfe643280>
   395bc:			; <UNDEFINED> instruction: 0xd1bc2800
   395c0:			; <UNDEFINED> instruction: 0x4602699b
   395c4:			; <UNDEFINED> instruction: 0xf0002b00
   395c8:	ldmdbmi	sl!, {r1, r5, r7, pc}^
   395cc:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   395d0:	blx	5f75c0 <__read_chk@plt+0x5f0094>
   395d4:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
   395d8:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
   395dc:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   395e0:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
   395e4:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
   395e8:	blcs	4adf8 <__read_chk@plt+0x438cc>
   395ec:	addshi	pc, sp, r0
   395f0:			; <UNDEFINED> instruction: 0x46184973
   395f4:			; <UNDEFINED> instruction: 0xf7fa4479
   395f8:	blmi	1cf7e0c <__read_chk@plt+0x1cf08e0>
   395fc:	tstvs	r8, #2063597568	; 0x7b000000
   39600:	blmi	1ca8a28 <__read_chk@plt+0x1ca14fc>
   39604:	blvs	164a7f8 <__read_chk@plt+0x16432cc>
   39608:	orrsle	r2, r6, r0, lsl #16
   3960c:			; <UNDEFINED> instruction: 0x4602699b
   39610:			; <UNDEFINED> instruction: 0xf0002b00
   39614:	stmdbmi	sp!, {r0, r1, r7, pc}^
   39618:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   3961c:			; <UNDEFINED> instruction: 0xf9f0f7fa
   39620:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
   39624:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
   39628:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
   3962c:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
   39630:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
   39634:	blcs	4ae44 <__read_chk@plt+0x43918>
   39638:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
   3963c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   39640:			; <UNDEFINED> instruction: 0xf9def7fa
   39644:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
   39648:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
   3964c:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
   39650:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
   39654:	svcge	0x0071f47f
   39658:			; <UNDEFINED> instruction: 0x4602699b
   3965c:	suble	r2, pc, r0, lsl #22
   39660:	ldrmi	r4, [r8], -r0, ror #18
   39664:			; <UNDEFINED> instruction: 0xf7fa4479
   39668:	blmi	1837d9c <__read_chk@plt+0x1830870>
   3966c:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
   39670:	blmi	17e8a98 <__read_chk@plt+0x17e156c>
   39674:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
   39678:			; <UNDEFINED> instruction: 0xf47f2800
   3967c:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   39680:	blcs	4ae90 <__read_chk@plt+0x43964>
   39684:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
   39688:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   3968c:			; <UNDEFINED> instruction: 0xf9b8f7fa
   39690:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
   39694:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
   39698:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
   3969c:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
   396a0:	svcge	0x004bf47f
   396a4:			; <UNDEFINED> instruction: 0x4602699b
   396a8:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
   396ac:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   396b0:			; <UNDEFINED> instruction: 0xf9a6f7fa
   396b4:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
   396b8:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
   396bc:			; <UNDEFINED> instruction: 0x4602699b
   396c0:	suble	r2, r0, r0, lsl #22
   396c4:	ldrmi	r4, [r8], -pc, asr #18
   396c8:			; <UNDEFINED> instruction: 0xf7fa4479
   396cc:	blmi	13f7d38 <__read_chk@plt+0x13f080c>
   396d0:	bicsvs	r4, r8, #2063597568	; 0x7b000000
   396d4:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
   396d8:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
   396dc:			; <UNDEFINED> instruction: 0xf7fa4478
   396e0:	strb	pc, [r7, pc, lsl #19]!	; <UNPREDICTABLE>
   396e4:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
   396e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   396ec:			; <UNDEFINED> instruction: 0xf988f7fa
   396f0:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   396f4:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
   396f8:			; <UNDEFINED> instruction: 0xf7fa4478
   396fc:	strb	pc, [r7, r1, lsl #19]	; <UNPREDICTABLE>
   39700:	stmdami	r9, {r3, r6, r8, fp, lr}^
   39704:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   39708:			; <UNDEFINED> instruction: 0xf97af7fa
   3970c:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   39710:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
   39714:			; <UNDEFINED> instruction: 0xf7fa4478
   39718:			; <UNDEFINED> instruction: 0xe75bf973
   3971c:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
   39720:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   39724:			; <UNDEFINED> instruction: 0xf96cf7fa
   39728:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   3972c:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
   39730:			; <UNDEFINED> instruction: 0xf7fa4478
   39734:	strb	pc, [r0, -r5, ror #18]!	; <UNPREDICTABLE>
   39738:	stmdami	r3, {r1, r6, r8, fp, lr}^
   3973c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   39740:			; <UNDEFINED> instruction: 0xf95ef7fa
   39744:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   39748:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
   3974c:			; <UNDEFINED> instruction: 0xf7fa4478
   39750:	sbfx	pc, r7, #18, #29
   39754:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   39758:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3975c:			; <UNDEFINED> instruction: 0xf950f7fa
   39760:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
   39764:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
   39768:			; <UNDEFINED> instruction: 0xf7fa4478
   3976c:	ldrbt	pc, [r4], r9, asr #18	; <UNPREDICTABLE>
   39770:	vpmin.s8	d20, d0, d28
   39774:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
   39778:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   3977c:			; <UNDEFINED> instruction: 0xf7fd3214
   39780:	svclt	0x0000fec3
   39784:	andeq	lr, r2, r8, lsr #27
   39788:	andeq	lr, r2, r0, lsl #27
   3978c:	andeq	lr, r2, r2, ror sp
   39790:	andeq	r9, r1, r4, lsl r7
   39794:	andeq	lr, r2, r4, asr sp
   39798:	andeq	lr, r2, r4, asr #26
   3979c:	andeq	r9, r1, r6, lsl #14
   397a0:	andeq	lr, r2, r6, lsr #26
   397a4:	andeq	lr, r2, lr, lsl sp
   397a8:	strdeq	r9, [r1], -r0
   397ac:	andeq	lr, r2, r0, lsl #26
   397b0:	strdeq	lr, [r2], -r8
   397b4:	ldrdeq	r9, [r1], -lr
   397b8:	ldrdeq	lr, [r2], -sl
   397bc:	ldrdeq	lr, [r2], -r2
   397c0:	strdeq	r9, [r1], -ip
   397c4:			; <UNDEFINED> instruction: 0x0002ecb4
   397c8:	andeq	lr, r2, ip, lsr #25
   397cc:	andeq	r9, r1, r6, lsl #14
   397d0:	andeq	lr, r2, lr, lsl #25
   397d4:	andeq	lr, r2, r6, lsl #25
   397d8:	strdeq	r9, [r1], -r6
   397dc:	andeq	lr, r2, sl, ror #24
   397e0:	andeq	lr, r2, r2, ror #24
   397e4:	andeq	r9, r1, r8, ror #13
   397e8:	andeq	lr, r2, r4, asr #24
   397ec:	andeq	lr, r2, ip, lsr ip
   397f0:	strdeq	r9, [r1], -r2
   397f4:	andeq	lr, r2, lr, lsl ip
   397f8:	andeq	lr, r2, r6, lsl ip
   397fc:	andeq	r9, r1, sl, lsr #12
   39800:	strdeq	lr, [r2], -sl
   39804:	andeq	r9, r1, r8, ror r6
   39808:	andeq	lr, r2, r0, ror #23
   3980c:	andeq	r9, r1, r6, lsl #12
   39810:	ldrdeq	r9, [r1], -r8
   39814:	muleq	r0, r4, r5
   39818:	andeq	r9, r1, lr, ror #8
   3981c:	muleq	r1, r6, r6
   39820:	andeq	r9, r1, r0, ror #8
   39824:	andeq	r9, r1, r4, ror #12
   39828:	andeq	r9, r1, r2, asr r4
   3982c:			; <UNDEFINED> instruction: 0x000195b2
   39830:	andeq	r9, r1, r0, lsr #9
   39834:	andeq	r9, r1, ip, lsl #12
   39838:	andeq	r9, r1, r6, lsr r4
   3983c:	ldrdeq	r9, [r1], -lr
   39840:	andeq	r9, r1, r4, lsl #9
   39844:	strdeq	r9, [r1], -ip
   39848:	andeq	r9, r1, sl, lsl r4
   3984c:	strdeq	r9, [r1], -sl
   39850:	andeq	r9, r1, ip, lsl #8
   39854:	andeq	r9, r1, r4, lsr r5
   39858:	andeq	r9, r1, sl, asr r4
   3985c:	andeq	r9, r1, r6, lsl r5
   39860:	strdeq	r9, [r1], -r0
   39864:	andeq	r9, r1, ip, lsr #12
   39868:	andeq	r9, r1, r2, lsr #9
   3986c:			; <UNDEFINED> instruction: 0xf7ff2001
   39870:	svclt	0x0000bb57
   39874:	andeq	r0, r0, r0
   39878:	mcrne	4, 2, fp, cr12, cr0, {0}
   3987c:	msrne	SPSR_fsc, #64, 4
   39880:	bl	ff143c90 <__read_chk@plt+0xff13c764>
   39884:	svclt	0x00c41444
   39888:	tstcc	r7, r9, lsl #1
   3988c:	movwmi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
   39890:			; <UNDEFINED> instruction: 0xf100bfd8
   39894:	vqadd.s8	<illegal reg q9.5>, q12, <illegal reg q15.5>
   39898:	vmov.i32	d21, #6225920	; 0x005f0000
   3989c:	ldrmi	r1, [sl], #-1259	; 0xfffffb15
   398a0:			; <UNDEFINED> instruction: 0xf64cbfc4
   398a4:			; <UNDEFINED> instruction: 0xf6cc43cd
   398a8:			; <UNDEFINED> instruction: 0xf50243cc
   398ac:	blx	fe13e3fe <__read_chk@plt+0xfe136ed2>
   398b0:			; <UNDEFINED> instruction: 0xf502c400
   398b4:	svclt	0x00c87239
   398b8:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
   398bc:	movweq	pc, #12544	; 0x3100	; <UNPREDICTABLE>
   398c0:	bl	fe8e97e8 <__read_chk@plt+0xfe8e22bc>
   398c4:			; <UNDEFINED> instruction: 0x17c102d1
   398c8:	cmnne	r4, r1, asr #23
   398cc:	eoreq	lr, r0, r0, lsr sl
   398d0:	ldrmi	fp, [r8], -r8, lsr #30
   398d4:			; <UNDEFINED> instruction: 0xf85d3101
   398d8:	addne	r4, r3, r4, lsl #22
   398dc:	cmpeq	r1, r1, lsl #22
   398e0:	b	c80c08 <__read_chk@plt+0xc796dc>
   398e4:	svclt	0x00280121
   398e8:	bl	fe90b0f4 <__read_chk@plt+0xfe903bc8>
   398ec:	ldrmi	r0, [r0], #-161	; 0xffffff5f
   398f0:	svclt	0x00004770
   398f4:	svcmi	0x00f0e92d
   398f8:	ldrbne	pc, [r2], #1440	; 0x5a0	; <UNPREDICTABLE>
   398fc:	ldrtvc	pc, [r9], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
   39900:	ldrbcc	pc, [r3], -r6, asr #4	; <UNPREDICTABLE>
   39904:	strcc	pc, [pc], -fp, asr #5
   39908:	addlt	r4, r5, r5, lsl #12
   3990c:	strmi	pc, [r9, -r5, asr #12]!
   39910:	streq	pc, [r4], #-2982	; 0xfffff45a
   39914:	stmdbvc	sl, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
   39918:	strtmi	pc, [r8], -r5, asr #12
   3991c:	strcs	pc, [pc, ip, asr #5]
   39920:	strcs	pc, [pc], r0, asr #5
   39924:	stmibeq	r3!, {r6, r7, r9, ip, sp, lr, pc}
   39928:	stmdane	sp!, {r6, r9, ip, sp, lr, pc}^
   3992c:	andne	lr, r1, #3358720	; 0x334000
   39930:	beq	95e544 <__read_chk@plt+0x957018>
   39934:	strcc	lr, [r1], #-0
   39938:	strtmi	r2, [r0], -r1, lsl #4
   3993c:			; <UNDEFINED> instruction: 0xf7ff4611
   39940:	blx	2397b6 <__read_chk@plt+0x23228a>
   39944:			; <UNDEFINED> instruction: 0xf004f304
   39948:	bl	fedba15c <__read_chk@plt+0xfedb2c30>
   3994c:	bl	fe97d820 <__read_chk@plt+0xfe9762f4>
   39950:	movwle	r0, #20480	; 0x5000
   39954:	svcne	0x0033ebb9
   39958:	vrecps.f32	d27, d0, d24
   3995c:	movwle	r1, #17261	; 0x436d
   39960:	svclt	0x000c2a00
   39964:			; <UNDEFINED> instruction: 0x73b7f44f
   39968:	addsmi	r4, r8, #70254592	; 0x4300000
   3996c:			; <UNDEFINED> instruction: 0xf640dce3
   39970:	vmlal.s<illegal width 8>	q8, d8, d3[0]
   39974:	strbne	r4, [r3, r1, lsr #4]
   39978:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
   3997c:	andne	pc, r0, #133120	; 0x20800
   39980:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
   39984:	bl	ff10a9cc <__read_chk@plt+0xff1034a0>
   39988:	movwcc	r1, #4896	; 0x1320
   3998c:	strcs	pc, [r4], -r9, lsr #23
   39990:	bleq	b5da4 <__read_chk@plt+0xae878>
   39994:			; <UNDEFINED> instruction: 0xf0042364
   39998:	ldmdbeq	r7!, {r0, r1, fp}^
   3999c:	blx	fc17e <__read_chk@plt+0xf4c52>
   399a0:	vst1.8	{d20}, [pc :64], r7
   399a4:	blx	1168ce <__read_chk@plt+0x10f3a2>
   399a8:			; <UNDEFINED> instruction: 0xf10b4616
   399ac:	andcs	r3, r1, #1044480	; 0xff000
   399b0:	ldrbmi	r4, [r1], -r0, lsr #12
   399b4:			; <UNDEFINED> instruction: 0xff60f7ff
   399b8:	mvnscc	pc, #-2147483646	; 0x80000002
   399bc:	blcs	300264 <__read_chk@plt+0x2f8d38>
   399c0:	ldm	pc, {r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   399c4:	blmi	1f59d8 <__read_chk@plt+0x1ee4ac>
   399c8:	svceq	0x00060f06
   399cc:	streq	r0, [pc], -r6, lsl #12
   399d0:	andscs	r0, pc, #15728640	; 0xf00000
   399d4:	sfmle	f4, 4, [r8, #-576]	; 0xfffffdc0
   399d8:	svceq	0x000df1bb
   399dc:			; <UNDEFINED> instruction: 0xf10bd050
   399e0:	strb	r0, [r2, r1, lsl #22]!
   399e4:	addsmi	r2, r0, #-536870911	; 0xe0000001
   399e8:	strdcc	sp, [r1], -r6
   399ec:	lfmle	f4, 4, [pc, #-576]!	; 397b4 <__read_chk@plt+0x32288>
   399f0:	svceq	0x000df1bb
   399f4:	svclt	0x000146da
   399f8:	beq	b5b3c <__read_chk@plt+0xae610>
   399fc:	ldrbmi	r4, [r0], -r2, lsr #12
   39a00:	cmple	r2, r4, asr r4
   39a04:	ldrpl	pc, [pc], -r8, asr #4
   39a08:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
   39a0c:	blx	fe1e061a <__read_chk@plt+0xfe1d90ee>
   39a10:	andsvs	r1, ip, r2, lsl #14
   39a14:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
   39a18:	strbtne	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
   39a1c:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
   39a20:	andge	pc, r0, r1, asr #17
   39a24:	cmnne	r7, #199680	; 0x30c00
   39a28:	movwcc	r9, #7427	; 0x1d03
   39a2c:	b	cc0d78 <__read_chk@plt+0xcb984c>
   39a30:	svclt	0x00280222
   39a34:	bl	10b264 <__read_chk@plt+0x103d38>
   39a38:	eorvs	r0, r8, r3, asr #6
   39a3c:			; <UNDEFINED> instruction: 0xf5a41cd9
   39a40:	b	cfdd90 <__read_chk@plt+0xcf6864>
   39a44:	svclt	0x00280323
   39a48:	addsne	r4, r2, fp, lsl #12
   39a4c:	eorsvc	pc, r9, r0, lsr #11
   39a50:			; <UNDEFINED> instruction: 0x03a3eba2
   39a54:	andlt	r1, r5, r0, asr #21
   39a58:	svchi	0x00f0e8bd
   39a5c:	cmplt	lr, r7, asr r9
   39a60:	addsmi	r2, r0, #28, 4	; 0xc0000001
   39a64:			; <UNDEFINED> instruction: 0x3001dcbb
   39a68:	sfmle	f4, 4, [ip], {144}	; 0x90
   39a6c:	beq	f5bb0 <__read_chk@plt+0xee684>
   39a70:	strb	r1, [r7, r2, ror #28]
   39a74:	svceq	0x0000f1b8
   39a78:	andscs	fp, sp, #12, 30	; 0x30
   39a7c:			; <UNDEFINED> instruction: 0xe7f0221c
   39a80:	movwcs	r3, #5121	; 0x1401
   39a84:			; <UNDEFINED> instruction: 0xf04fe782
   39a88:	vmulne.f32	s1, s4, s6
   39a8c:	ldr	r2, [r9, r1]!
   39a90:	vpmax.s8	d20, d0, d3
   39a94:	stmdami	r3, {r0, r1, r4, r8, ip, sp}
   39a98:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   39a9c:	ldc2	7, cr15, [r4, #-1012]!	; 0xfffffc0c
   39aa0:	muleq	r1, ip, r4
   39aa4:	andeq	r9, r1, r2, lsr r3
   39aa8:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   39aac:			; <UNDEFINED> instruction: 0xf8104602
   39ab0:	blcc	c486bc <__read_chk@plt+0xc41190>
   39ab4:	stmdale	r7!, {r0, r3, r8, r9, fp, sp}
   39ab8:	mvnsle	r4, r8, lsl #5
   39abc:	blcs	1557ad0 <__read_chk@plt+0x15505a4>
   39ac0:	ldrlt	sp, [r0, #-290]	; 0xfffffede
   39ac4:			; <UNDEFINED> instruction: 0xf1021c93
   39ac8:	ldrmi	r0, [r8], -r8, lsl #8
   39acc:	stmdavc	r1, {r0, r8, r9, ip, sp}
   39ad0:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   39ad4:	addsmi	sp, ip, #28, 16	; 0x1c0000
   39ad8:	bvc	56e2bc <__read_chk@plt+0x566d90>
   39adc:	svclt	0x00082c5a
   39ae0:	orrslt	r7, ip, r4, lsl #17
   39ae4:	strle	r0, [r6], #-1570	; 0xfffff9de
   39ae8:	ldm	r8!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39aec:			; <UNDEFINED> instruction: 0xf8336803
   39af0:	ldreq	r3, [fp], #20
   39af4:	cfstrscs	mvf13, [ip], #-40	; 0xffffffd8
   39af8:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
   39afc:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   39b00:			; <UNDEFINED> instruction: 0xf0842400
   39b04:	ldclt	0, cr0, [r0, #-4]
   39b08:	ldrbmi	r2, [r0, -r0]!
   39b0c:	ldclt	0, cr2, [r0, #-4]
   39b10:	ldclt	0, cr2, [r0, #-0]
   39b14:			; <UNDEFINED> instruction: 0xf8101d02
   39b18:	blcc	c48724 <__read_chk@plt+0xc411f8>
   39b1c:	vqdmulh.s<illegal width 8>	d2, d0, d9
   39b20:	addsmi	r8, r0, #131	; 0x83
   39b24:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   39b28:	cmnle	sp, sp, lsr #22
   39b2c:	blcc	c57c40 <__read_chk@plt+0xc50714>
   39b30:	bcs	2a66a0 <__read_chk@plt+0x29f174>
   39b34:	ldrtlt	sp, [r0], #-2168	; 0xfffff788
   39b38:	bcc	c57d48 <__read_chk@plt+0xc5081c>
   39b3c:	sfmcs	f3, 1, [r9], {212}	; 0xd4
   39b40:	stmiavc	r4, {r2, r4, r5, r6, fp, ip, lr, pc}^
   39b44:	cmnle	r1, sp, lsr #24
   39b48:	blx	142b7a <__read_chk@plt+0x13b64e>
   39b4c:	blcc	82760 <__read_chk@plt+0x7b234>
   39b50:	stmdale	fp!, {r0, r1, r3, r8, r9, fp, sp}^
   39b54:	blcc	c57f68 <__read_chk@plt+0xc50a3c>
   39b58:	bcs	2a66c8 <__read_chk@plt+0x29f19c>
   39b5c:	stmdbvc	r2, {r1, r2, r5, r6, fp, ip, lr, pc}^
   39b60:	sbcslt	r3, r5, #48, 20	; 0x30000
   39b64:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}^
   39b68:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   39b6c:	blcs	7c8778 <__read_chk@plt+0x7c124c>
   39b70:	stmibvc	r2, {r2, r3, r4, r6, fp, ip, lr, pc}
   39b74:	msreq	CPSR_fs, #-2147483608	; 0x80000028
   39b78:			; <UNDEFINED> instruction: 0xf383fab3
   39b7c:	bcs	3c0f0 <__read_chk@plt+0x34bc4>
   39b80:	movwcs	fp, #7944	; 0x1f08
   39b84:	cmple	r4, r0, lsl #22
   39b88:	svclt	0x00182a20
   39b8c:	cmple	sp, r9, lsl #20
   39b90:	cmple	lr, r0, lsl #18
   39b94:	blcs	2982a8 <__read_chk@plt+0x290d7c>
   39b98:	blcs	869800 <__read_chk@plt+0x8622d4>
   39b9c:	blcc	c6dcc8 <__read_chk@plt+0xc6679c>
   39ba0:	bcs	2a6710 <__read_chk@plt+0x29f1e4>
   39ba4:	bvc	efcb4 <__read_chk@plt+0xe8788>
   39ba8:	sbcslt	r3, r4, #48, 20	; 0x30000
   39bac:	ldmdale	sp!, {r0, r3, sl, fp, sp}
   39bb0:	blx	142be2 <__read_chk@plt+0x13b6b6>
   39bb4:	blcs	6027c8 <__read_chk@plt+0x5fb29c>
   39bb8:	bvc	1130ca0 <__read_chk@plt+0x1129774>
   39bbc:	eorsle	r2, r8, r0, lsl #22
   39bc0:	eorsle	r2, r6, ip, lsr #22
   39bc4:	teqle	r1, sl, lsr fp
   39bc8:	blcc	c585dc <__read_chk@plt+0xc510b0>
   39bcc:	bcs	2a673c <__read_chk@plt+0x29f210>
   39bd0:	bvc	ff0efc88 <__read_chk@plt+0xff0e875c>
   39bd4:	sbcslt	r3, r1, #48, 20	; 0x30000
   39bd8:	stmdale	r7!, {r0, r3, r8, fp, sp}
   39bdc:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
   39be0:			; <UNDEFINED> instruction: 0xdc232b3b
   39be4:			; <UNDEFINED> instruction: 0xb3227b02
   39be8:	msreq	CPSR_fs, r2, lsr #3
   39bec:	cmpmi	fp, fp, asr #4
   39bf0:	bcs	ee83e4 <__read_chk@plt+0xee0eb8>
   39bf4:	blvc	10ee064 <__read_chk@plt+0x10e6b38>
   39bf8:	sbcslt	r3, r1, #48, 20	; 0x30000
   39bfc:	ldmdale	r5, {r0, r3, r8, fp, sp}
   39c00:	ldmdbcc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr}
   39c04:	sfmcs	f3, 1, [r9, #-820]	; 0xfffffccc
   39c08:	blx	16fc52 <__read_chk@plt+0x168726>
   39c0c:	bcs	f3e41c <__read_chk@plt+0xf36ef0>
   39c10:	blvc	ff070c48 <__read_chk@plt+0xff06971c>
   39c14:	svceq	0x00dff010
   39c18:	stmdacs	ip!, {r0, r1, r3, ip, lr, pc}
   39c1c:			; <UNDEFINED> instruction: 0xf1a0d009
   39c20:	subsmi	r0, r8, #603979776	; 0x24000000
   39c24:	and	r4, r2, r8, asr r1
   39c28:	ldrbmi	r2, [r0, -r0]!
   39c2c:	ldclt	0, cr2, [r0], #-0
   39c30:	andcs	r4, r1, r0, ror r7
   39c34:	svclt	0x0000e7fb
   39c38:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   39c3c:	andcc	r4, r1, r2, lsl #12
   39c40:	blcc	c57c94 <__read_chk@plt+0xc50768>
   39c44:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
   39c48:	mvnsle	r4, r8, lsl #5
   39c4c:	blcs	1557c60 <__read_chk@plt+0x1550734>
   39c50:	andcc	sp, r7, #-2147483646	; 0x80000002
   39c54:			; <UNDEFINED> instruction: 0xf8114601
   39c58:	blcc	c49864 <__read_chk@plt+0xc42338>
   39c5c:	stmdale	r3, {r0, r3, r8, r9, fp, sp}
   39c60:	mvnsle	r4, sl, lsl #5
   39c64:	ldrbmi	r2, [r0, -r0]!
   39c68:	ldrbmi	r2, [r0, -r1, lsr #1]!
   39c6c:	andcs	fp, r0, r8, lsl #10
   39c70:	b	fe977bac <__read_chk@plt+0xfe970680>
   39c74:	andle	r1, sp, r3, asr #24
   39c78:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   39c7c:	cmplt	r3, r3, lsl r8
   39c80:	blcs	93dd0 <__read_chk@plt+0x8c8a4>
   39c84:	ldrmi	fp, [r0], -r8, lsl #30
   39c88:	blcs	edc9c <__read_chk@plt+0xe6770>
   39c8c:	stmne	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
   39c90:	vstrlt	s2, [r8, #-512]	; 0xfffffe00
   39c94:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   39c98:	blx	ffd77c94 <__read_chk@plt+0xffd70768>
   39c9c:	andeq	lr, r2, lr, ror r6
   39ca0:	andeq	r9, r1, lr, asr #2
   39ca4:	ldcllt	7, cr15, [r6, #-816]!	; 0xfffffcd0
   39ca8:	blmi	74c51c <__read_chk@plt+0x744ff0>
   39cac:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   39cb0:	ldmpl	r3, {r2, r4, r7, ip, sp, pc}^
   39cb4:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   39cb8:			; <UNDEFINED> instruction: 0xf04f9313
   39cbc:			; <UNDEFINED> instruction: 0xf7ff0300
   39cc0:	stmdbge	r8, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   39cc4:	stmdage	r7, {r0, r1, r9, sl, lr}
   39cc8:			; <UNDEFINED> instruction: 0xf7cc9307
   39ccc:	strmi	lr, [r4], -r6, ror #26
   39cd0:	stmdavs	r6, {r3, r5, r6, r7, r8, ip, sp, pc}
   39cd4:	stmdbvs	r3!, {r3, r5, r9, sl, lr}^
   39cd8:	bmi	482120 <__read_chk@plt+0x47abf4>
   39cdc:	vmax.s8	d9, d3, d4
   39ce0:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   39ce4:	strls	r4, [r3, #-1146]	; 0xfffffb86
   39ce8:	strls	r6, [r2, #-2213]	; 0xfffff75b
   39cec:	strls	r6, [r1, #-2277]	; 0xfffff71b
   39cf0:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   39cf4:			; <UNDEFINED> instruction: 0xf7cc9400
   39cf8:	bmi	2f5258 <__read_chk@plt+0x2edd2c>
   39cfc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   39d00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39d04:	subsmi	r9, sl, r3, lsl fp
   39d08:	andslt	sp, r4, r3, lsl #2
   39d0c:	eorvc	fp, r8, r0, ror sp
   39d10:			; <UNDEFINED> instruction: 0xf7cce7f3
   39d14:	svclt	0x0000ee60
   39d18:	muleq	r2, r4, fp
   39d1c:	andeq	r0, r0, r0, asr r7
   39d20:	andeq	r9, r1, r0, lsl r1
   39d24:	andeq	ip, r2, r2, asr #22
   39d28:			; <UNDEFINED> instruction: 0x4604b538
   39d2c:	strmi	r2, [sp], -r0
   39d30:	b	1177c6c <__read_chk@plt+0x1170740>
   39d34:	svclt	0x001842a0
   39d38:	svccc	0x00fff1b4
   39d3c:	blmi	3ee158 <__read_chk@plt+0x3e6c2c>
   39d40:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   39d44:	andcs	lr, r0, #3194880	; 0x30c000
   39d48:			; <UNDEFINED> instruction: 0xb12dbd38
   39d4c:	andcs	r4, r1, #11264	; 0x2c00
   39d50:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   39d54:	cfldrslt	mvf2, [r8, #-0]
   39d58:	ble	1ca7e0 <__read_chk@plt+0x1c32b4>
   39d5c:	bne	94c984 <__read_chk@plt+0x945458>
   39d60:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
   39d64:	strcs	lr, [r0], #-2499	; 0xfffff63d
   39d68:	blmi	1e9250 <__read_chk@plt+0x1e1d24>
   39d6c:	andcs	r1, r3, #4, 22	; 0x1000
   39d70:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   39d74:	cfldrslt	mvf2, [r8, #-0]
   39d78:			; <UNDEFINED> instruction: 0x0002e5b6
   39d7c:	andeq	lr, r2, r8, lsr #11
   39d80:	muleq	r2, r6, r5
   39d84:	andeq	lr, r2, r8, lsl #11
   39d88:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   39d8c:			; <UNDEFINED> instruction: 0x47706818
   39d90:	andeq	lr, r2, lr, ror #10
   39d94:	svclt	0x006af7ff
   39d98:	blmi	e8c680 <__read_chk@plt+0xe85154>
   39d9c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   39da0:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   39da4:	ldmdavs	fp, {r2, r9, sl, lr}
   39da8:			; <UNDEFINED> instruction: 0xf04f930b
   39dac:			; <UNDEFINED> instruction: 0xf7cd0300
   39db0:	stmdacs	sl, {r4, r5, r7, fp, sp, lr, pc}
   39db4:	stmdbvc	r3!, {r1, r8, ip, lr, pc}
   39db8:	andle	r2, sl, sp, lsr #22
   39dbc:	bmi	c81dc4 <__read_chk@plt+0xc7a898>
   39dc0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   39dc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39dc8:	subsmi	r9, sl, fp, lsl #22
   39dcc:	andlt	sp, ip, r4, asr r1
   39dd0:	stmibvc	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   39dd4:	mvnsle	r2, sp, lsr #22
   39dd8:	stclne	14, cr1, [r1], #392	; 0x188
   39ddc:	svccc	0x0001f812
   39de0:	blcs	288aa8 <__read_chk@plt+0x28157c>
   39de4:	addmi	sp, sl, #15335424	; 0xea0000
   39de8:	stmdbvc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   39dec:	blcs	288ab4 <__read_chk@plt+0x281588>
   39df0:	stmibvc	r3!, {r2, r5, r6, r7, fp, ip, lr, pc}
   39df4:	blcs	288abc <__read_chk@plt+0x281590>
   39df8:	bvc	930180 <__read_chk@plt+0x928c54>
   39dfc:	blcs	288ac4 <__read_chk@plt+0x281598>
   39e00:	bvc	1930178 <__read_chk@plt+0x1928c4c>
   39e04:	blcs	288acc <__read_chk@plt+0x2815a0>
   39e08:	andcs	sp, sl, #216, 16	; 0xd80000
   39e0c:	strtmi	r2, [r0], -r0, lsl #2
   39e10:	stmdb	sl, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39e14:	tstcs	r0, sl, lsl #4
   39e18:	stclne	6, cr4, [r0, #-20]!	; 0xffffffec
   39e1c:	stmdb	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39e20:	andcs	r2, sl, #0, 2
   39e24:			; <UNDEFINED> instruction: 0xf1044603
   39e28:	ldrmi	r0, [ip], -r8
   39e2c:	ldmdb	ip!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39e30:			; <UNDEFINED> instruction: 0x71b1f240
   39e34:			; <UNDEFINED> instruction: 0xf104428d
   39e38:	svclt	0x00cc34ff
   39e3c:	mrscs	r2, (UNDEF: 17)
   39e40:	svclt	0x00882c0b
   39e44:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   39e48:	stmdbcs	r0, {r1, r2, r9, sl, lr}
   39e4c:	mcrne	1, 2, sp, cr3, cr6, {5}
   39e50:	ldmle	r3!, {r1, r2, r3, r4, r8, r9, fp, sp}
   39e54:	eorcs	r4, ip, #112197632	; 0x6b00000
   39e58:			; <UNDEFINED> instruction: 0xf2a54618
   39e5c:			; <UNDEFINED> instruction: 0xf7cc756c
   39e60:			; <UNDEFINED> instruction: 0xf04feb70
   39e64:			; <UNDEFINED> instruction: 0x960333ff
   39e68:	strls	r9, [r5, #-776]	; 0xfffffcf8
   39e6c:			; <UNDEFINED> instruction: 0xf7cd9404
   39e70:	mcrrne	10, 12, lr, r3, cr0
   39e74:	str	sp, [r1, r3, lsr #3]!
   39e78:	stc	7, cr15, [ip, #816]!	; 0x330
   39e7c:	andeq	ip, r2, r4, lsr #21
   39e80:	andeq	r0, r0, r0, asr r7
   39e84:	andeq	ip, r2, lr, ror sl
   39e88:	tstlt	r3, r3, lsl #16
   39e8c:	ldrmi	lr, [r8], -ip, lsl #12
   39e90:	svclt	0x00004770
   39e94:	tstlt	r3, r3, lsl #16
   39e98:			; <UNDEFINED> instruction: 0x4618e63c
   39e9c:	svclt	0x00004770
   39ea0:	blmi	11cc7bc <__read_chk@plt+0x11c5290>
   39ea4:	push	{r1, r3, r4, r5, r6, sl, lr}
   39ea8:	strdlt	r4, [r6], r0
   39eac:	stcge	8, cr5, [r1], {211}	; 0xd3
   39eb0:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   39eb4:			; <UNDEFINED> instruction: 0xf04f9305
   39eb8:	mrslt	r0, LR_irq
   39ebc:	strcs	r4, [r0, -r4, lsl #12]
   39ec0:			; <UNDEFINED> instruction: 0xf8987027
   39ec4:	strtmi	r5, [r8], -r0
   39ec8:			; <UNDEFINED> instruction: 0x4640b155
   39ecc:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   39ed0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   39ed4:			; <UNDEFINED> instruction: 0x4601d15c
   39ed8:			; <UNDEFINED> instruction: 0xf7ff4640
   39edc:	ldmdblt	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
   39ee0:	blmi	dcc7c4 <__read_chk@plt+0xdc5298>
   39ee4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   39ee8:	blls	193f58 <__read_chk@plt+0x18ca2c>
   39eec:	qdsuble	r4, sl, r1
   39ef0:	pop	{r1, r2, ip, sp, pc}
   39ef4:	strdvc	r8, [r5], -r0	; <UNPREDICTABLE>
   39ef8:	teqcc	r0, #79	; 0x4f	; <UNPREDICTABLE>
   39efc:	mulcs	r1, r8, r8
   39f00:	rsbvc	r2, r2, r4, asr r1
   39f04:	mulcs	r2, r8, r8
   39f08:			; <UNDEFINED> instruction: 0xf89870a2
   39f0c:	rscvc	r2, r2, r3
   39f10:	mulcs	r5, r8, r8
   39f14:			; <UNDEFINED> instruction: 0xf8987122
   39f18:	cmnvc	r2, r6
   39f1c:	mulcs	r8, r8, r8
   39f20:			; <UNDEFINED> instruction: 0xf89871a2
   39f24:	mvnvc	r2, #9
   39f28:	mvnvc	r7, r1, lsr #4
   39f2c:	andcc	pc, r9, r4, asr #17
   39f30:	andcc	pc, sp, r4, lsr #17
   39f34:	mulcc	sl, r8, r8
   39f38:	svclt	0x00182b20
   39f3c:	svclt	0x00182b09
   39f40:	bicle	r2, sp, sl
   39f44:	mulcc	fp, r8, r8
   39f48:	svclt	0x00182b09
   39f4c:	svclt	0x00082b20
   39f50:	sbcle	r2, r5, fp
   39f54:			; <UNDEFINED> instruction: 0xf8987263
   39f58:	adcvc	r3, r3, #12
   39f5c:	mulcc	sp, r8, r8
   39f60:	svclt	0x00182b3a
   39f64:			; <UNDEFINED> instruction: 0xd1bb200d
   39f68:	mulcc	lr, r8, r8
   39f6c:			; <UNDEFINED> instruction: 0xf89872e3
   39f70:			; <UNDEFINED> instruction: 0x7323300f
   39f74:	mulscc	r0, r8, r8
   39f78:	svclt	0x00052b3a
   39f7c:	mulscc	r1, r8, r8
   39f80:	andscs	r2, r0, r3, lsl r0
   39f84:	svclt	0x00047363
   39f88:	mulscc	r2, r8, r8
   39f8c:	str	r7, [r7, r3, lsr #7]!
   39f90:	ldrdcs	pc, [r4], -r8
   39f94:			; <UNDEFINED> instruction: 0xf8d8200f
   39f98:			; <UNDEFINED> instruction: 0xf8d83008
   39f9c:	rsbvs	r1, r2, r0
   39fa0:	eorvs	r6, r1, r3, lsr #1
   39fa4:			; <UNDEFINED> instruction: 0x200cf8b8
   39fa8:	mulcc	lr, r8, r8
   39fac:			; <UNDEFINED> instruction: 0x81a273e7
   39fb0:	ldr	r7, [r5, r3, lsr #7]
   39fb4:	stc	7, cr15, [lr, #-816]	; 0xfffffcd0
   39fb8:	muleq	r2, ip, r9
   39fbc:	andeq	r0, r0, r0, asr r7
   39fc0:	andeq	ip, r2, ip, asr r9
   39fc4:	blmi	114c8d8 <__read_chk@plt+0x11453ac>
   39fc8:	push	{r1, r3, r4, r5, r6, sl, lr}
   39fcc:	strdlt	r4, [sp], r0
   39fd0:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
   39fd4:	movwls	r6, #47131	; 0xb81b
   39fd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   39fdc:	rsbsle	r2, r3, r0, lsl #26
   39fe0:			; <UNDEFINED> instruction: 0xf7ff4604
   39fe4:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   39fe8:	stmdavc	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
   39fec:	stmiavc	r3!, {r4, r5, r8, sl, fp, ip, sp}
   39ff0:	stmiavc	r1!, {r1, r3, r9, sl, sp}^
   39ff4:	blcc	c480bc <__read_chk@plt+0xc40b90>
   39ff8:	ldmdbcc	r0!, {r1, r5, r8, fp, ip, sp, lr}
   39ffc:	blx	1d85a2 <__read_chk@plt+0x1d1076>
   3a000:	bcc	c3b41c <__read_chk@plt+0xc33ef0>
   3a004:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   3a008:	blx	1c25a2 <__read_chk@plt+0x1bb076>
   3a00c:			; <UNDEFINED> instruction: 0xf8947202
   3a010:			; <UNDEFINED> instruction: 0xf8949006
   3a014:	vhadd.s8	d28, d0, d7
   3a018:			; <UNDEFINED> instruction: 0xf1a970b1
   3a01c:			; <UNDEFINED> instruction: 0xf8940930
   3a020:	blx	9a04e <__read_chk@plt+0x92b22>
   3a024:			; <UNDEFINED> instruction: 0xf1ac3505
   3a028:	bvc	fe87acf0 <__read_chk@plt+0xfe8737c4>
   3a02c:	ldreq	pc, [r1, -r2, lsr #3]!
   3a030:	mul	fp, r4, r8
   3a034:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   3a038:	blvc	8caa54 <__read_chk@plt+0x8c3528>
   3a03c:	stmdbcc	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   3a040:	blvc	fe958dd4 <__read_chk@plt+0xfe9518a8>
   3a044:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
   3a048:	rndeqdp	f7, #0.5
   3a04c:	eorseq	pc, r0, #-2147483608	; 0x80000028
   3a050:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   3a054:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
   3a058:	andcs	fp, r0, ip, asr #31
   3a05c:	svccs	0x000b2001
   3a060:			; <UNDEFINED> instruction: 0xf040bf88
   3a064:	blx	1ba072 <__read_chk@plt+0x1b2b46>
   3a068:	blx	1be492 <__read_chk@plt+0x1b6f66>
   3a06c:	blx	1c28ae <__read_chk@plt+0x1bb382>
   3a070:	bllt	124ac84 <__read_chk@plt+0x1243758>
   3a074:	rscscc	pc, pc, r9, lsl #2
   3a078:	stmdale	r5!, {r1, r2, r3, r4, fp, sp}
   3a07c:			; <UNDEFINED> instruction: 0xdc232917
   3a080:	svclt	0x00d82b3d
   3a084:	svclt	0x00cc2a3b
   3a088:	strcs	r2, [r0], #-1025	; 0xfffffbff
   3a08c:			; <UNDEFINED> instruction: 0x4668dc1c
   3a090:	strbvc	pc, [ip, #-677]!	; 0xfffffd5b	; <UNPREDICTABLE>
   3a094:	strls	r9, [r5, #-1030]	; 0xfffffbfa
   3a098:	ldrbcc	pc, [pc, #79]!	; 3a0ef <__read_chk@plt+0x32bc3>	; <UNPREDICTABLE>
   3a09c:	stmib	sp, {r8, r9, ip, pc}^
   3a0a0:	stmib	sp, {r0, r8, sp}^
   3a0a4:	strls	r9, [r7], #-1795	; 0xfffff8fd
   3a0a8:	strmi	lr, [r9], #-2509	; 0xfffff633
   3a0ac:			; <UNDEFINED> instruction: 0xf7cc9508
   3a0b0:	bmi	2f4cb0 <__read_chk@plt+0x2ed784>
   3a0b4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3a0b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a0bc:	subsmi	r9, sl, fp, lsl #22
   3a0c0:	andlt	sp, sp, r5, lsl #2
   3a0c4:	mvnshi	lr, #12386304	; 0xbd0000
   3a0c8:	rscscc	pc, pc, pc, asr #32
   3a0cc:			; <UNDEFINED> instruction: 0xf7cce7f1
   3a0d0:	svclt	0x0000ec82
   3a0d4:	andeq	ip, r2, r8, ror r8
   3a0d8:	andeq	r0, r0, r0, asr r7
   3a0dc:	andeq	ip, r2, sl, lsl #15
   3a0e0:	blmi	70c950 <__read_chk@plt+0x705424>
   3a0e4:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   3a0e8:			; <UNDEFINED> instruction: 0x4605b095
   3a0ec:	tstcc	r1, r7, lsl #2
   3a0f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a0f4:			; <UNDEFINED> instruction: 0xf04f9313
   3a0f8:	svclt	0x00040300
   3a0fc:	andvc	r2, r3, r0, lsl #6
   3a100:	stmdbge	r8, {r3, r4, ip, lr, pc}
   3a104:			; <UNDEFINED> instruction: 0xf7cca807
   3a108:	bmi	4f4e30 <__read_chk@plt+0x4ed904>
   3a10c:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
   3a110:	strtmi	r4, [r8], -r4, lsl #12
   3a114:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
   3a118:	vrshl.s8	d9, d4, d3
   3a11c:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   3a120:	stmiavs	r5!, {r0, r1, r8, sl, ip, pc}
   3a124:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
   3a128:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
   3a12c:	strls	r3, [r0], #-1025	; 0xfffffbff
   3a130:	bl	e78068 <__read_chk@plt+0xe70b3c>
   3a134:	blmi	1cc95c <__read_chk@plt+0x1c5430>
   3a138:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3a13c:	blls	5141ac <__read_chk@plt+0x50cc80>
   3a140:	qaddle	r4, sl, r1
   3a144:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
   3a148:	mcrr	7, 12, pc, r4, cr12	; <UNPREDICTABLE>
   3a14c:	andeq	ip, r2, sl, asr r7
   3a150:	andeq	r0, r0, r0, asr r7
   3a154:	andeq	r8, r1, r6, ror #25
   3a158:	andeq	ip, r2, r8, lsl #14
   3a15c:	stmdavc	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   3a160:	suble	r2, r2, r0, lsl #28
   3a164:	tstcs	r1, ip, lsl #12
   3a168:			; <UNDEFINED> instruction: 0xf7ff4605
   3a16c:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   3a170:	stmdavc	sl!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   3a174:	stmiavc	fp!, {r4, r5, r9, sl, fp, ip, sp}
   3a178:	stmiavc	r9!, {r1, r3, sp}^
   3a17c:	blcc	c48a44 <__read_chk@plt+0xc41518>
   3a180:	ldmdbcc	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr}
   3a184:	strcs	pc, [r6], -r0, lsl #22
   3a188:	blx	5873a <__read_chk@plt+0x5120e>
   3a18c:	bcc	c3eda0 <__read_chk@plt+0xc37874>
   3a190:	blx	4272a <__read_chk@plt+0x3b1fe>
   3a194:	blx	969a6 <__read_chk@plt+0x8f47a>
   3a198:	vmax.s8	d19, d0, d6
   3a19c:	bvc	a97068 <__read_chk@plt+0xa8fb3c>
   3a1a0:	bvc	1b88a6c <__read_chk@plt+0x1b81540>
   3a1a4:			; <UNDEFINED> instruction: 0xf1a1429e
   3a1a8:			; <UNDEFINED> instruction: 0xf1a50130
   3a1ac:	svclt	0x00cc0530
   3a1b0:	movwcs	r2, #4864	; 0x1300
   3a1b4:	svclt	0x00882a0b
   3a1b8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3a1bc:	tstpl	r1, r0, lsl #22	; <UNPREDICTABLE>
   3a1c0:			; <UNDEFINED> instruction: 0x1e48b99b
   3a1c4:	ldmdale	r0, {r1, r2, r3, r4, fp, sp}
   3a1c8:	strbtvc	pc, [ip], -r6, lsr #5	; <UNPREDICTABLE>
   3a1cc:	ldrbcc	pc, [pc, #79]!	; 3a223 <__read_chk@plt+0x32cf7>	; <UNPREDICTABLE>
   3a1d0:			; <UNDEFINED> instruction: 0x61a34618
   3a1d4:	mvnvs	r6, r6, ror #2
   3a1d8:	adcvs	r6, r3, #805306374	; 0x30000006
   3a1dc:	movwcc	lr, #2500	; 0x9c4
   3a1e0:	smlabtcc	r2, r4, r9, lr
   3a1e4:	eorvs	r6, r5, #-2147483640	; 0x80000008
   3a1e8:			; <UNDEFINED> instruction: 0xf04fbdf8
   3a1ec:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   3a1f0:	blmi	114cb04 <__read_chk@plt+0x11455d8>
   3a1f4:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   3a1f8:	addlt	r7, sp, r4, lsl #16
   3a1fc:			; <UNDEFINED> instruction: 0x460558d3
   3a200:	strmi	r2, [lr], -r0, lsr #24
   3a204:	movwls	r6, #47131	; 0xb81b
   3a208:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a20c:			; <UNDEFINED> instruction: 0xf815d103
   3a210:	stccs	15, cr4, [r0], #-4
   3a214:			; <UNDEFINED> instruction: 0x4620d0fb
   3a218:	subsle	r2, pc, r0, lsl #24
   3a21c:			; <UNDEFINED> instruction: 0xf7cc4628
   3a220:	stmdacs	lr, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
   3a224:	bvc	b307bc <__read_chk@plt+0xb29290>
   3a228:	cmnle	r1, r4, asr fp
   3a22c:			; <UNDEFINED> instruction: 0xf1a47868
   3a230:	stmiavc	sl!, {r4, r5, r8, r9}
   3a234:	stmiavc	r9!, {r1, r3, r8, r9, sl, sp}^
   3a238:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
   3a23c:	rsbcs	r3, r4, r0, lsr sl
   3a240:	blx	20870a <__read_chk@plt+0x2011de>
   3a244:	blx	20ae5a <__read_chk@plt+0x20392e>
   3a248:	vhsub.s8	d17, d0, d2
   3a24c:	blx	56802 <__read_chk@plt+0x4f2d6>
   3a250:	addmi	r2, fp, #201326592	; 0xc000000
   3a254:			; <UNDEFINED> instruction: 0xf04fbfd8
   3a258:	ldcle	0, cr3, [pc, #-1020]!	; 39e64 <__read_chk@plt+0x32938>
   3a25c:			; <UNDEFINED> instruction: 0xf105b116
   3a260:	eorsvs	r0, r2, pc, lsl #4
   3a264:	rscsvc	pc, r5, #64, 4
   3a268:	svclt	0x00c44293
   3a26c:	rscvs	pc, fp, r0, asr #12
   3a270:	rscvc	pc, r8, r7, asr #13
   3a274:	bvc	feab1344 <__read_chk@plt+0xfeaa9e18>
   3a278:	msrvc	SPSR_fs, #805306378	; 0x3000000a
   3a27c:	andcs	r7, sl, pc, lsr #19
   3a280:	bvc	1bd8a38 <__read_chk@plt+0x1bd150c>
   3a284:	stmdbvc	sl!, {r4, r5, r8, r9, sl, fp, ip, sp}
   3a288:	movwls	r3, #23600	; 0x5c30
   3a28c:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   3a290:	bcc	c5883c <__read_chk@plt+0xc51310>
   3a294:			; <UNDEFINED> instruction: 0xf8953e30
   3a298:	blx	6a2d2 <__read_chk@plt+0x62da6>
   3a29c:	bvc	ffb4bec0 <__read_chk@plt+0xffb44994>
   3a2a0:	strcc	pc, [r6], -r0, lsl #22
   3a2a4:	blx	4936e <__read_chk@plt+0x41e42>
   3a2a8:	blvc	1a7eeb8 <__read_chk@plt+0x1a7798c>
   3a2ac:			; <UNDEFINED> instruction: 0xf1ac7baa
   3a2b0:	ldmdbcc	r0!, {r4, r5, sl, fp}
   3a2b4:	bcc	c5fec8 <__read_chk@plt+0xc5899c>
   3a2b8:	blx	48f86 <__read_chk@plt+0x41a5a>
   3a2bc:	movwls	ip, #17412	; 0x4404
   3a2c0:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
   3a2c4:	andcs	r4, r0, #104, 12	; 0x6800000
   3a2c8:	andls	r9, r7, #2097152	; 0x200000
   3a2cc:	andls	r9, r6, #16777216	; 0x1000000
   3a2d0:	stmib	sp, {r8, ip, pc}^
   3a2d4:	andls	r2, sl, #8, 4	; 0x80000000
   3a2d8:	stmib	r8!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a2dc:	blmi	28cb0c <__read_chk@plt+0x2855e0>
   3a2e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3a2e4:	blls	314354 <__read_chk@plt+0x30ce28>
   3a2e8:	qaddle	r4, sl, r7
   3a2ec:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   3a2f0:			; <UNDEFINED> instruction: 0x46284631
   3a2f4:			; <UNDEFINED> instruction: 0xf7cc220a
   3a2f8:			; <UNDEFINED> instruction: 0xe7efe8fe
   3a2fc:	bl	1af8234 <__read_chk@plt+0x1af0d08>
   3a300:	andeq	ip, r2, sl, asr #12
   3a304:	andeq	r0, r0, r0, asr r7
   3a308:	andeq	ip, r2, r0, ror #10
   3a30c:			; <UNDEFINED> instruction: 0x43a3f44f
   3a310:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   3a314:	andeq	pc, r1, r3, lsl #22
   3a318:	svclt	0x00004770
   3a31c:	mvnsmi	lr, #737280	; 0xb4000
   3a320:	streq	pc, [r9, #1608]	; 0x648
   3a324:	streq	pc, [r8, #1736]	; 0x6c8
   3a328:			; <UNDEFINED> instruction: 0x21abf64a
   3a32c:			; <UNDEFINED> instruction: 0x21aaf6ca
   3a330:	rsbcc	pc, r1, #-268435452	; 0xf0000004
   3a334:	vmlacc.f64	d15, d16, d21
   3a338:	andsvc	pc, r9, #1610612748	; 0x6000000c
   3a33c:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3a340:	ldceq	0, cr15, [r8], {79}	; 0x4f
   3a344:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   3a348:	addlt	r4, r5, lr, lsl ip
   3a34c:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   3a350:	vnmlane.f32	s29, s28, s30
   3a354:	blx	fe98737e <__read_chk@plt+0xfe97fe52>
   3a358:	blmi	707798 <__read_chk@plt+0x70026c>
   3a35c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   3a360:	blx	fe87c91e <__read_chk@plt+0xfe8753f2>
   3a364:	blx	25e782 <__read_chk@plt+0x257256>
   3a368:	stmdbeq	r9, {r0, r2, r4, r9, sl, fp, sp, lr, pc}
   3a36c:	andhi	pc, r1, #165888	; 0x28800
   3a370:	and	pc, ip, sp, asr #17
   3a374:			; <UNDEFINED> instruction: 0x5c11fb0c
   3a378:	bl	c0db4 <__read_chk@plt+0xb9888>
   3a37c:	beq	57acd8 <__read_chk@plt+0x5737ac>
   3a380:	andgt	pc, r8, sp, asr #17
   3a384:	andls	r4, r0, #44040192	; 0x2a00000
   3a388:	ldrne	pc, [r5, #-2823]	; 0xfffff4f9
   3a38c:	tstcs	r1, lr, lsl r2
   3a390:			; <UNDEFINED> instruction: 0xf7cc9501
   3a394:	vrecps.f32	q15, <illegal reg q9.5>, q12
   3a398:	vbic.i32	<illegal reg q9.5>, #3840	; 0x00000f00
   3a39c:	strtmi	r1, [r0], -r1, ror #7
   3a3a0:	stmdale	r4, {r1, r2, r3, r4, r7, r9, lr}
   3a3a4:	cmncs	r4, r5, lsr r9
   3a3a8:	stm	r4, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a3ac:	andlt	r3, r5, r1
   3a3b0:	mvnshi	lr, #12386304	; 0xbd0000
   3a3b4:			; <UNDEFINED> instruction: 0xf7cd2179
   3a3b8:	andcc	lr, r1, lr, ror r8
   3a3bc:	pop	{r0, r2, ip, sp, pc}
   3a3c0:	svclt	0x000083f0
   3a3c4:	andeq	sp, r2, sl, lsr #31
   3a3c8:			; <UNDEFINED> instruction: 0x00018ab2
   3a3cc:	strmi	r4, [r1], -fp, lsl #12
   3a3d0:			; <UNDEFINED> instruction: 0x4618b5f0
   3a3d4:	blcs	665f0 <__read_chk@plt+0x5f0c4>
   3a3d8:			; <UNDEFINED> instruction: 0xf7ccd046
   3a3dc:	mrc	8, 5, lr, cr5, cr8, {4}
   3a3e0:	vsqrt.f64	d16, d0
   3a3e4:	strble	pc, [sl], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   3a3e8:	blvs	e35a6c <__read_chk@plt+0xe2e540>
   3a3ec:	streq	pc, [r9], #1608	; 0x648
   3a3f0:	streq	pc, [r8], #1736	; 0x6c8
   3a3f4:	strcs	pc, [fp, #1610]!	; 0x64a
   3a3f8:	strcs	pc, [sl, #1738]!	; 0x6ca
   3a3fc:	cdpeq	0, 3, cr15, cr12, cr15, {2}
   3a400:	rsbcc	pc, r1, pc, asr #4
   3a404:	andsvc	pc, r9, r6, asr #5
   3a408:	blvc	1f5e10 <__read_chk@plt+0x1ee8e4>
   3a40c:	ldceq	0, cr15, [r8], {79}	; 0x4f
   3a410:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   3a414:	blvs	ff07600c <__read_chk@plt+0xff06eae0>
   3a418:	bvs	fe475c78 <__read_chk@plt+0xfe46e74c>
   3a41c:	andcc	pc, r6, #164, 22	; 0x29000
   3a420:	blx	3bc972 <__read_chk@plt+0x3b5446>
   3a424:	mrc	2, 7, r6, cr12, cr2, {0}
   3a428:	vnmla.f64	d7, d23, d7
   3a42c:	blx	fe948e76 <__read_chk@plt+0xfe94194a>
   3a430:	stmdbeq	r1!, {r0, r1, sl, ip}^
   3a434:	strvs	pc, [r1, #-2981]	; 0xfffff45b
   3a438:	ldrcc	pc, [r1], #-2830	; 0xfffff4f2
   3a43c:	blx	fe83c8f2 <__read_chk@plt+0xfe8353c6>
   3a440:	blx	352456 <__read_chk@plt+0x34af2a>
   3a444:	bne	67f898 <__read_chk@plt+0x67836c>
   3a448:	subseq	lr, r1, r0, lsl #22
   3a44c:	blx	1fcc5a <__read_chk@plt+0x1f572e>
   3a450:	ldmiblt	r9, {r0, r4, r8, ip, sp}^
   3a454:	tstlt	r4, #95232	; 0x17400
   3a458:			; <UNDEFINED> instruction: 0x4621481d
   3a45c:	andlt	r4, r5, r8, ror r4
   3a460:	ldrhtmi	lr, [r0], #141	; 0x8d
   3a464:	blt	fe576474 <__read_chk@plt+0xfe56ef48>
   3a468:			; <UNDEFINED> instruction: 0xf7ff9103
   3a46c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3a470:	stmda	ip, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a474:	bleq	ff075f50 <__read_chk@plt+0xff06ea24>
   3a478:	blx	476044 <__read_chk@plt+0x46eb18>
   3a47c:	ldmdami	r5, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
   3a480:	andlt	r4, r5, r8, ror r4
   3a484:	ldrhtmi	lr, [r0], #141	; 0x8d
   3a488:	cdplt	7, 13, cr15, cr8, cr12, {6}
   3a48c:			; <UNDEFINED> instruction: 0x46234812
   3a490:	strtmi	r9, [sl], -r0, lsl #4
   3a494:			; <UNDEFINED> instruction: 0xf0024478
   3a498:	andlt	pc, r5, fp, ror sl	; <UNPREDICTABLE>
   3a49c:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   3a4a0:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
   3a4a4:	pop	{r0, r2, ip, sp, pc}
   3a4a8:			; <UNDEFINED> instruction: 0xf00240f0
   3a4ac:	stmdami	ip, {r0, r4, r5, r6, r9, fp, ip, sp, pc}
   3a4b0:			; <UNDEFINED> instruction: 0x46294613
   3a4b4:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   3a4b8:	pop	{r0, r2, ip, sp, pc}
   3a4bc:			; <UNDEFINED> instruction: 0xf00240f0
   3a4c0:	svclt	0x0000ba67
   3a4c4:	andhi	pc, r0, pc, lsr #7
   3a4c8:	andeq	r0, r0, r0
   3a4cc:	submi	r0, lr, r0
   3a4d0:	andeq	r8, r1, ip, ror #19
   3a4d4:	andeq	r8, r1, r0, lsr #19
   3a4d8:	muleq	r1, r8, r9
   3a4dc:	andeq	r8, r1, lr, lsr #19
   3a4e0:	andeq	r8, r1, r6, lsl #19
   3a4e4:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, lr}
   3a4e8:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   3a4ec:	addlt	fp, r5, r0, lsr r5
   3a4f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a4f4:			; <UNDEFINED> instruction: 0xf04f9303
   3a4f8:	andls	r0, r2, r0, lsl #6
   3a4fc:	stmdage	r2, {r5, r8, r9, fp, ip, lr, pc}
   3a500:	stmia	r4!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a504:	tstcs	r0, r7, lsl sl
   3a508:			; <UNDEFINED> instruction: 0x4604447a
   3a50c:	stmiavs	r5!, {r1, r2, r4, fp, lr}^
   3a510:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   3a514:	strls	r3, [r1, #-40]	; 0xffffffd8
   3a518:	msrvc	SPSR_fs, #805306368	; 0x30000000
   3a51c:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   3a520:			; <UNDEFINED> instruction: 0xf7cc9400
   3a524:	bmi	4b4a2c <__read_chk@plt+0x4ad500>
   3a528:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   3a52c:	ldmpl	r3, {r4, fp, lr}^
   3a530:	eorcc	r4, r8, r8, ror r4
   3a534:	blls	1145a4 <__read_chk@plt+0x10d078>
   3a538:	qaddle	r4, sl, sp
   3a53c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3a540:	blmi	38cd78 <__read_chk@plt+0x38584c>
   3a544:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   3a548:			; <UNDEFINED> instruction: 0x3328ca07
   3a54c:	movwgt	r0, #15380	; 0x3c14
   3a550:	blcs	f85e4 <__read_chk@plt+0xf10b8>
   3a554:			; <UNDEFINED> instruction: 0xe7e6701c
   3a558:	b	f78490 <__read_chk@plt+0xf70f64>
   3a55c:	andeq	ip, r2, r6, asr r3
   3a560:	andeq	r0, r0, r0, asr r7
   3a564:	andeq	r8, r1, r8, asr r9
   3a568:	andeq	sp, r2, r6, ror #27
   3a56c:	andeq	ip, r2, r6, lsl r3
   3a570:	andeq	sp, r2, r8, asr #27
   3a574:	andeq	r8, r1, r0, lsl r9
   3a578:			; <UNDEFINED> instruction: 0x0002ddb2
   3a57c:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, lr}
   3a580:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   3a584:	addlt	fp, r9, r0, lsr r5
   3a588:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a58c:			; <UNDEFINED> instruction: 0xf04f9307
   3a590:	andls	r0, r6, r0, lsl #6
   3a594:	stmdage	r6, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
   3a598:	ldmda	r8, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a59c:	tstcs	lr, r9, lsl sl
   3a5a0:			; <UNDEFINED> instruction: 0x4604447a
   3a5a4:	stmdavs	r5!, {r3, r4, fp, lr}
   3a5a8:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   3a5ac:	strls	r3, [r4, #-56]	; 0xffffffc8
   3a5b0:	msrvc	SPSR_fs, #805306368	; 0x30000000
   3a5b4:	strls	r6, [r3, #-2149]	; 0xfffff79b
   3a5b8:	strls	r6, [r2, #-2213]	; 0xfffff75b
   3a5bc:	strls	r6, [r1, #-2277]	; 0xfffff71b
   3a5c0:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   3a5c4:			; <UNDEFINED> instruction: 0xf7cc9400
   3a5c8:	bmi	474988 <__read_chk@plt+0x46d45c>
   3a5cc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   3a5d0:	ldmpl	r3, {r0, r1, r2, r3, fp, lr}^
   3a5d4:	eorscc	r4, r8, r8, ror r4
   3a5d8:	blls	214648 <__read_chk@plt+0x20d11c>
   3a5dc:	qaddle	r4, sl, fp
   3a5e0:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   3a5e4:	stcmi	13, cr4, [ip], {11}
   3a5e8:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   3a5ec:	ldrtcc	ip, [r8], #-3343	; 0xfffff2f1
   3a5f0:	strgt	r6, [pc], #-2093	; 3a5f8 <__read_chk@plt+0x330cc>
   3a5f4:	strb	r6, [r8, r5, lsr #32]!
   3a5f8:	stmib	ip!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a5fc:			; <UNDEFINED> instruction: 0x0002c2be
   3a600:	andeq	r0, r0, r0, asr r7
   3a604:	andeq	r8, r1, r4, ror #17
   3a608:	andeq	sp, r2, lr, asr #26
   3a60c:	andeq	ip, r2, r2, ror r2
   3a610:	andeq	sp, r2, r4, lsr #26
   3a614:	andeq	r8, r1, r8, lsl #17
   3a618:	andeq	sp, r2, lr, lsl #26
   3a61c:	stmdacs	r0, {r1, r3, r5, r9, fp, lr}
   3a620:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   3a624:	addlt	fp, r4, r0, lsl r5
   3a628:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a62c:			; <UNDEFINED> instruction: 0xf04f9303
   3a630:	andls	r0, r2, r0, lsl #6
   3a634:	stmdage	r2, {r0, r4, r5, r8, r9, fp, ip, lr, pc}
   3a638:			; <UNDEFINED> instruction: 0xf7cc4c25
   3a63c:	ldrbtmi	lr, [ip], #-2208	; 0xfffff760
   3a640:	strmi	r3, [r3], -ip, lsl #9
   3a644:	vaddl.s8	q9, d0, d24
   3a648:	movwls	r0, #4098	; 0x1002
   3a64c:	cdp	7, 11, cr15, cr12, cr11, {6}
   3a650:	strmi	r2, [r1], -pc, lsr #4
   3a654:			; <UNDEFINED> instruction: 0xf7f84620
   3a658:	ldmdbmi	lr, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   3a65c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   3a660:	b	1ff8598 <__read_chk@plt+0x1ff106c>
   3a664:			; <UNDEFINED> instruction: 0xb3209b01
   3a668:	teqcs	r1, fp, lsl ip
   3a66c:			; <UNDEFINED> instruction: 0xf104447c
   3a670:			; <UNDEFINED> instruction: 0xf104028c
   3a674:			; <UNDEFINED> instruction: 0xf7cb0058
   3a678:	movwcs	lr, #3926	; 0xf56
   3a67c:	addcc	pc, r9, r4, lsl #17
   3a680:	blmi	4ccee0 <__read_chk@plt+0x4c59b4>
   3a684:	ldmdami	r6, {r1, r3, r4, r5, r6, sl, lr}
   3a688:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3a68c:	ldmdavs	sl, {r3, r4, r6, ip, sp}
   3a690:	subsmi	r9, sl, r3, lsl #22
   3a694:	andlt	sp, r4, r5, lsl r1
   3a698:	bmi	4e9ae0 <__read_chk@plt+0x4e25b4>
   3a69c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   3a6a0:	bgt	20b894 <__read_chk@plt+0x204368>
   3a6a4:	ldceq	3, cr3, [r4], {88}	; 0x58
   3a6a8:			; <UNDEFINED> instruction: 0xf823c303
   3a6ac:	andsvc	r2, ip, r2, lsl #22
   3a6b0:	stmdbmi	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3a6b4:	eorscs	r4, r2, #32, 12	; 0x2000000
   3a6b8:			; <UNDEFINED> instruction: 0xf7cc4479
   3a6bc:	blls	b5e5c <__read_chk@plt+0xae930>
   3a6c0:			; <UNDEFINED> instruction: 0xf7cce7d2
   3a6c4:	svclt	0x0000e988
   3a6c8:	andeq	ip, r2, lr, lsl r2
   3a6cc:	andeq	r0, r0, r0, asr r7
   3a6d0:			; <UNDEFINED> instruction: 0x0002dcba
   3a6d4:	andeq	r8, r1, r6, asr #16
   3a6d8:	andeq	sp, r2, ip, lsl #25
   3a6dc:			; <UNDEFINED> instruction: 0x0002c1bc
   3a6e0:	andeq	sp, r2, lr, ror #24
   3a6e4:			; <UNDEFINED> instruction: 0x000187b6
   3a6e8:	andeq	sp, r2, r8, asr ip
   3a6ec:	strdeq	r8, [r1], -r0
   3a6f0:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, lr}
   3a6f4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   3a6f8:			; <UNDEFINED> instruction: 0xb093b5f0
   3a6fc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a700:			; <UNDEFINED> instruction: 0xf04f9311
   3a704:	andls	r0, r5, r0, lsl #6
   3a708:	stmdbge	r6, {r0, r1, r6, r8, r9, fp, ip, lr, pc}
   3a70c:			; <UNDEFINED> instruction: 0xf7cca805
   3a710:	stmdacs	r0, {r2, r6, fp, sp, lr, pc}
   3a714:	stmdbvs	r2, {r0, r1, r4, r5, ip, lr, pc}
   3a718:	strtcs	pc, [fp], #1610	; 0x64a
   3a71c:	strtcs	pc, [sl], #1730	; 0x6c2
   3a720:	vmla.i8	d22, d18, d1
   3a724:	vshl.s64	d20, d3, #9
   3a728:	blx	fe143c56 <__read_chk@plt+0xfe13c72a>
   3a72c:	ldrbne	r4, [r4, r2, lsl #6]
   3a730:	strvs	pc, [r1, #-2949]	; 0xfffff47b
   3a734:	bl	ff154758 <__read_chk@plt+0xff14d22c>
   3a738:	stmdane	lr!, {r0, r1, r5, r6, sl}^
   3a73c:	strbne	r2, [sp, ip, lsl #6]
   3a740:	ldrcs	pc, [r4], #-2819	; 0xfffff4fd
   3a744:	streq	lr, [r6, #3013]!	; 0xbc5
   3a748:	strls	r6, [r3, -r2, asr #17]
   3a74c:	strbeq	lr, [r5, #3013]	; 0xbc5
   3a750:	blne	1294870 <__read_chk@plt+0x128d344>
   3a754:	bl	14d3ac <__read_chk@plt+0x145e80>
   3a758:	bl	7b870 <__read_chk@plt+0x74344>
   3a75c:	strls	r0, [r2], -r1, asr #2
   3a760:	stmvs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   3a764:	cfmuldmi	mvd4, mvd1, mvd3
   3a768:	ldrbtmi	r9, [lr], #-1281	; 0xfffffaff
   3a76c:	ldrtmi	r6, [r1], #-2372	; 0xfffff6bc
   3a770:	vadd.i8	d4, d4, d15
   3a774:	strls	r7, [r0], #-1132	; 0xfffffb94
   3a778:			; <UNDEFINED> instruction: 0xf0024478
   3a77c:	bmi	3b8ba8 <__read_chk@plt+0x3b167c>
   3a780:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3a784:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a788:	subsmi	r9, sl, r1, lsl fp
   3a78c:	andslt	sp, r3, r6, lsl #2
   3a790:			; <UNDEFINED> instruction: 0x2016bdf0
   3a794:	stmib	r8, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a798:	ldrb	r2, [r0, r0]!
   3a79c:	ldmdb	sl, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a7a0:	andeq	ip, r2, sl, asr #2
   3a7a4:	andeq	r0, r0, r0, asr r7
   3a7a8:	andeq	r8, r1, ip, asr #14
   3a7ac:	andeq	r8, r1, sl, ror #14
   3a7b0:	andeq	r8, r1, r4, ror r7
   3a7b4:	strheq	ip, [r2], -lr
   3a7b8:	tstlt	fp, r3, lsl #16
   3a7bc:	blt	f787c0 <__read_chk@plt+0xf71294>
   3a7c0:			; <UNDEFINED> instruction: 0x4770201a
   3a7c4:	addlt	fp, r5, r0, lsl #10
   3a7c8:	stmdavc	r3, {r3, r8, ip, sp, pc}
   3a7cc:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
   3a7d0:	andcs	r2, r0, r5, lsl #4
   3a7d4:			; <UNDEFINED> instruction: 0xf7cc4479
   3a7d8:			; <UNDEFINED> instruction: 0x4601e990
   3a7dc:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   3a7e0:			; <UNDEFINED> instruction: 0xf85db005
   3a7e4:			; <UNDEFINED> instruction: 0xf7fceb04
   3a7e8:			; <UNDEFINED> instruction: 0xf100be0d
   3a7ec:			; <UNDEFINED> instruction: 0xf100020d
   3a7f0:	strmi	r0, [r1], -fp, lsl #6
   3a7f4:	movwls	r9, #4610	; 0x1202
   3a7f8:	andeq	pc, r9, #0, 2
   3a7fc:	andls	r1, r0, #8384	; 0x20c0
   3a800:	stmdami	r5, {r1, r8, sl, fp, ip}
   3a804:			; <UNDEFINED> instruction: 0xf7fc4478
   3a808:	strdlt	pc, [r5], -sp
   3a80c:	blx	17898a <__read_chk@plt+0x17145e>
   3a810:	andeq	ip, r0, ip, ror sp
   3a814:	andeq	ip, r0, r6, lsl #28
   3a818:	andeq	r8, r1, r4, lsl r7
   3a81c:			; <UNDEFINED> instruction: 0x4605b538
   3a820:			; <UNDEFINED> instruction: 0xb1ab780b
   3a824:	strmi	r4, [ip], -r8, lsl #12
   3a828:	bl	1cf8760 <__read_chk@plt+0x1cf1234>
   3a82c:	tstle	r1, pc, lsl #16
   3a830:	blcs	15590c4 <__read_chk@plt+0x1551b98>
   3a834:	stmdavs	r2!, {r1, r2, r3, r8, ip, lr, pc}^
   3a838:	stmiavs	r3!, {r8, sp}
   3a83c:	rsbvs	r6, sl, r0, lsr #16
   3a840:	eorvs	r6, r8, fp, lsr #1
   3a844:	blvc	fe91ced4 <__read_chk@plt+0xfe9159a8>
   3a848:			; <UNDEFINED> instruction: 0x81aa73e9
   3a84c:	ldclt	3, cr7, [r8, #-684]!	; 0xfffffd54
   3a850:	ldclt	0, cr7, [r8, #-12]!
   3a854:	vpmax.s8	d20, d0, d4
   3a858:	stmdami	r4, {r0, r3, r7, r8, ip, sp}
   3a85c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   3a860:			; <UNDEFINED> instruction: 0xf7fc3210
   3a864:	svclt	0x0000fe51
   3a868:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   3a86c:	andeq	r8, r1, lr, ror #10
   3a870:	blmi	1ecd25c <__read_chk@plt+0x1ec5d30>
   3a874:	push	{r1, r3, r4, r5, r6, sl, lr}
   3a878:	strdlt	r4, [sp], r0
   3a87c:	ldrcs	r7, [sl], -r7, lsl #16
   3a880:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a884:			; <UNDEFINED> instruction: 0xf04f930b
   3a888:	svccs	0x00000300
   3a88c:	sbcshi	pc, r4, r0
   3a890:	strmi	r4, [sp], -r4, lsl #12
   3a894:			; <UNDEFINED> instruction: 0xf9d0f7ff
   3a898:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3a89c:	sbchi	pc, ip, r0, asr #32
   3a8a0:	bicvc	pc, r1, #82837504	; 0x4f00000
   3a8a4:	mvnsvc	pc, #208666624	; 0xc700000
   3a8a8:	vqsub.s8	d4, d16, d13
   3a8ac:	stmdavc	r2!, {r0, r4, r6, r7, pc}^
   3a8b0:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   3a8b4:	mul	r2, r4, r8
   3a8b8:			; <UNDEFINED> instruction: 0xf894200a
   3a8bc:			; <UNDEFINED> instruction: 0xf1a2c003
   3a8c0:			; <UNDEFINED> instruction: 0xf1ae0730
   3a8c4:			; <UNDEFINED> instruction: 0xf8940e30
   3a8c8:			; <UNDEFINED> instruction: 0xf1ac9004
   3a8cc:	stmdbvc	r1!, {r4, r5, sl, fp}^
   3a8d0:	movwvc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   3a8d4:	mulhi	r6, r4, r8
   3a8d8:			; <UNDEFINED> instruction: 0xcc0efb00
   3a8dc:			; <UNDEFINED> instruction: 0xf1a979e2
   3a8e0:			; <UNDEFINED> instruction: 0xf1a80730
   3a8e4:	ldmdbcc	r0!, {r4, r5, fp}
   3a8e8:			; <UNDEFINED> instruction: 0xf04f3a30
   3a8ec:			; <UNDEFINED> instruction: 0xf8940964
   3a8f0:	blx	62926 <__read_chk@plt+0x5b3fa>
   3a8f4:			; <UNDEFINED> instruction: 0xf8941107
   3a8f8:	blx	2b2926 <__read_chk@plt+0x2ab3fa>
   3a8fc:			; <UNDEFINED> instruction: 0xf894c303
   3a900:	blx	66932 <__read_chk@plt+0x5f406>
   3a904:			; <UNDEFINED> instruction: 0xf8942208
   3a908:			; <UNDEFINED> instruction: 0xf894800c
   3a90c:			; <UNDEFINED> instruction: 0xf1aac00d
   3a910:			; <UNDEFINED> instruction: 0xf1a80a30
   3a914:			; <UNDEFINED> instruction: 0xf8940830
   3a918:			; <UNDEFINED> instruction: 0xf1ae900e
   3a91c:			; <UNDEFINED> instruction: 0xf1ab0e30
   3a920:	blx	3d5ea <__read_chk@plt+0x360be>
   3a924:			; <UNDEFINED> instruction: 0xf1ac870a
   3a928:			; <UNDEFINED> instruction: 0xf1a90c30
   3a92c:	vmul.i8	d16, d0, d16
   3a930:	strbmi	r6, [r3, #-2094]	; 0xfffff7d2
   3a934:	blx	5f55e <__read_chk@plt+0x58032>
   3a938:	stmib	sp, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
   3a93c:	blx	3f16a <__read_chk@plt+0x37c3e>
   3a940:	vhadd.u8	d25, d0, d12
   3a944:	strmi	r8, [r5], #-133	; 0xffffff7b
   3a948:	stceq	6, cr15, [r9], {72}	; 0x48
   3a94c:	stceq	6, cr15, [r8], {200}	; 0xc8
   3a950:	b	141f574 <__read_chk@plt+0x1418048>
   3a954:	blx	fe3598f2 <__read_chk@plt+0xfe3523c6>
   3a958:	ldrmi	r0, [r8], -r5, lsl #16
   3a95c:	bl	ff30bc04 <__read_chk@plt+0xff3046d8>
   3a960:	ldrtmi	r1, [r8], #2152	; 0x868
   3a964:	strcc	pc, [r8, -ip, lsl #23]
   3a968:	bvc	ffa752ac <__read_chk@plt+0xffa6dd80>
   3a96c:	bl	ff2cba90 <__read_chk@plt+0xff2c4564>
   3a970:	ldrbtmi	r1, [r7], #-1895	; 0xfffff899
   3a974:			; <UNDEFINED> instruction: 0xff80f7fe
   3a978:	adccs	pc, fp, #77594624	; 0x4a00000
   3a97c:	adccs	pc, sl, #203423744	; 0xc200000
   3a980:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3a984:	cmnpl	ip, r1, asr #12	; <UNPREDICTABLE>
   3a988:	andcc	pc, r7, #133120	; 0x20800
   3a98c:	tsteq	r1, r0, asr #5	; <UNPREDICTABLE>
   3a990:	orrvs	pc, sl, #1862270976	; 0x6f000000
   3a994:	adceq	lr, r2, #205824	; 0x32400
   3a998:			; <UNDEFINED> instruction: 0xf5a04410
   3a99c:	ldrmi	r1, [sl], #-722	; 0xfffffd2e
   3a9a0:	addmi	r9, sl, #7168	; 0x1c00
   3a9a4:	blge	2f09c0 <__read_chk@plt+0x2e9494>
   3a9a8:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
   3a9ac:			; <UNDEFINED> instruction: 0xffa2f7fe
   3a9b0:	vqdmulh.s<illegal width 8>	d25, d2, d8
   3a9b4:	addsmi	r7, r3, #-268435456	; 0xf0000000
   3a9b8:	bls	2b1ae8 <__read_chk@plt+0x2aa5bc>
   3a9bc:	mcrrle	10, 0, r2, r7, cr12
   3a9c0:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
   3a9c4:			; <UNDEFINED> instruction: 0xf10e2a00
   3a9c8:	svclt	0x00cc30ff
   3a9cc:	mrscs	r2, (UNDEF: 17)
   3a9d0:	svclt	0x0088281e
   3a9d4:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   3a9d8:	bicsvc	lr, r3, r1, asr sl
   3a9dc:			; <UNDEFINED> instruction: 0xf64ad138
   3a9e0:			; <UNDEFINED> instruction: 0xf6c221ab
   3a9e4:			; <UNDEFINED> instruction: 0xf64821aa
   3a9e8:			; <UNDEFINED> instruction: 0xf6c80c89
   3a9ec:	blx	fe07dc16 <__read_chk@plt+0xfe0766ea>
   3a9f0:			; <UNDEFINED> instruction: 0xf8cd0107
   3a9f4:	andls	lr, r0, #4
   3a9f8:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
   3a9fc:	blx	fe35ee22 <__read_chk@plt+0xfe3578f6>
   3aa00:	stmdbls	r7, {r0, r2, ip}
   3aa04:			; <UNDEFINED> instruction: 0xec08fb8c
   3aa08:	bl	ff28bab0 <__read_chk@plt+0xff284584>
   3aa0c:	teqcs	ip, r1, lsr #19
   3aa10:	bl	ff30bd28 <__read_chk@plt+0xff3047fc>
   3aa14:	strtmi	r1, [r0], -r0, ror #22
   3aa18:	bne	1b75948 <__read_chk@plt+0x1b6e41c>
   3aa1c:	ldceq	0, cr15, [r8], {79}	; 0x4f
   3aa20:	ldrpl	pc, [fp, #-2817]	; 0xfffff4ff
   3aa24:	ldrhi	pc, [sl], #-2817	; 0xfffff4ff
   3aa28:	blx	342e72 <__read_chk@plt+0x33b946>
   3aa2c:	stmib	sp, {r0, r3, r4, r8, r9, sl, ip, sp, lr}^
   3aa30:	strls	r4, [r2, -r3, lsl #10]
   3aa34:	cdp	7, 11, cr15, cr6, cr11, {6}
   3aa38:	blmi	24d268 <__read_chk@plt+0x245d3c>
   3aa3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3aa40:	blls	314ab0 <__read_chk@plt+0x30d584>
   3aa44:	qaddle	r4, sl, r5
   3aa48:	andlt	r4, sp, r0, lsr r6
   3aa4c:	svchi	0x00f0e8bd
   3aa50:			; <UNDEFINED> instruction: 0xe7f12637
   3aa54:	svc	0x00bef7cb
   3aa58:	andeq	fp, r2, ip, asr #31
   3aa5c:	andeq	r0, r0, r0, asr r7
   3aa60:	strdeq	r8, [r1], -sl
   3aa64:	andeq	fp, r2, r4, lsl #28
   3aa68:	blmi	158d3c0 <__read_chk@plt+0x1585e94>
   3aa6c:	push	{r1, r3, r4, r5, r6, sl, lr}
   3aa70:	strdlt	r4, [sp], r0
   3aa74:	ldrcs	r7, [sl, -r6, lsl #16]
   3aa78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3aa7c:			; <UNDEFINED> instruction: 0xf04f930b
   3aa80:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   3aa84:	addhi	pc, r9, r0
   3aa88:	strmi	r4, [sp], -r4, lsl #12
   3aa8c:			; <UNDEFINED> instruction: 0xf8d4f7ff
   3aa90:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3aa94:	addhi	pc, r1, r0, asr #32
   3aa98:	cmnvc	r1, #-805306364	; 0xd0000004	; <UNPREDICTABLE>
   3aa9c:	teqeq	r7, #192, 4	; <UNPREDICTABLE>
   3aaa0:	vqsub.s8	d4, d16, d13
   3aaa4:	stmdavc	r3!, {r1, r2, r7, pc}^
   3aaa8:	stmiavc	r0!, {r4, r5, r9, sl, fp, ip, sp}
   3aaac:	stceq	0, cr15, [sl], {79}	; 0x4f
   3aab0:	blcc	c58e40 <__read_chk@plt+0xc51914>
   3aab4:	stmdbvc	r1!, {r4, r5, fp, ip, sp}
   3aab8:			; <UNDEFINED> instruction: 0xf8943a30
   3aabc:	blx	372ada <__read_chk@plt+0x36b5ae>
   3aac0:	ldmdbcc	r0!, {r1, r2, r8, r9, ip, sp}
   3aac4:	strcs	pc, [r0], -ip, lsl #22
   3aac8:	stmibvc	r0!, {r1, r5, r7, r8, fp, ip, sp, lr}^
   3aacc:	rndeqdp	f7, #0.5
   3aad0:			; <UNDEFINED> instruction: 0xf04f3a30
   3aad4:	ldmdacc	r0!, {r2, r5, r6, fp}
   3aad8:	tst	r1, ip, lsl #22	; <UNPREDICTABLE>
   3aadc:	movwvs	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
   3aae0:	strtvs	pc, [lr], -r0, asr #4
   3aae4:	andeq	pc, r2, #12, 22	; 0x3000
   3aae8:	stmib	sp, {r0, r1, r4, r5, r7, r9, lr}^
   3aaec:	andls	r3, sl, #8, 2
   3aaf0:			; <UNDEFINED> instruction: 0x4618dd5f
   3aaf4:			; <UNDEFINED> instruction: 0xf7fe9307
   3aaf8:			; <UNDEFINED> instruction: 0xf46ffebf
   3aafc:			; <UNDEFINED> instruction: 0xf641638a
   3ab00:	vbic.i32	<illegal reg q10.5>, #12	; 0x0000000c
   3ab04:			; <UNDEFINED> instruction: 0xf8940111
   3ab08:			; <UNDEFINED> instruction: 0xf8948009
   3ab0c:			; <UNDEFINED> instruction: 0xf894b00a
   3ab10:	blvc	9deb44 <__read_chk@plt+0x9d7618>
   3ab14:	mulge	sp, r4, r8
   3ab18:	blvc	fe98bbc0 <__read_chk@plt+0xfe984694>
   3ab1c:	sbcsne	pc, r2, #160, 10	; 0x28000000
   3ab20:	blls	20bb90 <__read_chk@plt+0x204664>
   3ab24:	stmdale	r5, {r1, r3, r7, r9, lr}
   3ab28:	bge	2a5758 <__read_chk@plt+0x29e22c>
   3ab2c:			; <UNDEFINED> instruction: 0xf7fea908
   3ab30:	blls	27a6bc <__read_chk@plt+0x273190>
   3ab34:	andvc	pc, pc, #536870916	; 0x20000004
   3ab38:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
   3ab3c:	stmdbcs	ip, {r0, r3, r8, fp, ip, pc}
   3ab40:	stmdals	sl, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
   3ab44:			; <UNDEFINED> instruction: 0xf1002900
   3ab48:	svclt	0x00cc3cff
   3ab4c:	andcs	r2, r1, #0, 4
   3ab50:	svceq	0x001ef1bc
   3ab54:			; <UNDEFINED> instruction: 0xf042bf88
   3ab58:	b	14bb364 <__read_chk@plt+0x14b3e38>
   3ab5c:	ldrdle	r7, [r8, -r3]!
   3ab60:			; <UNDEFINED> instruction: 0xf1aa3d30
   3ab64:			; <UNDEFINED> instruction: 0xf1a90a30
   3ab68:			; <UNDEFINED> instruction: 0x3e300930
   3ab6c:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   3ab70:	bleq	c77224 <__read_chk@plt+0xc6fcf8>
   3ab74:	andls	r2, r1, sl, lsl #4
   3ab78:	bpl	2f9788 <__read_chk@plt+0x2f225c>
   3ab7c:	blx	def86 <__read_chk@plt+0xd7a5a>
   3ab80:	strtmi	r6, [r0], -r9, lsl #12
   3ab84:	strlt	pc, [r8, #-2818]	; 0xfffff4fe
   3ab88:	tstcs	r0, lr, lsl #20
   3ab8c:	andsge	pc, r0, sp, asr #17
   3ab90:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3ab94:			; <UNDEFINED> instruction: 0xf7cb5602
   3ab98:	bmi	3363b8 <__read_chk@plt+0x32ee8c>
   3ab9c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3aba0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3aba4:	subsmi	r9, sl, fp, lsl #22
   3aba8:	ldrtmi	sp, [r8], -r5, lsl #2
   3abac:	pop	{r0, r2, r3, ip, sp, pc}
   3abb0:			; <UNDEFINED> instruction: 0x27378ff0
   3abb4:			; <UNDEFINED> instruction: 0xf7cbe7f1
   3abb8:	svclt	0x0000ef0e
   3abbc:	ldrdeq	fp, [r2], -r4
   3abc0:	andeq	r0, r0, r0, asr r7
   3abc4:	andeq	r8, r1, r4, ror #4
   3abc8:	andeq	fp, r2, r2, lsr #25
   3abcc:			; <UNDEFINED> instruction: 0x461db5f8
   3abd0:	ldrmi	r4, [r6], -pc, lsl #12
   3abd4:	eorcs	r4, r8, #4, 12	; 0x400000
   3abd8:			; <UNDEFINED> instruction: 0xf7cb2100
   3abdc:			; <UNDEFINED> instruction: 0x4628ecb2
   3abe0:	strvc	lr, [r3], -r4, asr #19
   3abe4:	stmdavc	r8!, {r0, r2, r3, r5, r7, r8, ip, sp, pc}
   3abe8:	stmdbmi	lr, {r5, r7, r8, ip, sp, pc}
   3abec:	strtmi	r2, [r8], -r4, lsl #4
   3abf0:			; <UNDEFINED> instruction: 0xf7cb4479
   3abf4:	ldmdblt	r0!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   3abf8:	bicmi	pc, lr, #64, 4
   3abfc:	vsubl.s8	q9, d0, d16
   3ac00:	strhtvs	r0, [r2], -r7
   3ac04:	strtmi	r6, [r8], -r3, ror #3
   3ac08:	bl	6f8b40 <__read_chk@plt+0x6f1614>
   3ac0c:			; <UNDEFINED> instruction: 0xb1206160
   3ac10:			; <UNDEFINED> instruction: 0xbdf86a60
   3ac14:	eorvs	r2, r3, r0, lsl r3
   3ac18:			; <UNDEFINED> instruction: 0xf7cbbdf8
   3ac1c:	addlt	lr, r0, #208, 28	; 0xd00
   3ac20:	lfmlt	f6, 2, [r8, #384]!	; 0x180
   3ac24:	andeq	r8, r1, r4, ror #6
   3ac28:			; <UNDEFINED> instruction: 0x4611b112
   3ac2c:	ldcllt	7, cr15, [lr, #-812]	; 0xfffffcd4
   3ac30:	bllt	ffaf8b68 <__read_chk@plt+0xffaf163c>
   3ac34:	andcs	r4, r0, #19922944	; 0x1300000
   3ac38:	svclt	0x0000e7c8
   3ac3c:			; <UNDEFINED> instruction: 0x460a4613
   3ac40:	strb	r2, [r3, r0, lsl #2]
   3ac44:	svcmi	0x00f0e92d
   3ac48:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   3ac4c:	bmi	fe69d85c <__read_chk@plt+0xfe696330>
   3ac50:	ldrbtmi	r4, [sl], #-2969	; 0xfffff467
   3ac54:	ldrdge	pc, [r4], -r0	; <UNPREDICTABLE>
   3ac58:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   3ac5c:	movwls	r6, #22555	; 0x581b
   3ac60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ac64:	svceq	0x0000f1ba
   3ac68:			; <UNDEFINED> instruction: 0x4604d111
   3ac6c:	stmiblt	pc!, {r0, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
   3ac70:	stmdbvs	r0, {r0, r3, r4, r6, r8, ip, sp, pc}
   3ac74:			; <UNDEFINED> instruction: 0xf0002800
   3ac78:			; <UNDEFINED> instruction: 0xf7cc810a
   3ac7c:	stmdacc	r0, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
   3ac80:	andcs	fp, r1, r8, lsl pc
   3ac84:			; <UNDEFINED> instruction: 0xf0402800
   3ac88:			; <UNDEFINED> instruction: 0xf04f80d3
   3ac8c:	bmi	fe2fd494 <__read_chk@plt+0xfe2f5f68>
   3ac90:	ldrbtmi	r4, [sl], #-2953	; 0xfffff477
   3ac94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ac98:	subsmi	r9, sl, r5, lsl #22
   3ac9c:	rscshi	pc, lr, r0, asr #32
   3aca0:	andlt	r4, r7, r0, asr r6
   3aca4:	blhi	f5fa0 <__read_chk@plt+0xeea74>
   3aca8:	svchi	0x00f0e8bd
   3acac:	ldrbeq	r6, [r8, r3, lsl #16]
   3acb0:	stmdbvs	r2!, {r0, r1, r3, r5, sl, ip, lr, pc}^
   3acb4:	stmmi	r2, {r1, r4, r5, r8, r9, ip, sp, pc}
   3acb8:	andne	lr, r3, #212, 18	; 0x350000
   3acbc:			; <UNDEFINED> instruction: 0xf7ff4478
   3acc0:			; <UNDEFINED> instruction: 0x3001ffb3
   3acc4:	adcshi	pc, r4, r0
   3acc8:	andne	lr, r3, #212, 18	; 0x350000
   3accc:			; <UNDEFINED> instruction: 0xf7ff6960
   3acd0:	andcc	pc, r1, fp, lsr #31
   3acd4:	adchi	pc, ip, r0
   3acd8:	ldmib	r4, {r1, r3, r4, r5, r6, fp, lr}^
   3acdc:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   3ace0:			; <UNDEFINED> instruction: 0xffa2f7ff
   3ace4:			; <UNDEFINED> instruction: 0xf0003001
   3ace8:	stmdavs	r3!, {r0, r1, r5, r7, pc}
   3acec:	strle	r0, [r9, #-1689]	; 0xfffff967
   3acf0:	ldmib	r4, {r0, r2, r4, r5, r6, fp, lr}^
   3acf4:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   3acf8:			; <UNDEFINED> instruction: 0xff96f7ff
   3acfc:			; <UNDEFINED> instruction: 0xf0003001
   3ad00:	stmdavs	r3!, {r0, r1, r2, r4, r7, pc}
   3ad04:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3ad08:	ldmib	r4, {r0, r1, r5, sp, lr}^
   3ad0c:			; <UNDEFINED> instruction: 0xf1b99801
   3ad10:	vpmax.f32	d0, d0, d3
   3ad14:	blge	11b030 <__read_chk@plt+0x113b04>
   3ad18:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   3ad1c:	ldrmi	r4, [r8], -sl, asr #12
   3ad20:	bcc	fe476548 <__read_chk@plt+0xfe46f01c>
   3ad24:	cdp	3, 0, cr2, cr8, cr4, {0}
   3ad28:			; <UNDEFINED> instruction: 0xf7cb1a10
   3ad2c:	stmdavs	r3!, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
   3ad30:	svclt	0x0058069a
   3ad34:			; <UNDEFINED> instruction: 0xf100197f
   3ad38:	blmi	195af94 <__read_chk@plt+0x1953a68>
   3ad3c:	cdpmi	13, 6, cr3, cr4, cr1, {0}
   3ad40:	ldrbtmi	r3, [fp], #-3841	; 0xfffff0ff
   3ad44:	andge	pc, r4, sp, asr #17
   3ad48:			; <UNDEFINED> instruction: 0x469b447e
   3ad4c:			; <UNDEFINED> instruction: 0xf815ab06
   3ad50:	strbmi	r2, [fp], #-3841	; 0xfffff0ff
   3ad54:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   3ad58:	svceq	0x0002f1b9
   3ad5c:	stccs	8, cr15, [ip], {3}
   3ad60:			; <UNDEFINED> instruction: 0xf89ddd47
   3ad64:			; <UNDEFINED> instruction: 0xf10dc00d
   3ad68:			; <UNDEFINED> instruction: 0xf89d0a11
   3ad6c:			; <UNDEFINED> instruction: 0xf10d100c
   3ad70:			; <UNDEFINED> instruction: 0xf89d0914
   3ad74:	b	13fadb4 <__read_chk@plt+0x13f3888>
   3ad78:	smlabbeq	sl, ip, r3, r0
   3ad7c:	teqeq	ip, #3	; <UNPREDICTABLE>
   3ad80:	eorseq	pc, r0, #2
   3ad84:	orrsne	lr, r0, #274432	; 0x43000
   3ad88:	andsne	lr, ip, #270336	; 0x42000
   3ad8c:	eorseq	pc, pc, r0
   3ad90:	orrseq	lr, r1, r6, lsl #22
   3ad94:	ldrtmi	r4, [r3], #-1074	; 0xfffffbce
   3ad98:			; <UNDEFINED> instruction: 0x0c00eb06
   3ad9c:	ldr	pc, [r0], #-2194	; 0xfffff76e
   3ada0:	ldreq	pc, [r0], #-2193	; 0xfffff76f
   3ada4:	ldrcs	pc, [r0], #-2195	; 0xfffff76d
   3ada8:			; <UNDEFINED> instruction: 0xf89c6921
   3adac:			; <UNDEFINED> instruction: 0xf88d3410
   3adb0:			; <UNDEFINED> instruction: 0xf88de011
   3adb4:			; <UNDEFINED> instruction: 0xf88d2012
   3adb8:	movtlt	r3, #4115	; 0x1013
   3adbc:	cdp	7, 8, cr15, cr2, cr11, {6}
   3adc0:	ldrdle	r4, [r6], -r1
   3adc4:	bleq	b8e34 <__read_chk@plt+0xb1908>
   3adc8:			; <UNDEFINED> instruction: 0xf7cb6921
   3adcc:	ldrbmi	lr, [r1, #3708]	; 0xe7c
   3add0:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3add4:	svc	0x00d4f7cb
   3add8:			; <UNDEFINED> instruction: 0xf108bb50
   3addc:			; <UNDEFINED> instruction: 0xf1b80801
   3ade0:	stcle	15, cr0, [r4, #-60]	; 0xffffffc4
   3ade4:	ldrbeq	r6, [fp], r3, lsr #16
   3ade8:			; <UNDEFINED> instruction: 0xf04fd534
   3adec:			; <UNDEFINED> instruction: 0xf04f0800
   3adf0:	adcmi	r0, pc, #0, 18
   3adf4:	mnf<illegal precision>p	f5, #2.0
   3adf8:			; <UNDEFINED> instruction: 0x464a1a90
   3adfc:	beq	476664 <__read_chk@plt+0x46f138>
   3ae00:	ldrdge	pc, [r4], -sp
   3ae04:	ldmda	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ae08:	stmdals	r1, {r2, r6, r7, r8, fp, sp, lr, pc}
   3ae0c:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   3ae10:	cdp	7, 3, cr15, cr4, cr11, {6}
   3ae14:	ldrdle	r4, [r6], -r1
   3ae18:	bleq	b8e88 <__read_chk@plt+0xb195c>
   3ae1c:			; <UNDEFINED> instruction: 0xf7cb68e1
   3ae20:	ldrbmi	lr, [r1, #3630]	; 0xe2e
   3ae24:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   3ae28:	stmda	r4, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ae2c:	sbcsle	r2, r4, r0, lsl #16
   3ae30:	stcl	7, cr15, [r4, #812]	; 0x32c
   3ae34:	blx	8153c8 <__read_chk@plt+0x80de9c>
   3ae38:			; <UNDEFINED> instruction: 0xf8c4fa80
   3ae3c:	blcs	62ed4 <__read_chk@plt+0x5b9a8>
   3ae40:	svcge	0x0025f43f
   3ae44:			; <UNDEFINED> instruction: 0xf7cc4618
   3ae48:	movwcs	lr, #2352	; 0x930
   3ae4c:	ldrdge	pc, [r4], -r4	; <UNPREDICTABLE>
   3ae50:	ldr	r6, [ip, -r3, ror #2]
   3ae54:	ldrbmi	r6, [r8], -r2, lsr #18
   3ae58:			; <UNDEFINED> instruction: 0xf7ff68e1
   3ae5c:	andcc	pc, r1, r5, ror #29
   3ae60:	strb	sp, [r5, r3, asr #3]!
   3ae64:	strtmi	r4, [pc], #-2075	; 3ae6c <__read_chk@plt+0x33940>
   3ae68:	strtmi	r6, [sl], -r1, ror #19
   3ae6c:			; <UNDEFINED> instruction: 0xf8124478
   3ae70:			; <UNDEFINED> instruction: 0xf3c16b01
   3ae74:	rsbsmi	r4, r3, r7, lsl #6
   3ae78:	bl	4b968 <__read_chk@plt+0x4443c>
   3ae7c:	ldmdbvs	fp, {r0, r1, r7, r8, r9}
   3ae80:	smlabbcs	r1, r3, sl, lr
   3ae84:			; <UNDEFINED> instruction: 0xf021d1f3
   3ae88:	mvnvs	r4, pc, ror r1
   3ae8c:	stmiavs	r0!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   3ae90:	b	f8dc8 <__read_chk@plt+0xf189c>
   3ae94:	svclt	0x00183800
   3ae98:	ldrbt	r2, [r3], r1
   3ae9c:	ldc	7, cr15, [sl, #812]	; 0x32c
   3aea0:	rsccs	r4, pc, #13312	; 0x3400
   3aea4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   3aea8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3aeac:			; <UNDEFINED> instruction: 0xf7cb4478
   3aeb0:	svclt	0x0000ecb4
   3aeb4:	andeq	fp, r2, lr, ror #23
   3aeb8:	andeq	r0, r0, r0, asr r7
   3aebc:	andeq	fp, r2, lr, lsr #23
   3aec0:	andeq	r8, r1, r0, lsr #5
   3aec4:	andeq	r8, r1, sl, lsl #5
   3aec8:	andeq	r1, r1, r6, ror #12
   3aecc:	andeq	r1, r1, sl, lsl r6
   3aed0:	andeq	r8, r1, r4, asr r2
   3aed4:	andeq	r8, r1, r0, lsr r1
   3aed8:	strdeq	r8, [r1], -r4
   3aedc:	andeq	r8, r1, r6, asr #1
   3aee0:	ldrdeq	r8, [r1], -ip
   3aee4:	blmi	fe94d978 <__read_chk@plt+0xfe94644c>
   3aee8:	push	{r1, r3, r4, r5, r6, sl, lr}
   3aeec:	strdlt	r4, [r4], r0
   3aef0:	ldmpl	r3, {r0, r2, r6, r9, fp, sp, lr}^
   3aef4:	movwls	r6, #14363	; 0x381b
   3aef8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3aefc:	cmnle	fp, r0, lsl #26
   3af00:	strmi	r6, [r4], -r7, lsl #16
   3af04:	strble	r0, [sp, #-2046]!	; 0xfffff802
   3af08:			; <UNDEFINED> instruction: 0x8601e9d0
   3af0c:	svceq	0x0003f1b8
   3af10:	msrhi	SP_svc, r0
   3af14:	tsteq	r8, r0, lsl #2	; <UNPREDICTABLE>
   3af18:	strbmi	r2, [r2], -r4, lsl #6
   3af1c:	andeq	lr, r3, sp, lsl #22
   3af20:	stmda	r0, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3af24:	svceq	0x0000f1b8
   3af28:			; <UNDEFINED> instruction: 0xf89dd073
   3af2c:			; <UNDEFINED> instruction: 0xf1b83004
   3af30:	bmi	fe4beb3c <__read_chk@plt+0xfe4b7610>
   3af34:	bl	cc124 <__read_chk@plt+0xc4bf8>
   3af38:	b	13fb58c <__read_chk@plt+0x13f4060>
   3af3c:			; <UNDEFINED> instruction: 0xf0031303
   3af40:			; <UNDEFINED> instruction: 0xf8910330
   3af44:			; <UNDEFINED> instruction: 0xf0000410
   3af48:			; <UNDEFINED> instruction: 0xf89d808a
   3af4c:	teqcs	sp, r5
   3af50:	andne	pc, fp, sp, lsl #17
   3af54:	b	10fb240 <__read_chk@plt+0x10f3d14>
   3af58:			; <UNDEFINED> instruction: 0xf0011317
   3af5c:	ldrmi	r0, [r3], #-316	; 0xfffffec4
   3af60:			; <UNDEFINED> instruction: 0xf893440a
   3af64:			; <UNDEFINED> instruction: 0xf8921410
   3af68:			; <UNDEFINED> instruction: 0xf88d3410
   3af6c:			; <UNDEFINED> instruction: 0xf88d1009
   3af70:	stmdbvs	r1!, {r1, r3, ip, sp}
   3af74:	streq	pc, [r9, -sp, lsl #2]
   3af78:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   3af7c:	subsle	r2, r6, r0, lsl #18
   3af80:	stc	7, cr15, [r0, #812]!	; 0x32c
   3af84:	andle	r4, r6, r7, asr #10
   3af88:	bleq	b8fec <__read_chk@plt+0xb1ac0>
   3af8c:			; <UNDEFINED> instruction: 0xf7cb6921
   3af90:	strbmi	lr, [r7, #-3482]	; 0xfffff266
   3af94:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3af98:	cdp	7, 15, cr15, cr2, cr11, {6}
   3af9c:	cmple	r7, r0, lsl #16
   3afa0:	stmdavs	r7!, {r0, r9, sl, ip, sp}
   3afa4:	ldcle	14, cr2, [r4, #-60]!	; 0xffffffc4
   3afa8:			; <UNDEFINED> instruction: 0xf14006f8
   3afac:	ldrteq	r8, [sl], sl, asr #1
   3afb0:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r6, sl, ip, lr, pc}^
   3afb4:	ldmdami	r2!, {r0, r1, r5, r6, r7, r8, ip, sp, pc}^
   3afb8:	andne	lr, r3, #212, 18	; 0x350000
   3afbc:			; <UNDEFINED> instruction: 0xf7ff4478
   3afc0:	andcc	pc, r1, r3, lsr lr	; <UNPREDICTABLE>
   3afc4:	ldmib	r4, {r2, r6, ip, lr, pc}^
   3afc8:	stmdbvs	r0!, {r0, r1, r9, ip}^
   3afcc:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   3afd0:	eorsle	r3, sp, r1
   3afd4:	ldmib	r4, {r0, r1, r3, r5, r6, fp, lr}^
   3afd8:	ldrbtmi	r1, [r8], #-515	; 0xfffffdfd
   3afdc:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   3afe0:	eorsle	r3, r5, r1
   3afe4:	tstlt	r8, r0, ror #18
   3afe8:	ldmda	lr, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3afec:	cmnvs	r3, r0, lsl #6
   3aff0:	rsbvs	r2, r5, #0, 6
   3aff4:	movwcc	lr, #14788	; 0x39c4
   3aff8:	blmi	180d98c <__read_chk@plt+0x1806460>
   3affc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3b000:	blls	115070 <__read_chk@plt+0x10db44>
   3b004:			; <UNDEFINED> instruction: 0xf040405a
   3b008:	strtmi	r8, [r8], -r6, lsr #1
   3b00c:	pop	{r2, ip, sp, pc}
   3b010:	fltcsdz	f0, r8
   3b014:	ldrbteq	sp, [r9], fp, asr #1
   3b018:	ldmdami	ip, {r0, r3, r6, r7, sl, ip, lr, pc}^
   3b01c:	andne	lr, r3, #212, 18	; 0x350000
   3b020:			; <UNDEFINED> instruction: 0xf7ff4478
   3b024:	andcc	pc, r1, r1, lsl #28
   3b028:	stmdavs	r7!, {r1, r4, ip, lr, pc}
   3b02c:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   3b030:	stc	7, cr15, [r4, #-812]!	; 0xfffffcd4
   3b034:	andle	r4, r6, r7, asr #10
   3b038:	bleq	b909c <__read_chk@plt+0xb1b70>
   3b03c:			; <UNDEFINED> instruction: 0xf7cb68e1
   3b040:	strbmi	lr, [r7, #-3358]	; 0xfffff2e2
   3b044:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   3b048:	cdp	7, 15, cr15, cr4, cr11, {6}
   3b04c:	adcle	r2, r7, r0, lsl #16
   3b050:	ldc	7, cr15, [r4], #812	; 0x32c
   3b054:	stmdbvs	r0!, {r0, r2, r7, r9, ip, sp, pc}^
   3b058:	bicle	r2, r5, r0, lsl #16
   3b05c:	ldrmi	lr, [r3], #-1992	; 0xfffff838
   3b060:	eorspl	pc, sp, #70254592	; 0x4300000
   3b064:	andcs	pc, sl, sp, lsr #17
   3b068:	ldrcc	pc, [r0], #-2195	; 0xfffff76d
   3b06c:	andcc	pc, r9, sp, lsl #17
   3b070:	stmdami	r7, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
   3b074:	andne	lr, r3, #212, 18	; 0x350000
   3b078:			; <UNDEFINED> instruction: 0xf7ff4478
   3b07c:	stmibvs	r0!, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   3b080:			; <UNDEFINED> instruction: 0xf3c04b44
   3b084:			; <UNDEFINED> instruction: 0xf88d2607
   3b088:	bleq	930a4 <__read_chk@plt+0x8bb78>
   3b08c:			; <UNDEFINED> instruction: 0xf001447b
   3b090:	stmibeq	r2, {r4, r5, r8}
   3b094:	tstne	r6, r1, asr #20
   3b098:	ldrmi	fp, [r9], #-710	; 0xfffffd3a
   3b09c:	eorseq	pc, ip, #2
   3b0a0:	addsne	lr, r6, #270336	; 0x42000
   3b0a4:	ldreq	pc, [pc, -r6]!
   3b0a8:	ldrne	pc, [r0], #-2193	; 0xfffff76f
   3b0ac:	ldrmi	r4, [pc], #-1050	; 3b0b4 <__read_chk@plt+0x33b88>
   3b0b0:	andmi	pc, r7, r0, asr #7
   3b0b4:	ldrgt	pc, [r0], #-2194	; 0xfffff76e
   3b0b8:	andne	pc, r9, sp, lsl #17
   3b0bc:	orrseq	lr, r0, #3072	; 0xc00
   3b0c0:	ldrcs	pc, [r0], #-2199	; 0xfffff769
   3b0c4:	stmdbvs	r1!, {r0, r1, r8, r9, sl, fp, sp, pc}
   3b0c8:	andeq	pc, r4, sp, lsl #17
   3b0cc:	andvs	pc, r6, sp, lsl #17
   3b0d0:	streq	pc, [r9], -sp, lsl #2
   3b0d4:	ldreq	pc, [r0], #-2195	; 0xfffff76d
   3b0d8:	andgt	pc, sl, sp, lsl #17
   3b0dc:	andcs	pc, fp, sp, lsl #17
   3b0e0:			; <UNDEFINED> instruction: 0xf7cbb1e9
   3b0e4:	adcsmi	lr, r7, #240, 24	; 0xf000
   3b0e8:			; <UNDEFINED> instruction: 0xf816d006
   3b0ec:	stmdbvs	r1!, {r0, r8, r9, fp}
   3b0f0:	stcl	7, cr15, [r8], #812	; 0x32c
   3b0f4:	ldrhle	r4, [r8, #39]!	; 0x27
   3b0f8:			; <UNDEFINED> instruction: 0xf7cb6920
   3b0fc:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
   3b100:	stmdavs	r3!, {r1, r2, r5, r7, r8, ip, lr, pc}
   3b104:			; <UNDEFINED> instruction: 0xf53f06db
   3b108:	stmdami	r3!, {r2, r4, r6, r8, r9, sl, fp, sp, pc}
   3b10c:	andne	lr, r3, #212, 18	; 0x350000
   3b110:			; <UNDEFINED> instruction: 0xf7ff4478
   3b114:	andcc	pc, r1, r9, lsl #27
   3b118:	svcge	0x004bf47f
   3b11c:	stmiavs	r1!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   3b120:	stc	7, cr15, [ip], #812	; 0x32c
   3b124:			; <UNDEFINED> instruction: 0xd00642b7
   3b128:	bleq	b9188 <__read_chk@plt+0xb1c5c>
   3b12c:			; <UNDEFINED> instruction: 0xf7cb68e1
   3b130:	adcsmi	lr, r7, #42496	; 0xa600
   3b134:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   3b138:	cdp	7, 7, cr15, cr12, cr11, {6}
   3b13c:	rscle	r2, r0, r0, lsl #16
   3b140:	ldmdami	r6, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
   3b144:	andne	lr, r3, #212, 18	; 0x350000
   3b148:			; <UNDEFINED> instruction: 0xf7ff4478
   3b14c:	andcc	pc, r1, sp, ror #26
   3b150:	svcge	0x006bf47f
   3b154:			; <UNDEFINED> instruction: 0xf7cbe77c
   3b158:	blmi	4b6258 <__read_chk@plt+0x4aed2c>
   3b15c:	subne	pc, r1, #64, 4
   3b160:	ldmdami	r1, {r4, r8, fp, lr}
   3b164:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3b168:	orrvs	pc, sl, #12582912	; 0xc00000
   3b16c:			; <UNDEFINED> instruction: 0xf7cb4478
   3b170:	svclt	0x0000eb54
   3b174:	andeq	fp, r2, r8, asr r9
   3b178:	andeq	r0, r0, r0, asr r7
   3b17c:	andeq	r8, r1, r8, rrx
   3b180:	ldrdeq	r7, [r1], -r4
   3b184:	andeq	r7, r1, lr, lsl #31
   3b188:	andeq	fp, r2, r4, asr #16
   3b18c:	andeq	r1, r1, ip, lsr r3
   3b190:	strdeq	ip, [r0], -r0
   3b194:	andeq	r7, r1, r0, lsl pc
   3b198:	andeq	r1, r1, ip, asr #4
   3b19c:	andeq	r1, r1, r4, lsl r2
   3b1a0:	andeq	r7, r1, r8, lsr lr
   3b1a4:	andeq	r7, r1, sl, lsl #28
   3b1a8:	andeq	r7, r1, ip, lsl lr
   3b1ac:	eorcs	fp, r8, #56, 10	; 0xe000000
   3b1b0:	tstcs	r0, ip, lsl #12
   3b1b4:			; <UNDEFINED> instruction: 0xf7cb4605
   3b1b8:	strtmi	lr, [r0], -r4, asr #19
   3b1bc:			; <UNDEFINED> instruction: 0xf7ccb13c
   3b1c0:	cmnvs	r8, r0, asr #16
   3b1c4:	movwcs	fp, #304	; 0x130
   3b1c8:	rsbvs	r6, fp, r8, ror #20
   3b1cc:	movwcs	fp, #32056	; 0x7d38
   3b1d0:	ldclt	0, cr6, [r8, #-428]!	; 0xfffffe54
   3b1d4:	bl	ffcf9108 <__read_chk@plt+0xffcf1bdc>
   3b1d8:	rsbvs	fp, r8, #128, 4
   3b1dc:	svclt	0x0000bd38
   3b1e0:	svcmi	0x00f0e92d
   3b1e4:			; <UNDEFINED> instruction: 0xf8d0b089
   3b1e8:			; <UNDEFINED> instruction: 0xf1b88024
   3b1ec:			; <UNDEFINED> instruction: 0xf0400f00
   3b1f0:			; <UNDEFINED> instruction: 0xf89080ac
   3b1f4:	strmi	r7, [r6], -r0, lsr #32
   3b1f8:			; <UNDEFINED> instruction: 0xf10007f8
   3b1fc:	rndvcd	f0, f6
   3b200:	andls	r6, r3, r4, ror r8
   3b204:	ldmvs	r0!, {r1, r2, r5, r7, r9, sl, lr}
   3b208:			; <UNDEFINED> instruction: 0xf0002a00
   3b20c:			; <UNDEFINED> instruction: 0xf8df81d7
   3b210:			; <UNDEFINED> instruction: 0xf04f4488
   3b214:	vmov.i16	d16, #768	; 0x0300
   3b218:	strmi	r0, [sp], -r0, lsl #21
   3b21c:	strls	r4, [r4], #-1148	; 0xfffffb84
   3b220:	ldrbtmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3b224:	ldrbtmi	r4, [ip], #-1689	; 0xfffff967
   3b228:			; <UNDEFINED> instruction: 0xf8df9406
   3b22c:	ldrbtmi	r4, [ip], #-1140	; 0xfffffb8c
   3b230:	strne	lr, [r1], #-2509	; 0xfffff633
   3b234:	strbtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3b238:	strls	r4, [r7], #-1148	; 0xfffffb84
   3b23c:	svceq	0x000cf1be
   3b240:	eorhi	pc, r1, #0, 4
   3b244:			; <UNDEFINED> instruction: 0xf01ee8df
   3b248:	cmpeq	r4, lr, lsr r0
   3b24c:	adceq	r0, pc, r2, asr #2
   3b250:	smulleq	r0, lr, ip, r0
   3b254:	ldrheq	r0, [r3], -sl
   3b258:	andseq	r0, r3, r3, lsl r0
   3b25c:			; <UNDEFINED> instruction: 0x012f0013
   3b260:	ldrmi	r0, [r9], r5, lsl #2
   3b264:			; <UNDEFINED> instruction: 0xf0002a00
   3b268:			; <UNDEFINED> instruction: 0xf04f81b1
   3b26c:	strtmi	r0, [sl], #-3591	; 0xfffff1f9
   3b270:	strbmi	r4, [fp], -ip, lsr #13
   3b274:	bl	fe8e0e90 <__read_chk@plt+0xfe8d9964>
   3b278:	strbtmi	r0, [r5], -ip, lsl #8
   3b27c:	blls	b92f4 <__read_chk@plt+0xb1dc8>
   3b280:	svceq	0x002df1b9
   3b284:			; <UNDEFINED> instruction: 0xf1b9d04e
   3b288:			; <UNDEFINED> instruction: 0xf0000f3d
   3b28c:			; <UNDEFINED> instruction: 0xf1a98127
   3b290:	blx	17fdebc <__read_chk@plt+0x17f6990>
   3b294:			; <UNDEFINED> instruction: 0xf1bbfb8b
   3b298:	vrecps.f32	d0, d0, d7
   3b29c:	blx	adb678 <__read_chk@plt+0xad414c>
   3b2a0:			; <UNDEFINED> instruction: 0xf01bfb0b
   3b2a4:			; <UNDEFINED> instruction: 0xf0000f01
   3b2a8:	lgnnesm	f0, #0.5
   3b2ac:	ldrmi	r3, [r9], r1, lsl #10
   3b2b0:			; <UNDEFINED> instruction: 0xf896b11a
   3b2b4:	ldrbeq	r7, [fp, r0, lsr #32]!
   3b2b8:	bls	b09c0 <__read_chk@plt+0xa9494>
   3b2bc:	ldrbtmi	r4, [r4], -fp, asr #12
   3b2c0:	eors	r1, sp, r1, asr sl
   3b2c4:	strtmi	r9, [ip], -r2, lsl #22
   3b2c8:	blgt	b9320 <__read_chk@plt+0xb1df4>
   3b2cc:			; <UNDEFINED> instruction: 0xf8133a01
   3b2d0:	strbmi	lr, [r6, #0]!
   3b2d4:	stmdacs	sl, {r0, r1, r2, r3, r8, ip, lr, pc}
   3b2d8:	adchi	pc, pc, r0
   3b2dc:	bcs	472e8 <__read_chk@plt+0x3fdbc>
   3b2e0:	blls	1ef3fc <__read_chk@plt+0x1e7ed0>
   3b2e4:			; <UNDEFINED> instruction: 0xf81e46a6
   3b2e8:	bcc	adef4 <__read_chk@plt+0xa69c8>
   3b2ec:	strbmi	r5, [r5, #-3101]!	; 0xfffff3e3
   3b2f0:	addshi	pc, sp, r0
   3b2f4:			; <UNDEFINED> instruction: 0xf1bc4674
   3b2f8:	eorle	r0, sl, sl, lsl #30
   3b2fc:			; <UNDEFINED> instruction: 0xf0002a00
   3b300:			; <UNDEFINED> instruction: 0xf0078169
   3b304:	strbmi	r0, [fp], -r1, lsl #24
   3b308:	blpl	b9360 <__read_chk@plt+0xb1e34>
   3b30c:	vstrcs	s6, [sl, #-4]
   3b310:	addhi	pc, r2, r0
   3b314:			; <UNDEFINED> instruction: 0xf1bcb112
   3b318:	rscsle	r0, r5, r0, lsl #30
   3b31c:	strcs	r9, [r1], #-2561	; 0xfffff5ff
   3b320:	and	r1, sp, r1, asr sl
   3b324:	svccs	0x00006977
   3b328:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   3b32c:	strcc	r9, [r1, #-2561]	; 0xfffff5ff
   3b330:	bne	14a2f4c <__read_chk@plt+0x149ba20>
   3b334:	andle	r1, r2, r2, ror #28
   3b338:			; <UNDEFINED> instruction: 0xf14007fc
   3b33c:	strcs	r8, [ip], #-141	; 0xffffff73
   3b340:	rsbsvs	r9, r4, r3, lsl #20
   3b344:			; <UNDEFINED> instruction: 0x763260b0
   3b348:			; <UNDEFINED> instruction: 0x46406019
   3b34c:	pop	{r0, r3, ip, sp, pc}
   3b350:	bcs	5f318 <__read_chk@plt+0x57dec>
   3b354:	teqhi	r4, r0	; <UNPREDICTABLE>
   3b358:	blgt	b93b0 <__read_chk@plt+0xb1e84>
   3b35c:	bcc	83364 <__read_chk@plt+0x7be38>
   3b360:	svceq	0x002df1bc
   3b364:	andcs	fp, r1, r8, lsl #30
   3b368:	bcs	6fa84 <__read_chk@plt+0x68558>
   3b36c:	bls	afa58 <__read_chk@plt+0xa852c>
   3b370:	strcs	r4, [r2], #-1611	; 0xfffff9b5
   3b374:	ubfx	r1, r1, #20, #4
   3b378:	bcs	4cde4 <__read_chk@plt+0x458b8>
   3b37c:	sbcshi	pc, r8, r0
   3b380:			; <UNDEFINED> instruction: 0xf815464b
   3b384:	bcc	8df90 <__read_chk@plt+0x86a64>
   3b388:	eorle	r2, r7, sl, lsl #24
   3b38c:	mvnsle	r2, r0, lsl #20
   3b390:	strcs	r9, [r4], #-2561	; 0xfffff5ff
   3b394:			; <UNDEFINED> instruction: 0xe7d31a51
   3b398:			; <UNDEFINED> instruction: 0xf0002803
   3b39c:	andcc	r8, r1, r6, asr #1
   3b3a0:			; <UNDEFINED> instruction: 0xf0002a00
   3b3a4:	blls	15b7c4 <__read_chk@plt+0x154298>
   3b3a8:			; <UNDEFINED> instruction: 0xf8153a01
   3b3ac:			; <UNDEFINED> instruction: 0xf8134b01
   3b3b0:	strmi	ip, [r4, #0]!
   3b3b4:	bcs	6f77c <__read_chk@plt+0x68250>
   3b3b8:	tsthi	r1, r0	; <UNPREDICTABLE>
   3b3bc:	strbmi	r4, [fp], -ip, lsr #12
   3b3c0:	blgt	b9418 <__read_chk@plt+0xb1eec>
   3b3c4:			; <UNDEFINED> instruction: 0xf1bc3a01
   3b3c8:	strtmi	r0, [r5], -sl, lsl #30
   3b3cc:	svcge	0x0049f43f
   3b3d0:	mvnsle	r2, r0, lsl #20
   3b3d4:	strcs	r9, [r6], #-2561	; 0xfffff5ff
   3b3d8:	sbfx	r1, r1, #20, #18
   3b3dc:	bcs	4ce48 <__read_chk@plt+0x4591c>
   3b3e0:	rschi	pc, r3, r0
   3b3e4:	strtmi	r1, [ip], ip, lsr #17
   3b3e8:			; <UNDEFINED> instruction: 0xf81c464b
   3b3ec:			; <UNDEFINED> instruction: 0xf1beeb01
   3b3f0:	bl	fe93f020 <__read_chk@plt+0xfe937af4>
   3b3f4:	strbtmi	r0, [r5], -ip, lsl #4
   3b3f8:	svcge	0x0033f43f
   3b3fc:	ldmibeq	fp!, {r1, r2, r3, ip, sp, lr, pc}^
   3b400:	svceq	0x0020f1be
   3b404:			; <UNDEFINED> instruction: 0xf1b9bf18
   3b408:			; <UNDEFINED> instruction: 0xd1b50f09
   3b40c:	mvnle	r2, r0, lsl #20
   3b410:	strcs	r9, [r5], #-2561	; 0xfffff5ff
   3b414:			; <UNDEFINED> instruction: 0xe7931a51
   3b418:	bcs	4ce84 <__read_chk@plt+0x45958>
   3b41c:	sbcshi	pc, r0, r0
   3b420:	ldrle	r0, [r9, #2045]	; 0x7fd
   3b424:	strcs	r9, [r2], #-2561	; 0xfffff5ff
   3b428:	bne	1483430 <__read_chk@plt+0x147bf04>
   3b42c:	stmdacs	sl, {r3, r7, r8, r9, sl, sp, lr, pc}
   3b430:	strtmi	fp, [r5], -r4, lsl #30
   3b434:			; <UNDEFINED> instruction: 0xf0404674
   3b438:	bcs	5b708 <__read_chk@plt+0x541dc>
   3b43c:	rschi	pc, r1, r0
   3b440:	bcc	995e8 <__read_chk@plt+0x920bc>
   3b444:	ldmdacs	r0, {r0, r2, r5, r6, sl, fp, ip}^
   3b448:	andcs	fp, r1, r8, lsl #30
   3b44c:	andcs	sp, r0, r8, lsr #1
   3b450:	stcls	7, cr14, [r1], {177}	; 0xb1
   3b454:	bne	188cd88 <__read_chk@plt+0x188585c>
   3b458:	and	r4, r5, sl, lsr #8
   3b45c:			; <UNDEFINED> instruction: 0xf43f4295
   3b460:	ldrbeq	sl, [ip, lr, ror #30]!
   3b464:	svcge	0x006bf53f
   3b468:	blmi	b94c4 <__read_chk@plt+0xb1f98>
   3b46c:	mvnsle	r2, sl, lsl #24
   3b470:	mlami	r0, r6, r8, pc	; <UNPREDICTABLE>
   3b474:			; <UNDEFINED> instruction: 0xf0444295
   3b478:			; <UNDEFINED> instruction: 0xf8860401
   3b47c:			; <UNDEFINED> instruction: 0xf43f4020
   3b480:			; <UNDEFINED> instruction: 0xf896af5e
   3b484:	strb	r7, [ip, r0, lsr #32]!
   3b488:	svceq	0x0080f019
   3b48c:	streq	lr, [ip], #-2978	; 0xfffff45e
   3b490:	subsle	r4, fp, r5, ror #12
   3b494:	mlavc	r0, r6, r8, pc	; <UNPREDICTABLE>
   3b498:	ldrmi	r4, [r9], r2, lsr #12
   3b49c:	streq	pc, [r2], #-71	; 0xffffffb9
   3b4a0:	eormi	pc, r0, r6, lsl #17
   3b4a4:	stcls	7, cr14, [r1], {4}
   3b4a8:	bne	188cddc <__read_chk@plt+0x18858b0>
   3b4ac:	cdpeq	0, 0, cr15, cr1, cr7, {0}
   3b4b0:			; <UNDEFINED> instruction: 0xf814462c
   3b4b4:	bcc	ae0c0 <__read_chk@plt+0xa6b94>
   3b4b8:	svceq	0x002df1bc
   3b4bc:	andle	r4, r9, r5, lsr #12
   3b4c0:			; <UNDEFINED> instruction: 0xf1beb112
   3b4c4:	rscsle	r0, r4, r0, lsl #30
   3b4c8:	ldr	r2, [r9, -fp, lsl #8]!
   3b4cc:	str	r4, [r8, -ip, lsr #12]
   3b4d0:	ldr	r4, [r6, -ip, lsr #12]
   3b4d4:			; <UNDEFINED> instruction: 0xf47f2a00
   3b4d8:	ldr	sl, [r0, -pc, lsr #30]!
   3b4dc:	svceq	0x0008f1be
   3b4e0:	streq	pc, [r1, #-261]	; 0xfffffefb
   3b4e4:	bls	ab0f4 <__read_chk@plt+0xa3bc8>
   3b4e8:			; <UNDEFINED> instruction: 0xf8029f03
   3b4ec:	ldmdbvs	r7!, {r0, r8, r9, fp, ip, sp, lr}^
   3b4f0:	andls	fp, r1, #8, 30
   3b4f4:	stcls	14, cr1, [r1], {98}	; 0x62
   3b4f8:	mvnslt	r1, r1, ror #20
   3b4fc:	rscle	r2, r3, r0, lsl #20
   3b500:	mlavc	r0, r6, r8, pc	; <UNPREDICTABLE>
   3b504:	ldrble	r0, [r1, #2044]	; 0x7fc
   3b508:			; <UNDEFINED> instruction: 0xf8c3e7de
   3b50c:			; <UNDEFINED> instruction: 0xf6438000
   3b510:	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
   3b514:			; <UNDEFINED> instruction: 0xf7cb6273
   3b518:			; <UNDEFINED> instruction: 0xf8c6edc8
   3b51c:			; <UNDEFINED> instruction: 0xf8d68014
   3b520:	strbmi	r8, [r0], -r4, lsr #32
   3b524:	pop	{r0, r3, ip, sp, pc}
   3b528:	bcs	5f4f0 <__read_chk@plt+0x57fc4>
   3b52c:	svcge	0x0028f47f
   3b530:	strbmi	r9, [fp], -r1, lsl #20
   3b534:	bne	148454c <__read_chk@plt+0x147d020>
   3b538:	bcs	75148 <__read_chk@plt+0x6dc1c>
   3b53c:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {1}
   3b540:	mlavc	r0, r6, r8, pc	; <UNPREDICTABLE>
   3b544:	bl	fe8f512c <__read_chk@plt+0xfe8edc00>
   3b548:	strbtmi	r0, [r5], -ip, lsl #8
   3b54c:			; <UNDEFINED> instruction: 0xf8179f07
   3b550:			; <UNDEFINED> instruction: 0xf1b99009
   3b554:			; <UNDEFINED> instruction: 0xd09d0fff
   3b558:	svceq	0x0007f1be
   3b55c:	svcls	0x0001d044
   3b560:	svceq	0x0008f1be
   3b564:	mulpl	ip, sp, r9
   3b568:	bleq	b798c <__read_chk@plt+0xb0460>
   3b56c:			; <UNDEFINED> instruction: 0xf1bed04f
   3b570:	rsble	r0, r2, r9, lsl #30
   3b574:			; <UNDEFINED> instruction: 0xf0099f01
   3b578:	b	117da7c <__read_chk@plt+0x1176550>
   3b57c:	blx	17fd9a8 <__read_chk@plt+0x17f647c>
   3b580:	strls	pc, [r3, #-1417]	; 0xfffffa77
   3b584:	stccs	0, cr7, [r0], {61}	; 0x3d
   3b588:			; <UNDEFINED> instruction: 0xf896d071
   3b58c:	strbeq	r4, [r5, r0, lsr #32]!
   3b590:	strbtle	r9, [ip], #-1029	; 0xfffffbfb
   3b594:	cdpeq	0, 0, cr15, cr7, cr15, {2}
   3b598:	andlt	pc, r4, sp, asr #17
   3b59c:	andcc	lr, r1, fp, ror #12
   3b5a0:	bcs	4cf78 <__read_chk@plt+0x45a4c>
   3b5a4:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {3}
   3b5a8:	bls	b5134 <__read_chk@plt+0xadc08>
   3b5ac:	bne	14845c8 <__read_chk@plt+0x147d09c>
   3b5b0:	bls	b50d0 <__read_chk@plt+0xadba4>
   3b5b4:	strcs	r4, [r3], #-1611	; 0xfffff9b5
   3b5b8:			; <UNDEFINED> instruction: 0xe6c11a51
   3b5bc:	ldrt	r4, [pc], r1, asr #12
   3b5c0:	strbmi	r9, [fp], -r1, lsl #16
   3b5c4:	bne	10845d4 <__read_chk@plt+0x107d0a8>
   3b5c8:	ssat	r4, #26, r0, lsl #12
   3b5cc:	strcs	r9, [r7], #-2561	; 0xfffff5ff
   3b5d0:	ssat	r1, #22, r1, asr #20
   3b5d4:	strbmi	r9, [fp], -r1, lsl #20
   3b5d8:	bne	14845e4 <__read_chk@plt+0x147d0b8>
   3b5dc:	bls	b50a4 <__read_chk@plt+0xadb78>
   3b5e0:	strcs	r4, [r6], #-1611	; 0xfffff9b5
   3b5e4:	ssat	r1, #12, r1, asr #20
   3b5e8:	stmibeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   3b5ec:			; <UNDEFINED> instruction: 0xf589fa5f
   3b5f0:	cfstr32cs	mvfx9, [r0], {3}
   3b5f4:	stcls	0, cr13, [r5], {55}	; 0x37
   3b5f8:	ldrtle	r0, [r4], #-2021	; 0xfffff81b
   3b5fc:	cdpeq	0, 0, cr15, cr8, cr15, {2}
   3b600:	stmdals	r1, {r0, r3, r4, r5, r9, sl, sp, lr, pc}
   3b604:	strcs	r4, [r3], #-1611	; 0xfffff9b5
   3b608:	ldrmi	r1, [r0], -r1, asr #20
   3b60c:	b	1435074 <__read_chk@plt+0x142db48>
   3b610:	vabdl.u8	<illegal reg q8.5>, d9, d9
   3b614:	b	1181a20 <__read_chk@plt+0x117a4f4>
   3b618:	stcls	14, cr0, [r1, #-36]	; 0xffffffdc
   3b61c:	and	pc, r0, r5, lsl #17
   3b620:	strls	fp, [r3, #-765]	; 0xfffffd03
   3b624:			; <UNDEFINED> instruction: 0xf896b33c
   3b628:	strls	r4, [r5], #-32	; 0xffffffe0
   3b62c:	strtle	r0, [r2], #-2020	; 0xfffff81c
   3b630:	cdpeq	0, 0, cr15, cr9, cr15, {2}
   3b634:	andlt	pc, r4, sp, asr #17
   3b638:	b	1434eb4 <__read_chk@plt+0x142d988>
   3b63c:	vabdl.u8	<illegal reg q8.5>, d25, d9
   3b640:	b	117dc54 <__read_chk@plt+0x1176728>
   3b644:	stcls	14, cr0, [r1, #-36]	; 0xffffffdc
   3b648:	and	pc, r0, r5, lsl #17
   3b64c:	strls	fp, [r3, #-765]	; 0xfffffd03
   3b650:			; <UNDEFINED> instruction: 0xf896b1ac
   3b654:	strbeq	r4, [r7, r0, lsr #32]!
   3b658:	ldrle	r9, [r0], #-1029	; 0xfffffbfb
   3b65c:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   3b660:	andlt	pc, r4, sp, asr #17
   3b664:	bls	b4e88 <__read_chk@plt+0xad95c>
   3b668:	bne	1484690 <__read_chk@plt+0x147d164>
   3b66c:	bl	feb35014 <__read_chk@plt+0xfeb2dae8>
   3b670:	strcs	r0, [r7], #-257	; 0xfffffeff
   3b674:	bl	feb3500c <__read_chk@plt+0xfeb2dae0>
   3b678:	strcs	r0, [r9], #-257	; 0xfffffeff
   3b67c:	bl	feb35004 <__read_chk@plt+0xfeb2dad8>
   3b680:	strcs	r0, [sl], #-257	; 0xfffffeff
   3b684:	bmi	274ffc <__read_chk@plt+0x26dad0>
   3b688:	stmdami	r8, {r2, r5, r6, r7, r8, sp}
   3b68c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   3b690:			; <UNDEFINED> instruction: 0xf7fb3280
   3b694:	svclt	0x0000ff39
   3b698:	andeq	r7, r1, r8, lsr sp
   3b69c:	andeq	r7, r1, r6, lsr sp
   3b6a0:	andeq	r7, r1, lr, lsr #26
   3b6a4:	ldrdeq	r8, [r1], -ip
   3b6a8:	andeq	r7, r1, r8, lsl #27
   3b6ac:	andeq	r7, r1, lr, ror #26
   3b6b0:			; <UNDEFINED> instruction: 0x4604b510
   3b6b4:			; <UNDEFINED> instruction: 0xf7cb6940
   3b6b8:	bvs	1876aa0 <__read_chk@plt+0x186f574>
   3b6bc:	cmnvs	r3, r0, lsl #6
   3b6c0:			; <UNDEFINED> instruction: 0xf894b928
   3b6c4:			; <UNDEFINED> instruction: 0xf0133020
   3b6c8:	svclt	0x00180f02
   3b6cc:	ldclt	0, cr2, [r0, #-356]	; 0xfffffe9c
   3b6d0:	svcmi	0x00f0e92d
   3b6d4:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
   3b6d8:			; <UNDEFINED> instruction: 0xf1b8b083
   3b6dc:	tstls	r1, r8, lsl #30
   3b6e0:	sbchi	pc, sl, r0, lsl #1
   3b6e4:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3b6e8:	bicmi	pc, sp, #76, 12	; 0x4c00000
   3b6ec:	bicmi	pc, ip, #204, 12	; 0xcc00000
   3b6f0:	blx	fe90d0fe <__read_chk@plt+0xfe905bd2>
   3b6f4:	ldmeq	fp, {r3, r8, r9, sp}
   3b6f8:	strmi	r0, [r3], #-152	; 0xffffff68
   3b6fc:	movweq	lr, #15272	; 0x3ba8
   3b700:	blcs	cc768 <__read_chk@plt+0xc523c>
   3b704:	movwcs	fp, #3980	; 0xf8c
   3b708:	bl	104314 <__read_chk@plt+0xfcde8>
   3b70c:			; <UNDEFINED> instruction: 0xf7cb0040
   3b710:			; <UNDEFINED> instruction: 0x4603e998
   3b714:	stmdacs	r0, {ip, pc}
   3b718:	adchi	pc, sl, r0
   3b71c:	svceq	0x0004f1b8
   3b720:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   3b724:			; <UNDEFINED> instruction: 0xf1094c89
   3b728:	movwcc	r0, #33029	; 0x8105
   3b72c:			; <UNDEFINED> instruction: 0xf811447c
   3b730:			; <UNDEFINED> instruction: 0xf1a86c04
   3b734:			; <UNDEFINED> instruction: 0xf8110805
   3b738:			; <UNDEFINED> instruction: 0xf1b80c02
   3b73c:			; <UNDEFINED> instruction: 0xf8110f04
   3b740:	strmi	ip, [r9], r5, lsl #24
   3b744:	stccs	8, cr15, [r3], {17}
   3b748:	strne	lr, [r6, #-2639]	; 0xfffff5b1
   3b74c:	stcvc	8, cr15, [r1], {17}
   3b750:	ldreq	pc, [r0, #-5]
   3b754:			; <UNDEFINED> instruction: 0x0e8cea4f
   3b758:	beq	ff07609c <__read_chk@plt+0xff06eb70>
   3b75c:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
   3b760:	subeq	lr, r2, #323584	; 0x4f000
   3b764:	cdpeq	0, 1, cr15, cr12, cr14, {0}
   3b768:	andseq	pc, lr, #2
   3b76c:	beq	67779c <__read_chk@plt+0x670270>
   3b770:	vfnmane.f32	s28, s12, s28
   3b774:	sbcsne	lr, r0, #270336	; 0x42000
   3b778:	bne	16360a8 <__read_chk@plt+0x162eb7c>
   3b77c:	vldmiaeq	ip, {s29-s107}
   3b780:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
   3b784:	addeq	pc, r4, r0, asr #7
   3b788:	ldreq	pc, [pc, -r7]
   3b78c:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
   3b790:			; <UNDEFINED> instruction: 0xf814469b
   3b794:			; <UNDEFINED> instruction: 0xf101e00e
   3b798:	stfpls	f0, [r6, #20]!
   3b79c:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
   3b7a0:	stcpl	13, cr5, [r2], #404	; 0x194
   3b7a4:			; <UNDEFINED> instruction: 0xf8145c20
   3b7a8:	stclpl	0, cr10, [r7, #40]!	; 0x28
   3b7ac:	ldcgt	8, cr15, [r0], {3}
   3b7b0:	stc	8, cr15, [pc], {3}
   3b7b4:	stcvs	8, cr15, [lr], {3}
   3b7b8:	stcpl	8, cr15, [sp], {3}
   3b7bc:	stccs	8, cr15, [ip], {3}
   3b7c0:	stceq	8, cr15, [fp], {3}
   3b7c4:	stcge	8, cr15, [sl], {3}
   3b7c8:	stcvc	8, cr15, [r9], {3}
   3b7cc:			; <UNDEFINED> instruction: 0xf108d8af
   3b7d0:			; <UNDEFINED> instruction: 0xf1b838ff
   3b7d4:	vmax.f32	d0, d0, d3
   3b7d8:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   3b7dc:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
   3b7e0:			; <UNDEFINED> instruction: 0xf8990287
   3b7e4:			; <UNDEFINED> instruction: 0xf10b6000
   3b7e8:			; <UNDEFINED> instruction: 0xf8990007
   3b7ec:			; <UNDEFINED> instruction: 0xf8995001
   3b7f0:	adcseq	r2, r4, r2
   3b7f4:			; <UNDEFINED> instruction: 0xf8994b56
   3b7f8:			; <UNDEFINED> instruction: 0x012f1003
   3b7fc:	ldreq	pc, [ip], #-4
   3b800:	b	114c9f4 <__read_chk@plt+0x11454c8>
   3b804:			; <UNDEFINED> instruction: 0xf0071495
   3b808:	vorr.i32	d16, #-805306368	; 0xd0000000
   3b80c:	b	11fcd24 <__read_chk@plt+0x11f57f8>
   3b810:	subseq	r1, r2, r2, lsl r7
   3b814:			; <UNDEFINED> instruction: 0xf81308f6
   3b818:			; <UNDEFINED> instruction: 0xf002c005
   3b81c:	sbceq	r0, sp, lr, lsl r2
   3b820:	sbcsne	lr, r1, #270336	; 0x42000
   3b824:	ldreq	pc, [r8, #-5]
   3b828:	orreq	pc, r4, r1, asr #7
   3b82c:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   3b830:	ldcpl	13, cr5, [lr, #112]	; 0x70
   3b834:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
   3b838:			; <UNDEFINED> instruction: 0xf88b5c5b
   3b83c:			; <UNDEFINED> instruction: 0xf88b4001
   3b840:			; <UNDEFINED> instruction: 0xf88b6000
   3b844:			; <UNDEFINED> instruction: 0xf88bc002
   3b848:			; <UNDEFINED> instruction: 0xf88b7003
   3b84c:			; <UNDEFINED> instruction: 0xf88be004
   3b850:			; <UNDEFINED> instruction: 0xf88b2006
   3b854:	blls	87870 <__read_chk@plt+0x80344>
   3b858:	bicmi	pc, sp, ip, asr #12
   3b85c:	bicmi	pc, ip, ip, asr #13
   3b860:	movwcc	r2, #16896	; 0x4200
   3b864:	blx	fe897876 <__read_chk@plt+0xfe89034a>
   3b868:	stmdbls	r0, {r0, r1, r8, r9, ip}
   3b86c:	strbpl	r0, [sl], #2203	; 0x89b
   3b870:	andlt	r9, r3, r0, lsl #16
   3b874:	svchi	0x00f0e8bd
   3b878:	stcl	7, cr15, [r8], {203}	; 0xcb
   3b87c:	andls	r2, r0, #0, 4
   3b880:	andvs	r2, r3, r6, lsl r3
   3b884:	andlt	r9, r3, r0, lsl #16
   3b888:	svchi	0x00f0e8bd
   3b88c:	mulcs	r0, r9, r8
   3b890:	blmi	c4d1f8 <__read_chk@plt+0xc45ccc>
   3b894:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
   3b898:			; <UNDEFINED> instruction: 0xf00108d2
   3b89c:	ldfpls	f0, [sl], {28}
   3b8a0:			; <UNDEFINED> instruction: 0xf8005c5b
   3b8a4:			; <UNDEFINED> instruction: 0xf88b2b02
   3b8a8:	ldrb	r3, [r4, r1]
   3b8ac:	mulmi	r0, r9, r8
   3b8b0:	andeq	pc, r4, fp, lsl #2
   3b8b4:	mulcs	r1, r9, r8
   3b8b8:	adceq	r4, r1, r7, lsr #22
   3b8bc:	tsteq	r5, r4, ror #17
   3b8c0:	tsteq	ip, r1	; <UNPREDICTABLE>
   3b8c4:	b	108cab8 <__read_chk@plt+0x108558c>
   3b8c8:			; <UNDEFINED> instruction: 0xf0051192
   3b8cc:	vorr.i32	d16, #10485760	; 0x00a00000
   3b8d0:	lfmpl	f0, 2, [lr], {68}	; 0x44
   3b8d4:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
   3b8d8:			; <UNDEFINED> instruction: 0xf88b5c9b
   3b8dc:			; <UNDEFINED> instruction: 0xf88b6001
   3b8e0:			; <UNDEFINED> instruction: 0xf88b4000
   3b8e4:			; <UNDEFINED> instruction: 0xf88b1003
   3b8e8:	ldr	r3, [r4, r2]!
   3b8ec:	mulne	r1, r9, r8
   3b8f0:	andeq	pc, r5, fp, lsl #2
   3b8f4:	mulvs	r0, r9, r8
   3b8f8:	mulcs	r2, r9, r8
   3b8fc:	blmi	5fbd34 <__read_chk@plt+0x5f4808>
   3b900:			; <UNDEFINED> instruction: 0xf00400b5
   3b904:	b	113c94c <__read_chk@plt+0x1135420>
   3b908:			; <UNDEFINED> instruction: 0xf0051412
   3b90c:	subseq	r0, r2, ip, lsl r5
   3b910:	b	118cb04 <__read_chk@plt+0x11855d8>
   3b914:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
   3b918:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
   3b91c:	andseq	pc, lr, #2
   3b920:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
   3b924:	ldcpl	13, cr5, [sl], {157}	; 0x9d
   3b928:			; <UNDEFINED> instruction: 0xf88b5c5b
   3b92c:			; <UNDEFINED> instruction: 0xf88b7001
   3b930:			; <UNDEFINED> instruction: 0xf88b5000
   3b934:			; <UNDEFINED> instruction: 0xf88b4003
   3b938:			; <UNDEFINED> instruction: 0xf88b2004
   3b93c:	str	r3, [sl, r2]
   3b940:	ldrdlt	pc, [r0], -sp
   3b944:	ldrbmi	lr, [r8], -r3, asr #14
   3b948:	svclt	0x0000e785
   3b94c:	andeq	r7, r1, r4, ror sp
   3b950:	andeq	r7, r1, r0, lsr #25
   3b954:	andeq	r7, r1, sl, lsl #24
   3b958:	ldrdeq	r7, [r1], -ip
   3b95c:	muleq	r1, r0, fp
   3b960:	mvnsmi	lr, sp, lsr #18
   3b964:	strmi	r4, [ip], -r6, lsl #12
   3b968:			; <UNDEFINED> instruction: 0x4617461d
   3b96c:	stmdbcs	r0, {r1, r3, r4, r5, r7, r8, r9, ip, sp, pc}
   3b970:			; <UNDEFINED> instruction: 0xf005d04b
   3b974:	ldmdbne	r2!, {r0, sl, fp}
   3b978:			; <UNDEFINED> instruction: 0x46344639
   3b97c:	cdpeq	0, 3, cr15, cr10, cr15, {2}
   3b980:	blcc	b99d8 <__read_chk@plt+0xb24ac>
   3b984:	blcs	fe802bac <__read_chk@plt+0xfe7fb680>
   3b988:	ldrne	lr, [r3, #-2639]	; 0xfffff5b1
   3b98c:	teqeq	r7, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   3b990:			; <UNDEFINED> instruction: 0xf105bf98
   3b994:	andvc	r0, fp, r0, lsr r3
   3b998:	stccc	8, cr15, [r1], {20}
   3b99c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   3b9a0:			; <UNDEFINED> instruction: 0xf1032b09
   3b9a4:	svclt	0x00980537
   3b9a8:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   3b9ac:	subvc	r4, sp, r2, lsr #5
   3b9b0:	adcmi	sp, r6, #16
   3b9b4:	movwcs	fp, #3852	; 0xf0c
   3b9b8:	movweq	pc, #4108	; 0x100c	; <UNPREDICTABLE>
   3b9bc:			; <UNDEFINED> instruction: 0xf881b11b
   3b9c0:	tstcc	r3, r2
   3b9c4:			; <UNDEFINED> instruction: 0x4601e7dc
   3b9c8:			; <UNDEFINED> instruction: 0x4640e7da
   3b9cc:	ldmda	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3b9d0:			; <UNDEFINED> instruction: 0x4607b110
   3b9d4:	andvc	r2, r3, r0, lsl #6
   3b9d8:	pop	{r3, r4, r5, r9, sl, lr}
   3b9dc:	ldfned	f0, [r9], {240}	; 0xf0
   3b9e0:			; <UNDEFINED> instruction: 0xf004fb01
   3b9e4:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   3b9e8:	rscle	r2, lr, r0, lsl #24
   3b9ec:			; <UNDEFINED> instruction: 0xf9d8f009
   3b9f0:	smlatble	r6, r0, r2, r4
   3b9f4:			; <UNDEFINED> instruction: 0xf7cb4640
   3b9f8:	stmdacs	r0, {r2, r5, fp, sp, lr, pc}
   3b9fc:	strmi	sp, [r7], -ip, ror #1
   3ba00:			; <UNDEFINED> instruction: 0x200ce7b7
   3ba04:	ldmda	r0, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ba08:	ldrmi	lr, [r0], -r6, ror #15
   3ba0c:	svclt	0x0000e7e2
   3ba10:	mvnsmi	lr, #737280	; 0xb4000
   3ba14:			; <UNDEFINED> instruction: 0xf8904606
   3ba18:	ldrmi	r9, [r0], r0
   3ba1c:	rsble	r2, fp, r0, lsl #20
   3ba20:	ldcne	8, cr1, [r5], #544	; 0x220
   3ba24:	cdpne	8, 4, cr3, cr10, cr1, {0}
   3ba28:	teqeq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   3ba2c:	strteq	pc, [r0], #-41	; 0xffffffd7
   3ba30:	sbcslt	r3, fp, #16640	; 0x4100
   3ba34:	svclt	0x00882c05
   3ba38:	stmdble	r3, {r0, r3, r8, r9, fp, sp}
   3ba3c:	rscscc	pc, pc, pc, asr #32
   3ba40:	mvnshi	lr, #12386304	; 0xbd0000
   3ba44:	stcgt	8, cr15, [r1], {21}
   3ba48:			; <UNDEFINED> instruction: 0xf1ac462f
   3ba4c:			; <UNDEFINED> instruction: 0xf02c0430
   3ba50:			; <UNDEFINED> instruction: 0xf1ae0e20
   3ba54:	rsclt	r0, r4, #1040	; 0x410
   3ba58:	svceq	0x0005f1be
   3ba5c:	stccs	15, cr11, [r9], {136}	; 0x88
   3ba60:			; <UNDEFINED> instruction: 0xf1b9d8ec
   3ba64:	stmdble	r3!, {r0, r3, r4, r5, r8, r9, sl, fp}
   3ba68:	svceq	0x0046f1b9
   3ba6c:			; <UNDEFINED> instruction: 0xf1a9d81e
   3ba70:	tsteq	fp, r7, lsr r3
   3ba74:			; <UNDEFINED> instruction: 0xf1bcb2db
   3ba78:	stmdble	r7, {r0, r3, r4, r5, r8, r9, sl, fp}
   3ba7c:	svceq	0x0046f1bc
   3ba80:			; <UNDEFINED> instruction: 0xf1acbf94
   3ba84:			; <UNDEFINED> instruction: 0xf1ac0437
   3ba88:	rsclt	r0, r4, #1459617792	; 0x57000000
   3ba8c:	stfeqd	f7, [r1], {2}
   3ba90:	mvfeqs	f7, f2
   3ba94:	strtmi	r4, [r3], #-1412	; 0xfffffa7c
   3ba98:	streq	pc, [r2, #-261]	; 0xfffffefb
   3ba9c:	streq	lr, [r1], #-2990	; 0xfffff452
   3baa0:	andle	r7, r8, r3, asr r0
   3baa4:	stcls	8, cr15, [r2], {21}
   3baa8:	ldr	r4, [sp, r2, ror #12]!
   3baac:	cmpeq	r7, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   3bab0:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   3bab4:			; <UNDEFINED> instruction: 0xf897e7df
   3bab8:			; <UNDEFINED> instruction: 0xf1b99000
   3babc:	andsle	r0, r6, r0, lsl #30
   3bac0:	svceq	0x0080f019
   3bac4:			; <UNDEFINED> instruction: 0xf7cbd1ba
   3bac8:	stmdavs	r3, {r1, r3, r8, fp, sp, lr, pc}
   3bacc:	ands	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
   3bad0:	cdppl	4, 0, cr15, cr0, cr14, {4}
   3bad4:	cdpcc	3, 4, cr15, cr0, cr14, {6}
   3bad8:	svclt	0x000c45a0
   3badc:			; <UNDEFINED> instruction: 0xf04e4674
   3bae0:	cfstrscs	mvf0, [r0], {1}
   3bae4:	strcc	sp, [r1, -sl, lsr #3]
   3bae8:	pop	{r3, r4, r5, r7, r8, r9, fp, ip}
   3baec:	strbmi	r8, [r4, #-1016]	; 0xfffffc08
   3baf0:	blne	fee70188 <__read_chk@plt+0xfee68c5c>
   3baf4:	mvnshi	lr, #12386304	; 0xbd0000
   3baf8:	svceq	0x0000f1b9
   3bafc:	strbmi	sp, [r8], -r1, lsl #2
   3bb00:			; <UNDEFINED> instruction: 0x4644e79e
   3bb04:			; <UNDEFINED> instruction: 0xe7db4637
   3bb08:	mvnsmi	lr, #737280	; 0xb4000
   3bb0c:	ldrmi	r4, [r1], r5, lsl #12
   3bb10:	rsble	r2, pc, r0, lsl #20
   3bb14:	cdpne	6, 4, cr2, cr8, cr0, {0}
   3bb18:	ldrtmi	r4, [r1], -ip, lsr #12
   3bb1c:			; <UNDEFINED> instruction: 0xf8942901
   3bb20:	subsle	lr, r8, r0
   3bb24:			; <UNDEFINED> instruction: 0xf1beb156
   3bb28:	subsle	r0, sl, sl, lsr pc
   3bb2c:	rscscc	pc, pc, pc, asr #32
   3bb30:	mvnshi	lr, #12386304	; 0xbd0000
   3bb34:	mul	r1, r4, r8
   3bb38:	strmi	r3, [lr], -r1, lsl #8
   3bb3c:	teqeq	r0, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   3bb40:	streq	pc, [r0, -lr, lsr #32]!
   3bb44:	sbcslt	r3, fp, #260	; 0x104
   3bb48:	svclt	0x00882f05
   3bb4c:	stmiale	sp!, {r0, r3, r8, r9, fp, sp}^
   3bb50:	mulgt	r1, r4, r8
   3bb54:	ldreq	pc, [r0, -ip, lsr #3]!
   3bb58:	stmdaeq	r0!, {r2, r3, r5, ip, sp, lr, pc}
   3bb5c:	stmdaeq	r1, {r3, r5, r7, r8, ip, sp, lr, pc}^
   3bb60:			; <UNDEFINED> instruction: 0xf1b8b2ff
   3bb64:	svclt	0x00880f05
   3bb68:	ldmle	pc, {r0, r3, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
   3bb6c:	svceq	0x0039f1be
   3bb70:			; <UNDEFINED> instruction: 0xf1bed92e
   3bb74:	stmdale	r9!, {r1, r2, r6, r8, r9, sl, fp}
   3bb78:	teqeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   3bb7c:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   3bb80:	svceq	0x0039f1bc
   3bb84:			; <UNDEFINED> instruction: 0xf1bcd907
   3bb88:	svclt	0x00940f46
   3bb8c:	ldreq	pc, [r7, -ip, lsr #3]!
   3bb90:	ldrbeq	pc, [r7, -ip, lsr #3]	; <UNPREDICTABLE>
   3bb94:	strdcc	fp, [r1, -pc]
   3bb98:	strmi	r4, [r9, #1083]	; 0x43b
   3bb9c:	streq	pc, [r2], #-260	; 0xfffffefc
   3bba0:			; <UNDEFINED> instruction: 0xf800460f
   3bba4:			; <UNDEFINED> instruction: 0xd1b93f01
   3bba8:	cdpcs	8, 3, cr7, cr10, cr6, {1}
   3bbac:	strhlt	sp, [r6, #14]!
   3bbb0:	ldrtle	r0, [fp], #1586	; 0x632
   3bbb4:	ldm	r2, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3bbb8:			; <UNDEFINED> instruction: 0xf8336803
   3bbbc:	ldreq	r3, [fp], #22
   3bbc0:	ldrmi	sp, [r9, #1460]!	; 0x5b4
   3bbc4:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   3bbc8:			; <UNDEFINED> instruction: 0xe7afd011
   3bbcc:	cmpeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   3bbd0:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   3bbd4:			; <UNDEFINED> instruction: 0xf1bee7d4
   3bbd8:	adcle	r0, fp, sl, lsr pc
   3bbdc:			; <UNDEFINED> instruction: 0xd1a52e00
   3bbe0:			; <UNDEFINED> instruction: 0xf894e7ac
   3bbe4:	strcc	lr, [r1], #-1
   3bbe8:	ldrmi	lr, [r9, #1960]!	; 0x7a8
   3bbec:	blne	187026c <__read_chk@plt+0x1868d40>
   3bbf0:	mvnshi	lr, #12386304	; 0xbd0000
   3bbf4:	ldrmi	r4, [r7], -r4, lsl #12
   3bbf8:	svclt	0x0000e7d6
   3bbfc:	strt	r2, [pc], r0, lsl #6
   3bc00:	strt	r2, [sp], r1, lsl #6
   3bc04:	svcmi	0x00f8e92d
   3bc08:	strmi	r4, [sl], r0, lsl #13
   3bc0c:			; <UNDEFINED> instruction: 0x46994693
   3bc10:	movwcs	fp, #275	; 0x113
   3bc14:	andcc	pc, r0, r9, asr #17
   3bc18:	strcs	r4, [r0, -r5, asr #12]
   3bc1c:	andsvs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   3bc20:	strteq	pc, [r0], #-38	; 0xffffffda
   3bc24:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   3bc28:	blcs	28ad34 <__read_chk@plt+0x283808>
   3bc2c:	stccs	15, cr11, [r5], {136}	; 0x88
   3bc30:	stmdavc	ip!, {r0, r1, r3, fp, ip, lr, pc}^
   3bc34:	nopeq	{36}	; 0x24
   3bc38:	blcc	108ad00 <__read_chk@plt+0x10837d4>
   3bc3c:	svclt	0x00882c09
   3bc40:	stmdale	r2, {r0, r2, r8, r9, fp, sp}
   3bc44:	strcc	r3, [r1, -r2, lsl #10]
   3bc48:	smlalttlt	lr, r6, r8, r7
   3bc4c:	strbtle	r0, [r4], #-1586	; 0xfffff9ce
   3bc50:	stmda	r4, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3bc54:			; <UNDEFINED> instruction: 0xf8336803
   3bc58:	ldreq	r3, [fp], #22
   3bc5c:	strbmi	sp, [r5, #-1373]	; 0xfffffaa3
   3bc60:			; <UNDEFINED> instruction: 0xf815d003
   3bc64:	blcs	c4ac74 <__read_chk@plt+0xc43748>
   3bc68:	strcc	sp, [r1, -lr, asr #32]
   3bc6c:			; <UNDEFINED> instruction: 0xf1ba2001
   3bc70:	eorsle	r0, fp, r0, lsl #30
   3bc74:	ldmdale	r0, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
   3bc78:	ldrbtcc	pc, [pc], #266	; 3bc80 <__read_chk@plt+0x34754>	; <UNPREDICTABLE>
   3bc7c:	tstcs	r0, r5, asr #12
   3bc80:	andsgt	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   3bc84:	eorseq	pc, r0, #172, 2	; 0x2b
   3bc88:	nopeq	{44}	; 0x2c
   3bc8c:	sbcslt	r3, r2, #66560	; 0x10400
   3bc90:	svclt	0x00882a09
   3bc94:	stmdale	r5!, {r0, r2, r8, r9, fp, sp}
   3bc98:			; <UNDEFINED> instruction: 0xf1a6786e
   3bc9c:			; <UNDEFINED> instruction: 0xf0260330
   3bca0:			; <UNDEFINED> instruction: 0xf1ae0e20
   3bca4:	sbcslt	r0, fp, #1040	; 0x410
   3bca8:	svclt	0x00882b09
   3bcac:	svceq	0x0005f1be
   3bcb0:			; <UNDEFINED> instruction: 0xf1bcd818
   3bcb4:	stmdble	r4!, {r0, r3, r4, r5, r8, r9, sl, fp}
   3bcb8:	svceq	0x0046f1bc
   3bcbc:			; <UNDEFINED> instruction: 0xf1acd81f
   3bcc0:	tsteq	r2, r7, lsr r2
   3bcc4:	mrccs	2, 1, fp, cr9, cr2, {6}
   3bcc8:	vmlacs.f16	s27, s12, s12	; <UNPREDICTABLE>
   3bccc:			; <UNDEFINED> instruction: 0xf1a6bf94
   3bcd0:			; <UNDEFINED> instruction: 0xf1a60337
   3bcd4:	sbcslt	r0, fp, #1543503873	; 0x5c000001
   3bcd8:	tstcc	r1, sl, lsl r4
   3bcdc:			; <UNDEFINED> instruction: 0xf8043502
   3bce0:	strb	r2, [sp, r1, lsl #30]
   3bce4:	movwcs	fp, #272	; 0x110
   3bce8:	andcc	pc, r1, sl, lsl #16
   3bcec:	svceq	0x0000f1b9
   3bcf0:	bne	102fd00 <__read_chk@plt+0x10287d4>
   3bcf4:	andvc	pc, r0, r9, asr #17
   3bcf8:	pop	{r3, r5, r9, sl, lr}
   3bcfc:			; <UNDEFINED> instruction: 0xf1ac8ff8
   3bd00:	tsteq	r2, r7, asr r2
   3bd04:			; <UNDEFINED> instruction: 0xe7deb2d2
   3bd08:	stccc	8, cr15, [r1], {21}
   3bd0c:	svclt	0x00082b30
   3bd10:	adcle	r2, ip, r0
   3bd14:	andcs	r3, r1, r1, lsl #14
   3bd18:	andscs	lr, r6, r9, lsr #15
   3bd1c:			; <UNDEFINED> instruction: 0xf7ca2500
   3bd20:	strtmi	lr, [r8], -r4, asr #29
   3bd24:	svchi	0x00f8e8bd
   3bd28:	addlt	fp, r2, r0, ror r5
   3bd2c:	andcs	r4, r0, #464	; 0x1d0
   3bd30:			; <UNDEFINED> instruction: 0x460d4c1d
   3bd34:			; <UNDEFINED> instruction: 0x4611447e
   3bd38:	ldmdbpl	r4!, {r0, r1, r3, r5, r6, r9, sl, lr}
   3bd3c:	stmdavs	r4!, {r1, r2, r9, sl, lr}
   3bd40:			; <UNDEFINED> instruction: 0xf04f9401
   3bd44:			; <UNDEFINED> instruction: 0xf7ff0400
   3bd48:			; <UNDEFINED> instruction: 0x4604ff5d
   3bd4c:	ldrdlt	fp, [sp, -r8]
   3bd50:	eorvs	r1, ip, r4, lsl #23
   3bd54:	andcc	r9, r1, r0, lsl #16
   3bd58:	cdp	7, 7, cr15, cr2, cr10, {6}
   3bd5c:	strmi	r4, [r4], -r1, lsl #12
   3bd60:	bls	683e8 <__read_chk@plt+0x60ebc>
   3bd64:	movwcs	r4, #1584	; 0x630
   3bd68:			; <UNDEFINED> instruction: 0xf7ff3201
   3bd6c:	orrlt	pc, r8, fp, asr #30
   3bd70:	blmi	38e5b0 <__read_chk@plt+0x387084>
   3bd74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3bd78:	blls	95de8 <__read_chk@plt+0x8e8bc>
   3bd7c:	qaddle	r4, sl, r7
   3bd80:	andlt	r4, r2, r0, lsr #12
   3bd84:	tstlt	sp, r0, ror sp
   3bd88:	ldrb	r6, [r1, r8, lsr #32]!
   3bd8c:	strb	r2, [pc, r0, lsl #8]!
   3bd90:	cdp	7, 2, cr15, cr0, cr10, {6}
   3bd94:	vst1.8	{d20-d21}, [pc], r6
   3bd98:	stmdami	r6, {r2, r7, r8, ip, sp, lr}
   3bd9c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   3bda0:	blx	fecf9d96 <__read_chk@plt+0xfecf286a>
   3bda4:	andeq	sl, r2, ip, lsl #22
   3bda8:	andeq	r0, r0, r0, asr r7
   3bdac:	andeq	sl, r2, ip, asr #21
   3bdb0:	andeq	r7, r1, ip, lsr r7
   3bdb4:	andeq	r7, r1, r2, lsr #14
   3bdb8:	ldrbmi	lr, [r0, sp, lsr #18]!
   3bdbc:			; <UNDEFINED> instruction: 0xf8dfb301
   3bdc0:	stmdbcc	r1, {r3, r5, r6, ip, pc}
   3bdc4:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3bdc8:			; <UNDEFINED> instruction: 0xf8df1e45
   3bdcc:	stmdane	r7, {r2, r5, r6, sp, pc}^
   3bdd0:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   3bdd4:			; <UNDEFINED> instruction: 0x260044fa
   3bdd8:	strtmi	lr, [r1], -r7
   3bddc:	ldmiblt	lr, {r6, r9, sl, lr}
   3bde0:	bl	1a79d14 <__read_chk@plt+0x1a727e8>
   3bde4:	adcsmi	fp, sp, #192, 2	; 0x30
   3bde8:			; <UNDEFINED> instruction: 0xf815d00a
   3bdec:	teqlt	ip, r1, lsl #30
   3bdf0:	ldrbtle	r0, [r8], #1571	; 0x623
   3bdf4:	mvnsle	r2, r0, asr #24
   3bdf8:			; <UNDEFINED> instruction: 0xf04f42bd
   3bdfc:	mvnsle	r0, r1, lsl #12
   3be00:	ldrtmi	r2, [r0], -r0, lsl #12
   3be04:			; <UNDEFINED> instruction: 0x87f0e8bd
   3be08:			; <UNDEFINED> instruction: 0xf7cb4648
   3be0c:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
   3be10:	ldrtmi	sp, [r0], -r9, ror #3
   3be14:			; <UNDEFINED> instruction: 0x87f0e8bd
   3be18:	ldrbmi	r4, [r0], -r1, lsr #12
   3be1c:	bl	12f9d50 <__read_chk@plt+0x12f2824>
   3be20:	mvnle	r2, r0, lsl #16
   3be24:	strb	r2, [ip, r1, lsl #12]!
   3be28:	andeq	r7, r1, r8, lsl r7
   3be2c:	andeq	r7, r1, r6, lsl r7
   3be30:	andeq	r7, r1, r8, asr r7
   3be34:	svclt	0x00181e0b
   3be38:	stmdacs	r0, {r0, r8, r9, sp}
   3be3c:	movwcs	fp, #3848	; 0xf08
   3be40:	eorsle	r2, ip, r0, lsl #22
   3be44:	mvnsmi	lr, sp, lsr #18
   3be48:	strmi	r4, [r4], -sp, lsl #12
   3be4c:			; <UNDEFINED> instruction: 0xffb4f7ff
   3be50:	vmovne.8	d30[5], fp
   3be54:	stmibne	r1!, {r0, r1, r5, r6, r9, sl, fp, ip}
   3be58:			; <UNDEFINED> instruction: 0xf8134607
   3be5c:	bcs	1047a68 <__read_chk@plt+0x104053c>
   3be60:	strcc	fp, [r1, -r8, lsl #30]
   3be64:	mvnsle	r4, fp, lsl #5
   3be68:			; <UNDEFINED> instruction: 0xd12b2f01
   3be6c:	bcs	1059efc <__read_chk@plt+0x10529d0>
   3be70:	stcpl	0, cr13, [r3, #160]!	; 0xa0
   3be74:	svclt	0x00182b2e
   3be78:	eorle	r2, r3, r0, asr #22
   3be7c:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   3be80:	strd	r4, [r5], -r8
   3be84:			; <UNDEFINED> instruction: 0xf89cb306
   3be88:	ldrtmi	r2, [r5], -r0
   3be8c:	strbtmi	r3, [r4], -r1, lsl #28
   3be90:			; <UNDEFINED> instruction: 0xf1042a2e
   3be94:	mvnsle	r0, r1, lsl #24
   3be98:	blne	fe428578 <__read_chk@plt+0xfe42104c>
   3be9c:	mvfeqs	f7, #0.0
   3bea0:	rscmi	lr, r3, #3
   3bea4:	svccs	0x0001f81e
   3bea8:			; <UNDEFINED> instruction: 0xf817d006
   3beac:	addsmi	r3, r3, #1, 30
   3beb0:	movweq	lr, #31343	; 0x7a6f
   3beb4:	rscsle	r4, r4, fp, lsr #8
   3beb8:	mvnle	r2, r0, lsl #20
   3bebc:	ldrmi	lr, [r8], -r2
   3bec0:	andcs	r4, r0, r0, ror r7
   3bec4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3bec8:	ldrb	r2, [fp, r1]!
   3becc:	andeq	sp, r0, r0, asr lr
   3bed0:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
   3bed4:			; <UNDEFINED> instruction: 0xf7cb4604
   3bed8:			; <UNDEFINED> instruction: 0x4601e81c
   3bedc:	pop	{r5, r9, sl, lr}
   3bee0:			; <UNDEFINED> instruction: 0xf7ff4010
   3bee4:	ldrbmi	fp, [r0, -r7, lsr #31]!
   3bee8:	teqcs	ip, r0, ror r5
   3beec:			; <UNDEFINED> instruction: 0xf7cb4604
   3bef0:	bicslt	lr, r0, #925696	; 0xe2000
   3bef4:	teqcs	lr, r4, asr #24
   3bef8:			; <UNDEFINED> instruction: 0xf7cb4620
   3befc:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   3bf00:	addmi	fp, r4, #24, 30	; 0x60
   3bf04:	blne	1b07e0 <__read_chk@plt+0x1a92b4>
   3bf08:			; <UNDEFINED> instruction: 0xf7ca1c68
   3bf0c:			; <UNDEFINED> instruction: 0x4606ed9a
   3bf10:			; <UNDEFINED> instruction: 0x462ab398
   3bf14:			; <UNDEFINED> instruction: 0xf7cb4621
   3bf18:	andcs	lr, r0, r6, lsr #19
   3bf1c:	ldmdavc	r2!, {r4, r5, r6, r8, sl, ip, lr}
   3bf20:			; <UNDEFINED> instruction: 0x4631b1d2
   3bf24:	blcs	104d778 <__read_chk@plt+0x104624c>
   3bf28:	svccc	0x0001f811
   3bf2c:	andcc	fp, r1, r8, lsl #30
   3bf30:	mvnsle	r2, r0, lsl #22
   3bf34:	tstle	pc, r1, lsl #16
   3bf38:	andle	r2, sp, r0, asr #20
   3bf3c:			; <UNDEFINED> instruction: 0xf8154435
   3bf40:	blcs	104af4c <__read_chk@plt+0x1043a20>
   3bf44:	blcs	bebbac <__read_chk@plt+0xbe4680>
   3bf48:	ldrtmi	sp, [r3], -r6
   3bf4c:			; <UNDEFINED> instruction: 0xf813e002
   3bf50:	mvnslt	r2, r1, lsl #30
   3bf54:	ldmle	sl!, {r5, r9, fp, sp}^
   3bf58:			; <UNDEFINED> instruction: 0xf7cb4630
   3bf5c:			; <UNDEFINED> instruction: 0xf7cbe8a6
   3bf60:	tstcs	r6, #1409024	; 0x158000
   3bf64:	andcs	r6, r0, r3
   3bf68:			; <UNDEFINED> instruction: 0x4620bd70
   3bf6c:			; <UNDEFINED> instruction: 0xffb0f7ff
   3bf70:			; <UNDEFINED> instruction: 0xf7cbb928
   3bf74:	tstcs	r6, #76, 18	; 0x130000
   3bf78:	andcs	r6, r0, r3
   3bf7c:			; <UNDEFINED> instruction: 0x4620bd70
   3bf80:	ldmdb	lr, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3bf84:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3bf88:			; <UNDEFINED> instruction: 0x4630d0f7
   3bf8c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3bf90:	bllt	ff779f74 <__read_chk@plt+0xff772a48>
   3bf94:	ldrtmi	r2, [r0], -r0, asr #2
   3bf98:	b	fe379ecc <__read_chk@plt+0xfe3729a0>
   3bf9c:	rscsle	r2, r4, r0, lsl #16
   3bfa0:	andcc	r4, r1, r3, lsl #18
   3bfa4:			; <UNDEFINED> instruction: 0xf7ca4479
   3bfa8:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   3bfac:	ldrb	sp, [r3, sp, ror #1]
   3bfb0:	andeq	sp, r0, ip, lsr #26
   3bfb4:	stmdavc	r0, {r3, r4, r8, ip, sp, pc}
   3bfb8:	svclt	0x00183800
   3bfbc:	ldrbmi	r2, [r0, -r1]!
   3bfc0:	mvnsmi	lr, sp, lsr #18
   3bfc4:	mulhi	r0, r0, r8
   3bfc8:	svceq	0x0000f1b8
   3bfcc:	cdpmi	0, 1, cr13, cr7, cr8, {1}
   3bfd0:	strmi	r4, [r5], -r7, lsl #12
   3bfd4:	ldrbtmi	r4, [lr], #-1604	; 0xfffff9bc
   3bfd8:			; <UNDEFINED> instruction: 0xf7cbe007
   3bfdc:	cmnlt	r0, ip, ror #20
   3bfe0:	andle	r2, lr, sp, lsr #24
   3bfe4:	svcmi	0x0001f815
   3bfe8:	stfcsd	f3, [lr], #-848	; 0xfffffcb0
   3bfec:	ldrtmi	r4, [r0], -r1, lsr #12
   3bff0:	adcmi	sp, pc, #-1073741764	; 0xc000003c
   3bff4:	stmdavc	fp!, {r1, ip, lr, pc}^
   3bff8:	mvnsle	r2, lr, lsr #22
   3bffc:	ldmfd	sp!, {sp}
   3c000:	adcmi	r8, pc, #240, 2	; 0x3c
   3c004:			; <UNDEFINED> instruction: 0xf815d0fa
   3c008:	blcs	bcb014 <__read_chk@plt+0xbc3ae8>
   3c00c:	stmdavc	fp!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   3c010:	svclt	0x00182b00
   3c014:	rscsle	r2, r1, lr, lsr #22
   3c018:	svcmi	0x0001f815
   3c01c:	mvnle	r2, r0, lsl #24
   3c020:			; <UNDEFINED> instruction: 0x0000f1b8
   3c024:	andcs	fp, r1, r8, lsl pc
   3c028:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3c02c:	andeq	r7, r1, sl, ror #10
   3c030:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   3c034:	subsle	r2, r1, r0, lsr ip
   3c038:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   3c03c:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   3c040:	svclt	0x00882c09
   3c044:	ldmdale	r3, {r8, r9, sl, sp}
   3c048:			; <UNDEFINED> instruction: 0xf1a47844
   3c04c:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   3c050:			; <UNDEFINED> instruction: 0xf04f2700
   3c054:	and	r0, r3, sl, lsl #28
   3c058:	svcmi	0x0001f816
   3c05c:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   3c060:	ldrtmi	fp, [r0], -sp, ror #5
   3c064:	blx	3c7492 <__read_chk@plt+0x3bff66>
   3c068:			; <UNDEFINED> instruction: 0xf1a4c707
   3c06c:	ldmible	r3!, {r4, r5, sl, fp}^
   3c070:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   3c074:	teqle	sl, lr, lsr #18
   3c078:	mcrrne	8, 4, r7, r4, cr5
   3c07c:	eorsle	r2, r8, r0, lsr sp
   3c080:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   3c084:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   3c088:	andcs	fp, r0, r8, lsl #31
   3c08c:	andcs	sp, r0, sl, lsl #16
   3c090:			; <UNDEFINED> instruction: 0xf814260a
   3c094:	blx	1d3ca2 <__read_chk@plt+0x1cc776>
   3c098:			; <UNDEFINED> instruction: 0xf1a51000
   3c09c:	sbclt	r0, sp, #48, 2
   3c0a0:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   3c0a4:	stmdavc	r2!, {r4, sp, lr}
   3c0a8:			; <UNDEFINED> instruction: 0xd1202a2e
   3c0ac:	stclne	8, cr7, [r0], #-388	; 0xfffffe7c
   3c0b0:	eorle	r2, r4, r0, lsr r9
   3c0b4:	eorseq	pc, r0, #1073741864	; 0x40000028
   3c0b8:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   3c0bc:	strcs	fp, [r0], #-3976	; 0xfffff078
   3c0c0:	strcs	sp, [r0], #-2058	; 0xfffff7f6
   3c0c4:			; <UNDEFINED> instruction: 0xf810250a
   3c0c8:	blx	183cd6 <__read_chk@plt+0x17c7aa>
   3c0cc:			; <UNDEFINED> instruction: 0xf1a12404
   3c0d0:	sbcslt	r0, r1, #48, 4
   3c0d4:	ldmible	r6!, {r0, r3, r8, fp, sp}^
   3c0d8:	ldcllt	0, cr6, [r0, #112]!	; 0x70
   3c0dc:			; <UNDEFINED> instruction: 0xf1a47844
   3c0e0:	rsclt	r0, lr, #48, 10	; 0xc000000
   3c0e4:	svclt	0x00882e09
   3c0e8:	stceq	0, cr15, [r0], {79}	; 0x4f
   3c0ec:	andcs	sp, r0, pc, lsr #17
   3c0f0:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   3c0f4:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   3c0f8:	strdcs	sp, [r0, -r9]
   3c0fc:	stmiavc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   3c100:	bcs	28a9c8 <__read_chk@plt+0x28349c>
   3c104:	andcs	sp, r0, #3981312	; 0x3cc000
   3c108:	svclt	0x0000e7db
   3c10c:			; <UNDEFINED> instruction: 0xb122b508
   3c110:	ldrmi	r4, [r1], -r4, lsl #16
   3c114:			; <UNDEFINED> instruction: 0xf7fb4478
   3c118:			; <UNDEFINED> instruction: 0x4608f8b5
   3c11c:	cdp	7, 5, cr15, cr4, cr10, {6}
   3c120:	ldrb	r4, [r5, r2, lsl #12]!
   3c124:	andeq	r7, r1, r0, ror r4
   3c128:	stmdacs	r8!, {r3, r9, sl, lr}
   3c12c:			; <UNDEFINED> instruction: 0x461a4611
   3c130:	stcle	0, cr13, [sp], {24}
   3c134:	svclt	0x0008280a
   3c138:	andle	r2, r7, r2
   3c13c:	svclt	0x00082814
   3c140:	andle	r2, r3, r3
   3c144:	svclt	0x00142800
   3c148:	andcs	r2, r1, r4
   3c14c:	ldmdalt	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c150:	svclt	0x00082832
   3c154:	rscsle	r2, r9, r6
   3c158:	svclt	0x00142864
   3c15c:	andcs	r2, r7, r4
   3c160:	stmdalt	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c164:	ldrb	r2, [r1, r5]!
   3c168:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   3c16c:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
   3c170:			; <UNDEFINED> instruction: 0x460cb510
   3c174:	andmi	r2, sl, r1, lsl #2
   3c178:	andle	r6, r9, r9, lsl r0
   3c17c:	andcs	r4, r5, #163840	; 0x28000
   3c180:			; <UNDEFINED> instruction: 0xf7ca4479
   3c184:			; <UNDEFINED> instruction: 0x4621ecba
   3c188:			; <UNDEFINED> instruction: 0xf87cf7fb
   3c18c:	ldrbmi	r2, [r0, -r0]!
   3c190:	ldrmi	r4, [r0], -r6, lsl #18
   3c194:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3c198:	stc	7, cr15, [lr], #808	; 0x328
   3c19c:			; <UNDEFINED> instruction: 0xf7fb4621
   3c1a0:	svclt	0x0000f871
   3c1a4:	andeq	ip, r2, lr, asr #4
   3c1a8:	andeq	r7, r1, ip, lsl r4
   3c1ac:	andeq	r7, r1, lr, lsr r4
   3c1b0:	mvnsmi	lr, #737280	; 0xb4000
   3c1b4:	addlt	r4, r3, r1, lsl #13
   3c1b8:	ldrmi	r4, [r1], -r8, lsl #12
   3c1bc:	cdpne	3, 5, cr11, cr6, cr10, {0}
   3c1c0:	strmi	r1, [r6], #-3652	; 0xfffff1bc
   3c1c4:	streq	pc, [r1, -r0, asr #3]
   3c1c8:	adcsmi	lr, r4, #1
   3c1cc:	bl	230238 <__read_chk@plt+0x228d0c>
   3c1d0:			; <UNDEFINED> instruction: 0xf9140804
   3c1d4:	stccs	15, cr5, [r0, #-4]
   3c1d8:			; <UNDEFINED> instruction: 0x461adaf7
   3c1dc:	ldmdavc	sl, {r0, r1, r8, ip, sp, pc}
   3c1e0:	mcrr2	7, 15, pc, r2, cr8	; <UNPREDICTABLE>
   3c1e4:	strmi	r4, [r5], -r9, asr #12
   3c1e8:	b	fe0fa118 <__read_chk@plt+0xfe0f2bec>
   3c1ec:	strtmi	r4, [r8], -r4, lsl #12
   3c1f0:	svc	0x005af7ca
   3c1f4:	svclt	0x00181c63
   3c1f8:	strtmi	r4, [r0], -r4, asr #12
   3c1fc:	pop	{r0, r1, ip, sp, pc}
   3c200:			; <UNDEFINED> instruction: 0x460a83f0
   3c204:	strmi	r2, [r1], -r0, lsl #8
   3c208:	strbmi	r9, [r8], -r0, lsl #8
   3c20c:	ldmda	r2, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c210:	strtmi	r4, [r0], -r4, lsl #12
   3c214:	pop	{r0, r1, ip, sp, pc}
   3c218:	svclt	0x000083f0
   3c21c:	tstcs	r0, r8, lsl #16
   3c220:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   3c224:	cdp	7, 9, cr15, cr8, cr10, {6}
   3c228:	tstcs	r0, r6, lsl #16
   3c22c:			; <UNDEFINED> instruction: 0xf7c94478
   3c230:	stmdami	r5, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   3c234:			; <UNDEFINED> instruction: 0x4008e8bd
   3c238:	tstcs	r0, r8, ror r4
   3c23c:	ldmlt	r0!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c240:			; <UNDEFINED> instruction: 0xffffff03
   3c244:			; <UNDEFINED> instruction: 0xfffffedd
   3c248:			; <UNDEFINED> instruction: 0xffffff2d
   3c24c:			; <UNDEFINED> instruction: 0xf7cab538
   3c250:			; <UNDEFINED> instruction: 0x4604ebb6
   3c254:	addlt	fp, r4, #0, 2
   3c258:	andcs	r4, r5, #98304	; 0x18000
   3c25c:	ldrbtmi	r2, [r9], #-0
   3c260:	mcrr	7, 12, pc, sl, cr10	; <UNPREDICTABLE>
   3c264:	strtmi	r4, [r0], -r5, lsl #12
   3c268:	stc	7, cr15, [lr, #808]!	; 0x328
   3c26c:	strtmi	r4, [r8], -r1, lsl #12
   3c270:			; <UNDEFINED> instruction: 0xf808f7fb
   3c274:	muleq	r1, lr, r3
   3c278:			; <UNDEFINED> instruction: 0xf7cab510
   3c27c:	stmdbmi	r5, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
   3c280:			; <UNDEFINED> instruction: 0x46044479
   3c284:	svc	0x007cf7ca
   3c288:			; <UNDEFINED> instruction: 0x4c03b908
   3c28c:			; <UNDEFINED> instruction: 0x4620447c
   3c290:	svclt	0x0000bd10
   3c294:	andeq	r7, r1, r8, lsr #7
   3c298:	muleq	r1, r4, r3
   3c29c:	addlt	fp, r3, r0, lsr r5
   3c2a0:	strmi	fp, [sp], -r0, lsl #3
   3c2a4:	strmi	r4, [r4], -pc, lsl #18
   3c2a8:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   3c2ac:	andcs	r2, r0, r5, lsl #4
   3c2b0:	stc	7, cr15, [r2], #-808	; 0xfffffcd8
   3c2b4:	strtmi	r9, [sl], -r1, lsl #22
   3c2b8:	andlt	r4, r3, r1, lsr #12
   3c2bc:	ldrhtmi	lr, [r0], -sp
   3c2c0:	svclt	0x0072f7fa
   3c2c4:	andls	r4, r1, #8, 18	; 0x20000
   3c2c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   3c2cc:	ldc	7, cr15, [r4], {202}	; 0xca
   3c2d0:	stmdbmi	r6, {r0, r8, r9, fp, ip, pc}
   3c2d4:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   3c2d8:	pop	{r0, r1, ip, sp, pc}
   3c2dc:			; <UNDEFINED> instruction: 0xf7fa4030
   3c2e0:	svclt	0x0000bf63
   3c2e4:	andeq	r7, r1, r2, lsl #7
   3c2e8:	muleq	r1, r2, r3
   3c2ec:	andeq	pc, r0, lr, ror sl	; <UNPREDICTABLE>
   3c2f0:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   3c2f4:	andle	r2, r0, sp, lsr #22
   3c2f8:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   3c2fc:	mvnsle	r2, r0, lsl #22
   3c300:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   3c304:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   3c308:			; <UNDEFINED> instruction: 0x47704478
   3c30c:	muleq	r1, r6, r3
   3c310:	muleq	r1, r0, r3
   3c314:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   3c318:	andle	r2, r0, sp, lsr #22
   3c31c:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   3c320:	mvnsle	r2, r0, lsl #22
   3c324:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   3c328:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   3c32c:			; <UNDEFINED> instruction: 0x47704478
   3c330:	andeq	r7, r1, lr, ror r3
   3c334:	andeq	r7, r1, r8, ror r3
   3c338:	svclt	0x0000e73a
   3c33c:	addlt	fp, r2, r0, lsl r5
   3c340:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   3c344:			; <UNDEFINED> instruction: 0xf88d461c
   3c348:	strbtmi	r4, [fp], -r0
   3c34c:	ldrbtmi	r4, [ip], #3085	; 0xc0d
   3c350:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   3c354:	strls	r6, [r1], #-2084	; 0xfffff7dc
   3c358:	streq	pc, [r0], #-79	; 0xffffffb1
   3c35c:			; <UNDEFINED> instruction: 0xf88d2400
   3c360:			; <UNDEFINED> instruction: 0xf7ff4001
   3c364:	bmi	27c000 <__read_chk@plt+0x274ad4>
   3c368:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3c36c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c370:	subsmi	r9, sl, r1, lsl #22
   3c374:	andlt	sp, r2, r1, lsl #2
   3c378:			; <UNDEFINED> instruction: 0xf7cabd10
   3c37c:	svclt	0x0000eb2c
   3c380:	strdeq	sl, [r2], -r2
   3c384:	andeq	r0, r0, r0, asr r7
   3c388:	ldrdeq	sl, [r2], -r6
   3c38c:	str	r2, [pc, -r0, lsl #6]
   3c390:			; <UNDEFINED> instruction: 0x4605b570
   3c394:	cmplt	r9, ip, lsl #12
   3c398:			; <UNDEFINED> instruction: 0xf7ca4608
   3c39c:			; <UNDEFINED> instruction: 0x4621edba
   3c3a0:	strmi	r2, [r2], -r0, lsl #6
   3c3a4:	pop	{r3, r5, r9, sl, lr}
   3c3a8:	smlsdx	r1, r0, r0, r4
   3c3ac:	strmi	r4, [sl], -r4, lsl #24
   3c3b0:	movwcs	r4, #1576	; 0x628
   3c3b4:			; <UNDEFINED> instruction: 0x4621447c
   3c3b8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3c3bc:	svclt	0x0000e6f8
   3c3c0:	andeq	r2, r1, r8, asr r9
   3c3c4:	bcc	a8fd4 <__read_chk@plt+0xa1aa8>
   3c3c8:	mcrne	5, 2, fp, cr12, cr0, {3}
   3c3cc:	strmi	r1, [r6], -sp, lsl #17
   3c3d0:	svccc	0x0001f814
   3c3d4:	blcs	fe80dca0 <__read_chk@plt+0xfe806774>
   3c3d8:	andsne	lr, r3, #323584	; 0x4f000
   3c3dc:	eorseq	pc, r7, r2, lsl #2
   3c3e0:			; <UNDEFINED> instruction: 0xf102bf98
   3c3e4:			; <UNDEFINED> instruction: 0xf7ca0030
   3c3e8:	stmdavc	r3!, {r1, r3, r6, r8, r9, fp, sp, lr, pc}
   3c3ec:			; <UNDEFINED> instruction: 0xf0034631
   3c3f0:	blcs	27d034 <__read_chk@plt+0x275b08>
   3c3f4:	eorseq	pc, r7, r3, lsl #2
   3c3f8:			; <UNDEFINED> instruction: 0xf103bf98
   3c3fc:			; <UNDEFINED> instruction: 0xf7ca0030
   3c400:	adcmi	lr, ip, #63488	; 0xf800
   3c404:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
   3c408:	svclt	0x00004770
   3c40c:	mvnsmi	lr, #737280	; 0xb4000
   3c410:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   3c414:	addhi	pc, r7, r0
   3c418:	stmdbcc	r1, {r0, r2, r6, r9, sl, fp, ip}
   3c41c:	ldrmi	r1, [r7], -r6, asr #16
   3c420:	strtmi	r2, [r9], -r1
   3c424:	adcsmi	lr, fp, #15
   3c428:			; <UNDEFINED> instruction: 0xf1a3d04f
   3c42c:	svccs	0x0000035c
   3c430:			; <UNDEFINED> instruction: 0xf383fab3
   3c434:	cmpne	r3, #323584	; 0x4f000
   3c438:	movwcs	fp, #3848	; 0xf08
   3c43c:	cmple	r4, r0, lsl #22
   3c440:	adcsmi	r3, r1, #1
   3c444:			; <UNDEFINED> instruction: 0xf811d00d
   3c448:	blcs	200c054 <__read_chk@plt+0x2004b28>
   3c44c:	blcs	82c0b4 <__read_chk@plt+0x824b88>
   3c450:	andeq	pc, sl, #-1073741784	; 0xc0000028
   3c454:	bcs	1327f8 <__read_chk@plt+0x12b2cc>
   3c458:	adcsmi	sp, r1, #52, 16	; 0x340000
   3c45c:	andeq	pc, r2, r0, lsl #2
   3c460:			; <UNDEFINED> instruction: 0xf7cad1f1
   3c464:			; <UNDEFINED> instruction: 0xf8dfeaee
   3c468:	ldrbtmi	r9, [r9], #212	; 0xd4
   3c46c:	strmi	r4, [r4], -r0, lsl #13
   3c470:	adcsmi	lr, fp, #14
   3c474:			; <UNDEFINED> instruction: 0xf1a3d03d
   3c478:	blx	fecbcdf0 <__read_chk@plt+0xfecb58c4>
   3c47c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   3c480:	svclt	0x00082f00
   3c484:	bllt	fe8c4c8c <__read_chk@plt+0xfe8bd760>
   3c488:	strmi	r7, [r4], -r3, lsr #32
   3c48c:			; <UNDEFINED> instruction: 0xd01342b5
   3c490:	svccc	0x0001f815
   3c494:	blcs	200361c <__read_chk@plt+0x1ffc0f0>
   3c498:	blcs	82c100 <__read_chk@plt+0x824bd4>
   3c49c:	blcs	2f2848 <__read_chk@plt+0x2eb31c>
   3c4a0:	subseq	pc, ip, #79	; 0x4f
   3c4a4:	tstle	r2, r2, lsr #32
   3c4a8:			; <UNDEFINED> instruction: 0xf04f42b5
   3c4ac:			; <UNDEFINED> instruction: 0xf104036e
   3c4b0:			; <UNDEFINED> instruction: 0xf8040402
   3c4b4:	mvnle	r3, r1, lsl #24
   3c4b8:	strbmi	r2, [r0], -r0, lsl #6
   3c4bc:	andlt	r7, r3, r3, lsr #32
   3c4c0:	mvnshi	lr, #12386304	; 0xbd0000
   3c4c4:	svceq	0x00f7f013
   3c4c8:	andcc	sp, r5, r7, asr #1
   3c4cc:	blcs	3b63b8 <__read_chk@plt+0x3aee8c>
   3c4d0:	cmncs	r2, #2, 30
   3c4d4:	strcc	r7, [r2], #-99	; 0xffffff9d
   3c4d8:	blcs	370840 <__read_chk@plt+0x369314>
   3c4dc:	blcs	330534 <__read_chk@plt+0x329008>
   3c4e0:	blcs	270544 <__read_chk@plt+0x269018>
   3c4e4:	ldmdblt	r3!, {r1, r3, r4, ip, lr, pc}
   3c4e8:	strcc	r2, [r2], #-816	; 0xfffffcd0
   3c4ec:	stccc	8, cr15, [r1], {4}
   3c4f0:	subscs	lr, ip, #204, 14	; 0x3300000
   3c4f4:	movwls	r7, #34	; 0x22
   3c4f8:	rscscc	pc, pc, #79	; 0x4f
   3c4fc:	tstcs	r1, fp, asr #12
   3c500:			; <UNDEFINED> instruction: 0xf7ca3404
   3c504:	strb	lr, [r1, r0, asr #30]
   3c508:	strcc	r2, [r2], #-870	; 0xfffffc9a
   3c50c:	stccc	8, cr15, [r1], {4}
   3c510:	cmncs	r6, #188, 14	; 0x2f00000
   3c514:			; <UNDEFINED> instruction: 0xf8043402
   3c518:	ldr	r3, [r7, r1, lsl #24]!
   3c51c:	strcc	r2, [r2], #-866	; 0xfffffc9e
   3c520:	stccc	8, cr15, [r1], {4}
   3c524:			; <UNDEFINED> instruction: 0x2001e7b2
   3c528:	b	fe2fa458 <__read_chk@plt+0xfe2f2f2c>
   3c52c:	strmi	r2, [r4], -r0, lsl #6
   3c530:	strbmi	r4, [r0], -r0, lsl #13
   3c534:	andlt	r7, r3, r3, lsr #32
   3c538:	mvnshi	lr, #12386304	; 0xbd0000
   3c53c:	andeq	r5, r1, sl, lsl #22
   3c540:			; <UNDEFINED> instruction: 0xf7ffb508
   3c544:	tstlt	r0, r3, ror #30	; <UNPREDICTABLE>
   3c548:			; <UNDEFINED> instruction: 0xf7ffbd08
   3c54c:	svclt	0x0000fe7f
   3c550:			; <UNDEFINED> instruction: 0x4606b5f0
   3c554:			; <UNDEFINED> instruction: 0x460f4d3f
   3c558:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   3c55c:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
   3c560:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   3c564:	cfstrsge	mvf4, [r1], {254}	; 0xfe
   3c568:			; <UNDEFINED> instruction: 0xf85ecd0f
   3c56c:			; <UNDEFINED> instruction: 0xf8dcc00c
   3c570:			; <UNDEFINED> instruction: 0xf8cdc000
   3c574:			; <UNDEFINED> instruction: 0xf04fc024
   3c578:	strgt	r0, [pc], #-3072	; 3c580 <__read_chk@plt+0x35054>
   3c57c:	muleq	r3, r5, r8
   3c580:	andeq	lr, r3, r4, lsl #17
   3c584:			; <UNDEFINED> instruction: 0xf0014630
   3c588:	cdpne	12, 0, cr15, cr4, cr13, {4}
   3c58c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   3c590:	svclt	0x00082f00
   3c594:	cmplt	ip, r1, lsl #8
   3c598:	bmi	c855a0 <__read_chk@plt+0xc7e074>
   3c59c:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   3c5a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c5a4:	subsmi	r9, sl, r9, lsl #22
   3c5a8:			; <UNDEFINED> instruction: 0x4620d152
   3c5ac:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   3c5b0:			; <UNDEFINED> instruction: 0xf0014630
   3c5b4:	strmi	pc, [r5], -fp, lsl #25
   3c5b8:	eorsle	r2, pc, r0, lsl #16
   3c5bc:	andcs	r4, r1, #36700160	; 0x2300000
   3c5c0:			; <UNDEFINED> instruction: 0xf0012103
   3c5c4:	strbtmi	pc, [r9], -r5, lsl #26	; <UNPREDICTABLE>
   3c5c8:			; <UNDEFINED> instruction: 0xf0024628
   3c5cc:	stmdacs	r6, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   3c5d0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   3c5d4:			; <UNDEFINED> instruction: 0x9c00da01
   3c5d8:	stcge	3, cr11, [r7], {100}	; 0x64
   3c5dc:	strtmi	r2, [r8], -r6, lsl #4
   3c5e0:			; <UNDEFINED> instruction: 0xf0014621
   3c5e4:	andcc	pc, r1, sp, asr pc	; <UNPREDICTABLE>
   3c5e8:	bls	b06a8 <__read_chk@plt+0xa917c>
   3c5ec:	strtmi	sl, [r0], -r2, lsl #18
   3c5f0:	cdp	7, 7, cr15, cr2, cr10, {6}
   3c5f4:	bls	128cdc <__read_chk@plt+0x1217b0>
   3c5f8:	strtmi	sl, [r0], -r4, lsl #18
   3c5fc:	cdp	7, 6, cr15, cr12, cr10, {6}
   3c600:	bls	1a8c28 <__read_chk@plt+0x1a16fc>
   3c604:	strtmi	sl, [r0], -r6, lsl #18
   3c608:	cdp	7, 6, cr15, cr6, cr10, {6}
   3c60c:			; <UNDEFINED> instruction: 0xf89db158
   3c610:			; <UNDEFINED> instruction: 0x0619301c
   3c614:			; <UNDEFINED> instruction: 0x065ad510
   3c618:			; <UNDEFINED> instruction: 0xf003bf4c
   3c61c:	vbic.i32	d16, #48896	; 0x0000bf00
   3c620:	blcs	23d434 <__read_chk@plt+0x235f08>
   3c624:	strcs	sp, [r1], #-264	; 0xfffffef8
   3c628:	eorsvs	r2, fp, r0, lsl #6
   3c62c:			; <UNDEFINED> instruction: 0xf0014628
   3c630:			; <UNDEFINED> instruction: 0xe7b2fb3b
   3c634:			; <UNDEFINED> instruction: 0xe7f9603c
   3c638:	ldrb	r2, [r7, r0, lsl #8]!
   3c63c:	ldmib	lr!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c640:	addlt	r4, r0, #44, 12	; 0x2c00000
   3c644:			; <UNDEFINED> instruction: 0xe7a86038
   3c648:	strcs	r6, [r0], #-2987	; 0xfffff455
   3c64c:			; <UNDEFINED> instruction: 0xe7ed603b
   3c650:	stmib	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c654:			; <UNDEFINED> instruction: 0x000171b2
   3c658:	ldrdeq	sl, [r2], -ip
   3c65c:	andeq	r0, r0, r0, asr r7
   3c660:	andeq	sl, r2, r2, lsr #5
   3c664:			; <UNDEFINED> instruction: 0x4604b570
   3c668:	strmi	r4, [sp], -sp, lsl #28
   3c66c:	and	r4, r8, lr, ror r4
   3c670:	b	ff2fa5a0 <__read_chk@plt+0xff2f3074>
   3c674:	stmdavc	r0!, {r3, r7, r8, ip, sp, pc}
   3c678:	svclt	0x0004287c
   3c67c:	strcc	r7, [r1], #-2144	; 0xfffff7a0
   3c680:			; <UNDEFINED> instruction: 0x4631b150
   3c684:			; <UNDEFINED> instruction: 0xf7c94620
   3c688:	strtmi	lr, [r9], -r0, ror #27
   3c68c:	strtmi	r4, [r0], -r2, lsl #12
   3c690:	bcs	4d6e8 <__read_chk@plt+0x461bc>
   3c694:	ldrmi	sp, [r0], -ip, ror #3
   3c698:	andcs	fp, r1, r0, ror sp
   3c69c:	svclt	0x0000bd70
   3c6a0:	andeq	r7, r1, r0, asr #32
   3c6a4:	stmdbcs	r0, {r0, r5, r9, fp, lr}
   3c6a8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3c6ac:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   3c6b0:	addlt	fp, r9, r0, lsr r5
   3c6b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c6b8:			; <UNDEFINED> instruction: 0xf04f9307
   3c6bc:	mrsle	r0, (UNDEF: 58)
   3c6c0:	bmi	7446c8 <__read_chk@plt+0x73d19c>
   3c6c4:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   3c6c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c6cc:	subsmi	r9, sl, r7, lsl #22
   3c6d0:	andlt	sp, r9, sl, lsr #2
   3c6d4:	blge	12bb9c <__read_chk@plt+0x124670>
   3c6d8:	strmi	sl, [ip], -r2, lsl #20
   3c6dc:			; <UNDEFINED> instruction: 0xf7ffa901
   3c6e0:	strmi	pc, [r5], -r7, lsr #25
   3c6e4:	rscle	r2, fp, r0, lsl #16
   3c6e8:	bge	1a7308 <__read_chk@plt+0x19fddc>
   3c6ec:	strtmi	sl, [r0], -r4, lsl #18
   3c6f0:	ldc2	7, cr15, [lr], {255}	; 0xff
   3c6f4:	rscle	r2, r3, r0, lsl #16
   3c6f8:	blls	162f04 <__read_chk@plt+0x15b9d8>
   3c6fc:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
   3c700:	ldrb	r2, [lr, r1]
   3c704:	bls	f0e7c <__read_chk@plt+0xe9950>
   3c708:	addsmi	r9, sl, #5120	; 0x1400
   3c70c:	ldrshle	sp, [r7, #200]	; 0xc8
   3c710:	blls	1e2f24 <__read_chk@plt+0x1db9f8>
   3c714:	lfmle	f4, 2, [r3], #616	; 0x268
   3c718:			; <UNDEFINED> instruction: 0x4601d1d2
   3c71c:			; <UNDEFINED> instruction: 0xf7ca4628
   3c720:	stmdacs	r0, {r4, r5, r8, sl, fp, sp, lr, pc}
   3c724:	strb	sp, [fp, ip, ror #21]
   3c728:	ldmdb	r4, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c72c:	muleq	r2, r2, r1
   3c730:	andeq	r0, r0, r0, asr r7
   3c734:	andeq	sl, r2, sl, ror r1
   3c738:	svcmi	0x00f0e92d
   3c73c:	addlt	r4, r3, pc, lsl #12
   3c740:	stmdacs	r0, {r1, r2, r4, r9, sl, lr}
   3c744:	addhi	pc, pc, r0
   3c748:	strmi	r7, [r5], -r4, lsl #16
   3c74c:	svclt	0x00182c20
   3c750:	tstle	r5, r9, lsl #24
   3c754:	svcmi	0x0001f815
   3c758:	svclt	0x00182c09
   3c75c:	rscsle	r2, r9, r0, lsr #24
   3c760:			; <UNDEFINED> instruction: 0xf0002c2d
   3c764:	stmdavc	fp!, {r0, r6, r7, pc}
   3c768:	eorle	r2, r4, pc, lsr fp
   3c76c:	strtmi	r4, [r8], -r2, ror #18
   3c770:			; <UNDEFINED> instruction: 0xf7ca4479
   3c774:	bllt	477b94 <__read_chk@plt+0x470668>
   3c778:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   3c77c:	ldc2	7, cr15, [r4, #-1000]	; 0xfffffc18
   3c780:	cmnlt	r2, r2, ror r8
   3c784:			; <UNDEFINED> instruction: 0xf1064d5e
   3c788:	ldrbtmi	r0, [sp], #-1032	; 0xfffffbf8
   3c78c:	stcne	8, cr15, [r8], {84}	; 0x54
   3c790:	strcc	r4, [r8], #-1574	; 0xfffff9da
   3c794:			; <UNDEFINED> instruction: 0xf7fa4628
   3c798:			; <UNDEFINED> instruction: 0xf854fd07
   3c79c:	bcs	477b4 <__read_chk@plt+0x40288>
   3c7a0:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   3c7a4:	svclt	0x00082b4d
   3c7a8:	cmple	sl, sp, lsr r8
   3c7ac:	andcs	r6, r0, sp, lsr r0
   3c7b0:	pop	{r0, r1, ip, sp, pc}
   3c7b4:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   3c7b8:	sbcsle	r2, sp, r0, lsl #22
   3c7bc:	ldccc	7, cr14, [r0], #-856	; 0xfffffca8
   3c7c0:	stmdble	r1, {r0, r3, sl, fp, sp}^
   3c7c4:	strtmi	r4, [r8], -pc, asr #18
   3c7c8:			; <UNDEFINED> instruction: 0xf7f74479
   3c7cc:	strmi	pc, [r0], r5, lsr #19
   3c7d0:	rsbsle	r2, fp, r0, lsl #16
   3c7d4:	stccs	8, cr6, [r0, #-20]	; 0xffffffec
   3c7d8:	addhi	pc, r4, r0
   3c7dc:			; <UNDEFINED> instruction: 0xf8df2300
   3c7e0:			; <UNDEFINED> instruction: 0xf8df9128
   3c7e4:	strmi	sl, [r4], -r8, lsr #2
   3c7e8:	ldrbtmi	r9, [r9], #768	; 0x300
   3c7ec:	ldrbtmi	r4, [sl], #2888	; 0xb48
   3c7f0:	movwls	r4, #5243	; 0x147b
   3c7f4:			; <UNDEFINED> instruction: 0xf854e002
   3c7f8:	bicslt	r5, sp, r4, lsl #30
   3c7fc:	blcs	5a8b0 <__read_chk@plt+0x53384>
   3c800:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   3c804:	suble	r2, ip, r0, lsl #18
   3c808:			; <UNDEFINED> instruction: 0xe00546b3
   3c80c:	ldrdne	pc, [ip], -fp
   3c810:	bleq	278c44 <__read_chk@plt+0x271718>
   3c814:	suble	r2, r4, r0, lsl #18
   3c818:			; <UNDEFINED> instruction: 0xf7ca4628
   3c81c:	stmdacs	r0, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
   3c820:			; <UNDEFINED> instruction: 0xf854d1f4
   3c824:	bls	5443c <__read_chk@plt+0x4cf10>
   3c828:	ldrdcc	pc, [r0], -fp
   3c82c:	andls	r4, r0, #1744830464	; 0x68000000
   3c830:	mvnle	r2, r0, lsl #26
   3c834:			; <UNDEFINED> instruction: 0xf7ca4640
   3c838:	ldmdavs	r8!, {r3, r4, r5, sl, fp, sp, lr, pc}
   3c83c:	movwmi	r9, #23808	; 0x5d00
   3c840:			; <UNDEFINED> instruction: 0x2000e7b4
   3c844:	stcl	7, cr15, [lr, #-804]	; 0xfffffcdc
   3c848:	stcl	7, cr15, [r0], #808	; 0x328
   3c84c:	ldrmi	r2, [r1], -r0, lsl #4
   3c850:	strtmi	r4, [r8], -r4, lsl #12
   3c854:			; <UNDEFINED> instruction: 0xf7c96022
   3c858:	mcrrne	14, 4, lr, r3, cr14
   3c85c:	eorsle	r4, r1, r5, lsl #12
   3c860:	tstmi	sp, #3866624	; 0x3b0000
   3c864:	stmdbcs	r0, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   3c868:	stmdami	sl!, {r0, r5, r7, ip, lr, pc}
   3c86c:			; <UNDEFINED> instruction: 0xf7fa4478
   3c870:	ldmdavs	r1!, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}^
   3c874:	stfmid	f3, [r8], #-484	; 0xfffffe1c
   3c878:	ldrbtmi	r3, [ip], #-1544	; 0xfffff9f8
   3c87c:	ldmdavs	r1!, {r1, sp, lr, pc}^
   3c880:	cmplt	r1, r8, lsl #12
   3c884:			; <UNDEFINED> instruction: 0xf856683a
   3c888:	andsmi	r3, sl, #8, 24	; 0x800
   3c88c:			; <UNDEFINED> instruction: 0x4620d0f7
   3c890:	ldc2	7, cr15, [r8, #1000]!	; 0x3e8
   3c894:	stmdami	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3c898:			; <UNDEFINED> instruction: 0xf7fa4478
   3c89c:			; <UNDEFINED> instruction: 0x2000fdb3
   3c8a0:	strbmi	lr, [r9], -r6, lsl #15
   3c8a4:			; <UNDEFINED> instruction: 0xf7ca4628
   3c8a8:	cmplt	r0, ip, ror #24
   3c8ac:	ldrbmi	r4, [r1], -r8, lsr #12
   3c8b0:	stcl	7, cr15, [r6], #-808	; 0xfffffcd8
   3c8b4:			; <UNDEFINED> instruction: 0xf04fb968
   3c8b8:	movwls	r3, #1023	; 0x3ff
   3c8bc:	mlasvs	r8, fp, r7, lr
   3c8c0:	ldr	r9, [r8, r0]
   3c8c4:	blcs	8d6958 <__read_chk@plt+0x8cf42c>
   3c8c8:	svcge	0x0070f47f
   3c8cc:	rscscc	pc, pc, pc, asr #32
   3c8d0:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   3c8d4:	andcs	r2, r0, r5, lsl #4
   3c8d8:	stmdb	lr, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c8dc:			; <UNDEFINED> instruction: 0xf7fa6821
   3c8e0:	str	pc, [r8, r3, ror #24]
   3c8e4:	str	r9, [r5, r0, lsl #10]!
   3c8e8:	ldc	7, cr15, [r0], {202}	; 0xca
   3c8ec:			; <UNDEFINED> instruction: 0x46032216
   3c8f0:	rscscc	pc, pc, pc, asr #32
   3c8f4:	smmla	fp, sl, r0, r6
   3c8f8:	muleq	r1, r8, r8
   3c8fc:	andeq	r6, r1, lr, asr #30
   3c900:	andeq	r6, r1, r6, asr pc
   3c904:	andeq	r1, r1, r8, lsl #1
   3c908:	andeq	r9, r0, lr, lsl r0
   3c90c:	andeq	r2, r1, sl, asr r2
   3c910:	strdeq	r6, [r1], -ip
   3c914:	andeq	r6, r1, r4, asr #28
   3c918:	andeq	r1, r1, r2, lsr #27
   3c91c:	andeq	pc, r0, r4, asr #21
   3c920:			; <UNDEFINED> instruction: 0xf8dfb40f
   3c924:	strlt	ip, [r0, #-92]	; 0xffffffa4
   3c928:	bge	1e8b44 <__read_chk@plt+0x1e1618>
   3c92c:	ldrbtmi	r4, [ip], #2837	; 0xb15
   3c930:			; <UNDEFINED> instruction: 0xf852a802
   3c934:			; <UNDEFINED> instruction: 0xf85c1b04
   3c938:	ldmdavs	fp, {r0, r1, ip, sp}
   3c93c:			; <UNDEFINED> instruction: 0xf04f9303
   3c940:	andls	r0, r1, #0, 6
   3c944:	bl	197a870 <__read_chk@plt+0x1973344>
   3c948:	blle	386950 <__read_chk@plt+0x37f424>
   3c94c:	blmi	38f18c <__read_chk@plt+0x387c60>
   3c950:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
   3c954:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c958:	subsmi	r9, sl, r3, lsl #22
   3c95c:	andlt	sp, r5, lr, lsl #2
   3c960:	bl	17aadc <__read_chk@plt+0x1735b0>
   3c964:	ldrbmi	fp, [r0, -r4]!
   3c968:	mrrc	7, 12, pc, r0, cr10	; <UNPREDICTABLE>
   3c96c:			; <UNDEFINED> instruction: 0xf7c96800
   3c970:	strmi	lr, [r1], -r2, asr #25
   3c974:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   3c978:	stc2	7, cr15, [r4], {250}	; 0xfa
   3c97c:	stmda	sl!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c980:	andeq	r9, r2, r2, lsl pc
   3c984:	andeq	r0, r0, r0, asr r7
   3c988:	strdeq	r9, [r2], -r0
   3c98c:			; <UNDEFINED> instruction: 0x00016db2
   3c990:			; <UNDEFINED> instruction: 0xf8dfb40f
   3c994:	strlt	ip, [r0, #-76]	; 0xffffffb4
   3c998:	bge	1e8bb4 <__read_chk@plt+0x1e1688>
   3c99c:	ldrbtmi	r4, [ip], #2833	; 0xb11
   3c9a0:			; <UNDEFINED> instruction: 0xf852a802
   3c9a4:			; <UNDEFINED> instruction: 0xf85c1b04
   3c9a8:	ldmdavs	fp, {r0, r1, ip, sp}
   3c9ac:			; <UNDEFINED> instruction: 0xf04f9303
   3c9b0:	andls	r0, r1, #0, 6
   3c9b4:	bl	b7a8e0 <__read_chk@plt+0xb733b4>
   3c9b8:	blmi	2cf1ec <__read_chk@plt+0x2c7cc0>
   3c9bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c9c0:	svclt	0x00ac2800
   3c9c4:	andcs	r9, r0, r2, lsl #16
   3c9c8:	blls	116a38 <__read_chk@plt+0x10f50c>
   3c9cc:	qaddle	r4, sl, r4
   3c9d0:			; <UNDEFINED> instruction: 0xf85db005
   3c9d4:	andlt	lr, r4, r4, lsl #22
   3c9d8:			; <UNDEFINED> instruction: 0xf7c94770
   3c9dc:	svclt	0x0000effc
   3c9e0:	andeq	r9, r2, r2, lsr #29
   3c9e4:	andeq	r0, r0, r0, asr r7
   3c9e8:	andeq	r9, r2, r4, lsl #29
   3c9ec:			; <UNDEFINED> instruction: 0x4604b510
   3c9f0:	teqlt	r8, r0, lsl #17
   3c9f4:			; <UNDEFINED> instruction: 0xf7fa6821
   3c9f8:	stmiavs	r0!, {r0, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   3c9fc:	bl	157a92c <__read_chk@plt+0x1573400>
   3ca00:	adcvs	r2, r3, r0, lsl #6
   3ca04:			; <UNDEFINED> instruction: 0xf7ca68e0
   3ca08:	andcs	lr, r0, r0, asr r8
   3ca0c:	svclt	0x0000bd10
   3ca10:			; <UNDEFINED> instruction: 0x4604b510
   3ca14:	strmi	r2, [r8], -r0, lsl #6
   3ca18:	eorvs	r6, r3, r1, rrx
   3ca1c:			; <UNDEFINED> instruction: 0xf7ca60e3
   3ca20:	adcvs	lr, r0, r0, lsl r8
   3ca24:	ldfltd	f3, [r0, #-0]
   3ca28:	bl	ffc7a958 <__read_chk@plt+0xffc7342c>
   3ca2c:	rscvs	r6, r3, r3, lsl #16
   3ca30:	svclt	0x0000bd10
   3ca34:			; <UNDEFINED> instruction: 0x4604b510
   3ca38:	strmi	r2, [r8], -r0, lsl #6
   3ca3c:	eorvs	r6, r3, r1, rrx
   3ca40:			; <UNDEFINED> instruction: 0xf7ca60e3
   3ca44:	adcvs	lr, r0, r2, lsl #25
   3ca48:	ldfltd	f3, [r0, #-0]
   3ca4c:	bl	ff7fa97c <__read_chk@plt+0xff7f3450>
   3ca50:	rscvs	r6, r3, r3, lsl #16
   3ca54:	svclt	0x0000bd10
   3ca58:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
   3ca5c:	addmi	r6, sl, #131072	; 0x20000
   3ca60:	andvs	sp, r3, r2, lsl #16
   3ca64:			; <UNDEFINED> instruction: 0x47704770
   3ca68:	bne	14d6c7c <__read_chk@plt+0x14cf750>
   3ca6c:	ldrmi	r6, [r9], #-2
   3ca70:			; <UNDEFINED> instruction: 0xf7c94618
   3ca74:	svclt	0x0000be27
   3ca78:			; <UNDEFINED> instruction: 0xf382fab2
   3ca7c:			; <UNDEFINED> instruction: 0x4604b570
   3ca80:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
   3ca84:	svclt	0x00182800
   3ca88:	tstlt	r3, r1, lsl #6
   3ca8c:			; <UNDEFINED> instruction: 0x4615bd70
   3ca90:	andcc	lr, r0, #212, 18	; 0x350000
   3ca94:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
   3ca98:	addsmi	r1, r1, #1458176	; 0x164000
   3ca9c:			; <UNDEFINED> instruction: 0xf505d308
   3caa0:	ldrmi	r6, [r1], #-384	; 0xfffffe80
   3caa4:			; <UNDEFINED> instruction: 0xf7c96061
   3caa8:	cmplt	r0, lr, ror #25
   3caac:	adcvs	r6, r0, r3, lsr #16
   3cab0:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   3cab4:			; <UNDEFINED> instruction: 0xf7ca4631
   3cab8:	stmdavs	r2!, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   3cabc:	eorvs	r4, r2, sl, lsr #8
   3cac0:			; <UNDEFINED> instruction: 0xf7cabd70
   3cac4:	stmdavs	r1!, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   3cac8:	stmiavs	r0!, {r0, r1, fp, sp, lr}
   3cacc:	svclt	0x00082b00
   3cad0:	rscvs	r2, r3, ip, lsl #6
   3cad4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3cad8:	ldclt	7, cr15, [r4, #-1000]!	; 0xfffffc18
   3cadc:	strlt	fp, [r8, #-289]	; 0xfffffedf
   3cae0:			; <UNDEFINED> instruction: 0xffcaf7ff
   3cae4:	stclt	0, cr2, [r8, #-0]
   3cae8:	ldrbmi	r2, [r0, -r0]!
   3caec:	addlt	fp, r2, r0, lsl r5
   3caf0:	strmi	r4, [r8], -r4, lsl #12
   3caf4:			; <UNDEFINED> instruction: 0xf7ca9101
   3caf8:	stmdbls	r1, {r2, r3, r9, fp, sp, lr, pc}
   3cafc:	strtmi	r4, [r0], -r2, lsl #12
   3cb00:	pop	{r1, ip, sp, pc}
   3cb04:			; <UNDEFINED> instruction: 0xf7ff4010
   3cb08:	svclt	0x0000bfb7
   3cb0c:			; <UNDEFINED> instruction: 0xf8dfb40e
   3cb10:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
   3cb14:	bge	2a8d38 <__read_chk@plt+0x2a180c>
   3cb18:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   3cb1c:			; <UNDEFINED> instruction: 0xf8524604
   3cb20:	stmdage	r4, {r2, r8, r9, fp, ip}
   3cb24:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   3cb28:	movwls	r6, #22555	; 0x581b
   3cb2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3cb30:			; <UNDEFINED> instruction: 0xf7c99203
   3cb34:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
   3cb38:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
   3cb3c:	tstls	r1, r8, lsl #12
   3cb40:	stmib	r6!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cb44:	strmi	r9, [r2], -r1, lsl #18
   3cb48:			; <UNDEFINED> instruction: 0xf7ff4620
   3cb4c:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3cb50:	b	feafaa80 <__read_chk@plt+0xfeaf3554>
   3cb54:	blmi	34f390 <__read_chk@plt+0x347e64>
   3cb58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3cb5c:	blls	196bcc <__read_chk@plt+0x18f6a0>
   3cb60:	qaddle	r4, sl, ip
   3cb64:	pop	{r0, r1, r2, ip, sp, pc}
   3cb68:	andlt	r4, r3, r0, lsl r0
   3cb6c:			; <UNDEFINED> instruction: 0xf7ca4770
   3cb70:	stmdavs	r3, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
   3cb74:	svclt	0x00082b00
   3cb78:	rscvs	r2, r3, ip, lsl #6
   3cb7c:			; <UNDEFINED> instruction: 0xf7c9e7ea
   3cb80:	svclt	0x0000ef2a
   3cb84:	andeq	r9, r2, r6, lsr #26
   3cb88:	andeq	r0, r0, r0, asr r7
   3cb8c:	andeq	r9, r2, r8, ror #25
   3cb90:	strmi	r6, [r3], -r2, asr #17
   3cb94:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
   3cb98:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
   3cb9c:	tstcs	r0, sl
   3cba0:	stmib	r3, {r2, r3, r9, sp}^
   3cba4:	ldrbmi	r1, [r0, -r2, lsl #4]!
   3cba8:	svclt	0x0000e720
   3cbac:	blmi	6cf418 <__read_chk@plt+0x6c7eec>
   3cbb0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3cbb4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3cbb8:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   3cbbc:			; <UNDEFINED> instruction: 0xf04f9301
   3cbc0:	mvnlt	r0, r0, lsl #6
   3cbc4:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
   3cbc8:	andcs	r6, ip, #65536	; 0x10000
   3cbcc:	eorvs	r6, r9, r4, lsl #17
   3cbd0:	andcc	lr, r2, #192, 18	; 0x300000
   3cbd4:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
   3cbd8:	bmi	46b124 <__read_chk@plt+0x463bf8>
   3cbdc:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   3cbe0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3cbe4:	subsmi	r9, sl, r1, lsl #22
   3cbe8:			; <UNDEFINED> instruction: 0x4620d111
   3cbec:	ldclt	0, cr11, [r0, #-12]!
   3cbf0:			; <UNDEFINED> instruction: 0xf7c94620
   3cbf4:	stmdacs	r0, {r3, r6, sl, fp, sp, lr, pc}
   3cbf8:			; <UNDEFINED> instruction: 0x4604bf18
   3cbfc:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   3cc00:	blcs	4e5bc <__read_chk@plt+0x47090>
   3cc04:			; <UNDEFINED> instruction: 0xf7ffd0e0
   3cc08:			; <UNDEFINED> instruction: 0x4604fef1
   3cc0c:			; <UNDEFINED> instruction: 0xf7c9e7e2
   3cc10:	svclt	0x0000eee2
   3cc14:	muleq	r2, r0, ip
   3cc18:	andeq	r0, r0, r0, asr r7
   3cc1c:	andeq	r9, r2, r2, ror #24
   3cc20:	strmi	fp, [r3], -r8, lsl #10
   3cc24:	stmdblt	r0!, {r6, r7, fp, sp, lr}
   3cc28:			; <UNDEFINED> instruction: 0xb1096898
   3cc2c:	andvs	r6, fp, fp, lsl r8
   3cc30:			; <UNDEFINED> instruction: 0xf7c9bd08
   3cc34:	andcs	lr, r0, sl, lsr pc
   3cc38:	svclt	0x0000bd08
   3cc3c:			; <UNDEFINED> instruction: 0x4604b510
   3cc40:	andscs	fp, r0, r1, asr r9
   3cc44:	movwcs	r6, #96	; 0x60
   3cc48:	eorvs	r2, r3, r4, lsl #2
   3cc4c:			; <UNDEFINED> instruction: 0xf7c960a3
   3cc50:	rscvs	lr, r0, r6, lsl sp
   3cc54:	ldfltd	f3, [r0, #-256]	; 0xffffff00
   3cc58:	svccc	0x0080f5b1
   3cc5c:	svclt	0x00284608
   3cc60:	addcc	pc, r0, pc, asr #8
   3cc64:	strb	r6, [lr, r0, rrx]!
   3cc68:	b	ff47ab98 <__read_chk@plt+0xff47366c>
   3cc6c:	adcvs	r6, r3, r3, lsl #16
   3cc70:	svclt	0x0000bd10
   3cc74:	bllt	fe716e88 <__read_chk@plt+0xfe70f95c>
   3cc78:	mvnsmi	lr, sp, lsr #18
   3cc7c:	ldmib	r0, {r2, r9, sl, lr}^
   3cc80:	strmi	r3, [lr], -r0, lsl #14
   3cc84:	adcsmi	r1, sl, #23040	; 0x5a00
   3cc88:			; <UNDEFINED> instruction: 0xf8d0bf38
   3cc8c:	andle	r8, r4, #12
   3cc90:			; <UNDEFINED> instruction: 0xf8486022
   3cc94:	pop	{r0, r1, r5, sp, lr}
   3cc98:	svccs	0x000781f0
   3cc9c:			; <UNDEFINED> instruction: 0xf5b7d92a
   3cca0:	svclt	0x00385f80
   3cca4:	andsle	r0, ip, #127	; 0x7f
   3cca8:	ldrtmi	r2, [r8], -r4, lsl #2
   3ccac:	stcl	7, cr15, [r6], #804	; 0x324
   3ccb0:	movwlt	r4, #34432	; 0x8680
   3ccb4:	stmiavs	r0!, {r0, r5, r6, fp, sp, lr}^
   3ccb8:	bl	69204 <__read_chk@plt+0x61cd8>
   3ccbc:			; <UNDEFINED> instruction: 0xf1a80181
   3ccc0:	strmi	r0, [r3], -r4, lsl #4
   3ccc4:	blpl	17ae18 <__read_chk@plt+0x1738ec>
   3ccc8:			; <UNDEFINED> instruction: 0xf8424299
   3cccc:	mvnsle	r5, r4, lsl #30
   3ccd0:	stmib	sl!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ccd4:			; <UNDEFINED> instruction: 0xf8c46823
   3ccd8:	mrrcne	0, 0, r8, sl, cr12
   3ccdc:	ldrb	r6, [r7, r7, rrx]
   3cce0:			; <UNDEFINED> instruction: 0xf5b74770
   3cce4:	svclt	0x00323f80
   3cce8:	strvs	pc, [r0, -r7, lsl #10]
   3ccec:	addvs	r2, r3, ip, lsl #6
   3ccf0:			; <UNDEFINED> instruction: 0xe7d0d3da
   3ccf4:	bfi	r2, r0, #14, #10
   3ccf8:	b	fe27ac28 <__read_chk@plt+0xfe2736fc>
   3ccfc:	blcs	56d10 <__read_chk@plt+0x4f7e4>
   3cd00:	movwcs	fp, #53000	; 0xcf08
   3cd04:	strb	r6, [r6, r3, lsr #1]
   3cd08:			; <UNDEFINED> instruction: 0x4604b510
   3cd0c:	ldrdcc	lr, [r2], -r0
   3cd10:	tstlt	r9, fp, lsr r9
   3cd14:	andvs	r6, fp, r3, lsr #16
   3cd18:	andcs	r2, r0, #12, 6	; 0x30000000
   3cd1c:	andcc	lr, r2, #196, 18	; 0x310000
   3cd20:			; <UNDEFINED> instruction: 0xb120bd10
   3cd24:	stmib	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cd28:	andcs	r6, r0, #10682368	; 0xa30000
   3cd2c:	ldrmi	r6, [r8], -r2, ror #1
   3cd30:	cdp	7, 11, cr15, cr10, cr9, {6}
   3cd34:	ldclt	0, cr2, [r0, #-0]
   3cd38:	blmi	b0f5e8 <__read_chk@plt+0xb080bc>
   3cd3c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3cd40:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   3cd44:	bmi	a8e55c <__read_chk@plt+0xa87030>
   3cd48:	movwls	r6, #14363	; 0x381b
   3cd4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3cd50:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   3cd54:	eorle	r2, r5, r3, lsl #22
   3cd58:	teqle	pc, r2, lsl #22
   3cd5c:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
   3cd60:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
   3cd64:	bge	bd998 <__read_chk@plt+0xb646c>
   3cd68:	andls	r2, r0, #4, 2
   3cd6c:	andls	r6, r2, r2, ror #25
   3cd70:	strmi	r6, [r8, r0, lsr #24]!
   3cd74:	movvs	fp, #96, 2
   3cd78:	rscvs	r2, r3, #0, 6
   3cd7c:	blmi	6cf5f4 <__read_chk@plt+0x6c80c8>
   3cd80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3cd84:	blls	116df4 <__read_chk@plt+0x10f8c8>
   3cd88:	qsuble	r4, sl, r1
   3cd8c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3cd90:	blls	d7920 <__read_chk@plt+0xd03f4>
   3cd94:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
   3cd98:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   3cd9c:	blx	17ad8c <__read_chk@plt+0x173860>
   3cda0:			; <UNDEFINED> instruction: 0xe7e9203f
   3cda4:	bvs	108f9fc <__read_chk@plt+0x10884d0>
   3cda8:			; <UNDEFINED> instruction: 0xf50158d3
   3cdac:	ldmdavs	fp, {r8, sl, ip, lr}
   3cdb0:	blvs	86b2c4 <__read_chk@plt+0x863d98>
   3cdb4:			; <UNDEFINED> instruction: 0xf7c94629
   3cdb8:	rsbvs	lr, r5, #10, 30	; 0x28
   3cdbc:	andcs	r4, r0, r3, lsl #12
   3cdc0:	ldrb	r6, [fp, r3, lsr #6]
   3cdc4:	strtmi	r4, [sl], -sp, lsl #16
   3cdc8:			; <UNDEFINED> instruction: 0xf7fa4478
   3cdcc:			; <UNDEFINED> instruction: 0xe7f0fab7
   3cdd0:	cdp	7, 0, cr15, cr0, cr9, {6}
   3cdd4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   3cdd8:	blx	fe3fadc8 <__read_chk@plt+0xfe3f389c>
   3cddc:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   3cde0:	blx	fe2fadd0 <__read_chk@plt+0xfe2f38a4>
   3cde4:	andeq	r9, r2, r4, lsl #22
   3cde8:	andeq	r0, r0, r0, asr r7
   3cdec:	andeq	r9, r2, lr, ror #21
   3cdf0:	andeq	r9, r2, r0, asr #21
   3cdf4:	andeq	r6, r1, lr, lsl #20
   3cdf8:	andeq	r0, r0, r8, asr #14
   3cdfc:	andeq	r6, r1, r0, lsl #19
   3ce00:			; <UNDEFINED> instruction: 0x000169b6
   3ce04:	muleq	r1, r2, r9
   3ce08:	mvnsmi	lr, #737280	; 0xb4000
   3ce0c:	ldrmi	fp, [sp], -r3, lsl #1
   3ce10:	svcls	0x000a2903
   3ce14:	blmi	fe0ce634 <__read_chk@plt+0xfe0c7108>
   3ce18:	ldrdhi	pc, [r0], -r0
   3ce1c:			; <UNDEFINED> instruction: 0xf8d7447b
   3ce20:	eorle	r9, r3, r0
   3ce24:	andle	r2, sp, r4, lsl #18
   3ce28:	rsbsle	r2, ip, r1, lsl #18
   3ce2c:			; <UNDEFINED> instruction: 0xf0002905
   3ce30:	stmdbcs	r2, {r3, r4, r7, pc}
   3ce34:	movwcs	fp, #3868	; 0xf1c
   3ce38:	eorsle	r9, pc, r1, lsl #6
   3ce3c:	andlt	r9, r3, r1, lsl #16
   3ce40:	mvnshi	lr, #12386304	; 0xbd0000
   3ce44:	svceq	0x0000f1b9
   3ce48:			; <UNDEFINED> instruction: 0x462cd030
   3ce4c:	strtmi	r4, [r1], -sl, asr #12
   3ce50:			; <UNDEFINED> instruction: 0xf7ca4640
   3ce54:	mcrrne	8, 10, lr, r3, cr12
   3ce58:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
   3ce5c:	bl	feeb463c <__read_chk@plt+0xfeead110>
   3ce60:	strmi	r0, [r4], #-2304	; 0xfffff700
   3ce64:			; <UNDEFINED> instruction: 0xf8cdd1f2
   3ce68:	subs	r9, r9, r4
   3ce6c:	svceq	0x0000f1b9
   3ce70:	sbchi	pc, ip, r0
   3ce74:	movwls	r6, #6339	; 0x18c3
   3ce78:	adcs	fp, fp, r3, lsr r1
   3ce7c:	stmib	r6, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ce80:	strmi	r6, [r4], -r3, lsl #16
   3ce84:	cmple	r7, r4, lsl #22
   3ce88:	strtmi	r4, [r9], -sl, asr #12
   3ce8c:			; <UNDEFINED> instruction: 0xf7c94640
   3ce90:	mcrrne	11, 14, lr, r2, cr10
   3ce94:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
   3ce98:	mvnscc	pc, #79	; 0x4f
   3ce9c:	movwls	r2, #4609	; 0x1201
   3cea0:	ldrshtvs	r6, [r8], -r2
   3cea4:	andlt	r9, r3, r1, lsl #16
   3cea8:	mvnshi	lr, #12386304	; 0xbd0000
   3ceac:	andls	pc, r4, sp, asr #17
   3ceb0:			; <UNDEFINED> instruction: 0xf8c79801
   3ceb4:	andlt	r9, r3, r0
   3ceb8:	mvnshi	lr, #12386304	; 0xbd0000
   3cebc:	svceq	0x0001f1b8
   3cec0:	bmi	1673314 <__read_chk@plt+0x166bde8>
   3cec4:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   3cec8:	cmnle	r4, r0, lsl #22
   3cecc:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
   3ced0:	blcs	571a4 <__read_chk@plt+0x4fc78>
   3ced4:	strbmi	sp, [r0], -lr, asr #32
   3ced8:	bl	fecfae04 <__read_chk@plt+0xfecf38d8>
   3cedc:			; <UNDEFINED> instruction: 0xb123682b
   3cee0:			; <UNDEFINED> instruction: 0x46414851
   3cee4:			; <UNDEFINED> instruction: 0xf7fa4478
   3cee8:	ldrtmi	pc, [r0], -r9, lsr #20	; <UNPREDICTABLE>
   3ceec:	movwls	r2, #4864	; 0x1300
   3cef0:	ldm	sl, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cef4:			; <UNDEFINED> instruction: 0xf7cae7a2
   3cef8:	stmdavs	r3, {r1, r3, r7, r8, fp, sp, lr, pc}
   3cefc:	adcle	r2, r5, r4, lsl #22
   3cf00:	ldcl	7, cr15, [ip, #-804]	; 0xfffffcdc
   3cf04:	movwls	fp, #4739	; 0x1283
   3cf08:	stmib	r0, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3cf0c:			; <UNDEFINED> instruction: 0xf7c96800
   3cf10:			; <UNDEFINED> instruction: 0xf106e9f2
   3cf14:			; <UNDEFINED> instruction: 0x46020114
   3cf18:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   3cf1c:			; <UNDEFINED> instruction: 0xf976f7fa
   3cf20:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   3cf24:	movwcs	lr, #1988	; 0x7c4
   3cf28:	sbcvs	r9, r3, r1, lsl #6
   3cf2c:	addvs	r6, r3, r3, asr #32
   3cf30:	andlt	r9, r3, r1, lsl #16
   3cf34:	mvnshi	lr, #12386304	; 0xbd0000
   3cf38:	svclt	0x00082b20
   3cf3c:	adcsle	r2, r0, r0
   3cf40:	ldc	7, cr15, [ip, #-804]!	; 0xfffffcdc
   3cf44:	stmdavs	r0!, {r0, r1, r9, sl, lr}
   3cf48:	movwls	fp, #4763	; 0x129b
   3cf4c:	ldmib	r2, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cf50:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
   3cf54:	ldmdami	r6!, {r1, r9, sl, lr}
   3cf58:			; <UNDEFINED> instruction: 0xf7fa4478
   3cf5c:	andcs	pc, r0, r7, asr r9	; <UNPREDICTABLE>
   3cf60:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   3cf64:	strtmi	r4, [r8], -sl, asr #12
   3cf68:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   3cf6c:			; <UNDEFINED> instruction: 0xf7f69301
   3cf70:			; <UNDEFINED> instruction: 0xe763f9d9
   3cf74:	blcs	5c448 <__read_chk@plt+0x54f1c>
   3cf78:	blmi	c31234 <__read_chk@plt+0xc29d08>
   3cf7c:	ldreq	pc, [r4, -r6, lsl #2]
   3cf80:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   3cf84:	ands	fp, lr, r4, lsl r9
   3cf88:	mvnlt	r6, r4, lsr #16
   3cf8c:	movwcc	r6, #6243	; 0x1863
   3cf90:			; <UNDEFINED> instruction: 0xf104d1fa
   3cf94:	ldrtmi	r0, [r9], -r8
   3cf98:	ldm	r2!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cf9c:	mvnsle	r2, r0, lsl #16
   3cfa0:			; <UNDEFINED> instruction: 0xf8c4682b
   3cfa4:	blcs	5cfbc <__read_chk@plt+0x55a90>
   3cfa8:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   3cfac:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   3cfb0:			; <UNDEFINED> instruction: 0xf9c4f7fa
   3cfb4:			; <UNDEFINED> instruction: 0xf100e799
   3cfb8:	stmdami	r1!, {r2, r4, r8}
   3cfbc:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
   3cfc0:			; <UNDEFINED> instruction: 0xf9bcf7fa
   3cfc4:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
   3cfc8:			; <UNDEFINED> instruction: 0x4638b9d3
   3cfcc:	svc	0x00a0f7c9
   3cfd0:	andcs	r4, r1, r1, lsl #12
   3cfd4:			; <UNDEFINED> instruction: 0xf7c9310c
   3cfd8:	ldrtmi	lr, [r9], -sl, asr #18
   3cfdc:	andcc	r4, r8, r4, lsl #12
   3cfe0:	bl	ffcfaf0c <__read_chk@plt+0xffcf39e0>
   3cfe4:			; <UNDEFINED> instruction: 0xf8c44b17
   3cfe8:	ldrbtmi	r8, [fp], #-4
   3cfec:	andsvs	r6, ip, sl, lsl r8
   3cff0:	ldrb	r6, [sl, -r2, lsr #32]!
   3cff4:	mvnscc	pc, #79	; 0x4f
   3cff8:	movwcs	r9, #769	; 0x301
   3cffc:			; <UNDEFINED> instruction: 0xe71d603b
   3d000:			; <UNDEFINED> instruction: 0x46394811
   3d004:			; <UNDEFINED> instruction: 0xf7fa4478
   3d008:	bfi	pc, r9, #19, #12	; <UNPREDICTABLE>
   3d00c:			; <UNDEFINED> instruction: 0xf44f4b0f
   3d010:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   3d014:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   3d018:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   3d01c:	bl	fff7af48 <__read_chk@plt+0xfff73a1c>
   3d020:	andeq	r9, r2, r4, lsr #20
   3d024:	andeq	r0, r0, r8, asr #14
   3d028:	andeq	r6, r1, ip, lsr r9
   3d02c:	andeq	r6, r1, r2, ror r9
   3d030:	andeq	r6, r1, ip, lsl #17
   3d034:	andeq	r6, r1, lr, lsl #17
   3d038:	andeq	fp, r2, ip, lsr r4
   3d03c:	andeq	r6, r1, lr, lsl #17
   3d040:	andeq	r6, r1, sl, asr #16
   3d044:	ldrdeq	fp, [r2], -r2
   3d048:	andeq	r6, r1, r0, ror #16
   3d04c:	andeq	r7, r1, lr, lsr #9
   3d050:			; <UNDEFINED> instruction: 0x000167b4
   3d054:	andeq	r7, r1, r6, lsr r0
   3d058:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
   3d05c:	svcmi	0x00f0e92d
   3d060:	addlt	r4, r5, pc, lsl r6
   3d064:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   3d068:			; <UNDEFINED> instruction: 0xf8dd4c5d
   3d06c:			; <UNDEFINED> instruction: 0xf04f9038
   3d070:	ldmpl	r3, {r9, sl}^
   3d074:			; <UNDEFINED> instruction: 0xf8d0447c
   3d078:	strmi	sl, [r5], -r0
   3d07c:	movwls	r6, #14363	; 0x381b
   3d080:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d084:	ldrdcs	pc, [r0], -r9
   3d088:	suble	r9, r4, r1, lsl #12
   3d08c:	andsle	r2, r8, r4, lsl #18
   3d090:	svclt	0x00022901
   3d094:	addvs	r6, r6, r6, asr #1
   3d098:	andle	r4, r5, r4, lsr r6
   3d09c:	rsble	r2, r1, r5, lsl #18
   3d0a0:	svclt	0x00182902
   3d0a4:	rsble	r4, r4, r4, lsr r6
   3d0a8:	blmi	134f9e8 <__read_chk@plt+0x13484bc>
   3d0ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3d0b0:	blls	117120 <__read_chk@plt+0x10fbf4>
   3d0b4:			; <UNDEFINED> instruction: 0xf040405a
   3d0b8:	strtmi	r8, [r0], -r2, lsl #1
   3d0bc:	pop	{r0, r2, ip, sp, pc}
   3d0c0:	ssub8mi	r8, r4, r0
   3d0c4:			; <UNDEFINED> instruction: 0xf10db322
   3d0c8:	ldrtmi	r0, [r8], r8, lsl #22
   3d0cc:	and	r9, r5, r1, lsl #4
   3d0d0:	movwcs	lr, #6621	; 0x19dd
   3d0d4:	ldrmi	r1, [r8], #2770	; 0xad2
   3d0d8:			; <UNDEFINED> instruction: 0xb1ba9201
   3d0dc:			; <UNDEFINED> instruction: 0x4641465b
   3d0e0:			; <UNDEFINED> instruction: 0x96024650
   3d0e4:	ldm	ip!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d0e8:	stmdacs	r0, {r2, r9, sl, lr}
   3d0ec:			; <UNDEFINED> instruction: 0xf7c9d0f0
   3d0f0:	addlt	lr, r4, #26112	; 0x6600
   3d0f4:	stm	sl, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d0f8:			; <UNDEFINED> instruction: 0xf7c96800
   3d0fc:			; <UNDEFINED> instruction: 0xf105e8fc
   3d100:			; <UNDEFINED> instruction: 0x46020114
   3d104:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   3d108:			; <UNDEFINED> instruction: 0xf880f7fa
   3d10c:	andeq	lr, r7, #168, 22	; 0x2a000
   3d110:	andcs	pc, r0, r9, asr #17
   3d114:	bcs	7703c <__read_chk@plt+0x6fb10>
   3d118:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
   3d11c:	teqle	sp, r0, lsl #22
   3d120:	ldrtmi	sl, [r9], -r1, lsl #22
   3d124:			; <UNDEFINED> instruction: 0xf7c84650
   3d128:	mcrrne	15, 6, lr, r3, cr2
   3d12c:	andle	r4, r8, r4, lsl #12
   3d130:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
   3d134:	ldrbtcc	pc, [pc], #79	; 3d13c <__read_chk@plt+0x35c10>	; <UNPREDICTABLE>
   3d138:	rscvs	r2, sl, r1, lsl #4
   3d13c:	andcc	pc, r0, r9, asr #17
   3d140:			; <UNDEFINED> instruction: 0xf7c9e7b2
   3d144:	addlt	lr, r4, #60, 24	; 0x3c00
   3d148:	stmda	r0!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d14c:			; <UNDEFINED> instruction: 0xf7c96800
   3d150:			; <UNDEFINED> instruction: 0xf105e8d2
   3d154:			; <UNDEFINED> instruction: 0x46020114
   3d158:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   3d15c:			; <UNDEFINED> instruction: 0xf856f7fa
   3d160:	strb	r9, [fp, r1, lsl #22]!
   3d164:	ldrtmi	r4, [r8], -r2, lsr #18
   3d168:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
   3d16c:			; <UNDEFINED> instruction: 0xf8daf7f6
   3d170:			; <UNDEFINED> instruction: 0x4630e79a
   3d174:	b	6fb0a0 <__read_chk@plt+0x6f3b74>
   3d178:	andle	r4, sl, r2, lsl #11
   3d17c:			; <UNDEFINED> instruction: 0xf7c92001
   3d180:	strmi	lr, [r2, #2582]	; 0xa16
   3d184:	blmi	7311a0 <__read_chk@plt+0x729c74>
   3d188:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   3d18c:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   3d190:	strtmi	fp, [r8], -fp, asr #2
   3d194:			; <UNDEFINED> instruction: 0xf7c92400
   3d198:	str	lr, [r5, r8, lsl #31]
   3d19c:	ldrbtcc	pc, [pc], #79	; 3d1a4 <__read_chk@plt+0x35c78>	; <UNPREDICTABLE>
   3d1a0:	andvs	pc, r0, r9, asr #17
   3d1a4:	ldrbmi	lr, [r0], -r0, lsl #15
   3d1a8:	stmda	r2!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d1ac:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3d1b0:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   3d1b4:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
   3d1b8:			; <UNDEFINED> instruction: 0xf8c0f7fa
   3d1bc:			; <UNDEFINED> instruction: 0xf7c9e7e7
   3d1c0:	blmi	3f81f0 <__read_chk@plt+0x3f0cc4>
   3d1c4:	rsbcs	pc, r2, #64, 4
   3d1c8:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   3d1cc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3d1d0:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   3d1d4:	bl	87b100 <__read_chk@plt+0x873bd4>
   3d1d8:	ldrdeq	r9, [r2], -sl
   3d1dc:	andeq	r0, r0, r0, asr r7
   3d1e0:	andeq	r9, r2, ip, asr #15
   3d1e4:	muleq	r2, r4, r7
   3d1e8:	andeq	r6, r1, r6, lsl #15
   3d1ec:	andeq	r6, r1, sl, lsl #13
   3d1f0:	andeq	r6, r1, sl, lsr r7
   3d1f4:	andeq	r0, r0, r8, asr #14
   3d1f8:	strdeq	r6, [r1], -lr
   3d1fc:	strdeq	r7, [r1], -r8
   3d200:	strdeq	r6, [r1], -lr
   3d204:	andeq	r6, r1, lr, ror lr
   3d208:	blmi	54fa5c <__read_chk@plt+0x548530>
   3d20c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3d210:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   3d214:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   3d218:			; <UNDEFINED> instruction: 0xf04f9303
   3d21c:	nopcs	{0}	; <UNPREDICTABLE>
   3d220:	orrslt	r9, r8, r2, lsl #6
   3d224:	orrlt	r6, sp, r5, asr #23
   3d228:			; <UNDEFINED> instruction: 0x6c00aa02
   3d22c:	andls	r4, r0, #11534336	; 0xb00000
   3d230:	andcs	r2, r0, #1073741825	; 0x40000001
   3d234:	bmi	2cf0dc <__read_chk@plt+0x2c7bb0>
   3d238:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   3d23c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d240:	subsmi	r9, sl, r3, lsl #22
   3d244:	strtmi	sp, [r0], -r5, lsl #2
   3d248:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3d24c:	eorhi	r2, r3, pc, lsr r3
   3d250:			; <UNDEFINED> instruction: 0xf7c9e7f1
   3d254:	svclt	0x0000ebc0
   3d258:	andeq	r9, r2, r4, lsr r6
   3d25c:	andeq	r0, r0, r0, asr r7
   3d260:	andeq	r9, r2, r6, lsl #12
   3d264:	blmi	68facc <__read_chk@plt+0x6885a0>
   3d268:	ldrblt	r4, [r0, #1146]!	; 0x47a
   3d26c:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   3d270:	movwls	r6, #63515	; 0xf81b
   3d274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3d278:	svcmi	0x0015b1c8
   3d27c:	strmi	sl, [r4], -r7, lsl #28
   3d280:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   3d284:			; <UNDEFINED> instruction: 0x46315214
   3d288:	andls	r4, r5, #32, 12	; 0x2000000
   3d28c:			; <UNDEFINED> instruction: 0xffbcf7ff
   3d290:	bvs	ff98eb3c <__read_chk@plt+0xff987610>
   3d294:	strls	r9, [r2, #-2565]	; 0xfffff5fb
   3d298:	strls	r6, [r1, #-2725]	; 0xfffff55b
   3d29c:	strls	r6, [r0, #-2917]	; 0xfffff49b
   3d2a0:	ldrtmi	r4, [r8], -r3, lsl #12
   3d2a4:			; <UNDEFINED> instruction: 0xf84af7fa
   3d2a8:	stccs	12, cr6, [r0], {228}	; 0xe4
   3d2ac:	bmi	2b1a58 <__read_chk@plt+0x2aa52c>
   3d2b0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3d2b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d2b8:	subsmi	r9, sl, pc, lsl #22
   3d2bc:	andslt	sp, r1, r1, lsl #2
   3d2c0:			; <UNDEFINED> instruction: 0xf7c9bdf0
   3d2c4:	svclt	0x0000eb88
   3d2c8:	ldrdeq	r9, [r2], -r8
   3d2cc:	andeq	r0, r0, r0, asr r7
   3d2d0:	andeq	r6, r1, r8, asr #12
   3d2d4:	andeq	r9, r2, lr, lsl #11
   3d2d8:	mvnsmi	lr, sp, lsr #18
   3d2dc:	ldcmi	0, cr11, [sp, #544]!	; 0x220
   3d2e0:	ldcmi	6, cr4, [sp], #56	; 0x38
   3d2e4:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   3d2e8:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
   3d2ec:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
   3d2f0:	strls	r6, [r7], #-2084	; 0xfffff7dc
   3d2f4:	streq	pc, [r0], #-79	; 0xffffffb1
   3d2f8:			; <UNDEFINED> instruction: 0xf8534604
   3d2fc:			; <UNDEFINED> instruction: 0xf8d88005
   3d300:	blcs	49308 <__read_chk@plt+0x41ddc>
   3d304:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   3d308:	eorsle	r2, r7, r1, lsl #26
   3d30c:			; <UNDEFINED> instruction: 0xf0402d00
   3d310:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
   3d314:	addsmi	r1, r1, #-1610612736	; 0xa0000000
   3d318:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   3d31c:	bne	14d7fa4 <__read_chk@plt+0x14d0a78>
   3d320:	strmi	r6, [r1], #-738	; 0xfffffd1e
   3d324:	ldmib	r0, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d328:	adcvs	r6, r5, #925696	; 0xe2000
   3d32c:			; <UNDEFINED> instruction: 0x461042ba
   3d330:	blvs	1931bd4 <__read_chk@plt+0x192a6a8>
   3d334:			; <UNDEFINED> instruction: 0xf8d8b32b
   3d338:	blcs	49340 <__read_chk@plt+0x41e14>
   3d33c:	addshi	pc, sl, r0, asr #32
   3d340:	stfvsp	f3, [r5], #920	; 0x398
   3d344:			; <UNDEFINED> instruction: 0xf0002d00
   3d348:			; <UNDEFINED> instruction: 0xf8d880e0
   3d34c:	blcs	49354 <__read_chk@plt+0x41e28>
   3d350:	rschi	pc, r6, r0, asr #32
   3d354:			; <UNDEFINED> instruction: 0xf7c96b20
   3d358:	stcvs	14, cr14, [r0], #672	; 0x2a0
   3d35c:	cdp	7, 10, cr15, cr4, cr9, {6}
   3d360:			; <UNDEFINED> instruction: 0x46292258
   3d364:			; <UNDEFINED> instruction: 0xf7c94620
   3d368:	strtmi	lr, [r8], -r4, lsr #27
   3d36c:	cdp	7, 9, cr15, cr12, cr9, {6}
   3d370:	ldrdcc	pc, [r0], -r8
   3d374:			; <UNDEFINED> instruction: 0x4620b113
   3d378:			; <UNDEFINED> instruction: 0xff74f7ff
   3d37c:	rscscc	pc, pc, pc, asr #32
   3d380:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
   3d384:	blcs	58218 <__read_chk@plt+0x50cec>
   3d388:	rschi	pc, fp, r0, asr #32
   3d38c:	svccs	0x00006be7
   3d390:	blvs	1931768 <__read_chk@plt+0x192a23c>
   3d394:	blvs	fe92b7c8 <__read_chk@plt+0xfe92429c>
   3d398:	addmi	fp, r5, #-1946157056	; 0x8c000000
   3d39c:	blvs	931f5c <__read_chk@plt+0x92aa30>
   3d3a0:	adcvs	r1, r2, #27136	; 0x6a00
   3d3a4:	bmi	fe41490c <__read_chk@plt+0xfe40d3e0>
   3d3a8:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   3d3ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d3b0:	subsmi	r9, sl, r7, lsl #22
   3d3b4:	rschi	pc, fp, r0, asr #32
   3d3b8:	pop	{r3, ip, sp, pc}
   3d3bc:	blvs	ffa1db84 <__read_chk@plt+0xffa16658>
   3d3c0:	rscle	r2, sl, r0, lsl #30
   3d3c4:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   3d3c8:	bvs	ff8c93f4 <__read_chk@plt+0xff8c1ec8>
   3d3cc:	bne	fe283438 <__read_chk@plt+0xfe27bf0c>
   3d3d0:	stmmi	r5, {r1, r4, r9, fp, ip}
   3d3d4:	smlabtcs	r0, sp, r9, lr
   3d3d8:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
   3d3dc:			; <UNDEFINED> instruction: 0xf7f91214
   3d3e0:	ldr	pc, [r0, sp, lsr #31]
   3d3e4:	ldrdne	pc, [r0], -r8
   3d3e8:	bne	fe717d7c <__read_chk@plt+0xfe710850>
   3d3ec:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
   3d3f0:	blcs	719c4 <__read_chk@plt+0x6a498>
   3d3f4:	addshi	pc, r2, r0
   3d3f8:	tstcs	r3, r3, lsr #22
   3d3fc:	strmi	r6, [r3], #-3298	; 0xfffff31e
   3d400:	andls	sl, r0, r5, lsl #16
   3d404:	ldrmi	r6, [r8, r0, lsr #24]!
   3d408:	ldrdcs	pc, [r0], -r8
   3d40c:	svcls	0x00056ae3
   3d410:	rscvs	r4, r3, #989855744	; 0x3b000000
   3d414:	bcs	4ec30 <__read_chk@plt+0x47704>
   3d418:	stfnep	f5, [r2], {54}	; 0x36
   3d41c:	bge	1f1a08 <__read_chk@plt+0x1ea4dc>
   3d420:	andls	r2, r0, #0, 6
   3d424:	blvs	ff985834 <__read_chk@plt+0xff97e308>
   3d428:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
   3d42c:	strmi	r9, [r8, r6, lsl #6]!
   3d430:			; <UNDEFINED> instruction: 0xf0402800
   3d434:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
   3d438:	stfvsp	f3, [r3], #-96	; 0xffffffa0
   3d43c:			; <UNDEFINED> instruction: 0xf0402b00
   3d440:	movwcs	r8, #141	; 0x8d
   3d444:	bvs	ff845c50 <__read_chk@plt+0xff83e724>
   3d448:	movwcc	lr, #63940	; 0xf9c4
   3d44c:	cdpcs	3, 0, cr6, cr0, cr2, {3}
   3d450:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
   3d454:	stfvsp	f5, [r5], #200	; 0xc8
   3d458:	addle	r2, pc, r0, lsl #26
   3d45c:	ldrdcc	pc, [r0], -r8
   3d460:			; <UNDEFINED> instruction: 0xf43f2b00
   3d464:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   3d468:	andsne	lr, r4, #212, 18	; 0x350000
   3d46c:			; <UNDEFINED> instruction: 0xf7f94478
   3d470:	strb	pc, [pc, -r5, ror #30]!	; <UNPREDICTABLE>
   3d474:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
   3d478:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   3d47c:			; <UNDEFINED> instruction: 0xff5ef7f9
   3d480:			; <UNDEFINED> instruction: 0xf43f2e00
   3d484:			; <UNDEFINED> instruction: 0xe75caf7b
   3d488:	andsne	lr, r4, #212, 18	; 0x350000
   3d48c:			; <UNDEFINED> instruction: 0xf0002800
   3d490:	mcrrne	0, 9, r8, r3, cr6
   3d494:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
   3d498:			; <UNDEFINED> instruction: 0xf7c91202
   3d49c:	mcrls	12, 0, lr, cr5, cr6, {4}
   3d4a0:	bls	10ed54 <__read_chk@plt+0x107828>
   3d4a4:	strls	r9, [r1], -r2, lsl #18
   3d4a8:	ldmdami	r2, {ip, pc}^
   3d4ac:			; <UNDEFINED> instruction: 0xf7f94478
   3d4b0:	bvs	ff87d1cc <__read_chk@plt+0xff875ca0>
   3d4b4:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
   3d4b8:	svcge	0x0060f43f
   3d4bc:	addmi	r6, r5, #675840	; 0xa5000
   3d4c0:	svcge	0x006bf67f
   3d4c4:	vqdmulh.s<illegal width 8>	q10, q0, q6
   3d4c8:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
   3d4cc:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
   3d4d0:	tstcc	ip, #2030043136	; 0x79000000
   3d4d4:			; <UNDEFINED> instruction: 0xf7c94478
   3d4d8:	stmdami	sl, {r5, r7, r8, fp, sp, lr, pc}^
   3d4dc:	andsne	lr, r4, #212, 18	; 0x350000
   3d4e0:			; <UNDEFINED> instruction: 0xf7f94478
   3d4e4:	blls	1bd198 <__read_chk@plt+0x1b5c6c>
   3d4e8:	teqle	r4, r0, lsl #22
   3d4ec:	ldrdcs	pc, [r0], -r8
   3d4f0:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
   3d4f4:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
   3d4f8:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   3d4fc:	tstls	r0, r2, ror #26
   3d500:			; <UNDEFINED> instruction: 0xf7f96d21
   3d504:	bvs	ff87d178 <__read_chk@plt+0xff875c4c>
   3d508:			; <UNDEFINED> instruction: 0xf04fe7d8
   3d50c:	cmnvs	r5, #255	; 0xff
   3d510:	ldrmi	lr, [r8], -r9, asr #14
   3d514:	bicle	r2, sp, r0, lsl #26
   3d518:	bvs	ff8f7460 <__read_chk@plt+0xff8eff34>
   3d51c:	bfi	r4, r0, #12, #2
   3d520:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
   3d524:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   3d528:			; <UNDEFINED> instruction: 0xff08f7f9
   3d52c:			; <UNDEFINED> instruction: 0x4603e712
   3d530:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   3d534:	ldrbtmi	r4, [ip], #2104	; 0x838
   3d538:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   3d53c:	andgt	pc, r0, sp, asr #17
   3d540:	mrc2	7, 7, pc, cr12, cr9, {7}
   3d544:			; <UNDEFINED> instruction: 0xf7c9e76b
   3d548:	strmi	lr, [r1], -r0, asr #24
   3d54c:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   3d550:	mrc2	7, 2, pc, cr12, cr9, {7}
   3d554:	blvs	ffa37318 <__read_chk@plt+0xffa2fdec>
   3d558:	strb	r6, [sp, -r0, ror #21]
   3d55c:	stc	7, cr15, [r4, #804]!	; 0x324
   3d560:			; <UNDEFINED> instruction: 0xf8d8e76f
   3d564:	bcs	4556c <__read_chk@plt+0x3e040>
   3d568:	svcge	0x0008f43f
   3d56c:	ldrmi	r6, [r8], -r1, lsr #26
   3d570:	tstls	r3, r2, ror #26
   3d574:			; <UNDEFINED> instruction: 0xf7c99202
   3d578:	ldmib	sp, {r3, r5, sl, fp, sp, lr, pc}^
   3d57c:	strmi	r2, [r3], -r2, lsl #2
   3d580:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   3d584:	mrc2	7, 6, pc, cr10, cr9, {7}
   3d588:	rscscc	pc, pc, pc, asr #32
   3d58c:			; <UNDEFINED> instruction: 0xf7c9e70b
   3d590:	blmi	977e20 <__read_chk@plt+0x9708f4>
   3d594:	rscsvs	pc, r4, #64, 4
   3d598:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
   3d59c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3d5a0:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   3d5a4:	ldmdb	r8!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d5a8:	vqdmulh.s<illegal width 8>	d20, d0, d17
   3d5ac:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
   3d5b0:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
   3d5b4:	tstcc	ip, #2030043136	; 0x79000000
   3d5b8:			; <UNDEFINED> instruction: 0xf7c94478
   3d5bc:	strmi	lr, [r3], -lr, lsr #18
   3d5c0:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
   3d5c4:	smlsdxls	r1, lr, r4, r4
   3d5c8:			; <UNDEFINED> instruction: 0x96004478
   3d5cc:	mrc2	7, 5, pc, cr6, cr9, {7}
   3d5d0:	svclt	0x0000e799
   3d5d4:	andeq	r9, r2, sl, asr r5
   3d5d8:	andeq	r0, r0, r0, asr r7
   3d5dc:	andeq	r9, r2, r4, asr r5
   3d5e0:	andeq	r0, r0, r8, asr #14
   3d5e4:	muleq	r2, r6, r4
   3d5e8:	andeq	r6, r1, r8, lsr #10
   3d5ec:	andeq	r6, r1, r4, lsr r6
   3d5f0:	andeq	r6, r1, sl, lsl #10
   3d5f4:	muleq	r1, r4, r5
   3d5f8:	strdeq	r6, [r1], -r6	; <UNPREDICTABLE>
   3d5fc:	strdeq	r6, [r1], -ip
   3d600:	muleq	r1, r8, r4
   3d604:	andeq	r6, r1, r0, lsr r5
   3d608:	andeq	r6, r1, sl, lsl #11
   3d60c:	andeq	r6, r1, r6, asr #10
   3d610:	andeq	r6, r1, sl, lsl #9
   3d614:	andeq	r6, r1, r6, lsr #11
   3d618:	andeq	r6, r1, r6, lsl #10
   3d61c:	andeq	r6, r1, r6, lsr r5
   3d620:	andeq	r6, r1, r2, ror #8
   3d624:	andeq	r6, r1, r8, lsr #30
   3d628:	andeq	r6, r1, lr, lsr #4
   3d62c:	andeq	r6, r1, sl, asr #7
   3d630:	andeq	r6, r1, r2, lsl pc
   3d634:	andeq	r6, r1, r8, lsl r2
   3d638:	muleq	r1, ip, r3
   3d63c:			; <UNDEFINED> instruction: 0x000164bc
   3d640:	andeq	r6, r1, r8, ror r4
   3d644:	svcmi	0x00f8e92d
   3d648:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   3d64c:	eorsle	r2, r9, r0, lsl #16
   3d650:	strmi	r4, [r0], r2, lsr #20
   3d654:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   3d658:	ldrdcc	pc, [r0], -r9
   3d65c:	blmi	86c370 <__read_chk@plt+0x864e44>
   3d660:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   3d664:			; <UNDEFINED> instruction: 0xf8dfb354
   3d668:	smlsdxcs	r0, ip, r0, fp
   3d66c:	bcc	397b0 <__read_chk@plt+0x32284>
   3d670:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   3d674:	andle	r1, pc, fp, ror #24
   3d678:	streq	pc, [r8], -r4, lsl #2
   3d67c:	ldrtmi	r4, [r0], -r1, asr #12
   3d680:	ldcl	7, cr15, [lr, #-804]!	; 0xfffffcdc
   3d684:			; <UNDEFINED> instruction: 0xf8d9b940
   3d688:	ldmdblt	fp, {ip, sp}^
   3d68c:			; <UNDEFINED> instruction: 0xf7c84628
   3d690:			; <UNDEFINED> instruction: 0xf8c4efd8
   3d694:	strmi	sl, [r7], -r4
   3d698:	stccs	8, cr6, [r0], {36}	; 0x24
   3d69c:	ldrtmi	sp, [r8], -r9, ror #3
   3d6a0:	svchi	0x00f8e8bd
   3d6a4:			; <UNDEFINED> instruction: 0x46584631
   3d6a8:	mcr2	7, 2, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
   3d6ac:	strb	r6, [sp, r5, ror #16]!
   3d6b0:	stmdami	sp, {r0, r9, sl, lr}
   3d6b4:			; <UNDEFINED> instruction: 0xf7f94478
   3d6b8:	ldrb	pc, [r0, r1, asr #28]	; <UNPREDICTABLE>
   3d6bc:	ldrtmi	r4, [r8], -r7, lsr #12
   3d6c0:	svchi	0x00f8e8bd
   3d6c4:	sbccs	r4, ip, #9216	; 0x2400
   3d6c8:	stmdami	sl, {r0, r3, r8, fp, lr}
   3d6cc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3d6d0:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   3d6d4:	stmia	r0!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d6d8:	strdeq	r9, [r2], -r6
   3d6dc:	andeq	r0, r0, r8, asr #14
   3d6e0:	andeq	sl, r2, ip, asr sp
   3d6e4:	muleq	r1, r4, r4
   3d6e8:	andeq	r6, r1, r4, lsr r4
   3d6ec:	strdeq	r6, [r1], -r8
   3d6f0:	strdeq	r6, [r1], -lr
   3d6f4:	andeq	r6, r1, lr, lsl #8
   3d6f8:	bcs	6acc0 <__read_chk@plt+0x63794>
   3d6fc:	strmi	r4, [r4], -sp, lsl #12
   3d700:	msreq	CPSR_fxc, pc, asr #32
   3d704:	svclt	0x00144628
   3d708:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
   3d70c:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
   3d710:	cdp	7, 13, cr15, cr0, cr9, {6}
   3d714:			; <UNDEFINED> instruction: 0x4620b150
   3d718:			; <UNDEFINED> instruction: 0xff94f7ff
   3d71c:	stmiblt	r8!, {r1, r8, sp}^
   3d720:			; <UNDEFINED> instruction: 0x46204632
   3d724:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3d728:	ldmdalt	sl, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d72c:	cmncs	r7, r8, lsr #12
   3d730:	cdp	7, 12, cr15, cr0, cr9, {6}
   3d734:			; <UNDEFINED> instruction: 0x4620b158
   3d738:			; <UNDEFINED> instruction: 0xff84f7ff
   3d73c:			; <UNDEFINED> instruction: 0x4632b970
   3d740:	vmax.s8	d20, d0, d16
   3d744:	pop	{r0, r6, r8, sp}
   3d748:			; <UNDEFINED> instruction: 0xf7c94070
   3d74c:	strmi	fp, [r1], -r9, asr #16
   3d750:			; <UNDEFINED> instruction: 0x46204632
   3d754:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3d758:	stmdalt	r2, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d75c:	rscscc	pc, pc, pc, asr #32
   3d760:	svclt	0x0000bd70
   3d764:	ldrbmi	lr, [r0, sp, lsr #18]!
   3d768:	bmi	184efc8 <__read_chk@plt+0x1847a9c>
   3d76c:	blmi	184eff0 <__read_chk@plt+0x1847ac4>
   3d770:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   3d774:	strmi	r2, [r4], -r2, lsl #18
   3d778:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d77c:			; <UNDEFINED> instruction: 0xf04f930d
   3d780:	blmi	173e388 <__read_chk@plt+0x1736e5c>
   3d784:	rsble	r4, fp, fp, ror r4
   3d788:	suble	r2, r9, r3, lsl #18
   3d78c:	cmnle	r4, r4, lsl #18
   3d790:	b	14500fc <__read_chk@plt+0x1448bd0>
   3d794:	svclt	0x000c0106
   3d798:	tstcs	r0, r1, lsl #2
   3d79c:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   3d7a0:	svclt	0x00142f00
   3d7a4:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   3d7a8:	ldrdcc	pc, [r0], -r9
   3d7ac:	rsbsle	r2, r8, r0, lsl #22
   3d7b0:			; <UNDEFINED> instruction: 0xf0002f00
   3d7b4:	ldmdami	r1, {r2, r3, r7, pc}^
   3d7b8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   3d7bc:	ldc2	7, cr15, [lr, #996]!	; 0x3e4
   3d7c0:	suble	r2, sl, r0, lsl #24
   3d7c4:	ldrdcc	pc, [r0], -r9
   3d7c8:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
   3d7cc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   3d7d0:	ldc2	7, cr15, [r4, #996]!	; 0x3e4
   3d7d4:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   3d7d8:	stccs	8, cr6, [r0], {28}
   3d7dc:			; <UNDEFINED> instruction: 0xf8dfd07e
   3d7e0:	strcs	sl, [r0, #-296]	; 0xfffffed8
   3d7e4:	strd	r4, [r6], -sl
   3d7e8:			; <UNDEFINED> instruction: 0xf7c84630
   3d7ec:			; <UNDEFINED> instruction: 0x4605ebb2
   3d7f0:	stccs	8, cr6, [r0], {36}	; 0x24
   3d7f4:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
   3d7f8:	rscsle	r1, r9, r3, ror ip
   3d7fc:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   3d800:			; <UNDEFINED> instruction: 0x46404639
   3d804:	ldc	7, cr15, [ip], #804	; 0x324
   3d808:	mvnsle	r2, r0, lsl #16
   3d80c:	ldrdcc	pc, [r0], -r9
   3d810:	rscle	r2, r9, r0, lsl #22
   3d814:	ldrbmi	r4, [r0], -r1, asr #12
   3d818:	ldc2	7, cr15, [r0, #996]	; 0x3e4
   3d81c:	strb	r6, [r3, r6, ror #16]!
   3d820:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
   3d824:	orrlt	r6, r3, fp, lsl r8
   3d828:	subsle	r2, r9, r0, lsl #16
   3d82c:	andspl	lr, r4, #208, 18	; 0x340000
   3d830:	strtmi	sl, [r0], -r5, lsl #18
   3d834:			; <UNDEFINED> instruction: 0xf7ff9203
   3d838:	bls	13cbdc <__read_chk@plt+0x1356b0>
   3d83c:	strls	r4, [r0], -r9, lsr #12
   3d840:	ldmdami	r2!, {r0, r1, r9, sl, lr}
   3d844:			; <UNDEFINED> instruction: 0xf7f94478
   3d848:	bmi	cbce34 <__read_chk@plt+0xcb5908>
   3d84c:			; <UNDEFINED> instruction: 0xb124447a
   3d850:	movtlt	r6, #56549	; 0xdce5
   3d854:	stccs	6, cr4, [r0], {44}	; 0x2c
   3d858:			; <UNDEFINED> instruction: 0xf04fd1fa
   3d85c:			; <UNDEFINED> instruction: 0xe01435ff
   3d860:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
   3d864:	bllt	11178d8 <__read_chk@plt+0x11103ac>
   3d868:	movweq	lr, #27220	; 0x6a54
   3d86c:	movwcs	fp, #7948	; 0x1f0c
   3d870:	svccs	0x00002300
   3d874:	movwcs	fp, #3848	; 0xf08
   3d878:	rscle	r2, lr, r0, lsl #22
   3d87c:			; <UNDEFINED> instruction: 0xf7ff4638
   3d880:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3d884:	andcs	fp, r1, r8, lsl pc
   3d888:	bmi	8ce1a4 <__read_chk@plt+0x8c6c78>
   3d88c:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   3d890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d894:	subsmi	r9, sl, sp, lsl #22
   3d898:	strtmi	sp, [r8], -r6, lsr #2
   3d89c:	pop	{r1, r2, r3, ip, sp, pc}
   3d8a0:	stccs	7, cr8, [r0], {240}	; 0xf0
   3d8a4:	bfi	sp, r6, #3, #22
   3d8a8:	addsmi	r6, r1, #230400	; 0x38400
   3d8ac:	stcvs	15, cr11, [r2], #-16
   3d8b0:	smlalle	r6, sl, r6, r0
   3d8b4:	ldrbcc	pc, [pc, #79]!	; 3d90b <__read_chk@plt+0x363df>	; <UNPREDICTABLE>
   3d8b8:	ldrtmi	lr, [r9], -r7, ror #15
   3d8bc:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
   3d8c0:			; <UNDEFINED> instruction: 0xf7f94478
   3d8c4:			; <UNDEFINED> instruction: 0xe7cffd3b
   3d8c8:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   3d8cc:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3d8d0:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   3d8d4:			; <UNDEFINED> instruction: 0xf7f94478
   3d8d8:			; <UNDEFINED> instruction: 0xe7befd31
   3d8dc:	ldrb	r4, [r4, r5, lsr #12]
   3d8e0:	ldrbcc	pc, [pc, #79]!	; 3d937 <__read_chk@plt+0x3640b>	; <UNPREDICTABLE>
   3d8e4:	str	r4, [r3, sl, lsr #12]!
   3d8e8:	ldmda	r4!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d8ec:	andeq	r9, r2, lr, asr #1
   3d8f0:	andeq	r0, r0, r0, asr r7
   3d8f4:	strheq	r9, [r2], -ip
   3d8f8:	andeq	r0, r0, r8, asr #14
   3d8fc:			; <UNDEFINED> instruction: 0x000163b2
   3d900:			; <UNDEFINED> instruction: 0x000163be
   3d904:	andeq	sl, r2, r6, ror #23
   3d908:	andeq	r6, r1, r4, asr #7
   3d90c:	andeq	r6, r1, r0, lsl #6
   3d910:			; <UNDEFINED> instruction: 0xfffff5b9
   3d914:			; <UNDEFINED> instruction: 0x00028fb2
   3d918:	andeq	r6, r1, r0, ror #4
   3d91c:	andeq	r3, r1, sl, lsr #5
   3d920:	strdeq	r6, [r1], -r2
   3d924:	muleq	r1, r8, r2
   3d928:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   3d92c:	stfvsp	f3, [r3], {32}
   3d930:			; <UNDEFINED> instruction: 0x4618b11b
   3d934:	mvnsle	r2, r0, lsl #16
   3d938:	blvs	ff08f700 <__read_chk@plt+0xff0881d4>
   3d93c:	mulle	r1, r1, r2
   3d940:			; <UNDEFINED> instruction: 0x47704618
   3d944:	stmdbvs	r2, {sl, fp, sp, lr}
   3d948:	mvnsle	r2, r0, lsl #20
   3d94c:			; <UNDEFINED> instruction: 0x47703014
   3d950:			; <UNDEFINED> instruction: 0xfffff4db
   3d954:	blmi	1aad7c <__read_chk@plt+0x1a3850>
   3d958:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   3d95c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3d960:			; <UNDEFINED> instruction: 0xf7ffb10b
   3d964:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
   3d968:	svclt	0x0000bd08
   3d96c:	andeq	r8, r2, r6, ror #29
   3d970:	andeq	r0, r0, r8, asr #14
   3d974:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
   3d978:			; <UNDEFINED> instruction: 0x460dd818
   3d97c:	strmi	fp, [r6], -r9, lsl #6
   3d980:	andcs	r2, r1, r8, asr r1
   3d984:	ldcl	7, cr15, [r2], #-800	; 0xfffffce0
   3d988:	strtmi	r4, [r8], -r4, lsl #12
   3d98c:			; <UNDEFINED> instruction: 0xf7c86026
   3d990:	bmi	3f88f0 <__read_chk@plt+0x3f13c4>
   3d994:	rsbvs	r2, r5, #0, 2
   3d998:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
   3d99c:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
   3d9a0:	subsvs	r3, r3, r1, lsl #6
   3d9a4:			; <UNDEFINED> instruction: 0x63206523
   3d9a8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   3d9ac:	vqdmulh.s<illegal width 8>	d20, d0, d8
   3d9b0:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
   3d9b4:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   3d9b8:	movtcc	r4, #17529	; 0x4479
   3d9bc:			; <UNDEFINED> instruction: 0xf7c84478
   3d9c0:	stmdami	r6, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
   3d9c4:			; <UNDEFINED> instruction: 0xf7f94478
   3d9c8:	svclt	0x0000fc97
   3d9cc:	andeq	sl, r2, r4, lsr #20
   3d9d0:	andeq	r6, r1, lr, lsl #22
   3d9d4:	andeq	r5, r1, r4, lsl lr
   3d9d8:	andeq	r6, r1, r0, lsl r2
   3d9dc:	andeq	r6, r1, ip, ror #4
   3d9e0:	mvnsmi	lr, sp, lsr #18
   3d9e4:	ldrmi	fp, [r7], -r4, lsl #1
   3d9e8:	strmi	r9, [r8], -r3
   3d9ec:	mcrls	1, 0, r2, cr3, cr7, {3}
   3d9f0:	stcl	7, cr15, [r0, #-804]!	; 0xfffffcdc
   3d9f4:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   3d9f8:	svclt	0x00142800
   3d9fc:	andcs	r2, r0, r2
   3da00:			; <UNDEFINED> instruction: 0xffb8f7ff
   3da04:	eorcs	r4, ip, r5, lsl #12
   3da08:	bl	fe67b930 <__read_chk@plt+0xfe674404>
   3da0c:	tstcs	r1, sl, lsl fp
   3da10:	rscscc	pc, pc, #79	; 0x4f
   3da14:			; <UNDEFINED> instruction: 0x9600447b
   3da18:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
   3da1c:			; <UNDEFINED> instruction: 0x61214604
   3da20:	stmib	r4, {r6, r9, sl, lr}^
   3da24:			; <UNDEFINED> instruction: 0xf7c96700
   3da28:	blmi	578ce8 <__read_chk@plt+0x5717bc>
   3da2c:	tstcs	r0, r4, lsl sl
   3da30:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   3da34:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
   3da38:	rscvs	r0, r1, pc, lsl #8
   3da3c:	smlabtne	r1, r4, r9, lr
   3da40:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3da44:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   3da48:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
   3da4c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   3da50:			; <UNDEFINED> instruction: 0xf8cd480e
   3da54:	ldrbtmi	r8, [r8], #-0
   3da58:	ldc2l	7, cr15, [r0], #-996	; 0xfffffc1c
   3da5c:	andcs	r2, r1, #0, 6
   3da60:	strtmi	r2, [r8], -r3, lsl #2
   3da64:	mrc2	7, 3, pc, cr14, cr15, {7}
   3da68:	andlt	r4, r4, r8, lsr #12
   3da6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3da70:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   3da74:	svclt	0x0000e7ec
   3da78:	andeq	r6, r1, r8, asr #4
   3da7c:	andeq	r8, r2, r0, lsl lr
   3da80:	andeq	r0, r0, r8, asr #14
   3da84:			; <UNDEFINED> instruction: 0xfffff3d1
   3da88:			; <UNDEFINED> instruction: 0x000112be
   3da8c:	andeq	r6, r1, lr, lsl #4
   3da90:	andeq	r6, r1, r6, ror #3
   3da94:	ldrbmi	lr, [r0, sp, lsr #18]!
   3da98:	bmi	1dcf2f8 <__read_chk@plt+0x1dc7dcc>
   3da9c:	blmi	1dcf508 <__read_chk@plt+0x1dc7fdc>
   3daa0:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   3daa4:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   3daa8:	ldmpl	r3, {r2, r9, sl, lr}^
   3daac:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   3dab0:			; <UNDEFINED> instruction: 0xf04f930d
   3dab4:	stmdbcs	r0, {r8, r9}
   3dab8:			; <UNDEFINED> instruction: 0x460fd052
   3dabc:	eorsle	r2, r0, r0, lsl #16
   3dac0:	blcs	b9bad4 <__read_chk@plt+0xb945a8>
   3dac4:	tstcs	r0, sl, lsr #32
   3dac8:	strtmi	r2, [r0], -r1, lsl #4
   3dacc:	mcr2	7, 0, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
   3dad0:			; <UNDEFINED> instruction: 0xf0401c41
   3dad4:	mcrcs	0, 0, r8, cr0, cr9, {4}
   3dad8:	blmi	1ab1ff8 <__read_chk@plt+0x1aaaacc>
   3dadc:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3dae0:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   3dae4:	andle	r1, r7, sl, ror ip
   3dae8:	andeq	pc, r8, r5, lsl #2
   3daec:			; <UNDEFINED> instruction: 0xf7c94621
   3daf0:	stmdacs	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
   3daf4:	addhi	pc, lr, r0
   3daf8:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   3dafc:	blmi	18b22c8 <__read_chk@plt+0x18aad9c>
   3db00:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3db04:	ldrdcc	pc, [r0], -sl
   3db08:			; <UNDEFINED> instruction: 0xf0402b00
   3db0c:	strbmi	r8, [r9], -r5, lsr #1
   3db10:	strtmi	r2, [r0], -r0, lsl #4
   3db14:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   3db18:	eor	r4, fp, r7, lsl #12
   3db1c:	blcs	5bc30 <__read_chk@plt+0x54704>
   3db20:	mcrcs	1, 0, sp, cr0, cr1, {6}
   3db24:	mrrcmi	0, 6, sp, r8, cr12
   3db28:	vst3.16	{d20-d22}, [pc :256], ip
   3db2c:	ldrtmi	r5, [r0], -r0, lsl #2
   3db30:			; <UNDEFINED> instruction: 0xff20f7ff
   3db34:	strtmi	r4, [r0], -r6, lsl #12
   3db38:	stmib	sl!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3db3c:	andscc	r4, r8, r1, lsl #13
   3db40:	b	fff7ba68 <__read_chk@plt+0xfff7453c>
   3db44:			; <UNDEFINED> instruction: 0xf1092301
   3db48:	strtmi	r0, [r1], -r1, lsl #4
   3db4c:	andvs	r4, r7, r5, lsl #12
   3db50:	andscc	r6, r4, fp, lsr #2
   3db54:	stmib	ip!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3db58:			; <UNDEFINED> instruction: 0xf8584b4a
   3db5c:	eor	sl, r6, r3
   3db60:			; <UNDEFINED> instruction: 0xd1b82800
   3db64:	eor	r2, sp, r0, lsl #12
   3db68:			; <UNDEFINED> instruction: 0x46499a16
   3db6c:			; <UNDEFINED> instruction: 0xf7ff4620
   3db70:	strmi	pc, [r7], -r3, asr #27
   3db74:	rscsle	r1, r5, fp, ror ip
   3db78:			; <UNDEFINED> instruction: 0xf8584b42
   3db7c:	vst4.8	{d26-d29}, [pc], r3
   3db80:	ldrtmi	r5, [r0], -r0, lsl #2
   3db84:	mrc2	7, 7, pc, cr6, cr15, {7}
   3db88:	strtmi	r4, [r0], -r6, lsl #12
   3db8c:	stmib	r0, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3db90:			; <UNDEFINED> instruction: 0xf7c83018
   3db94:	movwcs	lr, #2772	; 0xad4
   3db98:	strmi	r4, [r5], -r1, lsr #12
   3db9c:			; <UNDEFINED> instruction: 0x612b6007
   3dba0:			; <UNDEFINED> instruction: 0xf7c83014
   3dba4:			; <UNDEFINED> instruction: 0x4620ee12
   3dba8:	bl	feafbad4 <__read_chk@plt+0xfeaf45a8>
   3dbac:			; <UNDEFINED> instruction: 0xf8da64b0
   3dbb0:	movwcs	r1, #0
   3dbb4:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   3dbb8:	strcs	lr, [pc, #-2502]	; 3d1fa <__read_chk@plt+0x35cce>
   3dbbc:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
   3dbc0:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
   3dbc4:	blmi	b50494 <__read_chk@plt+0xb48f68>
   3dbc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3dbcc:	blls	397c3c <__read_chk@plt+0x390710>
   3dbd0:	qdaddle	r4, sl, sp
   3dbd4:	andlt	r4, lr, r0, lsr r6
   3dbd8:			; <UNDEFINED> instruction: 0x87f0e8bd
   3dbdc:	andsvc	lr, r4, #3506176	; 0x358000
   3dbe0:	ldrtmi	sl, [r0], -r5, lsl #18
   3dbe4:			; <UNDEFINED> instruction: 0xf7ff9203
   3dbe8:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   3dbec:	bls	10f4d8 <__read_chk@plt+0x107fac>
   3dbf0:	strls	r4, [r1, #-1571]	; 0xfffff9dd
   3dbf4:	stmdami	r7!, {ip, pc}
   3dbf8:			; <UNDEFINED> instruction: 0xf7f94478
   3dbfc:			; <UNDEFINED> instruction: 0xe7e1fb9f
   3dc00:	ldrtmi	r4, [r7], -r5, lsr #24
   3dc04:			; <UNDEFINED> instruction: 0xe790447c
   3dc08:	andcs	r4, r0, #76546048	; 0x4900000
   3dc0c:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3dc10:	ldrb	r4, [r7, r6, lsl #12]
   3dc14:			; <UNDEFINED> instruction: 0xf04f4b1b
   3dc18:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
   3dc1c:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   3dc20:	ldrdcc	pc, [r0], -sl
   3dc24:	strcs	fp, [r0, #-2547]	; 0xfffff60d
   3dc28:	movwcs	r2, #512	; 0x200
   3dc2c:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   3dc30:	stmib	r8!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dc34:	svclt	0x00083101
   3dc38:	svccc	0x00fff1b0
   3dc3c:			; <UNDEFINED> instruction: 0xf7c9d19f
   3dc40:	strtmi	lr, [lr], -r6, ror #21
   3dc44:			; <UNDEFINED> instruction: 0xf7c86800
   3dc48:			; <UNDEFINED> instruction: 0x4639eb56
   3dc4c:	ldmdami	r3, {r1, r9, sl, lr}
   3dc50:			; <UNDEFINED> instruction: 0xf7f94478
   3dc54:	sbfx	pc, fp, #21, #22
   3dc58:			; <UNDEFINED> instruction: 0x46214811
   3dc5c:			; <UNDEFINED> instruction: 0xf7f94478
   3dc60:	ldrb	pc, [r4, -sp, ror #22]	; <UNPREDICTABLE>
   3dc64:	strtmi	r4, [r1], -pc, lsl #16
   3dc68:			; <UNDEFINED> instruction: 0xf7f94478
   3dc6c:	ldrb	pc, [sl, r7, ror #22]	; <UNPREDICTABLE>
   3dc70:	cdp	7, 11, cr15, cr0, cr8, {6}
   3dc74:	muleq	r2, lr, sp
   3dc78:	andeq	r0, r0, r0, asr r7
   3dc7c:	muleq	r2, r4, sp
   3dc80:	andeq	sl, r2, r0, ror #17
   3dc84:	andeq	r0, r0, r8, asr #14
   3dc88:	andeq	r5, r1, r0, ror fp
   3dc8c:			; <UNDEFINED> instruction: 0xfffff24f
   3dc90:	andeq	r8, r2, r8, ror ip
   3dc94:	andeq	r6, r1, r4, ror #1
   3dc98:	andeq	r5, r1, r0, lsr #21
   3dc9c:	andeq	r6, r1, r4, asr r0
   3dca0:	andeq	r6, r1, r0, rrx
   3dca4:	andeq	r6, r1, r8, lsl r0
   3dca8:	blmi	f905a0 <__read_chk@plt+0xf89074>
   3dcac:	push	{r1, r3, r4, r5, r6, sl, lr}
   3dcb0:	strdlt	r4, [pc], r0
   3dcb4:			; <UNDEFINED> instruction: 0x260058d3
   3dcb8:			; <UNDEFINED> instruction: 0x46054a3a
   3dcbc:	movwls	r6, #55323	; 0xd81b
   3dcc0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3dcc4:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
   3dcc8:	subsle	r2, r7, r0, lsl #16
   3dccc:			; <UNDEFINED> instruction: 0xf8df4b36
   3dcd0:			; <UNDEFINED> instruction: 0xf8dfa0dc
   3dcd4:			; <UNDEFINED> instruction: 0xf8df90dc
   3dcd8:	ldrbtmi	r8, [sl], #220	; 0xdc
   3dcdc:	ldrbtmi	r5, [r9], #2263	; 0x8d7
   3dce0:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
   3dce4:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
   3dce8:	svceq	0x0000f1bb
   3dcec:	stclvs	0, cr13, [r2], #72	; 0x48
   3dcf0:			; <UNDEFINED> instruction: 0x6c20a904
   3dcf4:	mrsls	r2, LR_irq
   3dcf8:	ldrbmi	r2, [r8, r2, lsl #2]
   3dcfc:	cmplt	r8, r3, lsl #12
   3dd00:	mcrcs	6, 0, r4, cr0, cr0, {1}
   3dd04:	ldrmi	fp, [lr], -r8, lsl #30
   3dd08:	ldmda	lr, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3dd0c:	strbmi	r4, [r0], -r1, lsl #12
   3dd10:	blx	1f7bcfc <__read_chk@plt+0x1f747d0>
   3dd14:			; <UNDEFINED> instruction: 0xf7c96ca0
   3dd18:	blvs	878440 <__read_chk@plt+0x870f14>
   3dd1c:	bvs	18ea1e4 <__read_chk@plt+0x18e2cb8>
   3dd20:			; <UNDEFINED> instruction: 0xf7c82100
   3dd24:	blvs	878d64 <__read_chk@plt+0x871838>
   3dd28:	ldmib	lr!, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3dd2c:			; <UNDEFINED> instruction: 0xf7c94620
   3dd30:			; <UNDEFINED> instruction: 0xb325e9bc
   3dd34:	stclvs	6, cr4, [sp], #176	; 0xb0
   3dd38:	blcs	d7dcc <__read_chk@plt+0xd08a0>
   3dd3c:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
   3dd40:	sbcle	r2, pc, r0, lsl #22
   3dd44:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
   3dd48:			; <UNDEFINED> instruction: 0xf8d44620
   3dd4c:	andls	fp, r3, #80	; 0x50
   3dd50:	blx	16fbd54 <__read_chk@plt+0x16f4828>
   3dd54:	ldrbmi	r9, [r9], -r3, lsl #20
   3dd58:	strbmi	r4, [r8], -r3, lsl #12
   3dd5c:	blx	ffbfbd48 <__read_chk@plt+0xffbf481c>
   3dd60:	strtmi	lr, [r0], -r0, asr #15
   3dd64:			; <UNDEFINED> instruction: 0xffe8f7fe
   3dd68:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3dd6c:			; <UNDEFINED> instruction: 0xf7c9d0e7
   3dd70:	strmi	lr, [r1], -ip, lsr #16
   3dd74:			; <UNDEFINED> instruction: 0xf7f94650
   3dd78:	strb	pc, [r0, r9, asr #20]!	; <UNPREDICTABLE>
   3dd7c:	bmi	3cf59c <__read_chk@plt+0x3c8070>
   3dd80:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   3dd84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3dd88:	subsmi	r9, sl, sp, lsl #22
   3dd8c:	ldrtmi	sp, [r0], -r3, lsl #2
   3dd90:	pop	{r0, r1, r2, r3, ip, sp, pc}
   3dd94:			; <UNDEFINED> instruction: 0xf7c88ff0
   3dd98:	svclt	0x0000ee1e
   3dd9c:	muleq	r2, r4, fp
   3dda0:	andeq	r0, r0, r0, asr r7
   3dda4:	andeq	r8, r2, sl, ror fp
   3dda8:	andeq	r0, r0, r8, asr #14
   3ddac:	andeq	r6, r1, sl, lsr #32
   3ddb0:	andeq	r6, r1, sl, asr #32
   3ddb4:	andeq	r6, r1, r4, rrx
   3ddb8:			; <UNDEFINED> instruction: 0x00028abe
   3ddbc:	blmi	81063c <__read_chk@plt+0x809110>
   3ddc0:	ldrblt	r4, [r0, #1146]!	; 0x47a
   3ddc4:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   3ddc8:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   3ddcc:			; <UNDEFINED> instruction: 0xf04f9303
   3ddd0:	cmnlt	r8, r0, lsl #6
   3ddd4:	blcs	d7de8 <__read_chk@plt+0xd08bc>
   3ddd8:	svcge	0x0002d01d
   3dddc:	blvs	ff98f6b4 <__read_chk@plt+0xff988188>
   3dde0:			; <UNDEFINED> instruction: 0xb1a56ce2
   3dde4:	movwcs	r6, #3104	; 0xc20
   3dde8:	strls	r2, [r0, -r6, lsl #2]
   3ddec:	stclvs	7, cr4, [r4], #672	; 0x2a0
   3ddf0:	mvnsle	r2, r0, lsl #24
   3ddf4:			; <UNDEFINED> instruction: 0xf7ff4630
   3ddf8:	bmi	4bdb5c <__read_chk@plt+0x4b6630>
   3ddfc:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   3de00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3de04:	subsmi	r9, sl, r3, lsl #22
   3de08:	andlt	sp, r5, r4, lsl r1
   3de0c:			; <UNDEFINED> instruction: 0x4614bdf0
   3de10:	mvnle	r2, r0, lsl #24
   3de14:	stcvs	7, cr14, [r3], {238}	; 0xee
   3de18:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
   3de1c:	sbcsle	r2, ip, r0, lsl #20
   3de20:			; <UNDEFINED> instruction: 0xf7c84618
   3de24:			; <UNDEFINED> instruction: 0xe7d8ebd8
   3de28:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   3de2c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   3de30:	ubfx	sp, r3, #1, #19
   3de34:	stcl	7, cr15, [lr, #800]	; 0x320
   3de38:	andeq	r8, r2, r0, lsl #21
   3de3c:	andeq	r0, r0, r0, asr r7
   3de40:	andeq	r8, r2, r2, asr #20
   3de44:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   3de48:			; <UNDEFINED> instruction: 0xf7ff2003
   3de4c:	svclt	0x0000bd93
   3de50:			; <UNDEFINED> instruction: 0x4606b5f8
   3de54:	strmi	r2, [ip], -r1
   3de58:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   3de5c:	adcmi	r6, r3, #274432	; 0x43000
   3de60:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
   3de64:	svccc	0x00011e73
   3de68:	streq	pc, [r1], -r6, asr #3
   3de6c:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
   3de70:	svcpl	0x0001f813
   3de74:	adcsmi	r6, fp, #1024	; 0x400
   3de78:	mvnsle	r5, sp, lsl #9
   3de7c:	lfmlt	f6, 2, [r8, #784]!	; 0x310
   3de80:	vqdmulh.s<illegal width 8>	d20, d0, d5
   3de84:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
   3de88:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   3de8c:	cmpcc	r0, #2030043136	; 0x79000000
   3de90:			; <UNDEFINED> instruction: 0xf7c84478
   3de94:	svclt	0x0000ecc2
   3de98:	andeq	r6, r1, sl, lsr r6
   3de9c:	andeq	r5, r1, r0, asr #18
   3dea0:	ldrdeq	r5, [r1], -r8
   3dea4:	strlt	fp, [r8, #-376]	; 0xfffffe88
   3dea8:	blcs	b9bebc <__read_chk@plt+0xb94990>
   3deac:	stmdavc	r3, {r0, r8, ip, lr, pc}^
   3deb0:	andcs	fp, r1, #-1073741810	; 0xc000000e
   3deb4:			; <UNDEFINED> instruction: 0xf7fa2100
   3deb8:	andcc	pc, r1, sp, lsl #24
   3debc:	andcs	fp, r1, r8, lsl pc
   3dec0:	andcs	fp, r1, r8, lsl #26
   3dec4:	andcs	fp, r1, r8, lsl #26
   3dec8:	svclt	0x00004770
   3decc:	addlt	fp, r3, r0, lsl #10
   3ded0:	andcs	r4, r0, #4, 22	; 0x1000
   3ded4:	andls	r2, r0, #1073741824	; 0x40000000
   3ded8:			; <UNDEFINED> instruction: 0xf7ff447b
   3dedc:	ldrdlt	pc, [r3], -fp
   3dee0:	blx	17c05e <__read_chk@plt+0x174b32>
   3dee4:	muleq	r0, r4, r2
   3dee8:	addlt	fp, r3, r0, lsl #10
   3deec:	andcs	r4, r2, #4, 22	; 0x1000
   3def0:	mrscs	r9, (UNDEF: 17)
   3def4:			; <UNDEFINED> instruction: 0xf7ff447b
   3def8:	andlt	pc, r3, sp, asr #27
   3defc:	blx	17c07a <__read_chk@plt+0x174b4e>
   3df00:	andeq	r5, r1, r8, lsl #29
   3df04:	addlt	fp, r3, r0, lsl #10
   3df08:	tstcs	r0, r4, lsl #22
   3df0c:	tstls	r0, r2, lsl #4
   3df10:			; <UNDEFINED> instruction: 0xf7ff447b
   3df14:			; <UNDEFINED> instruction: 0xb003fdbf
   3df18:	blx	17c096 <__read_chk@plt+0x174b6a>
   3df1c:	andeq	r5, r1, r0, ror lr
   3df20:	ldrb	r2, [sp, #-512]	; 0xfffffe00
   3df24:	ldrb	r2, [fp, #-513]	; 0xfffffdff
   3df28:	mvnsmi	lr, sp, lsr #18
   3df2c:	addlt	r4, r2, r6, lsl #12
   3df30:	cmncs	r7, r8, lsl #12
   3df34:			; <UNDEFINED> instruction: 0xf7c94617
   3df38:	vst1.32	{d30-d31}, [pc :256], lr
   3df3c:	stmdacs	r0, {r8, ip, lr}
   3df40:	andcs	fp, r2, r4, lsl pc
   3df44:			; <UNDEFINED> instruction: 0xf7ff2000
   3df48:			; <UNDEFINED> instruction: 0x4605fd15
   3df4c:			; <UNDEFINED> instruction: 0xf7c82036
   3df50:	blmi	639538 <__read_chk@plt+0x63200c>
   3df54:			; <UNDEFINED> instruction: 0xf04f2101
   3df58:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   3df5c:			; <UNDEFINED> instruction: 0xf1009600
   3df60:			; <UNDEFINED> instruction: 0x46040814
   3df64:	strbmi	r6, [r0], -r1, lsr #2
   3df68:	strvs	lr, [r0, -r4, asr #19]
   3df6c:	b	2fbe98 <__read_chk@plt+0x2f496c>
   3df70:	bmi	490bb8 <__read_chk@plt+0x48968c>
   3df74:	ldrbtmi	r2, [fp], #-0
   3df78:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   3df7c:	strne	lr, [pc], #-2501	; 3df84 <__read_chk@plt+0x36a58>
   3df80:	andeq	lr, r2, r4, asr #19
   3df84:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3df88:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   3df8c:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
   3df90:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   3df94:			; <UNDEFINED> instruction: 0xf8cd480b
   3df98:	ldrbtmi	r8, [r8], #-0
   3df9c:			; <UNDEFINED> instruction: 0xf9cef7f9
   3dfa0:	andlt	r4, r2, r8, lsr #12
   3dfa4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3dfa8:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   3dfac:	svclt	0x0000e7f2
   3dfb0:	andeq	r5, r1, sl, lsr #28
   3dfb4:	andeq	r8, r2, sl, asr #17
   3dfb8:	andeq	r0, r0, r8, asr #14
   3dfbc:			; <UNDEFINED> instruction: 0xfffff0db
   3dfc0:	andeq	r0, r1, sl, ror sp
   3dfc4:	strdeq	r5, [r1], -r2
   3dfc8:	andeq	r5, r1, lr, lsr #25
   3dfcc:	svclt	0x00a8f7ff
   3dfd0:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
   3dfd4:	addlt	r4, lr, r3, lsr #26
   3dfd8:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
   3dfdc:			; <UNDEFINED> instruction: 0x4d23592c
   3dfe0:	strls	r6, [sp], #-2084	; 0xfffff7dc
   3dfe4:	streq	pc, [r0], #-79	; 0xffffffb1
   3dfe8:	andle	r4, fp, sp, ror r4
   3dfec:	blx	feefbff2 <__read_chk@plt+0xfeef4ac6>
   3dff0:	blmi	790874 <__read_chk@plt+0x789348>
   3dff4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3dff8:	blls	398068 <__read_chk@plt+0x390b3c>
   3dffc:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   3e000:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   3e004:			; <UNDEFINED> instruction: 0x46044b1b
   3e008:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
   3e00c:	cmnlt	fp, fp, lsl r8
   3e010:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
   3e014:	stmdbge	r5, {r2, r4, r9, ip, lr}
   3e018:	andls	r4, r3, #32, 12	; 0x2000000
   3e01c:			; <UNDEFINED> instruction: 0xf8f4f7ff
   3e020:	strtmi	r9, [r9], -r3, lsl #20
   3e024:	strmi	r9, [r3], -r0, lsl #12
   3e028:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   3e02c:			; <UNDEFINED> instruction: 0xf986f7f9
   3e030:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   3e034:	stfvsp	f3, [r0], #144	; 0x90
   3e038:	strmi	fp, [r4], -r8, lsr #2
   3e03c:	mvnsle	r2, r0, lsl #24
   3e040:	rscscc	pc, pc, pc, asr #32
   3e044:	blvs	ff8f7f9c <__read_chk@plt+0xff8f0a70>
   3e048:	svclt	0x0004429a
   3e04c:	subsvs	r6, lr, r3, lsr #24
   3e050:			; <UNDEFINED> instruction: 0xf04fd0ce
   3e054:			; <UNDEFINED> instruction: 0xe7cb30ff
   3e058:	ldrbcc	pc, [pc, #79]!	; 3e0af <__read_chk@plt+0x36b83>	; <UNPREDICTABLE>
   3e05c:	ldrb	r4, [sl, sl, lsr #12]
   3e060:	ldc	7, cr15, [r8], #800	; 0x320
   3e064:	andeq	r8, r2, r6, ror #16
   3e068:	andeq	r0, r0, r0, asr r7
   3e06c:	andeq	r8, r2, r8, asr r8
   3e070:	andeq	r8, r2, ip, asr #16
   3e074:	andeq	r0, r0, r8, asr #14
   3e078:	andeq	r5, r1, lr, ror sp
   3e07c:			; <UNDEFINED> instruction: 0xffffedd3
   3e080:	mvnsmi	lr, #737280	; 0xb4000
   3e084:	bmi	144facc <__read_chk@plt+0x14485a0>
   3e088:	blmi	144f90c <__read_chk@plt+0x14483e0>
   3e08c:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   3e090:			; <UNDEFINED> instruction: 0xf8df6805
   3e094:			; <UNDEFINED> instruction: 0x4604913c
   3e098:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
   3e09c:			; <UNDEFINED> instruction: 0x460e44f9
   3e0a0:	movwls	r6, #47131	; 0xb81b
   3e0a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e0a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e0ac:	rsbsle	r9, r3, r2, lsl #6
   3e0b0:	blcs	1019644 <__read_chk@plt+0x1012118>
   3e0b4:	subscs	sp, r8, r8, ror ip
   3e0b8:	stmda	r0, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e0bc:			; <UNDEFINED> instruction: 0x46212258
   3e0c0:			; <UNDEFINED> instruction: 0xf7c84605
   3e0c4:	stcvs	14, cr14, [r0], #984	; 0x3d8
   3e0c8:			; <UNDEFINED> instruction: 0xf7c9b108
   3e0cc:	stmdavs	r2!, {r1, r3, r4, r8, fp, sp, lr, pc}
   3e0d0:	strtvs	r2, [r8], #768	; 0x300
   3e0d4:	stmib	r4, {r0, r1, r9, fp, sp}^
   3e0d8:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
   3e0dc:	suble	r6, r2, r3, ror #6
   3e0e0:	svclt	0x00092a01
   3e0e4:	bvs	1856178 <__read_chk@plt+0x184ec4c>
   3e0e8:	andpl	pc, r0, #1325400064	; 0x4f000000
   3e0ec:	svclt	0x00084610
   3e0f0:			; <UNDEFINED> instruction: 0xf7c86262
   3e0f4:	stmdbvs	fp!, {r2, r5, fp, sp, lr, pc}
   3e0f8:	andcs	r6, r0, #2768896	; 0x2a4000
   3e0fc:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
   3e100:			; <UNDEFINED> instruction: 0x61a14b34
   3e104:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
   3e108:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
   3e10c:	adcvs	r6, r2, #536870926	; 0x2000000e
   3e110:			; <UNDEFINED> instruction: 0x63206222
   3e114:			; <UNDEFINED> instruction: 0x6d6d69e8
   3e118:	tsteq	r1, r0, asr #22
   3e11c:	mvnvs	r2, r0
   3e120:	tstcs	r0, r1, lsl #10
   3e124:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
   3e128:	stmib	r4, {r2, r8}^
   3e12c:			; <UNDEFINED> instruction: 0xf8590102
   3e130:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   3e134:	ldrtmi	fp, [r5], -fp, ror #19
   3e138:	bge	ea678 <__read_chk@plt+0xe314c>
   3e13c:	andls	r2, r0, #0, 6
   3e140:	stfvse	f2, [r2], #4
   3e144:	ldrmi	r6, [r0, r0, lsr #24]!
   3e148:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3e14c:	bmi	8f261c <__read_chk@plt+0x8eb0f0>
   3e150:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   3e154:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e158:	subsmi	r9, sl, fp, lsl #22
   3e15c:			; <UNDEFINED> instruction: 0x4628d132
   3e160:	pop	{r0, r2, r3, ip, sp, pc}
   3e164:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   3e168:	movwcs	r5, #8192	; 0x2000
   3e16c:	eorvs	r6, r3, r0, ror #4
   3e170:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3e174:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
   3e178:			; <UNDEFINED> instruction: 0xf846f7ff
   3e17c:	ldrtmi	r4, [r1], -sl, lsr #12
   3e180:	ldmdami	r6, {r0, r1, r9, sl, lr}
   3e184:			; <UNDEFINED> instruction: 0xf7f94478
   3e188:	ldmdavs	fp!, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3e18c:			; <UNDEFINED> instruction: 0x4620b113
   3e190:			; <UNDEFINED> instruction: 0xf868f7ff
   3e194:	strb	r6, [lr, r6, ror #23]
   3e198:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
   3e19c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3e1a0:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
   3e1a4:	vstrle	d2, [r6, #252]	; 0xfc
   3e1a8:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
   3e1ac:			; <UNDEFINED> instruction: 0xf7f94478
   3e1b0:	strb	pc, [ip, sp, lsr #16]	; <UNPREDICTABLE>
   3e1b4:	cdp	7, 0, cr15, cr8, cr8, {6}
   3e1b8:	stmdami	sl, {r0, r9, sl, lr}
   3e1bc:			; <UNDEFINED> instruction: 0xf7f94478
   3e1c0:	strb	pc, [r4, r5, lsr #16]	; <UNPREDICTABLE>
   3e1c4:	stc	7, cr15, [r6], {200}	; 0xc8
   3e1c8:			; <UNDEFINED> instruction: 0x000287b2
   3e1cc:	andeq	r0, r0, r0, asr r7
   3e1d0:	andeq	r8, r2, r4, lsr #15
   3e1d4:	andeq	r0, r0, r8, asr #14
   3e1d8:	andeq	r8, r2, lr, ror #13
   3e1dc:	andeq	r5, r1, ip, ror ip
   3e1e0:	andeq	r5, r1, r4, lsr #24
   3e1e4:	andeq	r5, r1, ip, asr ip
   3e1e8:			; <UNDEFINED> instruction: 0xf7ff2300
   3e1ec:	svclt	0x0000bf49
   3e1f0:	mvnsmi	lr, #737280	; 0xb4000
   3e1f4:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
   3e1f8:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
   3e1fc:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   3e200:	strmi	r4, [r7], -r9, ror #22
   3e204:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   3e208:	stmdavs	r4!, {r8, sl, sp}
   3e20c:			; <UNDEFINED> instruction: 0xf04f940d
   3e210:	cfstrdmi	mvd0, [r6], #-0
   3e214:			; <UNDEFINED> instruction: 0xf8539504
   3e218:			; <UNDEFINED> instruction: 0xf8d88004
   3e21c:	blcs	4a224 <__read_chk@plt+0x42cf8>
   3e220:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
   3e224:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
   3e228:	tstle	r1, r1, lsl #22
   3e22c:	blcs	59620 <__read_chk@plt+0x520f4>
   3e230:	addshi	pc, r9, r0, asr #32
   3e234:	bmi	17c763c <__read_chk@plt+0x17c0110>
   3e238:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   3e23c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e240:	subsmi	r9, sl, sp, lsl #22
   3e244:	addshi	pc, sl, r0, asr #32
   3e248:	andlt	r4, pc, r8, lsr #12
   3e24c:	mvnshi	lr, #12386304	; 0xbd0000
   3e250:			; <UNDEFINED> instruction: 0x463c6bfd
   3e254:			; <UNDEFINED> instruction: 0x6cfcb9dd
   3e258:			; <UNDEFINED> instruction: 0xf0002c00
   3e25c:	blvs	e5e4a8 <__read_chk@plt+0xe56f7c>
   3e260:	svc	0x0022f7c8
   3e264:			; <UNDEFINED> instruction: 0xf7c86cb8
   3e268:	ldrtmi	lr, [r8], -r0, lsr #30
   3e26c:			; <UNDEFINED> instruction: 0x46212258
   3e270:	cdp	7, 1, cr15, cr14, cr8, {6}
   3e274:			; <UNDEFINED> instruction: 0xf7c84620
   3e278:	bfi	lr, r8, (invalid: 30:28)
   3e27c:	svceq	0x0000f1b9
   3e280:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
   3e284:	andle	r4, fp, fp, asr #10
   3e288:			; <UNDEFINED> instruction: 0xb12c6ce4
   3e28c:	adcmi	r6, lr, #234496	; 0x39400
   3e290:	stclvs	0, cr13, [r4], #976	; 0x3d0
   3e294:	mvnsle	r2, r0, lsl #24
   3e298:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   3e29c:			; <UNDEFINED> instruction: 0xf82cf7f9
   3e2a0:	suble	r2, r9, r2, lsl #20
   3e2a4:	cmplt	sp, r0, lsr #24
   3e2a8:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
   3e2ac:	mrsls	r2, LR_irq
   3e2b0:	strmi	r2, [r8, r2, lsl #2]!
   3e2b4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3e2b8:	stfvsd	f5, [r0], #-276	; 0xfffffeec
   3e2bc:	stfvsp	f3, [r3], #-32	; 0xffffffe0
   3e2c0:	adcmi	fp, r7, #3325952	; 0x32c000
   3e2c4:	andsle	r6, fp, r5, ror #25
   3e2c8:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
   3e2cc:			; <UNDEFINED> instruction: 0xf7f94478
   3e2d0:	stclvs	8, cr15, [r2, #-76]	; 0xffffffb4
   3e2d4:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
   3e2d8:			; <UNDEFINED> instruction: 0xf7fe9203
   3e2dc:	bls	13e138 <__read_chk@plt+0x136c0c>
   3e2e0:	strmi	r4, [r3], -r1, lsr #12
   3e2e4:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   3e2e8:			; <UNDEFINED> instruction: 0xf828f7f9
   3e2ec:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   3e2f0:			; <UNDEFINED> instruction: 0xf7f94478
   3e2f4:			; <UNDEFINED> instruction: 0xf7c8f801
   3e2f8:	movwcs	lr, #3800	; 0xed8
   3e2fc:	strb	r6, [r0, r3, lsr #8]!
   3e300:	suble	r2, r8, r0, lsl #26
   3e304:			; <UNDEFINED> instruction: 0xf7c86b38
   3e308:	ldcvs	14, cr14, [r8], #832	; 0x340
   3e30c:	cdp	7, 12, cr15, cr12, cr8, {6}
   3e310:			; <UNDEFINED> instruction: 0x46292258
   3e314:			; <UNDEFINED> instruction: 0xf7c84638
   3e318:	strtmi	lr, [r8], -ip, asr #27
   3e31c:	cdp	7, 12, cr15, cr4, cr8, {6}
   3e320:	ldrdcc	pc, [r0], -r8
   3e324:	addle	r2, r5, r0, lsl #22
   3e328:	strcs	r4, [r0, #-2086]	; 0xfffff7da
   3e32c:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
   3e330:			; <UNDEFINED> instruction: 0xf7f94478
   3e334:	ldrb	pc, [lr, -r3, lsl #16]!	; <UNPREDICTABLE>
   3e338:			; <UNDEFINED> instruction: 0xf7fe4620
   3e33c:			; <UNDEFINED> instruction: 0x4605fcfd
   3e340:	blvs	ff9ac868 <__read_chk@plt+0xff9a533c>
   3e344:			; <UNDEFINED> instruction: 0xf7c8e7ae
   3e348:	strmi	lr, [r1], -r0, asr #26
   3e34c:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   3e350:			; <UNDEFINED> instruction: 0xff5cf7f8
   3e354:			; <UNDEFINED> instruction: 0xf7c8e76f
   3e358:			; <UNDEFINED> instruction: 0x4601ed38
   3e35c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   3e360:			; <UNDEFINED> instruction: 0xff54f7f8
   3e364:	blmi	6f8108 <__read_chk@plt+0x6f0bdc>
   3e368:	addvs	pc, sl, #64, 4
   3e36c:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   3e370:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3e374:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
   3e378:	b	13fc2a0 <__read_chk@plt+0x13f4d74>
   3e37c:	bl	afc2a4 <__read_chk@plt+0xaf4d78>
   3e380:			; <UNDEFINED> instruction: 0xf44f4b16
   3e384:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
   3e388:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   3e38c:	cmncc	r8, #2030043136	; 0x79000000
   3e390:			; <UNDEFINED> instruction: 0xf7c84478
   3e394:	ldmdami	r4, {r1, r6, r9, fp, sp, lr, pc}
   3e398:			; <UNDEFINED> instruction: 0xf7f84478
   3e39c:	svclt	0x0000ffad
   3e3a0:	andeq	r8, r2, r2, asr #12
   3e3a4:	andeq	r0, r0, r0, asr r7
   3e3a8:	andeq	r8, r2, sl, lsr r6
   3e3ac:	andeq	r0, r0, r8, asr #14
   3e3b0:	andeq	r8, r2, r6, lsl #12
   3e3b4:	muleq	r1, sl, ip
   3e3b8:	andeq	r5, r1, r4, lsr ip
   3e3bc:	andeq	r5, r1, lr, asr #22
   3e3c0:	andeq	r5, r1, r4, ror #23
   3e3c4:	andeq	r5, r1, r8, lsl #23
   3e3c8:	andeq	r5, r1, r6, lsr r7
   3e3cc:	strdeq	r5, [r1], -sl
   3e3d0:	andeq	r6, r1, r4, asr r1
   3e3d4:	andeq	r5, r1, sl, asr r4
   3e3d8:	ldrdeq	r5, [r1], -r6
   3e3dc:	andeq	r6, r1, sl, lsr r1
   3e3e0:	andeq	r5, r1, r0, asr #8
   3e3e4:	andeq	sp, r0, r4, lsl #20
   3e3e8:	strdeq	r5, [r1], -r0
   3e3ec:	ldrblt	r6, [r0, #2051]	; 0x803
   3e3f0:	blcs	8d000 <__read_chk@plt+0x85ad4>
   3e3f4:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
   3e3f8:	strmi	r3, [r4], -sl, lsl #4
   3e3fc:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
   3e400:			; <UNDEFINED> instruction: 0x6702e9d0
   3e404:	tsteq	r7, r6, asr sl
   3e408:	addsmi	sp, r3, #-1073741821	; 0xc0000003
   3e40c:	blvs	872c68 <__read_chk@plt+0x86b73c>
   3e410:	adcvs	r1, r1, #22784	; 0x5900
   3e414:	addmi	r5, sl, #192, 24	; 0xc000
   3e418:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
   3e41c:	movwcc	r3, #4612	; 0x1204
   3e420:			; <UNDEFINED> instruction: 0xf1426123
   3e424:	cmnvs	r2, r0, lsl #4
   3e428:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
   3e42c:	adcsmi	r0, r0, #4, 2
   3e430:	blle	ffaceb1c <__read_chk@plt+0xffac75f0>
   3e434:	rscscc	pc, pc, pc, asr #32
   3e438:	andcs	fp, r1, #208, 26	; 0x3400
   3e43c:	ldrmi	r4, [r1], -r0, lsr #12
   3e440:			; <UNDEFINED> instruction: 0xff4af7fe
   3e444:	rscsle	r1, r5, r3, asr #24
   3e448:	andne	lr, sl, #212, 18	; 0x350000
   3e44c:	blmi	3b83e0 <__read_chk@plt+0x3b0eb4>
   3e450:	adcsvc	pc, r9, #64, 4
   3e454:	stmdami	sp, {r2, r3, r8, fp, lr}
   3e458:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3e45c:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   3e460:	ldmib	sl, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e464:	vqdmulh.s<illegal width 8>	d20, d0, d10
   3e468:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
   3e46c:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   3e470:	cmncc	ip, #2030043136	; 0x79000000
   3e474:			; <UNDEFINED> instruction: 0xf7c84478
   3e478:	stmdami	r8, {r4, r6, r7, r8, fp, sp, lr, pc}
   3e47c:			; <UNDEFINED> instruction: 0xf7f84478
   3e480:	svclt	0x0000ff3b
   3e484:	andeq	r6, r1, ip, rrx
   3e488:	andeq	r5, r1, r2, ror r3
   3e48c:	andeq	r5, r1, lr, lsl #10
   3e490:	andeq	r6, r1, r6, asr r0
   3e494:	andeq	r5, r1, ip, asr r3
   3e498:	strdeq	r5, [r1], -r8
   3e49c:	andeq	r5, r1, r8, ror #21
   3e4a0:	push	{r0, r1, fp, sp, lr}
   3e4a4:	blcc	cec6c <__read_chk@plt+0xc7740>
   3e4a8:	ldmdble	fp, {r0, r8, r9, fp, sp}^
   3e4ac:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
   3e4b0:	strmi	r2, [r6], -r2, lsl #6
   3e4b4:	tstmi	r3, #13631488	; 0xd00000
   3e4b8:	svccs	0x0000d012
   3e4bc:	strcs	sp, [r0], #-80	; 0xffffffb0
   3e4c0:	tstlt	sp, r5
   3e4c4:	bleq	bc4e0 <__read_chk@plt+0xb4fb4>
   3e4c8:	adcsmi	r3, ip, #16777216	; 0x1000000
   3e4cc:			; <UNDEFINED> instruction: 0x4630d012
   3e4d0:			; <UNDEFINED> instruction: 0xff8cf7ff
   3e4d4:	mvnsle	r1, r2, asr #24
   3e4d8:			; <UNDEFINED> instruction: 0xf04fb964
   3e4dc:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
   3e4e0:	adcmi	r2, r7, #0, 8
   3e4e4:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
   3e4e8:	ldmdbne	r2, {r2, r8, r9, sp}
   3e4ec:	mvnvc	lr, #68608	; 0x10c00
   3e4f0:	movwcs	lr, #18886	; 0x49c6
   3e4f4:	pop	{r5, r9, sl, lr}
   3e4f8:	blvs	c9ecc0 <__read_chk@plt+0xc97794>
   3e4fc:	strtmi	r4, [r8], -r2, asr #12
   3e500:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
   3e504:	ldcl	7, cr15, [r4], {200}	; 0xc8
   3e508:	strbmi	r6, [r2], #-2738	; 0xfffff54e
   3e50c:	adcmi	r6, r7, #536870923	; 0x2000000b
   3e510:	andcs	sp, r1, #3817472	; 0x3a4000
   3e514:			; <UNDEFINED> instruction: 0x46114630
   3e518:	mrc2	7, 6, pc, cr14, cr14, {7}
   3e51c:	andsle	r1, r5, r3, asr #24
   3e520:			; <UNDEFINED> instruction: 0xf805b10d
   3e524:	strcc	r0, [r1], #-2817	; 0xfffff4ff
   3e528:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
   3e52c:	andcc	lr, sl, #3506176	; 0x358000
   3e530:	rscle	r4, lr, #805306377	; 0x30000009
   3e534:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   3e538:	ldrmi	r1, [r0, #2770]	; 0xad2
   3e53c:	ldrmi	fp, [r0], r8, lsr #30
   3e540:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
   3e544:	strbmi	sp, [r3], #-473	; 0xfffffe27
   3e548:			; <UNDEFINED> instruction: 0xe7e062b3
   3e54c:	movwcs	lr, #18902	; 0x49d6
   3e550:	bl	11049a0 <__read_chk@plt+0x10fd474>
   3e554:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   3e558:	stccs	3, cr2, [r0], {4}
   3e55c:	ldr	sp, [ip, sl, asr #3]!
   3e560:			; <UNDEFINED> instruction: 0xe7c7463c
   3e564:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   3e568:	mcr2	7, 6, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
   3e56c:	andeq	r5, r1, lr, lsr #20
   3e570:	bcs	6bd58 <__read_chk@plt+0x6482c>
   3e574:	stmdavs	r3, {r0, r6, ip, lr, pc}
   3e578:	blcs	8fd90 <__read_chk@plt+0x88864>
   3e57c:	strmi	sp, [pc], -r8, asr #16
   3e580:	ldrdpl	lr, [r9, -r0]
   3e584:	addsmi	r6, r5, #798720	; 0xc3000
   3e588:	ldrmi	fp, [r5], -r8, lsr #30
   3e58c:	addsmi	r1, r5, #368640	; 0x5a000
   3e590:			; <UNDEFINED> instruction: 0x2600d912
   3e594:	bvs	fe9365b4 <__read_chk@plt+0xfe92f088>
   3e598:			; <UNDEFINED> instruction: 0xd1232b01
   3e59c:	adcvs	r6, r6, #925696	; 0xe2000
   3e5a0:	andsle	r4, r5, #-1610612726	; 0xa000000a
   3e5a4:	tstcs	r0, sl, lsr #12
   3e5a8:			; <UNDEFINED> instruction: 0xf7fe4620
   3e5ac:	mulcc	r1, r5, lr
   3e5b0:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   3e5b4:	bne	14c2de4 <__read_chk@plt+0x14bb8b8>
   3e5b8:	svclt	0x002842aa
   3e5bc:	ldrmi	r4, [r5], -sl, lsr #12
   3e5c0:	blvs	92ab70 <__read_chk@plt+0x923644>
   3e5c4:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
   3e5c8:	ldcl	7, cr15, [r2], #-800	; 0xfffffce0
   3e5cc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   3e5d0:			; <UNDEFINED> instruction: 0xf04f42aa
   3e5d4:	svclt	0x00280100
   3e5d8:	ldrmi	r4, [r5], -sl, lsr #12
   3e5dc:			; <UNDEFINED> instruction: 0xf04fe7f1
   3e5e0:	udf	#13151	; 0x335f
   3e5e4:			; <UNDEFINED> instruction: 0xf6404b10
   3e5e8:	ldmdbmi	r0, {r1, r5, r9}
   3e5ec:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   3e5f0:	orrcc	r4, ip, #2030043136	; 0x79000000
   3e5f4:			; <UNDEFINED> instruction: 0xf7c84478
   3e5f8:	blmi	3f8a40 <__read_chk@plt+0x3f1514>
   3e5fc:	andseq	pc, r1, #64, 12	; 0x4000000
   3e600:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   3e604:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3e608:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
   3e60c:	stmdb	r4, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e610:			; <UNDEFINED> instruction: 0xf6404b0b
   3e614:	stmdbmi	fp, {r1, r4, r9}
   3e618:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   3e61c:	orrcc	r4, ip, #2030043136	; 0x79000000
   3e620:			; <UNDEFINED> instruction: 0xf7c84478
   3e624:	svclt	0x0000e8fa
   3e628:	ldrdeq	r5, [r1], -r6
   3e62c:	ldrdeq	r5, [r1], -ip
   3e630:	andeq	r5, r1, ip, lsl #20
   3e634:	andeq	r5, r1, r0, asr #29
   3e638:	andeq	r5, r1, r6, asr #3
   3e63c:			; <UNDEFINED> instruction: 0x000159b6
   3e640:	andeq	r5, r1, sl, lsr #29
   3e644:			; <UNDEFINED> instruction: 0x000151b0
   3e648:	andeq	r5, r1, ip, lsr #19
   3e64c:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   3e650:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   3e654:	strmi	r6, [r4], -r3, asr #21
   3e658:	strmi	r6, [sp], -r2, asr #20
   3e65c:	mulle	r7, r3, r2
   3e660:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
   3e664:	andcs	r6, r0, r2, lsr #22
   3e668:	rscvs	r1, r1, #22784	; 0x5900
   3e66c:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
   3e670:	blx	18fc672 <__read_chk@plt+0x18f5146>
   3e674:	mvnsle	r2, r0, lsl #16
   3e678:	bvs	18d920c <__read_chk@plt+0x18d1ce0>
   3e67c:	blmi	238644 <__read_chk@plt+0x231118>
   3e680:	subeq	pc, r5, #64, 12	; 0x4000000
   3e684:	stmdami	r7, {r1, r2, r8, fp, lr}
   3e688:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3e68c:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
   3e690:	stmia	r2, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e694:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   3e698:	mcr2	7, 1, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
   3e69c:	andeq	r5, r1, ip, lsr lr
   3e6a0:	andeq	r5, r1, r2, asr #2
   3e6a4:			; <UNDEFINED> instruction: 0x000159b2
   3e6a8:	andeq	r5, r1, sl, ror r9
   3e6ac:	ldrblt	r6, [r0, #2051]!	; 0x803
   3e6b0:	addlt	r2, r3, r1, lsl #22
   3e6b4:	strmi	fp, [r5], -r2, lsl #31
   3e6b8:			; <UNDEFINED> instruction: 0x460f4616
   3e6bc:	ldmdble	sp, {r0, r8, ip, pc}
   3e6c0:	bvs	ffaeae00 <__read_chk@plt+0xffae38d4>
   3e6c4:	adcmi	r6, r2, #108, 20	; 0x6c000
   3e6c8:	strtmi	sp, [r8], -r6, lsl #6
   3e6cc:	blx	d7c6ce <__read_chk@plt+0xd751a2>
   3e6d0:	rscsle	r2, r5, r0, lsl #16
   3e6d4:	ldcllt	0, cr11, [r0, #12]!
   3e6d8:	blvs	a45170 <__read_chk@plt+0xa3dc44>
   3e6dc:			; <UNDEFINED> instruction: 0x463942b4
   3e6e0:	svclt	0x00284410
   3e6e4:			; <UNDEFINED> instruction: 0x46224634
   3e6e8:	bl	ff8fc610 <__read_chk@plt+0xff8f50e4>
   3e6ec:	blne	dd92a0 <__read_chk@plt+0xdd1d74>
   3e6f0:	rscvs	r4, fp, #587202560	; 0x23000000
   3e6f4:	andcs	sp, r0, r6, lsl #2
   3e6f8:	ldcllt	0, cr11, [r0, #12]!
   3e6fc:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   3e700:	ldc2l	7, cr15, [sl, #992]!	; 0x3e0
   3e704:	strb	r4, [r0, r7, lsr #8]!
   3e708:	andeq	r5, r1, sl, asr r9
   3e70c:	svcmi	0x00f8e92d
   3e710:			; <UNDEFINED> instruction: 0xf8dd2903
   3e714:	strmi	r8, [r5], -r8, lsr #32
   3e718:			; <UNDEFINED> instruction: 0x765cf8df
   3e71c:			; <UNDEFINED> instruction: 0x461e4692
   3e720:			; <UNDEFINED> instruction: 0xf8d8447f
   3e724:			; <UNDEFINED> instruction: 0xf0004000
   3e728:	stmdbcs	r4, {r0, r2, r7, pc}
   3e72c:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
   3e730:	andshi	pc, r9, #0
   3e734:			; <UNDEFINED> instruction: 0xf0002905
   3e738:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
   3e73c:			; <UNDEFINED> instruction: 0xf04fbf18
   3e740:			; <UNDEFINED> instruction: 0xf0000900
   3e744:			; <UNDEFINED> instruction: 0x464880d6
   3e748:	svchi	0x00f8e8bd
   3e74c:	blcs	58a60 <__read_chk@plt+0x51534>
   3e750:	sbcshi	pc, sp, #0
   3e754:			; <UNDEFINED> instruction: 0xf5b36943
   3e758:	bl	11e360 <__read_chk@plt+0x116e34>
   3e75c:	vabd.s8	d0, d0, d4
   3e760:			; <UNDEFINED> instruction: 0xf5b78300
   3e764:	svclt	0x00287f00
   3e768:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3e76c:	adcshi	pc, r0, r0, asr #1
   3e770:	svcvs	0x0080f5b7
   3e774:	addshi	pc, r0, r0, asr #1
   3e778:	orrvs	pc, r0, #1325400064	; 0x4f000000
   3e77c:	subseq	r2, fp, sl, lsl #4
   3e780:	addsmi	r4, pc, #17825792	; 0x1100000
   3e784:	andeq	pc, r1, #-2147483648	; 0x80000000
   3e788:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
   3e78c:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
   3e790:	sbchi	pc, r6, #0, 6
   3e794:	mvneq	pc, r1, asr #32
   3e798:			; <UNDEFINED> instruction: 0xf7ff4650
   3e79c:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   3e7a0:	adcsmi	fp, ip, #124928	; 0x1e800
   3e7a4:	svclt	0x00284691
   3e7a8:			; <UNDEFINED> instruction: 0x4622463c
   3e7ac:			; <UNDEFINED> instruction: 0x46504631
   3e7b0:			; <UNDEFINED> instruction: 0xff7cf7ff
   3e7b4:	cmnle	sl, r0, lsl #16
   3e7b8:	blx	fee854bc <__read_chk@plt+0xfee7df90>
   3e7bc:			; <UNDEFINED> instruction: 0xf5b7f389
   3e7c0:	svclt	0x00287f00
   3e7c4:	svceq	0x0000f1b9
   3e7c8:	b	140f868 <__read_chk@plt+0x140833c>
   3e7cc:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
   3e7d0:	svclt	0x00082f00
   3e7d4:	blcs	473dc <__read_chk@plt+0x3feb0>
   3e7d8:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
   3e7dc:			; <UNDEFINED> instruction: 0xf0402b00
   3e7e0:			; <UNDEFINED> instruction: 0xf5b78282
   3e7e4:			; <UNDEFINED> instruction: 0xf0807f00
   3e7e8:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
   3e7ec:			; <UNDEFINED> instruction: 0xf0002800
   3e7f0:	ldrtmi	r8, [r1], -r2, ror #3
   3e7f4:			; <UNDEFINED> instruction: 0xf7c8463a
   3e7f8:			; <UNDEFINED> instruction: 0xf04feb5c
   3e7fc:	cmnvs	pc, r0, lsl #18
   3e800:			; <UNDEFINED> instruction: 0xf5b2e7a1
   3e804:			; <UNDEFINED> instruction: 0xf0407f00
   3e808:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
   3e80c:			; <UNDEFINED> instruction: 0xf7ff4650
   3e810:	strmi	pc, [r1], sp, asr #30
   3e814:			; <UNDEFINED> instruction: 0xf5a7b948
   3e818:			; <UNDEFINED> instruction: 0xf8c57700
   3e81c:	adcsmi	r8, ip, #20
   3e820:	ldrtmi	fp, [ip], -r8, lsr #30
   3e824:	sbcle	r2, r7, r0, lsl #24
   3e828:			; <UNDEFINED> instruction: 0xf7c8e7bf
   3e82c:	blx	838b54 <__read_chk@plt+0x831628>
   3e830:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
   3e834:			; <UNDEFINED> instruction: 0xf0002c00
   3e838:			; <UNDEFINED> instruction: 0xf8d08289
   3e83c:			; <UNDEFINED> instruction: 0xf1b9901c
   3e840:	cmple	r1, r0, lsl #30
   3e844:	ldrmi	r6, [r7], -r2, asr #16
   3e848:			; <UNDEFINED> instruction: 0x464fb352
   3e84c:	adcmi	fp, r2, #134217729	; 0x8000001
   3e850:			; <UNDEFINED> instruction: 0x46504631
   3e854:	strtmi	fp, [r2], -r8, lsr #30
   3e858:			; <UNDEFINED> instruction: 0xf7ff4693
   3e85c:	strmi	pc, [r3, #3617]	; 0xe21
   3e860:	mcrrne	13, 5, sp, r3, cr11
   3e864:	strtmi	r6, [r9], -lr, ror #16
   3e868:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   3e86c:			; <UNDEFINED> instruction: 0x4603bf18
   3e870:	streq	pc, [r8, #-2271]	; 0xfffff721
   3e874:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   3e878:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   3e87c:			; <UNDEFINED> instruction: 0x46224433
   3e880:	stc2l	7, cr15, [r4], {248}	; 0xf8
   3e884:			; <UNDEFINED> instruction: 0xf8c84648
   3e888:	pop	{ip, sp, lr}
   3e88c:			; <UNDEFINED> instruction: 0xf7c88ff8
   3e890:	blx	838af0 <__read_chk@plt+0x8315c4>
   3e894:	str	pc, [pc, r0, lsl #19]
   3e898:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
   3e89c:	ldrb	r7, [fp, -r0, lsl #8]!
   3e8a0:	blcs	d8c54 <__read_chk@plt+0xd1728>
   3e8a4:	adchi	pc, ip, r0
   3e8a8:			; <UNDEFINED> instruction: 0xf0002b00
   3e8ac:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
   3e8b0:	eorsle	r2, fp, r0, lsl #16
   3e8b4:			; <UNDEFINED> instruction: 0xf04f28bf
   3e8b8:			; <UNDEFINED> instruction: 0x61ab0300
   3e8bc:	movwcs	sp, #11352	; 0x2c58
   3e8c0:	rsbvs	r4, r8, r2, lsl #12
   3e8c4:	strb	r6, [r1, fp, ror #1]
   3e8c8:			; <UNDEFINED> instruction: 0xf04f2700
   3e8cc:			; <UNDEFINED> instruction: 0xe7d939ff
   3e8d0:	stmdacs	r0, {r8, fp, sp, lr}
   3e8d4:			; <UNDEFINED> instruction: 0x81aff000
   3e8d8:			; <UNDEFINED> instruction: 0x46314418
   3e8dc:			; <UNDEFINED> instruction: 0xf04f4622
   3e8e0:			; <UNDEFINED> instruction: 0xf7c80900
   3e8e4:	stmdbvs	fp!, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}^
   3e8e8:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
   3e8ec:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   3e8f0:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e8f4:			; <UNDEFINED> instruction: 0xf0002b02
   3e8f8:	stmdavs	r3, {r4, r5, r6, r8, pc}^
   3e8fc:	blcs	50368 <__read_chk@plt+0x48e3c>
   3e900:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   3e904:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3e908:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3e90c:			; <UNDEFINED> instruction: 0xf0402b00
   3e910:			; <UNDEFINED> instruction: 0x4628815e
   3e914:	bl	ff27c83c <__read_chk@plt+0xff275310>
   3e918:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   3e91c:	strmi	r1, [r6], #-2596	; 0xfffff5dc
   3e920:	bl	fe8cf944 <__read_chk@plt+0xfe8c8418>
   3e924:	rsbvs	r0, sl, r0, lsl #4
   3e928:			; <UNDEFINED> instruction: 0xe7abd190
   3e92c:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   3e930:	cmple	r2, r0, lsl #22
   3e934:	movwne	lr, #43482	; 0xa9da
   3e938:	eorsle	r4, lr, #-1879048183	; 0x90000009
   3e93c:			; <UNDEFINED> instruction: 0x3010f8da
   3e940:			; <UNDEFINED> instruction: 0xf8da1c48
   3e944:	movwcc	r2, #4144	; 0x1030
   3e948:	andscc	pc, r0, sl, asr #17
   3e94c:			; <UNDEFINED> instruction: 0x3014f8da
   3e950:	eoreq	pc, r8, sl, asr #17
   3e954:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   3e958:	andscc	pc, r4, sl, asr #17
   3e95c:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
   3e960:	movwcs	sp, #11270	; 0x2c06
   3e964:	rscvs	r6, fp, r8, rrx
   3e968:	suble	r2, r9, r0, lsl #16
   3e96c:	strb	r4, [sp, -r2, lsl #12]!
   3e970:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
   3e974:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
   3e978:	biceq	pc, r0, #160, 2	; 0x28
   3e97c:	rsbvs	r0, fp, fp, lsl r2
   3e980:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   3e984:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   3e988:			; <UNDEFINED> instruction: 0xf8dad22b
   3e98c:	mcrrne	0, 1, r2, r1, cr0
   3e990:	eorne	pc, r8, sl, asr #17
   3e994:	andcc	r3, r1, #192, 6
   3e998:	andscs	pc, r0, sl, asr #17
   3e99c:			; <UNDEFINED> instruction: 0x2014f8da
   3e9a0:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
   3e9a4:	andeq	pc, r0, #-2147483632	; 0x80000010
   3e9a8:	andscs	pc, r4, sl, asr #17
   3e9ac:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
   3e9b0:	rscvs	r5, r9, r2, lsl ip
   3e9b4:	rsbvs	r4, sl, sl, lsl r4
   3e9b8:	ldrbmi	lr, [r0], -r8, asr #14
   3e9bc:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   3e9c0:	bicle	r1, ip, r3, asr #24
   3e9c4:			; <UNDEFINED> instruction: 0xf04f48ef
   3e9c8:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   3e9cc:	ldc2	7, cr15, [lr], {248}	; 0xf8
   3e9d0:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   3e9d4:			; <UNDEFINED> instruction: 0xf000d01d
   3e9d8:	andcs	r0, r1, #31
   3e9dc:	rsbvs	r4, sl, r2, lsl #1
   3e9e0:			; <UNDEFINED> instruction: 0x4650e734
   3e9e4:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   3e9e8:			; <UNDEFINED> instruction: 0xf0001c41
   3e9ec:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
   3e9f0:	rscvs	r2, fp, r2, lsl #6
   3e9f4:	strmi	r3, [r2], #-704	; 0xfffffd40
   3e9f8:	bcs	56ba8 <__read_chk@plt+0x4f67c>
   3e9fc:	svcge	0x0026f47f
   3ea00:			; <UNDEFINED> instruction: 0xf987fab7
   3ea04:	mvnvs	r2, r1, lsl #6
   3ea08:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3ea0c:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
   3ea10:			; <UNDEFINED> instruction: 0xf8dae738
   3ea14:	blcs	4aa9c <__read_chk@plt+0x43570>
   3ea18:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
   3ea1c:	addmi	r1, r1, #10
   3ea20:			; <UNDEFINED> instruction: 0xf8dad262
   3ea24:	mcrrne	0, 1, r3, sl, cr0
   3ea28:	eorcs	pc, r8, sl, asr #17
   3ea2c:			; <UNDEFINED> instruction: 0xf8ca3301
   3ea30:			; <UNDEFINED> instruction: 0xf8da3010
   3ea34:			; <UNDEFINED> instruction: 0xf1433014
   3ea38:			; <UNDEFINED> instruction: 0xf8ca0300
   3ea3c:			; <UNDEFINED> instruction: 0xf8da3014
   3ea40:	mrrcpl	0, 3, r3, sl, cr0
   3ea44:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   3ea48:	b	140f454 <__read_chk@plt+0x1407f28>
   3ea4c:	rsbvs	r6, sl, r2, lsl #4
   3ea50:			; <UNDEFINED> instruction: 0xf8dad258
   3ea54:			; <UNDEFINED> instruction: 0xf1013010
   3ea58:			; <UNDEFINED> instruction: 0xf8ca0e01
   3ea5c:	movwcc	lr, #4136	; 0x1028
   3ea60:	andscc	pc, r0, sl, asr #17
   3ea64:			; <UNDEFINED> instruction: 0x3014f8da
   3ea68:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   3ea6c:	andscc	pc, r4, sl, asr #17
   3ea70:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   3ea74:			; <UNDEFINED> instruction: 0xf8da5c5b
   3ea78:	addmi	r1, r1, #40	; 0x28
   3ea7c:	andmi	lr, r3, #270336	; 0x42000
   3ea80:	subsle	r6, r1, #106	; 0x6a
   3ea84:			; <UNDEFINED> instruction: 0x3010f8da
   3ea88:	mvfeqs	f7, f1
   3ea8c:	eor	pc, r8, sl, asr #17
   3ea90:			; <UNDEFINED> instruction: 0xf8ca3301
   3ea94:			; <UNDEFINED> instruction: 0xf8da3010
   3ea98:			; <UNDEFINED> instruction: 0xf1433014
   3ea9c:			; <UNDEFINED> instruction: 0xf8ca0300
   3eaa0:			; <UNDEFINED> instruction: 0xf8da3014
   3eaa4:	mrrcpl	0, 3, r3, fp, cr0
   3eaa8:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   3eaac:	b	10cf4b8 <__read_chk@plt+0x10c7f8c>
   3eab0:	rsbvs	r2, sl, r3, lsl #4
   3eab4:			; <UNDEFINED> instruction: 0xf8dad249
   3eab8:	mcrrne	0, 1, r3, r8, cr0
   3eabc:	eoreq	pc, r8, sl, asr #17
   3eac0:			; <UNDEFINED> instruction: 0xf8ca3301
   3eac4:			; <UNDEFINED> instruction: 0xf8da3010
   3eac8:			; <UNDEFINED> instruction: 0xf1433014
   3eacc:			; <UNDEFINED> instruction: 0xf8ca0300
   3ead0:			; <UNDEFINED> instruction: 0xf8da3014
   3ead4:	mrrcpl	0, 3, r3, r8, cr0
   3ead8:	movwcs	r4, #8962	; 0x2302
   3eadc:	rscvs	r6, fp, sl, rrx
   3eae0:			; <UNDEFINED> instruction: 0xf47f2a00
   3eae4:			; <UNDEFINED> instruction: 0xe78baeb3
   3eae8:			; <UNDEFINED> instruction: 0xf7ff4650
   3eaec:			; <UNDEFINED> instruction: 0xf8dafc7f
   3eaf0:	streq	r3, [r2], -r0, lsr #32
   3eaf4:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
   3eaf8:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   3eafc:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   3eb00:			; <UNDEFINED> instruction: 0xd3a64281
   3eb04:			; <UNDEFINED> instruction: 0xf7ff4650
   3eb08:			; <UNDEFINED> instruction: 0xf8dafc71
   3eb0c:	stmdavs	fp!, {r5, ip}^
   3eb10:	vst3.8	{d0-d2}, [r2], r2
   3eb14:	tstmi	sl, #-268435449	; 0xf0000007
   3eb18:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
   3eb1c:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   3eb20:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   3eb24:			; <UNDEFINED> instruction: 0xd3ad4281
   3eb28:			; <UNDEFINED> instruction: 0xf7ff4650
   3eb2c:			; <UNDEFINED> instruction: 0xf8dafc5f
   3eb30:	stmdavs	fp!, {r5, ip}^
   3eb34:	addslt	r0, r2, #536870912	; 0x20000000
   3eb38:	rsbvs	r4, sl, sl, lsl r3
   3eb3c:			; <UNDEFINED> instruction: 0xf8dab929
   3eb40:			; <UNDEFINED> instruction: 0xf8da002c
   3eb44:	addmi	r1, r1, #40	; 0x28
   3eb48:			; <UNDEFINED> instruction: 0x4650d3b5
   3eb4c:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   3eb50:	svclt	0x00181c42
   3eb54:			; <UNDEFINED> instruction: 0xd1bf686a
   3eb58:			; <UNDEFINED> instruction: 0xf04f488b
   3eb5c:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   3eb60:	blx	157cb4a <__read_chk@plt+0x157561e>
   3eb64:	blmi	fe1f85a4 <__read_chk@plt+0xfe1f1078>
   3eb68:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3eb6c:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
   3eb70:	movwcs	fp, #331	; 0x14b
   3eb74:	movwcs	r6, #171	; 0xab
   3eb78:	ldrmi	r6, [r9], fp, ror #3
   3eb7c:	strbmi	r6, [r8], -fp, lsr #2
   3eb80:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   3eb84:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eb88:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   3eb8c:	ldrb	r3, [r2, r1, lsl #6]!
   3eb90:			; <UNDEFINED> instruction: 0x4622497e
   3eb94:			; <UNDEFINED> instruction: 0xf04f4618
   3eb98:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   3eb9c:	blx	ff0fcb76 <__read_chk@plt+0xff0f564a>
   3eba0:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   3eba4:	strb	r6, [r6, fp, lsr #1]!
   3eba8:			; <UNDEFINED> instruction: 0xf04f4879
   3ebac:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   3ebb0:	blx	b7cb9a <__read_chk@plt+0xb7566e>
   3ebb4:	vst1.32	{d30-d32}, [pc :128], r6
   3ebb8:			; <UNDEFINED> instruction: 0xf7c77000
   3ebbc:	smlawtvs	r8, r0, sl, lr
   3ebc0:			; <UNDEFINED> instruction: 0x4601e617
   3ebc4:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   3ebc8:	blx	fee7cbb2 <__read_chk@plt+0xfee75686>
   3ebcc:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   3ebd0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3ebd4:	blx	fecfcbbe <__read_chk@plt+0xfecf5692>
   3ebd8:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
   3ebdc:	rsble	r2, lr, r0, lsl #22
   3ebe0:			; <UNDEFINED> instruction: 0x2cbf6944
   3ebe4:			; <UNDEFINED> instruction: 0xf5b4d95f
   3ebe8:	eorle	r5, fp, #3, 30
   3ebec:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
   3ebf0:	beq	c90438 <__read_chk@plt+0xc88f0c>
   3ebf4:			; <UNDEFINED> instruction: 0xf7ff31c0
   3ebf8:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   3ebfc:			; <UNDEFINED> instruction: 0xf7c8d059
   3ec00:	stmdavs	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
   3ec04:	bl	1dfcb28 <__read_chk@plt+0x1df55fc>
   3ec08:	stmdami	r4!, {r0, r9, sl, lr}^
   3ec0c:			; <UNDEFINED> instruction: 0xf7f84478
   3ec10:			; <UNDEFINED> instruction: 0xf7c7fafd
   3ec14:	blx	83a76c <__read_chk@plt+0x833240>
   3ec18:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
   3ec1c:	b	117cb44 <__read_chk@plt+0x1175618>
   3ec20:	stmib	r5, {r8, r9, sp}^
   3ec24:	strbt	r3, [sp], -r4, lsl #6
   3ec28:			; <UNDEFINED> instruction: 0xf04f485d
   3ec2c:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   3ec30:	blx	ffb7cc18 <__read_chk@plt+0xffb756ec>
   3ec34:	vst1.8	{d30-d32}, [pc :128], r6
   3ec38:			; <UNDEFINED> instruction: 0xf7c77000
   3ec3c:	stmdbvs	fp!, {r7, r9, fp, sp, lr, pc}^
   3ec40:	strb	r6, [r9], -r8, lsr #2
   3ec44:			; <UNDEFINED> instruction: 0x461021ff
   3ec48:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   3ec4c:	bicsle	r2, r6, r0, lsl #16
   3ec50:	ldrbmi	r0, [r0], -r1, lsr #28
   3ec54:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   3ec58:	bicsle	r2, r0, r0, lsl #16
   3ec5c:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
   3ec60:			; <UNDEFINED> instruction: 0xf7ff4650
   3ec64:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3ec68:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
   3ec6c:	ldrbmi	r2, [r0], -r7, lsl #2
   3ec70:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   3ec74:	bicle	r2, r2, r0, lsl #16
   3ec78:	ldrbmi	fp, [r0], -r1, ror #5
   3ec7c:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   3ec80:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
   3ec84:	movwcs	fp, #7960	; 0x1f18
   3ec88:	svceq	0x0000f1b9
   3ec8c:	movwcs	fp, #3864	; 0xf18
   3ec90:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
   3ec94:	ldrbmi	r4, [r0], -r2, lsr #12
   3ec98:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   3ec9c:			; <UNDEFINED> instruction: 0xf1b94681
   3eca0:	adcsle	r0, sl, r0, lsl #30
   3eca4:	strtmi	lr, [r1], -fp, lsr #15
   3eca8:			; <UNDEFINED> instruction: 0xf7ff4610
   3ecac:	strmi	pc, [r1], pc, asr #25
   3ecb0:	rscslt	lr, r1, #60555264	; 0x39c0000
   3ecb4:			; <UNDEFINED> instruction: 0xf7ff4650
   3ecb8:	strmi	pc, [r1], r9, asr #25
   3ecbc:	bmi	eb8c48 <__read_chk@plt+0xeb171c>
   3ecc0:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
   3ecc4:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   3ecc8:	adcscc	r4, r8, #120, 8	; 0x78000000
   3eccc:	ldc2	7, cr15, [ip], {248}	; 0xf8
   3ecd0:	vpadd.i8	d20, d0, d22
   3ecd4:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
   3ecd8:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   3ecdc:			; <UNDEFINED> instruction: 0x33a84479
   3ece0:			; <UNDEFINED> instruction: 0xf7c74478
   3ece4:	blmi	d7a354 <__read_chk@plt+0xd72e28>
   3ece8:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   3ecec:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
   3ecf0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3ecf4:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   3ecf8:	stc	7, cr15, [lr, #796]	; 0x31c
   3ecfc:	vpmin.s8	d20, d0, d17
   3ed00:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
   3ed04:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   3ed08:			; <UNDEFINED> instruction: 0xf7f832b8
   3ed0c:	bmi	c3dd08 <__read_chk@plt+0xc367dc>
   3ed10:	biccc	pc, lr, r0, asr #4
   3ed14:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
   3ed18:	adcscc	r4, r8, #120, 8	; 0x78000000
   3ed1c:	blx	ffd7cd06 <__read_chk@plt+0xffd757da>
   3ed20:	vqdmulh.s<illegal width 8>	d20, d0, d28
   3ed24:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
   3ed28:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
   3ed2c:			; <UNDEFINED> instruction: 0x33a84479
   3ed30:			; <UNDEFINED> instruction: 0xf7c74478
   3ed34:	blmi	afa304 <__read_chk@plt+0xaf2dd8>
   3ed38:	adcscc	pc, r3, #64, 4
   3ed3c:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   3ed40:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3ed44:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   3ed48:	stcl	7, cr15, [r6, #-796]!	; 0xfffffce4
   3ed4c:			; <UNDEFINED> instruction: 0xf44f4b27
   3ed50:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
   3ed54:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
   3ed58:			; <UNDEFINED> instruction: 0x33a84479
   3ed5c:			; <UNDEFINED> instruction: 0xf7c74478
   3ed60:	blmi	9ba2d8 <__read_chk@plt+0x9b2dac>
   3ed64:	addscc	pc, r6, #64, 4
   3ed68:	stmdami	r5!, {r2, r5, r8, fp, lr}
   3ed6c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3ed70:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   3ed74:	ldcl	7, cr15, [r0, #-796]	; 0xfffffce4
   3ed78:	andeq	r8, r2, r0, lsr #2
   3ed7c:	andeq	r5, r1, r2, lsl #17
   3ed80:	andeq	r0, r0, r8, asr #14
   3ed84:			; <UNDEFINED> instruction: 0x000156ba
   3ed88:	andeq	r5, r1, r6, ror r5
   3ed8c:	andeq	r5, r1, r6, lsr #12
   3ed90:	andeq	r5, r1, r2, lsr #12
   3ed94:	andeq	r5, r1, r2, ror #11
   3ed98:	andeq	r5, r1, lr, lsl r6
   3ed9c:	strdeq	r5, [r1], -ip
   3eda0:	andeq	r5, r1, lr, ror r4
   3eda4:	strdeq	r5, [r1], -lr
   3eda8:	andeq	r4, r1, r4, lsl #22
   3edac:	andeq	r5, r1, sl, ror #15
   3edb0:	strdeq	r4, [r1], -r0
   3edb4:	andeq	r5, r1, r8, lsr #9
   3edb8:	ldrdeq	r5, [r1], -r4
   3edbc:	ldrdeq	r4, [r1], -sl
   3edc0:	andeq	r5, r1, r6, lsl #9
   3edc4:	andeq	r5, r1, r0, asr #15
   3edc8:	andeq	r4, r1, r6, asr #21
   3edcc:	andeq	r5, r1, lr, lsr #15
   3edd0:			; <UNDEFINED> instruction: 0x00014ab4
   3edd4:	muleq	r1, sl, r7
   3edd8:	andeq	r4, r1, r0, lsr #21
   3eddc:	andeq	r5, r1, r4, lsr #8
   3ede0:	andeq	r5, r1, r4, lsl #15
   3ede4:	andeq	r4, r1, sl, lsl #21
   3ede8:	andeq	r5, r1, sl, lsl r4
   3edec:	andeq	r5, r1, lr, ror #14
   3edf0:	andeq	r4, r1, r4, ror sl
   3edf4:	strdeq	r5, [r1], -r4
   3edf8:	andeq	r5, r1, r8, asr r7
   3edfc:	andeq	r4, r1, lr, asr sl
   3ee00:			; <UNDEFINED> instruction: 0x000153be
   3ee04:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   3ee08:	addlt	r2, r2, r1, lsl #22
   3ee0c:	strmi	sp, [r4], -ip, lsl #18
   3ee10:	tstls	r1, r8, lsl #12
   3ee14:	ldmda	ip!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ee18:	strmi	r9, [r2], -r1, lsl #18
   3ee1c:	andlt	r4, r2, r0, lsr #12
   3ee20:			; <UNDEFINED> instruction: 0x4010e8bd
   3ee24:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   3ee28:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   3ee2c:	blx	197ce14 <__read_chk@plt+0x19758e8>
   3ee30:	strdeq	r5, [r1], -lr
   3ee34:			; <UNDEFINED> instruction: 0x4615b570
   3ee38:	addlt	r4, ip, fp, lsl sl
   3ee3c:			; <UNDEFINED> instruction: 0x46044b1b
   3ee40:			; <UNDEFINED> instruction: 0x460e447a
   3ee44:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ee48:			; <UNDEFINED> instruction: 0xf04f930b
   3ee4c:	and	r0, r0, r0, lsl #6
   3ee50:			; <UNDEFINED> instruction: 0x4620461c
   3ee54:			; <UNDEFINED> instruction: 0xff70f7fd
   3ee58:			; <UNDEFINED> instruction: 0x6ce3b9b0
   3ee5c:	mvnsle	r2, r0, lsl #22
   3ee60:	ldrtmi	r6, [r0], -r3, ror #21
   3ee64:	addsmi	r6, sp, #33792	; 0x8400
   3ee68:	ldrmi	fp, [sp], -r8, lsr #30
   3ee6c:			; <UNDEFINED> instruction: 0xf7c8462a
   3ee70:	bmi	438ef8 <__read_chk@plt+0x4319cc>
   3ee74:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   3ee78:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ee7c:	subsmi	r9, sl, fp, lsl #22
   3ee80:			; <UNDEFINED> instruction: 0x4628d110
   3ee84:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   3ee88:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
   3ee8c:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
   3ee90:			; <UNDEFINED> instruction: 0xf7fe9201
   3ee94:	bls	bd580 <__read_chk@plt+0xb6054>
   3ee98:	strmi	r4, [r3], -r9, lsr #12
   3ee9c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   3eea0:	blx	afce88 <__read_chk@plt+0xaf595c>
   3eea4:	ldc	7, cr15, [r6, #796]	; 0x31c
   3eea8:	andeq	r7, r2, r0, lsl #20
   3eeac:	andeq	r0, r0, r0, asr r7
   3eeb0:	andeq	r7, r2, sl, asr #19
   3eeb4:			; <UNDEFINED> instruction: 0x000153ba
   3eeb8:	mvnsmi	lr, #737280	; 0xb4000
   3eebc:	blcs	98ef0 <__read_chk@plt+0x919c4>
   3eec0:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
   3eec4:	blcs	d08cc <__read_chk@plt+0xc93a0>
   3eec8:	blvs	fe1b3378 <__read_chk@plt+0xfe1abe4c>
   3eecc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   3eed0:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
   3eed4:	strmi	r4, [r9], r0
   3eed8:	ldmdb	r0!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3eedc:	strmi	r4, [r6], -pc, lsr #12
   3eee0:	adcmi	lr, r5, #9
   3eee4:	ldrtmi	r4, [r1], -r2, lsl #12
   3eee8:	svclt	0x00384640
   3eeec:			; <UNDEFINED> instruction: 0xf7ff4625
   3eef0:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   3eef4:	vst3.8	{d20-d22}, [pc :128], r7
   3eef8:	ldrtmi	r4, [r1], -r0, lsl #4
   3eefc:			; <UNDEFINED> instruction: 0xf7ff4648
   3ef00:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
   3ef04:	mvnle	r4, r4, lsl #12
   3ef08:	ldrtmi	fp, [r0], -sp, lsr #18
   3ef0c:	stmia	ip, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ef10:	pop	{r3, r4, r5, r9, sl, lr}
   3ef14:			; <UNDEFINED> instruction: 0x462983f8
   3ef18:			; <UNDEFINED> instruction: 0xf7f84630
   3ef1c:			; <UNDEFINED> instruction: 0xe7f4fb13
   3ef20:			; <UNDEFINED> instruction: 0xf6404b0a
   3ef24:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
   3ef28:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   3ef2c:	biccc	r4, r8, #2030043136	; 0x79000000
   3ef30:			; <UNDEFINED> instruction: 0xf7c74478
   3ef34:	blmi	27a104 <__read_chk@plt+0x272bd8>
   3ef38:	adceq	pc, lr, #64, 12	; 0x4000000
   3ef3c:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   3ef40:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3ef44:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
   3ef48:	stcl	7, cr15, [r6], #-796	; 0xfffffce4
   3ef4c:	muleq	r1, sl, r5
   3ef50:	andeq	r4, r1, r0, lsr #17
   3ef54:			; <UNDEFINED> instruction: 0x000153b0
   3ef58:	andeq	r5, r1, r4, lsl #11
   3ef5c:	andeq	r4, r1, sl, lsl #17
   3ef60:	andeq	r5, r1, sl, asr r3
   3ef64:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   3ef68:	stmdble	fp, {r0, r8, r9, fp, sp}
   3ef6c:	strmi	r6, [r4], -r3, asr #25
   3ef70:	blvs	ff8ab464 <__read_chk@plt+0xff8a3f38>
   3ef74:	strtmi	r2, [r0], -r0, lsl #4
   3ef78:			; <UNDEFINED> instruction: 0xf93af7ff
   3ef7c:	blcs	5a310 <__read_chk@plt+0x52de4>
   3ef80:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
   3ef84:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   3ef88:			; <UNDEFINED> instruction: 0xf9b6f7f8
   3ef8c:	muleq	r1, sl, r3
   3ef90:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   3ef94:	blcs	8dba4 <__read_chk@plt+0x86678>
   3ef98:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
   3ef9c:	blcc	d07b8 <__read_chk@plt+0xc928c>
   3efa0:	ldmdale	r5, {r0, r8, r9, fp, sp}
   3efa4:	strmi	r4, [r8], -ip, lsl #12
   3efa8:			; <UNDEFINED> instruction: 0xffdcf7ff
   3efac:	ldrdcs	lr, [fp, -r4]
   3efb0:	pop	{r3, r5, r9, sl, lr}
   3efb4:			; <UNDEFINED> instruction: 0xf7ff4038
   3efb8:	blmi	32dda4 <__read_chk@plt+0x326878>
   3efbc:	andvs	pc, r8, #1325400064	; 0x4f000000
   3efc0:	stmdami	fp, {r1, r3, r8, fp, lr}
   3efc4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3efc8:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
   3efcc:	stc	7, cr15, [r4], #-796	; 0xfffffce4
   3efd0:			; <UNDEFINED> instruction: 0xf6404b08
   3efd4:	stmdbmi	r8, {r0, r7, r9}
   3efd8:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   3efdc:	bicscc	r4, r4, #2030043136	; 0x79000000
   3efe0:			; <UNDEFINED> instruction: 0xf7c74478
   3efe4:	svclt	0x0000ec1a
   3efe8:	andeq	r5, r1, r0, lsl #10
   3efec:	andeq	r4, r1, r6, lsl #16
   3eff0:	andeq	r5, r1, r6, lsl #7
   3eff4:	andeq	r5, r1, sl, ror #9
   3eff8:	strdeq	r4, [r1], -r0
   3effc:			; <UNDEFINED> instruction: 0x000153b0
   3f000:	b	14ec1c8 <__read_chk@plt+0x14e4c9c>
   3f004:	stmdbvs	r5, {r0, r1, sl}
   3f008:	svclt	0x00186981
   3f00c:	stmibvs	r4, {r0, r9, sl, sp}^
   3f010:	strcs	fp, [r0], -r8, lsl #30
   3f014:	stmdbne	r9, {r1, r7, sp, lr}^
   3f018:	sbcvs	r6, r3, r2, asr #18
   3f01c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f020:	streq	lr, [r4], #-2882	; 0xfffff4be
   3f024:	andcs	r6, r0, #1610612736	; 0x60000000
   3f028:	orrvs	r6, r1, r4, asr #3
   3f02c:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
   3f030:	ldrbmi	r2, [r0, -r4, lsl #6]!
   3f034:	blmi	8118b4 <__read_chk@plt+0x80a388>
   3f038:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   3f03c:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   3f040:	tstls	fp, #1769472	; 0x1b0000
   3f044:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f048:	movwcs	fp, #265	; 0x109
   3f04c:	strmi	r6, [r3], -fp
   3f050:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
   3f054:	bmi	673848 <__read_chk@plt+0x66c31c>
   3f058:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
   3f05c:	svclt	0x001c4291
   3f060:	mrscs	r2, (UNDEF: 0)
   3f064:	bmi	5b3094 <__read_chk@plt+0x5abb68>
   3f068:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   3f06c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f070:	subsmi	r9, sl, fp, lsl fp
   3f074:	andslt	sp, sp, r9, lsl r1
   3f078:	blx	17d1f6 <__read_chk@plt+0x175cca>
   3f07c:			; <UNDEFINED> instruction: 0x466a6c1b
   3f080:	ldmdavs	r9, {r0, r1, sp}
   3f084:	b	18fcfa8 <__read_chk@plt+0x18f5a7c>
   3f088:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
   3f08c:	strb	r0, [sl, ip, lsl #2]!
   3f090:	ldm	ip!, {r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f094:			; <UNDEFINED> instruction: 0xf7c76800
   3f098:	strmi	lr, [r1], -lr, lsr #18
   3f09c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   3f0a0:			; <UNDEFINED> instruction: 0xf8b4f7f8
   3f0a4:	mrscs	r2, (UNDEF: 0)
   3f0a8:			; <UNDEFINED> instruction: 0xf7c7e7dd
   3f0ac:	svclt	0x0000ec94
   3f0b0:	andeq	r7, r2, r8, lsl #16
   3f0b4:	andeq	r0, r0, r0, asr r7
   3f0b8:			; <UNDEFINED> instruction: 0xffffddab
   3f0bc:	ldrdeq	r7, [r2], -r6
   3f0c0:	andeq	r5, r1, lr, lsr #6
   3f0c4:	stclvs	6, cr4, [r0], {3}
   3f0c8:	mvnsle	r2, r0, lsl #16
   3f0cc:	blvs	ff6918e4 <__read_chk@plt+0xff68a3b8>
   3f0d0:	addsmi	r4, r1, #2046820352	; 0x7a000000
   3f0d4:	ldcvs	15, cr11, [fp], {6}
   3f0d8:			; <UNDEFINED> instruction: 0xf04f6818
   3f0dc:			; <UNDEFINED> instruction: 0x477030ff
   3f0e0:			; <UNDEFINED> instruction: 0xffffdd35
   3f0e4:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
   3f0e8:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
   3f0ec:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
   3f0f0:	tsteq	r1, r4, asr #22
   3f0f4:	blmi	17d270 <__read_chk@plt+0x175d44>
   3f0f8:	svclt	0x00004770
   3f0fc:	ldrblt	r6, [r0, #2049]!	; 0x801
   3f100:			; <UNDEFINED> instruction: 0xf031461e
   3f104:	addlt	r0, r3, r2, lsl #6
   3f108:	ldrmi	r4, [r7], -r4, lsl #12
   3f10c:	stclvs	0, cr13, [r2], #120	; 0x78
   3f110:	andcs	r2, r0, r0, lsl #6
   3f114:			; <UNDEFINED> instruction: 0x61a72100
   3f118:	adcvs	r6, r3, #-2147483591	; 0x80000039
   3f11c:			; <UNDEFINED> instruction: 0x63a36223
   3f120:	smlabteq	r4, r4, r9, lr
   3f124:	smlabteq	r2, r4, r9, lr
   3f128:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
   3f12c:			; <UNDEFINED> instruction: 0xf7f84478
   3f130:			; <UNDEFINED> instruction: 0x6ce3f905
   3f134:	blvs	ff8ab628 <__read_chk@plt+0xff8a40fc>
   3f138:	strtmi	r2, [r0], -r0, lsl #4
   3f13c:			; <UNDEFINED> instruction: 0xf858f7ff
   3f140:	blcs	5a4d4 <__read_chk@plt+0x52fa8>
   3f144:	strdcs	sp, [r0], -r7
   3f148:	ldcllt	0, cr11, [r0, #12]!
   3f14c:	stclvs	6, cr4, [r4], #148	; 0x94
   3f150:	mvnsle	r2, r0, lsl #24
   3f154:	blvs	ffad1da4 <__read_chk@plt+0xffaca878>
   3f158:	addsmi	r4, sl, #2063597568	; 0x7b000000
   3f15c:	stfvsd	f5, [r9], #-104	; 0xffffff98
   3f160:			; <UNDEFINED> instruction: 0x4633463a
   3f164:	strls	r6, [r0], #-2056	; 0xfffff7f8
   3f168:	svc	0x004cf7c7
   3f16c:	svclt	0x000e3101
   3f170:	svccc	0x00fff1b0
   3f174:	strtmi	r6, [ip], -ip, ror #5
   3f178:			; <UNDEFINED> instruction: 0xf7c8d1c9
   3f17c:	stmdavs	r0, {r3, r6, fp, sp, lr, pc}
   3f180:	ldm	r8!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f184:	stmdami	r7, {r0, r9, sl, lr}
   3f188:			; <UNDEFINED> instruction: 0xf7f84478
   3f18c:			; <UNDEFINED> instruction: 0xf04ff83f
   3f190:			; <UNDEFINED> instruction: 0xe7d930ff
   3f194:	rscscc	pc, pc, pc, asr #32
   3f198:	svclt	0x0000e7d6
   3f19c:	andeq	r5, r1, r8, asr #5
   3f1a0:			; <UNDEFINED> instruction: 0xffffdcad
   3f1a4:	andeq	r5, r1, r8, asr r2
   3f1a8:	smlabblt	fp, r3, ip, r6
   3f1ac:			; <UNDEFINED> instruction: 0x47704618
   3f1b0:	bllt	feefd1b0 <__read_chk@plt+0xfeef5c84>
   3f1b4:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   3f1b8:	stfvsp	f3, [r3], {32}
   3f1bc:			; <UNDEFINED> instruction: 0x4618b11b
   3f1c0:	mvnsle	r2, r0, lsl #16
   3f1c4:	blvs	ff090f8c <__read_chk@plt+0xff089a60>
   3f1c8:	svclt	0x00064291
   3f1cc:	andscc	r6, r4, r0, lsl #24
   3f1d0:			; <UNDEFINED> instruction: 0x47704618
   3f1d4:			; <UNDEFINED> instruction: 0xffffdc4f
   3f1d8:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   3f1dc:	stfvsp	f3, [r3], {32}
   3f1e0:	ldrmi	fp, [r8], -fp, lsr #2
   3f1e4:	mvnsle	r2, r0, lsl #16
   3f1e8:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   3f1ec:	blvs	ff110fb4 <__read_chk@plt+0xff109a88>
   3f1f0:			; <UNDEFINED> instruction: 0xd1f94293
   3f1f4:	andscc	r6, r4, r0, lsl #24
   3f1f8:	svclt	0x00004770
   3f1fc:			; <UNDEFINED> instruction: 0xffffdc2b
   3f200:	andeq	r5, r1, r2, asr #4
   3f204:			; <UNDEFINED> instruction: 0x4604b570
   3f208:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
   3f20c:	blmi	62b760 <__read_chk@plt+0x624234>
   3f210:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
   3f214:			; <UNDEFINED> instruction: 0xd11e4299
   3f218:	andcs	r4, r0, #32, 12	; 0x2000000
   3f21c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3f220:	svclt	0x00e6f7fe
   3f224:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   3f228:			; <UNDEFINED> instruction: 0xf888f7f8
   3f22c:	strmi	lr, [sp], -pc, ror #15
   3f230:			; <UNDEFINED> instruction: 0x21202001
   3f234:	ldmda	sl, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f238:	tstcs	r1, r6, lsr #16
   3f23c:	strmi	r2, [r2], -r0, lsl #6
   3f240:	sbcsvs	r4, r1, r0, lsr #12
   3f244:	orrsvs	r4, r5, fp, lsl #18
   3f248:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
   3f24c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3f250:			; <UNDEFINED> instruction: 0xf7fe6053
   3f254:	blmi	26eeb0 <__read_chk@plt+0x267984>
   3f258:	andsvs	pc, lr, #1325400064	; 0x4f000000
   3f25c:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   3f260:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   3f264:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
   3f268:			; <UNDEFINED> instruction: 0xf95ef7f8
   3f26c:			; <UNDEFINED> instruction: 0xfffff4f7
   3f270:	andeq	r5, r1, sl, lsl #4
   3f274:			; <UNDEFINED> instruction: 0xfffff4bf
   3f278:	andeq	r5, r1, r4, ror #4
   3f27c:	andeq	r4, r1, sl, ror #10
   3f280:	andeq	r5, r1, lr, lsl #4
   3f284:	svcmi	0x00f0e92d
   3f288:			; <UNDEFINED> instruction: 0xf8d1b083
   3f28c:	ldrmi	fp, [r1], r0
   3f290:	ldrdge	pc, [r0], -r2
   3f294:	movwls	r4, #5658	; 0x161a
   3f298:			; <UNDEFINED> instruction: 0xf38bfabb
   3f29c:			; <UNDEFINED> instruction: 0x46046817
   3f2a0:	tstls	r0, fp, asr r9
   3f2a4:	svceq	0x0001f1ba
   3f2a8:	sadd8mi	fp, sl, r4
   3f2ac:	andeq	pc, r1, #67	; 0x43
   3f2b0:	svccs	0x0001b992
   3f2b4:	adchi	pc, r0, r0, asr #4
   3f2b8:	svcvc	0x0080f5b7
   3f2bc:			; <UNDEFINED> instruction: 0x465846ba
   3f2c0:			; <UNDEFINED> instruction: 0xf44fbf28
   3f2c4:	ldrbmi	r7, [r1], -r0, lsl #21
   3f2c8:	stc	7, cr15, [r0], {199}	; 0xc7
   3f2cc:	strmi	r9, [r3], r0, lsl #22
   3f2d0:			; <UNDEFINED> instruction: 0xf8c96018
   3f2d4:	and	sl, r6, r0
   3f2d8:	svceq	0x0001f1ba
   3f2dc:			; <UNDEFINED> instruction: 0xf043bf98
   3f2e0:	blcs	3feec <__read_chk@plt+0x389c0>
   3f2e4:	bvs	933a8c <__read_chk@plt+0x92c560>
   3f2e8:	ldrbmi	r2, [r8], r0, lsl #10
   3f2ec:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
   3f2f0:	addsmi	r1, r9, #671088640	; 0x28000000
   3f2f4:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
   3f2f8:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
   3f2fc:	movwcc	r3, #5377	; 0x1501
   3f300:	blvs	917794 <__read_chk@plt+0x910268>
   3f304:	streq	pc, [r0], -r6, asr #2
   3f308:	cmnvs	r6, r0, lsr #5
   3f30c:	mrrcpl	6, 4, r4, fp, cr6
   3f310:	stmdacs	sl, {r3, r4, r9, sl, lr}
   3f314:	blcc	bd334 <__read_chk@plt+0xb5e08>
   3f318:			; <UNDEFINED> instruction: 0xf10ad014
   3f31c:	adcmi	r3, fp, #-67108861	; 0xfc000003
   3f320:	ssatmi	sp, #17, r6
   3f324:	blcs	59bb8 <__read_chk@plt+0x5268c>
   3f328:	strtmi	sp, [r0], -r1, ror #1
   3f32c:			; <UNDEFINED> instruction: 0xf85ef7ff
   3f330:	suble	r1, r0, r3, asr #24
   3f334:	strbmi	r2, [r6], -sl, lsl #16
   3f338:			; <UNDEFINED> instruction: 0xf105b2c3
   3f33c:			; <UNDEFINED> instruction: 0xf8060501
   3f340:	mvnle	r3, r1, lsl #22
   3f344:	strtmi	r2, [r8], -r0, lsl #6
   3f348:	andlt	r7, r3, r3, lsr r0
   3f34c:	svchi	0x00f0e8bd
   3f350:			; <UNDEFINED> instruction: 0xd01d45ba
   3f354:	svcvs	0x0080f5ba
   3f358:	svclt	0x00344658
   3f35c:	orrvc	pc, r0, pc, asr #8
   3f360:	orrvs	pc, r0, pc, asr #8
   3f364:	ldrmi	r4, [sl, #1162]!	; 0x48a
   3f368:	ldrtmi	fp, [sl], r8, lsr #30
   3f36c:			; <UNDEFINED> instruction: 0xf7c74651
   3f370:	blls	7a430 <__read_chk@plt+0x72f04>
   3f374:	andsvs	r1, r8, r6, asr #18
   3f378:			; <UNDEFINED> instruction: 0xf8c94683
   3f37c:	ldrtmi	sl, [r0], r0
   3f380:			; <UNDEFINED> instruction: 0x4620e7d0
   3f384:			; <UNDEFINED> instruction: 0xf832f7ff
   3f388:	andsle	r1, fp, r2, asr #24
   3f38c:	andsle	r2, r9, sl, lsl #16
   3f390:	blcs	59c24 <__read_chk@plt+0x526f8>
   3f394:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3f398:	addsmi	r0, r8, #671088640	; 0x28000000
   3f39c:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
   3f3a0:	blvs	8864c4 <__read_chk@plt+0x87ef98>
   3f3a4:			; <UNDEFINED> instruction: 0x61233301
   3f3a8:	adcvs	r6, r7, #1622016	; 0x18c000
   3f3ac:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   3f3b0:	stfpls	f6, [r8], {99}	; 0x63
   3f3b4:	strbmi	lr, [r6], -sl, ror #15
   3f3b8:	strtmi	r2, [r8], -r0, lsl #6
   3f3bc:	andlt	r7, r3, r3, lsr r0
   3f3c0:	svchi	0x00f0e8bd
   3f3c4:	andle	r4, fp, #750780416	; 0x2cc00000
   3f3c8:	tstcs	sl, r1, lsl #20
   3f3cc:			; <UNDEFINED> instruction: 0xf8882300
   3f3d0:	strtmi	r1, [r8], -r0
   3f3d4:	movwcs	r6, #19
   3f3d8:	andlt	r7, r3, r3, lsr r0
   3f3dc:	svchi	0x00f0e8bd
   3f3e0:			; <UNDEFINED> instruction: 0xf6404b0b
   3f3e4:	stmdbmi	fp, {r0, r5, r9, sp}
   3f3e8:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   3f3ec:			; <UNDEFINED> instruction: 0xf5034479
   3f3f0:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   3f3f4:	b	47d318 <__read_chk@plt+0x475dec>
   3f3f8:			; <UNDEFINED> instruction: 0xf44f4b08
   3f3fc:	stmdbmi	r8, {r5, r9, sp, lr}
   3f400:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   3f404:			; <UNDEFINED> instruction: 0xf5034479
   3f408:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   3f40c:	b	17d330 <__read_chk@plt+0x175e04>
   3f410:	ldrdeq	r5, [r1], -sl
   3f414:	andeq	r4, r1, r0, ror #7
   3f418:	andeq	r5, r1, r6, asr #1
   3f41c:	andeq	r5, r1, r2, asr #1
   3f420:	andeq	r4, r1, r8, asr #7
   3f424:	andeq	r5, r1, r6, lsl #1
   3f428:			; <UNDEFINED> instruction: 0x4604b538
   3f42c:			; <UNDEFINED> instruction: 0x460dbb9a
   3f430:	bvs	92bb3c <__read_chk@plt+0x924610>
   3f434:	bllt	fe510cbc <__read_chk@plt+0xfe509790>
   3f438:	andne	lr, sl, #212, 18	; 0x350000
   3f43c:	bl	fe8cfe88 <__read_chk@plt+0xfe8c895c>
   3f440:	eorle	r0, ip, #67108864	; 0x4000000
   3f444:	svclt	0x002842ab
   3f448:	ldrmi	r4, [r8], -fp, lsr #12
   3f44c:	movwcs	lr, #18900	; 0x49d4
   3f450:	strmi	r1, [r1], #-2605	; 0xfffff5d3
   3f454:	adcvs	r1, r1, #1179648	; 0x120000
   3f458:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   3f45c:	movwcs	lr, #18884	; 0x49c4
   3f460:	mvnle	r2, r0, lsl #26
   3f464:	bvs	ff8ee94c <__read_chk@plt+0xff8e7420>
   3f468:	addsmi	r6, r3, #667648	; 0xa3000
   3f46c:	movweq	lr, #15266	; 0x3ba2
   3f470:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
   3f474:	adcvs	r0, r2, #4, 2
   3f478:	bvs	fe905780 <__read_chk@plt+0xfe8fe254>
   3f47c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   3f480:	smlabteq	r4, r4, r9, lr
   3f484:	bl	fe8cfed8 <__read_chk@plt+0xfe8c89ac>
   3f488:	mvnsle	r0, #201326592	; 0xc000000
   3f48c:			; <UNDEFINED> instruction: 0xf7fe4620
   3f490:	andcc	pc, r1, sp, lsr #31
   3f494:	bvs	933834 <__read_chk@plt+0x92c308>
   3f498:	mvnsle	r2, r0, lsl #22
   3f49c:			; <UNDEFINED> instruction: 0xf7fee7e3
   3f4a0:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
   3f4a4:	sbcsle	r3, sp, r1
   3f4a8:	bicle	r2, r2, r0, lsl #26
   3f4ac:	svclt	0x0000e7da
   3f4b0:	mrcne	5, 2, fp, cr7, cr8, {7}
   3f4b4:	ldrbtmi	r4, [lr], #-3599	; 0xfffff1f1
   3f4b8:	teqmi	ip, r4, lsr r8
   3f4bc:	svclt	0x000c2900
   3f4c0:			; <UNDEFINED> instruction: 0xf0042400
   3f4c4:	stmdblt	ip, {r0, sl}
   3f4c8:	ldcllt	0, cr2, [r8]
   3f4cc:	strbeq	r6, [r9, #-2057]	; 0xfffff7f7
   3f4d0:			; <UNDEFINED> instruction: 0x461dd5fa
   3f4d4:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}^
   3f4d8:	ldrmi	fp, [r1], -r3, lsr #2
   3f4dc:	ldrmi	r4, [r8, sl, lsr #12]
   3f4e0:	rscsle	r2, r1, r0, lsl #16
   3f4e4:			; <UNDEFINED> instruction: 0x4629b11d
   3f4e8:			; <UNDEFINED> instruction: 0xf7f72007
   3f4ec:	andcs	pc, r1, fp, asr lr	; <UNPREDICTABLE>
   3f4f0:	svclt	0x0000bdf8
   3f4f4:	andeq	r8, r2, lr, lsl #30
   3f4f8:			; <UNDEFINED> instruction: 0x4605b530
   3f4fc:	addlt	r4, r7, lr, lsl ip
   3f500:	ldrbtmi	r4, [ip], #-2078	; 0xfffff7e2
   3f504:	ldrmi	r5, [r4], -r0, lsr #16
   3f508:	andls	r6, r5, r0, lsl #16
   3f50c:	andeq	pc, r0, pc, asr #32
   3f510:	ldmdavc	r2, {r1, r4, r8, ip, sp, pc}
   3f514:			; <UNDEFINED> instruction: 0x4614b95a
   3f518:	blmi	651d84 <__read_chk@plt+0x64a858>
   3f51c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f520:	blls	199590 <__read_chk@plt+0x192064>
   3f524:	qsuble	r4, sl, r4
   3f528:	andlt	r4, r7, r0, lsr #12
   3f52c:	stmiblt	fp, {r4, r5, r8, sl, fp, ip, sp, pc}^
   3f530:	ldrbtmi	r4, [sl], #-2580	; 0xfffff5ec
   3f534:	ldmdbmi	r4, {r0, r1, r3, r9, sl, lr}
   3f538:	strls	sl, [r0], #-2052	; 0xfffff7fc
   3f53c:			; <UNDEFINED> instruction: 0xf7c74479
   3f540:	stmdacs	r0, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
   3f544:	movwcs	sp, #2833	; 0xb11
   3f548:	strtmi	r9, [r8], -r4, lsl #18
   3f54c:	stmib	sp, {r1, r3, r4, r9, sl, lr}^
   3f550:	stmib	sp, {r1, r8, r9, ip, sp}^
   3f554:			; <UNDEFINED> instruction: 0xf7c73300
   3f558:	strmi	lr, [r4], -sl, asr #16
   3f55c:			; <UNDEFINED> instruction: 0xf7c79804
   3f560:	ldrb	lr, [r9, r4, lsr #27]
   3f564:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   3f568:			; <UNDEFINED> instruction: 0xf7c7e7e4
   3f56c:	addlt	lr, r4, #40, 20	; 0x28000
   3f570:			; <UNDEFINED> instruction: 0xf7c7e7d2
   3f574:	svclt	0x0000ea30
   3f578:	andeq	r7, r2, lr, lsr r3
   3f57c:	andeq	r0, r0, r0, asr r7
   3f580:	andeq	r7, r2, r4, lsr #6
   3f584:	ldrdeq	pc, [r0], -sl
   3f588:	andeq	r5, r1, ip, lsr #1
   3f58c:	andeq	r5, r1, sl, ror r0
   3f590:			; <UNDEFINED> instruction: 0x460eb570
   3f594:			; <UNDEFINED> instruction: 0x4604491c
   3f598:	ldrmi	r2, [r0], -r0, lsl #6
   3f59c:	eorvs	r4, r3, r9, ror r4
   3f5a0:			; <UNDEFINED> instruction: 0xf7c74615
   3f5a4:	orrlt	lr, r8, lr, ror #27
   3f5a8:			; <UNDEFINED> instruction: 0x46284918
   3f5ac:			; <UNDEFINED> instruction: 0xf7c74479
   3f5b0:	bllt	c7ad58 <__read_chk@plt+0xc7382c>
   3f5b4:			; <UNDEFINED> instruction: 0x46304916
   3f5b8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   3f5bc:			; <UNDEFINED> instruction: 0xf81ef7f4
   3f5c0:	stmdblt	r0!, {r0, r2, r9, sl, lr}^
   3f5c4:	ldmib	sl!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f5c8:	lfmlt	f3, 3, [r0, #-512]!	; 0xfffffe00
   3f5cc:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
   3f5d0:	andcs	r4, r0, #48, 12	; 0x3000000
   3f5d4:			; <UNDEFINED> instruction: 0xf812f7f4
   3f5d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3f5dc:	strdcs	sp, [r0, -r2]
   3f5e0:			; <UNDEFINED> instruction: 0xff92f004
   3f5e4:	strtmi	r4, [r8], -r3, lsl #12
   3f5e8:			; <UNDEFINED> instruction: 0xf7c76023
   3f5ec:	stmdavs	r0!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
   3f5f0:	rscle	r2, r7, r0, lsl #16
   3f5f4:	mvnscc	pc, pc, asr #32
   3f5f8:			; <UNDEFINED> instruction: 0xf80ef005
   3f5fc:	mvnle	r2, r0, lsl #16
   3f600:	stmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3f604:			; <UNDEFINED> instruction: 0xe7e34479
   3f608:	andeq	r5, r1, r8, lsr #24
   3f60c:	andeq	r6, r0, r0, asr r3
   3f610:	andeq	r5, r1, sl, asr r0
   3f614:	andeq	r5, r1, sl, lsr #32
   3f618:	andeq	r5, r1, r0, lsr r0
   3f61c:	svcmi	0x00f0e92d
   3f620:	ldmdbpl	pc!, {r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3f624:	blhi	faae0 <__read_chk@plt+0xf35b4>
   3f628:	blvs	fe13cf64 <__read_chk@plt+0xfe135a38>
   3f62c:	bcc	103cf44 <__read_chk@plt+0x1035a18>
   3f630:	vmov.i32	d20, #251658240	; 0x0f000000
   3f634:	movwcs	r0, #26971	; 0x695b
   3f638:	blcc	73c150 <__read_chk@plt+0x734c24>
   3f63c:	beq	137c144 <__read_chk@plt+0x1374c18>
   3f640:	cdp	0, 0, cr11, cr8, cr3, {4}
   3f644:	pkhbtmi	r0, r8, r0, lsl #20
   3f648:	vmin.s8	d20, d0, d6
   3f64c:	strcs	r3, [r0, #-1233]	; 0xfffffb2f
   3f650:	ands	r9, r5, r0, lsl #6
   3f654:	strtmi	r4, [r5], #-1568	; 0xfffff9e0
   3f658:			; <UNDEFINED> instruction: 0xf836f7f9
   3f65c:	ldrmi	r2, [sl], -r0, lsl #6
   3f660:	ldrtmi	r4, [r8], -r1, asr #12
   3f664:			; <UNDEFINED> instruction: 0xf7c70064
   3f668:	vpmax.s8	d30, d20, d22
   3f66c:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   3f670:	addsmi	r0, r4, #-268435456	; 0xf0000000
   3f674:	ldrmi	fp, [r4], -r8, lsr #31
   3f678:	mvnlt	r4, r3, lsl #12
   3f67c:	cfstr32le	mvfx4, [r9], #-340	; 0xfffffeac
   3f680:	movweq	lr, #23465	; 0x5ba9
   3f684:	rscle	r2, r5, r0, lsl #28
   3f688:	andcc	pc, r3, #175104	; 0x2ac00
   3f68c:	bl	feca5a94 <__read_chk@plt+0xfec9e568>
   3f690:	b	14134e0 <__read_chk@plt+0x140bfb4>
   3f694:	ldclle	3, cr4, [sp, #584]	; 0x248
   3f698:	andcs	r4, r5, #278528	; 0x44000
   3f69c:	stmib	sp, {sp}^
   3f6a0:	ldrbtmi	r3, [r9], #-768	; 0xfffffd00
   3f6a4:	b	a7d5c8 <__read_chk@plt+0xa7609c>
   3f6a8:	vnmls.f64	d9, d8, d1
   3f6ac:			; <UNDEFINED> instruction: 0x461a1a10
   3f6b0:	ldc2l	7, cr15, [sl, #-988]!	; 0xfffffc24
   3f6b4:	cmnlt	lr, lr, asr #15
   3f6b8:	andcs	r4, r5, #163840	; 0x28000
   3f6bc:	ldrbtmi	r9, [r9], #-0
   3f6c0:	b	6fd5e4 <__read_chk@plt+0x6f60b8>
   3f6c4:	bne	47af2c <__read_chk@plt+0x473a00>
   3f6c8:	stc2l	7, cr15, [lr, #-988]!	; 0xfffffc24
   3f6cc:	andcs	r9, r1, #14336	; 0x3800
   3f6d0:	blls	57740 <__read_chk@plt+0x50214>
   3f6d4:	andlt	r4, r3, r8, lsl r6
   3f6d8:	blhi	fa9d4 <__read_chk@plt+0xf34a8>
   3f6dc:	svchi	0x00f0e8bd
   3f6e0:			; <UNDEFINED> instruction: 0x00014fb2
   3f6e4:	andeq	r4, r1, r2, asr #31
   3f6e8:			; <UNDEFINED> instruction: 0x4605b538
   3f6ec:	strmi	r4, [ip], -sp, lsl #16
   3f6f0:			; <UNDEFINED> instruction: 0xf7c74478
   3f6f4:	stlexlt	lr, r2, [r0]
   3f6f8:	tstcs	r0, sl, lsl #4
   3f6fc:	ldcl	7, cr15, [r4], {198}	; 0xc6
   3f700:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   3f704:	blmi	29776c <__read_chk@plt+0x290240>
   3f708:	stmdami	r9, {r0, r3, r5, r9, sl, lr}
   3f70c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   3f710:	pop	{r2, r3, r4, r6, sp, lr}
   3f714:			; <UNDEFINED> instruction: 0xf7c74038
   3f718:	blmi	1ee874 <__read_chk@plt+0x1e7348>
   3f71c:	ldrbtmi	r2, [fp], #-640	; 0xfffffd80
   3f720:			; <UNDEFINED> instruction: 0xe7f0601a
   3f724:			; <UNDEFINED> instruction: 0x00014fb0
   3f728:	andeq	r8, r2, r2, asr #25
   3f72c:			; <UNDEFINED> instruction: 0x00028cb8
   3f730:			; <UNDEFINED> instruction: 0xfffffd9f
   3f734:	andeq	r8, r2, r6, lsr #25
   3f738:	stmdacs	r0, {r0, r1, r8, r9, fp, lr}
   3f73c:	svclt	0x0008447b
   3f740:	andsvs	r2, r8, r0, lsl #1
   3f744:	svclt	0x00004770
   3f748:	andeq	r8, r2, r8, lsl #25
   3f74c:	ldrbmi	lr, [r0, sp, lsr #18]!
   3f750:	bmi	1bd119c <__read_chk@plt+0x1bc9c70>
   3f754:	ldrmi	fp, [sl], r4, lsl #1
   3f758:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
   3f75c:			; <UNDEFINED> instruction: 0xf10d9e0c
   3f760:	strmi	r0, [r5], -r4, lsl #16
   3f764:			; <UNDEFINED> instruction: 0x466f58d3
   3f768:	movwls	r6, #14363	; 0x381b
   3f76c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f770:	movwls	r2, #768	; 0x300
   3f774:	ldrtmi	r4, [r8], -r1, asr #12
   3f778:			; <UNDEFINED> instruction: 0xfffef000
   3f77c:	movtlt	r4, #34308	; 0x8604
   3f780:	strtmi	r2, [r1], -r0, lsl #4
   3f784:			; <UNDEFINED> instruction: 0xf0014630
   3f788:	strmi	pc, [r2], -r7, asr #17
   3f78c:	rscsle	r2, r1, r0, lsl #16
   3f790:	orrslt	r9, r9, r1, lsl #18
   3f794:	strtmi	r2, [r8], -r0, lsl #6
   3f798:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   3f79c:	stccs	6, cr4, [r0], {4}
   3f7a0:	bmi	1773b48 <__read_chk@plt+0x176c61c>
   3f7a4:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   3f7a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f7ac:	subsmi	r9, sl, r3, lsl #22
   3f7b0:	adchi	pc, sl, r0, asr #32
   3f7b4:	andlt	r4, r4, r0, lsr #12
   3f7b8:			; <UNDEFINED> instruction: 0x87f0e8bd
   3f7bc:	movwcs	r4, #5665	; 0x1621
   3f7c0:			; <UNDEFINED> instruction: 0xf7ff4628
   3f7c4:	addlt	pc, r3, #2448	; 0x990
   3f7c8:	blcs	febd0fe0 <__read_chk@plt+0xfebc9ab4>
   3f7cc:	stccs	0, cr13, [r0], {210}	; 0xd2
   3f7d0:	ubfx	sp, r0, #1, #7
   3f7d4:			; <UNDEFINED> instruction: 0x46304950
   3f7d8:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
   3f7dc:			; <UNDEFINED> instruction: 0xf89cf001
   3f7e0:	tstlt	r8, r6, lsl #12
   3f7e4:	blcs	663f4 <__read_chk@plt+0x5eec8>
   3f7e8:	strcs	fp, [r0], -r8, lsl #30
   3f7ec:	strmi	r2, [r8], -r0, lsl #2
   3f7f0:	bl	6fd714 <__read_chk@plt+0x6f61e8>
   3f7f4:	stmdacs	r0, {r2, r9, sl, lr}
   3f7f8:			; <UNDEFINED> instruction: 0xf7c7d042
   3f7fc:	strmi	lr, [r7], -r2, lsr #26
   3f800:	rsbsle	r2, sp, r0, lsl #16
   3f804:	andcs	r4, r0, r5, asr #18
   3f808:			; <UNDEFINED> instruction: 0xf7c74479
   3f80c:			; <UNDEFINED> instruction: 0xf1b9eb0e
   3f810:	suble	r0, r8, r0, lsl #30
   3f814:	strbmi	r4, [sl], -r2, asr #18
   3f818:	strtmi	r2, [r8], -r0, lsl #6
   3f81c:			; <UNDEFINED> instruction: 0xf7ff4479
   3f820:	strmi	pc, [r4], -fp, ror #28
   3f824:	andcs	r4, r0, r9, lsr r6
   3f828:	b	ffffd74c <__read_chk@plt+0xffff6220>
   3f82c:			; <UNDEFINED> instruction: 0xf7c74638
   3f830:	stccs	12, cr14, [r0], {60}	; 0x3c
   3f834:			; <UNDEFINED> instruction: 0x2100d1b5
   3f838:			; <UNDEFINED> instruction: 0xf7c72005
   3f83c:			; <UNDEFINED> instruction: 0x4607eaf6
   3f840:			; <UNDEFINED> instruction: 0xf7c7b120
   3f844:			; <UNDEFINED> instruction: 0x4607ecfe
   3f848:	subsle	r2, r9, r0, lsl #16
   3f84c:	andcs	r4, r5, r5, lsr r9
   3f850:			; <UNDEFINED> instruction: 0xf7c74479
   3f854:			; <UNDEFINED> instruction: 0xf1baeaea
   3f858:	eorsle	r0, r1, r0, lsl #30
   3f85c:			; <UNDEFINED> instruction: 0x46524932
   3f860:	movwcs	r4, #1576	; 0x628
   3f864:			; <UNDEFINED> instruction: 0xf7ff4479
   3f868:	strmi	pc, [r4], -r7, asr #28
   3f86c:	addsle	r2, r8, r0, lsl #30
   3f870:	andcs	r4, r5, r9, lsr r6
   3f874:	b	ff67d798 <__read_chk@plt+0xff67626c>
   3f878:			; <UNDEFINED> instruction: 0xf7c74638
   3f87c:			; <UNDEFINED> instruction: 0xe790ec16
   3f880:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   3f884:	b	ff47d7a8 <__read_chk@plt+0xff47627c>
   3f888:	svceq	0x0000f1b9
   3f88c:	stmdbmi	r8!, {r3, r5, ip, lr, pc}
   3f890:	strbmi	r4, [sl], -r3, lsr #12
   3f894:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   3f898:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   3f89c:	stccs	6, cr4, [r0], {4}
   3f8a0:	svcge	0x007ff47f
   3f8a4:	cdpcs	7, 0, cr14, cr0, cr7, {6}
   3f8a8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3f8ac:	stmdbmi	r1!, {r4, ip, lr, pc}
   3f8b0:	strbmi	r4, [fp], -r2, lsl #12
   3f8b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   3f8b8:	mrc2	7, 0, pc, cr14, cr15, {7}
   3f8bc:	ldr	r4, [r1, r4, lsl #12]!
   3f8c0:	svclt	0x00182e00
   3f8c4:	svclt	0x00082800
   3f8c8:	sbcle	r4, pc, r4, asr r6	; <UNPREDICTABLE>
   3f8cc:	strb	r4, [r5, r2, lsl #13]
   3f8d0:	ldrtmi	r4, [r9], -r8, asr #12
   3f8d4:	b	fea7d7f8 <__read_chk@plt+0xfea762cc>
   3f8d8:			; <UNDEFINED> instruction: 0xf7c74638
   3f8dc:	str	lr, [sl, r6, ror #23]!
   3f8e0:	svclt	0x00182800
   3f8e4:	adcle	r2, r6, r0, lsl #28
   3f8e8:			; <UNDEFINED> instruction: 0x46024913
   3f8ec:	strtmi	r4, [r8], -fp, asr #12
   3f8f0:			; <UNDEFINED> instruction: 0xf7ff4479
   3f8f4:	strmi	pc, [r4], -r1, lsl #28
   3f8f8:			; <UNDEFINED> instruction: 0xf47f2c00
   3f8fc:			; <UNDEFINED> instruction: 0xe79aaf52
   3f900:	ldmda	ip, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f904:	strb	fp, [ip, -r4, lsl #5]
   3f908:	stmda	r4!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f90c:	andeq	r7, r2, r6, ror #1
   3f910:	andeq	r0, r0, r0, asr r7
   3f914:	muleq	r2, sl, r0
   3f918:	ldrdeq	r4, [r1], -r6
   3f91c:	andeq	pc, r0, r4, lsl #10
   3f920:	andeq	r4, r1, r8, lsr #29
   3f924:			; <UNDEFINED> instruction: 0x0000f4bc
   3f928:	andeq	r4, r1, r4, asr lr
   3f92c:	andeq	pc, r0, sl, lsl #9
   3f930:	andeq	r4, r1, lr, lsr #28
   3f934:	andeq	r4, r1, lr, lsl #28
   3f938:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   3f93c:	svcmi	0x00f0e92d
   3f940:	ldclmi	6, cr4, [r5], #24
   3f944:	ldmmi	r5!, {r0, r1, r4, r7, ip, sp, pc}^
   3f948:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
   3f94c:	blge	8ba0c8 <__read_chk@plt+0x8b2b9c>
   3f950:	stmdapl	r0!, {r0, r2, r4, r9, sl, lr}
   3f954:	stmdavs	r0, {sl, sp}
   3f958:			; <UNDEFINED> instruction: 0xf04f9011
   3f95c:	movwls	r0, #16384	; 0x4000
   3f960:	stmdage	r8, {r2, r3, r4, r8, r9, fp, ip, pc}
   3f964:	strls	r6, [r9], #-52	; 0xffffffcc
   3f968:	blls	7a4584 <__read_chk@plt+0x79d058>
   3f96c:			; <UNDEFINED> instruction: 0xf7c79306
   3f970:			; <UNDEFINED> instruction: 0x4604eab2
   3f974:			; <UNDEFINED> instruction: 0xf0402800
   3f978:			; <UNDEFINED> instruction: 0xf7f98097
   3f97c:	stmibmi	r8!, {r0, r4, r8, sl, fp, ip, sp, lr, pc}^
   3f980:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   3f984:	stc2l	7, cr15, [r6, #972]!	; 0x3cc
   3f988:	stmdacs	r0, {r7, r9, sl, lr}
   3f98c:	sbcshi	pc, fp, r0
   3f990:	strmi	r4, [r1], -r3, lsr #12
   3f994:	stmdals	r8, {r1, r5, r9, sl, lr}
   3f998:	stmdb	ip, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3f99c:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, ip, pc}
   3f9a0:	blcs	6f608 <__read_chk@plt+0x680dc>
   3f9a4:			; <UNDEFINED> instruction: 0xf0004681
   3f9a8:			; <UNDEFINED> instruction: 0xb11d8093
   3f9ac:	blcs	5da60 <__read_chk@plt+0x56534>
   3f9b0:	adchi	pc, fp, r0, asr #32
   3f9b4:			; <UNDEFINED> instruction: 0xf04f2001
   3f9b8:			; <UNDEFINED> instruction: 0xf7f90900
   3f9bc:			; <UNDEFINED> instruction: 0xf8cdfda1
   3f9c0:			; <UNDEFINED> instruction: 0x4605901c
   3f9c4:	blcs	66648 <__read_chk@plt+0x5f11c>
   3f9c8:	adcshi	pc, r0, r0, asr #32
   3f9cc:	svceq	0x0000f1ba
   3f9d0:	bmi	ff5739ec <__read_chk@plt+0xff56c4c0>
   3f9d4:	movwcs	r4, #1624	; 0x658
   3f9d8:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
   3f9dc:			; <UNDEFINED> instruction: 0xf7f947d0
   3f9e0:	tstcs	r0, r1, ror #22	; <UNPREDICTABLE>
   3f9e4:	mcr2	7, 0, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   3f9e8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   3f9ec:	rschi	pc, r9, r0
   3f9f0:			; <UNDEFINED> instruction: 0xf7c72000
   3f9f4:	stmdacs	r0, {r1, r4, r6, sl, fp, sp, lr, pc}
   3f9f8:	rscshi	pc, pc, r0, asr #32
   3f9fc:	blmi	ff31252c <__read_chk@plt+0xff30b000>
   3fa00:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3fa04:	ldrbtmi	r2, [fp], #-2571	; 0xfffff5f5
   3fa08:			; <UNDEFINED> instruction: 0xf1b9930d
   3fa0c:			; <UNDEFINED> instruction: 0xf0000f00
   3fa10:	movwcs	r8, #20631	; 0x5097
   3fa14:			; <UNDEFINED> instruction: 0xf8cd2204
   3fa18:	ldmdage	r2, {r3, r4, r5, ip, pc}
   3fa1c:	bl	52134 <__read_chk@plt+0x4ac08>
   3fa20:	bl	40430 <__read_chk@plt+0x38f04>
   3fa24:	ldrbtmi	r0, [r9], #-899	; 0xfffffc7d
   3fa28:			; <UNDEFINED> instruction: 0xf8422400
   3fa2c:			; <UNDEFINED> instruction: 0xf8431c1c
   3fa30:			; <UNDEFINED> instruction: 0xf7f94c1c
   3fa34:			; <UNDEFINED> instruction: 0xf8dffb37
   3fa38:	ldrbtmi	fp, [fp], #764	; 0x2fc
   3fa3c:			; <UNDEFINED> instruction: 0x4601465a
   3fa40:			; <UNDEFINED> instruction: 0xf7ffa80a
   3fa44:	strmi	pc, [r1], r5, lsr #27
   3fa48:			; <UNDEFINED> instruction: 0xf0002800
   3fa4c:	bls	2dfcc0 <__read_chk@plt+0x2d8794>
   3fa50:			; <UNDEFINED> instruction: 0xf0002a00
   3fa54:			; <UNDEFINED> instruction: 0x46108112
   3fa58:	ldc2	0, cr15, [r0, #16]
   3fa5c:	andls	r2, sl, #0, 4
   3fa60:			; <UNDEFINED> instruction: 0xf7c74650
   3fa64:	stmdals	r7, {r1, r5, r8, r9, fp, sp, lr, pc}
   3fa68:	bl	7fd98c <__read_chk@plt+0x7f6460>
   3fa6c:			; <UNDEFINED> instruction: 0xf7c74640
   3fa70:			; <UNDEFINED> instruction: 0xf1b9eb1c
   3fa74:	teqle	r7, r0, lsl #30
   3fa78:	tstlt	fp, r0, lsr #22
   3fa7c:	blcs	666a8 <__read_chk@plt+0x5f17c>
   3fa80:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
   3fa84:	movwcs	r4, #2476	; 0x9ac
   3fa88:	ldrmi	r9, [sl], -r8, lsl #16
   3fa8c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
   3fa90:	stmib	sp, {r1, r8, r9, ip, sp}^
   3fa94:			; <UNDEFINED> instruction: 0xf7c63300
   3fa98:	strmi	lr, [r4], -sl, lsr #27
   3fa9c:	subsle	r2, lr, r0, lsl #16
   3faa0:			; <UNDEFINED> instruction: 0xf7c79808
   3faa4:	and	lr, r6, lr, asr #21
   3faa8:	stmib	lr, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3faac:	stmiami	r3!, {r0, r9, sl, lr}
   3fab0:			; <UNDEFINED> instruction: 0xf7f74478
   3fab4:	bmi	fe8fe968 <__read_chk@plt+0xfe8f743c>
   3fab8:	ldrbtmi	r4, [sl], #-2968	; 0xfffff468
   3fabc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3fac0:	subsmi	r9, sl, r1, lsl fp
   3fac4:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
   3fac8:	andslt	r4, r3, r0, lsr #12
   3facc:	svchi	0x00f0e8bd
   3fad0:			; <UNDEFINED> instruction: 0xf7c74640
   3fad4:			; <UNDEFINED> instruction: 0xf1b9eaea
   3fad8:	sbcle	r0, sp, r0, lsl #30
   3fadc:			; <UNDEFINED> instruction: 0xf189fa1f
   3fae0:	andne	pc, r3, #64, 4
   3fae4:	mulle	r7, r1, r2
   3fae8:			; <UNDEFINED> instruction: 0xf7c74648
   3faec:	strmi	lr, [r1], -lr, ror #18
   3faf0:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
   3faf4:	blx	fe2fdada <__read_chk@plt+0xfe2f65ae>
   3faf8:			; <UNDEFINED> instruction: 0xf7c79808
   3fafc:	ldrteq	lr, [r8], -r2, lsr #21
   3fb00:	rscsmi	pc, lr, r0
   3fb04:	strbeq	pc, [sp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   3fb08:	ldrsbcs	lr, [ip, #-117]!	; 0xffffff8b
   3fb0c:			; <UNDEFINED> instruction: 0xf7c74628
   3fb10:	pkhtbmi	lr, r1, r2, asr #25
   3fb14:	stmdavc	r3, {r5, r8, ip, sp, pc}^
   3fb18:			; <UNDEFINED> instruction: 0xf0002b2d
   3fb1c:	ssatmi	r8, #2, sp, lsl #1
   3fb20:			; <UNDEFINED> instruction: 0xf8cd9b1f
   3fb24:	blcs	63b9c <__read_chk@plt+0x5c670>
   3fb28:	svcge	0x0050f43f
   3fb2c:	andcs	r4, r5, #2195456	; 0x218000
   3fb30:	ldrbtmi	r2, [r9], #-0
   3fb34:	svc	0x00e0f7c6
   3fb38:			; <UNDEFINED> instruction: 0xf7f74629
   3fb3c:	smlaldx	pc, r5, r5, fp	; <UNPREDICTABLE>
   3fb40:	andcs	r2, r3, #4, 6	; 0x10000000
   3fb44:			; <UNDEFINED> instruction: 0xf7c6e769
   3fb48:			; <UNDEFINED> instruction: 0x4604ef3a
   3fb4c:	adcle	r2, r7, r0, lsl #16
   3fb50:	addlt	r0, r0, #66060288	; 0x3f00000
   3fb54:	ldrbmi	pc, [lr, r7]!	; <UNPREDICTABLE>
   3fb58:	streq	lr, [r0], #-2631	; 0xfffff5b9
   3fb5c:	blls	1f99e4 <__read_chk@plt+0x1f24b8>
   3fb60:	stmdals	r8, {r0, r3, r4, r5, r9, sl, lr}
   3fb64:	ldmib	sp, {r8, r9, ip, pc}^
   3fb68:			; <UNDEFINED> instruction: 0xf7ff2304
   3fb6c:	addlt	pc, r3, #15296	; 0x3bc0
   3fb70:	blcs	fff1138c <__read_chk@plt+0xfff09e60>
   3fb74:	addshi	pc, r0, r0
   3fb78:	stccs	8, cr9, [r0, #-32]	; 0xffffffe0
   3fb7c:	addshi	pc, r1, r0, asr #32
   3fb80:			; <UNDEFINED> instruction: 0xe7986030
   3fb84:	strmi	r4, [r2], -r3, lsl #12
   3fb88:	stmdals	r8, {r0, r6, r9, sl, lr}
   3fb8c:	ldmda	r2, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fb90:	stmdacs	r0, {r0, r7, r9, sl, lr}
   3fb94:	blls	233ce4 <__read_chk@plt+0x22c7b8>
   3fb98:	strtmi	sl, [r2], -fp, lsl #18
   3fb9c:	adcmi	r4, r3, #24, 12	; 0x1800000
   3fba0:	strtmi	fp, [r8], -r8, lsl #30
   3fba4:			; <UNDEFINED> instruction: 0xf868f004
   3fba8:	stmdacs	r0, {r0, r7, r9, sl, lr}
   3fbac:	addhi	pc, r8, r0
   3fbb0:	stmdb	sl, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fbb4:	strmi	r4, [r2], -r9, lsr #12
   3fbb8:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
   3fbbc:	blx	9fdba2 <__read_chk@plt+0x9f6676>
   3fbc0:			; <UNDEFINED> instruction: 0xf7c6e745
   3fbc4:			; <UNDEFINED> instruction: 0x4604eefc
   3fbc8:	ldrteq	fp, [pc], -r8, lsr #2
   3fbcc:			; <UNDEFINED> instruction: 0xf007b280
   3fbd0:	b	1211bd0 <__read_chk@plt+0x120a6a4>
   3fbd4:	strtmi	r0, [r0], -r0, lsl #8
   3fbd8:	ldm	r6!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3fbdc:	ldmdami	ip, {r0, r9, sl, lr}^
   3fbe0:			; <UNDEFINED> instruction: 0xf7f74478
   3fbe4:			; <UNDEFINED> instruction: 0x4640fb13
   3fbe8:	b	17fdb0c <__read_chk@plt+0x17f65e0>
   3fbec:			; <UNDEFINED> instruction: 0xf7c79808
   3fbf0:	stmdals	r7, {r3, r5, r9, fp, sp, lr, pc}
   3fbf4:	b	167db18 <__read_chk@plt+0x16765ec>
   3fbf8:			; <UNDEFINED> instruction: 0xf7c6e75d
   3fbfc:	strmi	lr, [r4], -r0, ror #29
   3fc00:	ldrteq	fp, [pc], -r8, lsr #2
   3fc04:			; <UNDEFINED> instruction: 0xf007b280
   3fc08:	b	1211c08 <__read_chk@plt+0x120a6dc>
   3fc0c:			; <UNDEFINED> instruction: 0xf7c70400
   3fc10:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   3fc14:	bl	1bfdb34 <__read_chk@plt+0x1bf6608>
   3fc18:	stmdami	lr, {r0, r9, sl, lr}^
   3fc1c:			; <UNDEFINED> instruction: 0xf7f74478
   3fc20:			; <UNDEFINED> instruction: 0x4640faf5
   3fc24:	b	107db48 <__read_chk@plt+0x107661c>
   3fc28:			; <UNDEFINED> instruction: 0xf7c79808
   3fc2c:	ldrbmi	lr, [r0], -sl, lsl #20
   3fc30:	b	efdb54 <__read_chk@plt+0xef6628>
   3fc34:			; <UNDEFINED> instruction: 0xf7c79807
   3fc38:			; <UNDEFINED> instruction: 0xe73cea38
   3fc3c:	bcs	6646c <__read_chk@plt+0x5ef40>
   3fc40:	svcge	0x0009f47f
   3fc44:			; <UNDEFINED> instruction: 0xf7c74650
   3fc48:	stmdals	r7, {r4, r5, r9, fp, sp, lr, pc}
   3fc4c:	b	b7db70 <__read_chk@plt+0xb76644>
   3fc50:			; <UNDEFINED> instruction: 0xf7c74640
   3fc54:	str	lr, [pc, -sl, lsr #20]
   3fc58:	blcs	b9de6c <__read_chk@plt+0xb96940>
   3fc5c:	svcge	0x005ff47f
   3fc60:			; <UNDEFINED> instruction: 0xf7c74628
   3fc64:	andls	lr, r7, lr, ror #21
   3fc68:	suble	r2, r6, r0, lsl #16
   3fc6c:			; <UNDEFINED> instruction: 0xf7c7217c
   3fc70:	strmi	lr, [r1], r2, lsr #24
   3fc74:	blmi	bdca0 <__read_chk@plt+0xb6774>
   3fc78:	ldrbmi	lr, [r0], -r4, lsr #13
   3fc7c:	b	57dba0 <__read_chk@plt+0x576674>
   3fc80:			; <UNDEFINED> instruction: 0xf7c79807
   3fc84:			; <UNDEFINED> instruction: 0x4640ea12
   3fc88:	b	3fdbac <__read_chk@plt+0x3f6680>
   3fc8c:	ldmdami	r2!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
   3fc90:			; <UNDEFINED> instruction: 0xf7f74478
   3fc94:	usat	pc, #21, r3, asr #22	; <UNPREDICTABLE>
   3fc98:	andvs	pc, r6, #192, 6
   3fc9c:	bcs	165cc4 <__read_chk@plt+0x15e798>
   3fca0:	strtmi	sp, [ip], -r1
   3fca4:	pushmi	{r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   3fca8:	strtmi	r4, [r2], -r3, lsr #12
   3fcac:	strmi	lr, [r2], #-2509	; 0xfffff633
   3fcb0:	strls	r4, [r1], #-1145	; 0xfffffb87
   3fcb4:			; <UNDEFINED> instruction: 0xf7c69400
   3fcb8:			; <UNDEFINED> instruction: 0xb178ec9a
   3fcbc:	strbt	r4, [pc], ip, lsr #12
   3fcc0:	stmdbge	r9, {r0, r1, r2, r3, r4, r9, fp, ip, pc}
   3fcc4:	ldrbmi	r9, [r8], -r8, lsl #22
   3fcc8:	strbmi	r9, [r1], -r0, lsl #2
   3fccc:	stc2	7, cr15, [r6], #1020	; 0x3fc
   3fcd0:	strmi	r9, [r1], sl, lsl #20
   3fcd4:			; <UNDEFINED> instruction: 0xf43f2a00
   3fcd8:	ldrt	sl, [ip], r3, asr #29
   3fcdc:	stmdblt	fp, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
   3fce0:	strb	r9, [sp, -r8, lsl #16]
   3fce4:	andcs	r4, r5, #491520	; 0x78000
   3fce8:			; <UNDEFINED> instruction: 0xf7c64479
   3fcec:			; <UNDEFINED> instruction: 0xf7f7ef06
   3fcf0:	stmdals	r8, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   3fcf4:			; <UNDEFINED> instruction: 0xf7c6e744
   3fcf8:			; <UNDEFINED> instruction: 0xf7c6ee6e
   3fcfc:	strmi	lr, [r4], -r0, ror #28
   3fd00:	ldrteq	fp, [fp], -r8, lsr #2
   3fd04:			; <UNDEFINED> instruction: 0xf003b280
   3fd08:	b	1110d08 <__read_chk@plt+0x11097dc>
   3fd0c:	strbmi	r0, [r0], -r0, lsl #8
   3fd10:	stmib	sl, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3fd14:	svclt	0x0000e6c4
   3fd18:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   3fd1c:	andeq	r0, r0, r0, asr r7
   3fd20:	andeq	r4, r1, r6, ror sp
   3fd24:	andeq	r4, r1, r2, asr sp
   3fd28:	andeq	r4, r1, r8, lsl #27
   3fd2c:	andeq	r4, r1, lr, lsl #27
   3fd30:	andeq	r6, r0, r2, asr #8
   3fd34:	andeq	r5, r1, sl, lsl #15
   3fd38:	andeq	r4, r1, r4, lsl #27
   3fd3c:	andeq	r4, r1, r0, lsr #24
   3fd40:	andeq	r6, r2, r6, lsl #27
   3fd44:	ldrdeq	r4, [r1], -sl
   3fd48:	ldrdeq	r4, [r1], -r2
   3fd4c:	strdeq	r4, [r1], -r2
   3fd50:	andeq	r4, r1, r4, ror #22
   3fd54:	andeq	r4, r1, r8, asr #22
   3fd58:	andeq	r4, r1, ip, asr fp
   3fd5c:	andeq	r4, r1, r8, ror #22
   3fd60:	andeq	r4, r1, r4, asr #22
   3fd64:	svcmi	0x00f0e92d
   3fd68:	ldcmi	6, cr4, [r0], {5}
   3fd6c:	ldmmi	r0, {r0, r2, r3, r7, ip, sp, pc}
   3fd70:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
   3fd74:	blge	67a4f0 <__read_chk@plt+0x672fc4>
   3fd78:			; <UNDEFINED> instruction: 0x461f4616
   3fd7c:	strcs	r5, [r0], #-2080	; 0xfffff7e0
   3fd80:	andls	r6, fp, r0, lsl #16
   3fd84:	andeq	pc, r0, pc, asr #32
   3fd88:	stmdage	r4, {r2, r3, r5, sp, lr}
   3fd8c:			; <UNDEFINED> instruction: 0xf7c79405
   3fd90:	strmi	lr, [r4], -r2, lsr #17
   3fd94:	cmnle	fp, r0, lsl #16
   3fd98:	blx	13fdd86 <__read_chk@plt+0x13f685a>
   3fd9c:	strtmi	r4, [r2], -r3, lsr #12
   3fda0:	strmi	r4, [r1], r1, lsl #12
   3fda4:			; <UNDEFINED> instruction: 0xf7c69804
   3fda8:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   3fdac:	svccs	0x0000bf18
   3fdb0:	subsle	r4, sl, r3, lsl #12
   3fdb4:	ldmdavc	r3!, {r1, r2, r3, r8, ip, sp, pc}
   3fdb8:	andcs	fp, r4, fp, lsl r9
   3fdbc:	blx	fe87ddaa <__read_chk@plt+0xfe87687e>
   3fdc0:	blls	5d15e0 <__read_chk@plt+0x5ca0b4>
   3fdc4:	cmnle	r3, r0, lsl #22
   3fdc8:	svceq	0x0000f1ba
   3fdcc:	bmi	1eb3de8 <__read_chk@plt+0x1eac8bc>
   3fdd0:	movwcs	r4, #1624	; 0x658
   3fdd4:	ldrbtmi	r2, [sl], #-306	; 0xfffffece
   3fdd8:			; <UNDEFINED> instruction: 0xf7f947d0
   3fddc:	tstcs	r0, r3, ror #18	; <UNPREDICTABLE>
   3fde0:	blx	ff8fddb6 <__read_chk@plt+0xff8f688a>
   3fde4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3fde8:	addhi	pc, fp, r0
   3fdec:			; <UNDEFINED> instruction: 0xf7c72000
   3fdf0:	stmdacs	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
   3fdf4:	bmi	1c74394 <__read_chk@plt+0x1c6ce68>
   3fdf8:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   3fdfc:	andvc	lr, r9, sp, asr #19
   3fe00:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3fe04:			; <UNDEFINED> instruction: 0xf7f92307
   3fe08:			; <UNDEFINED> instruction: 0xf8dff94d
   3fe0c:	ldrbtmi	sl, [sl], #436	; 0x1b4
   3fe10:			; <UNDEFINED> instruction: 0x46014652
   3fe14:			; <UNDEFINED> instruction: 0xf7ffa806
   3fe18:			; <UNDEFINED> instruction: 0x4603fbbb
   3fe1c:			; <UNDEFINED> instruction: 0xf0002800
   3fe20:	bls	1e0044 <__read_chk@plt+0x1d8b18>
   3fe24:			; <UNDEFINED> instruction: 0xf0002a00
   3fe28:			; <UNDEFINED> instruction: 0x46108096
   3fe2c:			; <UNDEFINED> instruction: 0xf0049303
   3fe30:	blls	13eccc <__read_chk@plt+0x1377a0>
   3fe34:	andls	r2, r6, #0, 4
   3fe38:	movwls	r4, #13880	; 0x3638
   3fe3c:	ldmdb	r4!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fe40:			; <UNDEFINED> instruction: 0xb1a39b03
   3fe44:			; <UNDEFINED> instruction: 0xf7c64618
   3fe48:	strbmi	lr, [r9], -r0, asr #31
   3fe4c:	ldmdami	sp, {r1, r9, sl, lr}^
   3fe50:			; <UNDEFINED> instruction: 0xf7f74478
   3fe54:	b	143e5c8 <__read_chk@plt+0x143709c>
   3fe58:	stmdals	r4, {r3, sl, sp, lr}
   3fe5c:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   3fe60:	stmia	lr!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3fe64:	ldrbeq	pc, [ip], #-68	; 0xffffffbc	; <UNPREDICTABLE>
   3fe68:	stmdacs	r0, {r0, r2, sp, lr, pc}
   3fe6c:	blls	634380 <__read_chk@plt+0x62ce54>
   3fe70:	blls	16e544 <__read_chk@plt+0x167018>
   3fe74:	bmi	1557f28 <__read_chk@plt+0x15509fc>
   3fe78:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
   3fe7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3fe80:	subsmi	r9, sl, fp, lsl #22
   3fe84:	addshi	pc, r0, r0, asr #32
   3fe88:	andlt	r4, sp, r0, lsr #12
   3fe8c:	svchi	0x00f0e8bd
   3fe90:	svc	0x009af7c6
   3fe94:	stmdami	sp, {r0, r9, sl, lr}^
   3fe98:			; <UNDEFINED> instruction: 0xf7f74478
   3fe9c:			; <UNDEFINED> instruction: 0xe7eaf9b7
   3fea0:	blcs	66abc <__read_chk@plt+0x5f590>
   3fea4:	stmdami	sl, {r0, r2, r5, r6, r7, r8, ip, lr, pc}^
   3fea8:			; <UNDEFINED> instruction: 0xf7f74478
   3feac:	strb	pc, [r0, r7, asr #20]!	; <UNPREDICTABLE>
   3feb0:	andcs	r4, r5, #72, 18	; 0x120000
   3feb4:	ldrbtmi	r2, [r9], #-0
   3feb8:	cdp	7, 1, cr15, cr14, cr6, {6}
   3febc:			; <UNDEFINED> instruction: 0xf7f74631
   3fec0:			; <UNDEFINED> instruction: 0xe781f973
   3fec4:	ldcl	7, cr15, [sl, #-792]!	; 0xfffffce8
   3fec8:	teqlt	r0, r4, lsl #12
   3fecc:	stmdavs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   3fed0:			; <UNDEFINED> instruction: 0xf008b284
   3fed4:	b	12522d4 <__read_chk@plt+0x124ada8>
   3fed8:			; <UNDEFINED> instruction: 0xf7c70404
   3fedc:	stmdavs	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
   3fee0:	b	27de00 <__read_chk@plt+0x2768d4>
   3fee4:	ldmdami	ip!, {r0, r9, sl, lr}
   3fee8:			; <UNDEFINED> instruction: 0xf7f74478
   3feec:	stmdals	r4, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   3fef0:	stmia	r6!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3fef4:	addlt	lr, r1, #50069504	; 0x2fc0000
   3fef8:	andne	pc, r3, #64, 4
   3fefc:			; <UNDEFINED> instruction: 0xd1a14291
   3ff00:			; <UNDEFINED> instruction: 0xf7c6e7a9
   3ff04:			; <UNDEFINED> instruction: 0x4604ed5c
   3ff08:	b	142c3d0 <__read_chk@plt+0x1424ea4>
   3ff0c:	addlt	r6, r4, #8, 16	; 0x80000
   3ff10:	ldmmi	lr!, {r3, ip, sp, lr, pc}^
   3ff14:	streq	lr, [r4], #-2632	; 0xfffff5b8
   3ff18:			; <UNDEFINED> instruction: 0xf7c64620
   3ff1c:			; <UNDEFINED> instruction: 0x4601ef56
   3ff20:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
   3ff24:			; <UNDEFINED> instruction: 0xf972f7f7
   3ff28:			; <UNDEFINED> instruction: 0xf7c79804
   3ff2c:	str	lr, [r2, sl, lsl #17]!
   3ff30:	andls	r4, r3, r2, lsl #12
   3ff34:	stmdals	r4, {r0, r3, r6, r9, sl, lr}
   3ff38:	cdp	7, 3, cr15, cr12, cr6, {6}
   3ff3c:	strmi	r9, [r3], r3, lsl #22
   3ff40:	stmdals	r6, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
   3ff44:			; <UNDEFINED> instruction: 0xf004b1f0
   3ff48:			; <UNDEFINED> instruction: 0x4638fb19
   3ff4c:	andslt	pc, r8, sp, asr #17
   3ff50:	stmia	sl!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ff54:	ldrtmi	lr, [r8], -fp, lsl #15
   3ff58:			; <UNDEFINED> instruction: 0xf7c79303
   3ff5c:	blls	13a1fc <__read_chk@plt+0x132cd0>
   3ff60:	stmdbge	r7, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
   3ff64:			; <UNDEFINED> instruction: 0x4630461a
   3ff68:	cdp2	0, 8, cr15, cr6, cr3, {0}
   3ff6c:	cmnlt	r8, r3
   3ff70:	svc	0x002af7c6
   3ff74:			; <UNDEFINED> instruction: 0x46024631
   3ff78:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   3ff7c:			; <UNDEFINED> instruction: 0xf946f7f7
   3ff80:	strb	r9, [lr, -r3, lsl #22]
   3ff84:			; <UNDEFINED> instruction: 0xf7c74638
   3ff88:			; <UNDEFINED> instruction: 0xe770e890
   3ff8c:	stmdbge	r5, {r2, r8, r9, fp, ip, pc}
   3ff90:			; <UNDEFINED> instruction: 0x46509a16
   3ff94:	strbmi	r9, [r9], -r0, lsl #2
   3ff98:	blx	107df9e <__read_chk@plt+0x1076a72>
   3ff9c:	strmi	r9, [r3], -r6, lsl #20
   3ffa0:			; <UNDEFINED> instruction: 0xf43f2a00
   3ffa4:	strb	sl, [r0, -r9, asr #30]
   3ffa8:	ldc	7, cr15, [r4, #-792]	; 0xfffffce8
   3ffac:	andeq	r6, r2, lr, asr #21
   3ffb0:	andeq	r0, r0, r0, asr r7
   3ffb4:	andeq	r4, r1, r6, lsr #21
   3ffb8:	andeq	r6, r0, lr, rrx
   3ffbc:	andeq	r4, r1, r8, lsl #19
   3ffc0:	andeq	r5, r0, lr, ror #21
   3ffc4:	andeq	r4, r1, ip, ror #20
   3ffc8:	andeq	r6, r2, r6, asr #19
   3ffcc:	andeq	r4, r1, r8, lsr r8
   3ffd0:	andeq	r4, r1, ip, lsr sl
   3ffd4:	andeq	r4, r1, r2, lsr #19
   3ffd8:	andeq	r4, r1, ip, ror r8
   3ffdc:	andeq	r4, r1, r2, lsr #16
   3ffe0:	andeq	r4, r1, sl, lsl r9
   3ffe4:	mvnsmi	lr, sp, lsr #18
   3ffe8:	bmi	a1184c <__read_chk@plt+0xa0a320>
   3ffec:	blmi	a2c21c <__read_chk@plt+0xa24cf0>
   3fff0:	ldrbtmi	sl, [sl], #-3589	; 0xfffff1fb
   3fff4:	strmi	r4, [r4], -sp, lsl #12
   3fff8:	ldmpl	r3, {r6, r8, sp}^
   3fffc:			; <UNDEFINED> instruction: 0xf8df4630
   40000:	ldmdavs	fp, {r4, r7, pc}
   40004:			; <UNDEFINED> instruction: 0xf04f9309
   40008:			; <UNDEFINED> instruction: 0xf7fc0300
   4000c:	stccs	13, cr15, [r2, #-4]
   40010:	ldrshtle	r4, [r3], -r8
   40014:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
   40018:			; <UNDEFINED> instruction: 0x46204a1f
   4001c:	strcs	r4, [r0], #-1587	; 0xfffff9cd
   40020:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   40024:	strmi	lr, [r2], #-2509	; 0xfffff633
   40028:	strmi	lr, [r0], #-2509	; 0xfffff633
   4002c:	b	ff7fdf4c <__read_chk@plt+0xff7f6a20>
   40030:	orrslt	r4, r0, r5, lsl #12
   40034:	ldrtmi	r4, [r0], -r1, lsr #12
   40038:	stc2	7, cr15, [sl, #1008]!	; 0x3f0
   4003c:	ldmda	r4!, {r0, r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40040:	bmi	5d8138 <__read_chk@plt+0x5d0c0c>
   40044:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   40048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4004c:	subsmi	r9, sl, r9, lsl #22
   40050:			; <UNDEFINED> instruction: 0x4628d117
   40054:	pop	{r1, r3, ip, sp, pc}
   40058:	ldmdbmi	r1, {r4, r5, r6, r7, r8, pc}
   4005c:	ldrtmi	r2, [r0], -r1, lsl #4
   40060:			; <UNDEFINED> instruction: 0xf7fc4479
   40064:	strtmi	pc, [r9], -r9, lsl #26
   40068:			; <UNDEFINED> instruction: 0xf7fc4630
   4006c:	mlasvs	r8, r1, sp, pc	; <UNPREDICTABLE>
   40070:	mvnle	r2, r0, lsl #16
   40074:	stc	7, cr15, [r2], #792	; 0x318
   40078:	strb	fp, [r2, r5, lsl #5]!
   4007c:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
   40080:			; <UNDEFINED> instruction: 0xf7c6e7ca
   40084:	svclt	0x0000eca8
   40088:	andeq	r6, r2, lr, asr #16
   4008c:	andeq	r0, r0, r0, asr r7
   40090:	andeq	r6, r2, r0, lsr r8
   40094:	strdeq	r4, [r1], -sl
   40098:	andeq	r0, r0, r8, lsl #15
   4009c:	strdeq	r6, [r2], -sl
   400a0:	andeq	lr, r0, ip, lsr #25
   400a4:	andeq	r4, r1, lr, lsl #17
   400a8:			; <UNDEFINED> instruction: 0x4614b530
   400ac:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   400b0:			; <UNDEFINED> instruction: 0x4603461a
   400b4:	strtmi	r4, [r1], -sp, lsl #12
   400b8:	blmi	711930 <__read_chk@plt+0x70a404>
   400bc:	strdlt	r4, [r3], ip
   400c0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   400c4:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   400c8:			; <UNDEFINED> instruction: 0xf04f9301
   400cc:			; <UNDEFINED> instruction: 0xf7c50300
   400d0:	blmi	5fbf58 <__read_chk@plt+0x5f4a2c>
   400d4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   400d8:			; <UNDEFINED> instruction: 0x4620db13
   400dc:	strtmi	r9, [r9], -r0, lsl #20
   400e0:	b	9fe000 <__read_chk@plt+0x9f6ad4>
   400e4:	stmdals	r0, {r2, r9, sl, lr}
   400e8:	svc	0x00def7c6
   400ec:	blmi	3d2934 <__read_chk@plt+0x3cb408>
   400f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   400f4:	blls	9a164 <__read_chk@plt+0x92c38>
   400f8:	tstle	r0, sl, asr r0
   400fc:	andlt	r4, r3, r0, lsr #12
   40100:	bmi	36f5c8 <__read_chk@plt+0x36809c>
   40104:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
   40108:	mrrc	7, 12, pc, r8, cr6	; <UNPREDICTABLE>
   4010c:	stmdacs	r0, {r2, r9, sl, lr}
   40110:	strteq	sp, [sp], -ip, ror #1
   40114:			; <UNDEFINED> instruction: 0xf005b284
   40118:	movwmi	r4, #16638	; 0x40fe
   4011c:			; <UNDEFINED> instruction: 0xf7c6e7e6
   40120:	svclt	0x0000ec5a
   40124:	andeq	r6, r2, r4, lsl #15
   40128:	andeq	r0, r0, r0, asr r7
   4012c:	andeq	r6, r2, ip, ror #14
   40130:	andeq	r6, r2, r0, asr r7
   40134:	andeq	r0, r0, r4, asr r7
   40138:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   4013c:	ldrbtmi	fp, [ip], #1036	; 0x40c
   40140:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
   40144:			; <UNDEFINED> instruction: 0xf85cb083
   40148:	blge	148158 <__read_chk@plt+0x140c2c>
   4014c:	andls	r6, r1, #1179648	; 0x120000
   40150:	andeq	pc, r0, #79	; 0x4f
   40154:	blcs	17e2a8 <__read_chk@plt+0x176d7c>
   40158:			; <UNDEFINED> instruction: 0xf7ff9300
   4015c:	bmi	2bfff8 <__read_chk@plt+0x2b8acc>
   40160:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   40164:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   40168:	subsmi	r9, sl, r1, lsl #22
   4016c:	andlt	sp, r3, r4, lsl #2
   40170:	bl	17e2ec <__read_chk@plt+0x176dc0>
   40174:	ldrbmi	fp, [r0, -r2]!
   40178:	stc	7, cr15, [ip], #-792	; 0xfffffce8
   4017c:	andeq	r6, r2, r2, lsl #14
   40180:	andeq	r0, r0, r0, asr r7
   40184:	ldrdeq	r6, [r2], -lr
   40188:	svcmi	0x00f0e92d
   4018c:	bmi	e51bd8 <__read_chk@plt+0xe4a6ac>
   40190:	cfldr64vc	mvdx15, [r3, #-692]!	; 0xfffffd4c
   40194:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   40198:	blvs	17e304 <__read_chk@plt+0x176dd8>
   4019c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   401a0:			; <UNDEFINED> instruction: 0xf04f93f1
   401a4:	blge	100dac <__read_chk@plt+0xf9880>
   401a8:	cdpcs	3, 0, cr9, cr0, cr1, {0}
   401ac:	strcs	sp, [r0, #-67]	; 0xffffffbd
   401b0:	lfmcc	f7, 1, [r2], #256	; 0x100
   401b4:	cdpeq	0, 5, cr15, cr12, cr15, {2}
   401b8:	beq	1cfc2fc <__read_chk@plt+0x1cf4dd0>
   401bc:	stmdaeq	lr!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   401c0:	bleq	87c304 <__read_chk@plt+0x874dd8>
   401c4:	ldmdavc	r2!, {r0, r2, r5, r6, r8, sl, lr}
   401c8:	strcs	fp, [r0], #-3980	; 0xfffff074
   401cc:	bcs	491d8 <__read_chk@plt+0x41cac>
   401d0:	qadd16mi	fp, r7, r4
   401d4:	stmiblt	r7, {r8, r9, sl, sp}^
   401d8:	bcs	3b82d8 <__read_chk@plt+0x3b0dac>
   401dc:			; <UNDEFINED> instruction: 0xf803bf13
   401e0:	strcc	r2, [r2, #-2817]	; 0xfffff4ff
   401e4:			; <UNDEFINED> instruction: 0x4625461a
   401e8:			; <UNDEFINED> instruction: 0xf802bf02
   401ec:			; <UNDEFINED> instruction: 0xf883eb02
   401f0:	ldrmi	sl, [r3], -r1
   401f4:			; <UNDEFINED> instruction: 0xf8164565
   401f8:	svclt	0x008c2f01
   401fc:	strcs	r2, [r1], #-1024	; 0xfffffc00
   40200:	svclt	0x00142a00
   40204:	strcs	r4, [r0, -r7, lsr #12]
   40208:	bcs	2ec78c <__read_chk@plt+0x2e5260>
   4020c:	streq	pc, [r1], #-261	; 0xfffffefb
   40210:	ldrmi	sp, [sl], -r3, ror #3
   40214:			; <UNDEFINED> instruction: 0xf8023502
   40218:			; <UNDEFINED> instruction: 0xf883eb02
   4021c:	ldrmi	r8, [r3], -r1
   40220:			; <UNDEFINED> instruction: 0xf859e7e8
   40224:	vmlacs.f64	d6, d0, d4
   40228:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   4022c:	strcc	fp, [r1, #-284]	; 0xfffffee4
   40230:	bllt	be244 <__read_chk@plt+0xb6d18>
   40234:	bls	ba154 <__read_chk@plt+0xb2c28>
   40238:	andsvc	r2, ip, r0, lsl #8
   4023c:	ldmdb	r8!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40240:	blmi	352a7c <__read_chk@plt+0x34b550>
   40244:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40248:	blls	ffc9a2b8 <__read_chk@plt+0xffc92d8c>
   4024c:	qaddle	r4, sl, sp
   40250:	cfldr64vc	mvdx15, [r3, #-52]!	; 0xffffffcc
   40254:	svchi	0x00f0e8bd
   40258:	blvs	17e3c4 <__read_chk@plt+0x176e98>
   4025c:	svclt	0x00082e00
   40260:	cfstrscs	mvf2, [r0], {-0}
   40264:	stccs	0, cr13, [r0, #-924]	; 0xfffffc64
   40268:	strb	sp, [r0, ip, lsr #1]!
   4026c:	bl	fecfe18c <__read_chk@plt+0xfecf6c60>
   40270:	andeq	r6, r2, sl, lsr #13
   40274:	andeq	r0, r0, r0, asr r7
   40278:	strdeq	r6, [r2], -ip
   4027c:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
   40280:	addlt	fp, r2, r0, lsl #10
   40284:	bge	112ec4 <__read_chk@plt+0x10b998>
   40288:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   4028c:	blne	17e3dc <__read_chk@plt+0x176eb0>
   40290:	movwls	r6, #6171	; 0x181b
   40294:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   40298:			; <UNDEFINED> instruction: 0xf7ff9200
   4029c:	bmi	2c0078 <__read_chk@plt+0x2b8b4c>
   402a0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   402a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   402a8:	subsmi	r9, sl, r1, lsl #22
   402ac:	andlt	sp, r2, r4, lsl #2
   402b0:	bl	17e42c <__read_chk@plt+0x176f00>
   402b4:	ldrbmi	fp, [r0, -r3]!
   402b8:	bl	fe37e1d8 <__read_chk@plt+0xfe376cac>
   402bc:			; <UNDEFINED> instruction: 0x000265b8
   402c0:	andeq	r0, r0, r0, asr r7
   402c4:	muleq	r2, lr, r5
   402c8:	andcs	r4, r1, #2048	; 0x800
   402cc:	andsvs	r4, sl, fp, ror r4
   402d0:	svclt	0x00004770
   402d4:	andeq	r8, r2, r0, lsl #2
   402d8:			; <UNDEFINED> instruction: 0x460db570
   402dc:	sbclt	r4, r8, r4, lsl r9
   402e0:			; <UNDEFINED> instruction: 0x46044b14
   402e4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   402e8:	movtls	r6, #30747	; 0x781b
   402ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   402f0:	mcrge	1, 0, fp, cr1, cr10, {1}
   402f4:	ldrtmi	r2, [r2], -r0, lsl #2
   402f8:	stcl	7, cr15, [lr, #-792]	; 0xfffffce8
   402fc:	blcs	9a3d0 <__read_chk@plt+0x92ea4>
   40300:	stmdage	r5!, {r0, r3, ip, lr, pc}
   40304:			; <UNDEFINED> instruction: 0xf7c79524
   40308:	andcs	lr, r0, #2490368	; 0x260000
   4030c:	strtmi	sl, [r0], -r4, lsr #18
   40310:			; <UNDEFINED> instruction: 0xf7c69245
   40314:	bmi	27b824 <__read_chk@plt+0x2742f8>
   40318:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   4031c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   40320:	subsmi	r9, sl, r7, asr #22
   40324:	sublt	sp, r8, r1, lsl #2
   40328:			; <UNDEFINED> instruction: 0xf7c6bd70
   4032c:	svclt	0x0000eb54
   40330:	andeq	r6, r2, ip, asr r5
   40334:	andeq	r0, r0, r0, asr r7
   40338:	andeq	r6, r2, r6, lsr #10
   4033c:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
   40340:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   40344:	addlt	r4, r3, sp, asr #28
   40348:			; <UNDEFINED> instruction: 0x4605685b
   4034c:	blcs	5154c <__read_chk@plt+0x4a020>
   40350:	addhi	pc, r7, r0, asr #32
   40354:	tstcs	r1, sl, asr #22
   40358:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   4035c:	qaddlt	r6, r9, r2
   40360:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
   40364:	andcs	r2, r2, r1, lsl #4
   40368:			; <UNDEFINED> instruction: 0xf7c64479
   4036c:	andcs	lr, r0, r0, lsr #28
   40370:	mrc2	7, 2, pc, cr4, cr6, {7}
   40374:	teqlt	r0, r4, lsl #12
   40378:	stcl	7, cr15, [sl, #792]	; 0x318
   4037c:	strmi	r4, [r2], -r1, lsr #12
   40380:			; <UNDEFINED> instruction: 0xf7c62002
   40384:	stmdbmi	r0, {r2, r4, r9, sl, fp, sp, lr, pc}^
   40388:	andcs	r2, r2, r9, lsl #4
   4038c:			; <UNDEFINED> instruction: 0xf7c64479
   40390:	stclcs	14, cr14, [r0, #-56]	; 0xffffffc8
   40394:	blmi	fb64cc <__read_chk@plt+0xfaefa0>
   40398:			; <UNDEFINED> instruction: 0xf85358f3
   4039c:	stmdbcs	r0, {r0, r2, r5, ip}
   403a0:	blmi	f34930 <__read_chk@plt+0xf2d404>
   403a4:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
   403a8:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   403ac:	adcsmi	r4, r4, #48234496	; 0x2e00000
   403b0:	vqshl.s8	q10, <illegal reg q13.5>, q3
   403b4:	strmi	r6, [pc], -r7, ror #18
   403b8:	ldrbtmi	r9, [sl], #769	; 0x301
   403bc:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
   403c0:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
   403c4:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   403c8:	stccs	13, cr13, [r1], {34}	; 0x22
   403cc:			; <UNDEFINED> instruction: 0xf043bf08
   403d0:	strtmi	r0, [r1], -r1, lsl #6
   403d4:	blcs	51c9c <__read_chk@plt+0x4a770>
   403d8:			; <UNDEFINED> instruction: 0xf004d041
   403dc:	andcs	pc, r1, #464	; 0x1d0
   403e0:			; <UNDEFINED> instruction: 0x46034651
   403e4:	ldmdblt	r3!, {r1, sp}
   403e8:	stcl	7, cr15, [r0, #792]!	; 0x318
   403ec:			; <UNDEFINED> instruction: 0x46214630
   403f0:			; <UNDEFINED> instruction: 0xff5cf004
   403f4:	blx	fe291c36 <__read_chk@plt+0xfe28a70a>
   403f8:			; <UNDEFINED> instruction: 0xf1b82304
   403fc:	b	1402408 <__read_chk@plt+0x13faedc>
   40400:	bl	ff15d798 <__read_chk@plt+0xff15626c>
   40404:	andsle	r0, r9, r3, lsr #9
   40408:			; <UNDEFINED> instruction: 0xf00742b4
   4040c:	ldclle	3, cr0, [ip], {1}
   40410:	ldrtmi	r4, [r0], -r1, lsr #12
   40414:	cdp2	0, 0, cr15, cr0, cr4, {0}
   40418:	andcs	r9, r1, #1024	; 0x400
   4041c:	pkhbtmi	r1, r3, r9, lsl #16
   40420:			; <UNDEFINED> instruction: 0xf7c62002
   40424:			; <UNDEFINED> instruction: 0xf1bbedc4
   40428:	svclt	0x00180f00
   4042c:	ldrb	r2, [sp, r1, lsl #14]
   40430:	andcs	r4, r1, #409600	; 0x64000
   40434:	andcs	r4, r2, r9, ror r4
   40438:	ldc	7, cr15, [r8, #792]!	; 0x318
   4043c:	andscs	r4, r4, #376832	; 0x5c000
   40440:	ldrbtmi	r2, [r9], #-2
   40444:	ldc	7, cr15, [r2, #792]!	; 0x318
   40448:	strtmi	r2, [r8], -r0, lsl #4
   4044c:			; <UNDEFINED> instruction: 0xf7ff4611
   40450:	strtmi	pc, [r8], -r3, asr #30
   40454:	pop	{r0, r1, ip, sp, pc}
   40458:			; <UNDEFINED> instruction: 0xf7c64ff0
   4045c:			; <UNDEFINED> instruction: 0x461fbc31
   40460:			; <UNDEFINED> instruction: 0xf7c6e7c9
   40464:			; <UNDEFINED> instruction: 0xe775ec30
   40468:	tstls	r1, r8, lsl #12
   4046c:	ldcl	7, cr15, [r0, #-792]	; 0xfffffce8
   40470:	strmi	r9, [r2], -r1, lsl #18
   40474:	svclt	0x0000e7df
   40478:	andeq	r8, r2, sl, lsl #1
   4047c:	strdeq	r6, [r2], -r4
   40480:	andeq	r8, r2, r4, ror r0
   40484:	strdeq	fp, [r0], -r4
   40488:	muleq	r1, r4, r5
   4048c:	andeq	r0, r0, r8, asr r7
   40490:	muleq	r0, ip, lr
   40494:	muleq	r0, r2, lr
   40498:	andeq	r0, r1, r0, asr #14
   4049c:	andeq	r4, r1, sl, ror #9
   404a0:	addlt	fp, r2, r0, ror r5
   404a4:	blmi	72f24c <__read_chk@plt+0x727d20>
   404a8:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
   404ac:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
   404b0:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
   404b4:	ldrmi	r2, [r9], -r2
   404b8:	adcsvs	r9, r5, r1, lsl #6
   404bc:			; <UNDEFINED> instruction: 0xff0cf7ff
   404c0:	stmdbls	r1, {r0, r9, sp}
   404c4:			; <UNDEFINED> instruction: 0xf7ff4610
   404c8:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   404cc:	andcs	r2, pc, r1, lsl #4
   404d0:			; <UNDEFINED> instruction: 0xff02f7ff
   404d4:	andcs	r9, r1, #16384	; 0x4000
   404d8:			; <UNDEFINED> instruction: 0xf7ff2003
   404dc:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   404e0:	andcs	r2, fp, r1, lsl #4
   404e4:	mrc2	7, 7, pc, cr8, cr15, {7}
   404e8:	strtmi	r4, [r2], -ip, lsl #18
   404ec:	ldrbtmi	r2, [r9], #-10
   404f0:	mrc2	7, 7, pc, cr2, cr15, {7}
   404f4:	tstcs	r1, r2, lsr #12
   404f8:	andlt	r2, r2, sp
   404fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   40500:	blmi	23a0b0 <__read_chk@plt+0x232b84>
   40504:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
   40508:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   4050c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   40510:	stmib	r2, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40514:			; <UNDEFINED> instruction: 0xfffffe8b
   40518:	andeq	r7, r2, sl, lsl pc
   4051c:			; <UNDEFINED> instruction: 0xfffffdd7
   40520:	muleq	r1, r6, r4
   40524:	andeq	r4, r1, r8, lsr r4
   40528:	andeq	r4, r1, lr, asr #8
   4052c:	adclt	fp, r5, r0, lsr r5
   40530:	bmi	593588 <__read_chk@plt+0x58c05c>
   40534:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
   40538:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
   4053c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   40540:			; <UNDEFINED> instruction: 0xf04f9323
   40544:	ldmiblt	r5!, {r8, r9}
   40548:	tstls	r1, r3, lsl #18
   4054c:			; <UNDEFINED> instruction: 0xf7c54608
   40550:			; <UNDEFINED> instruction: 0xf104ef74
   40554:	stmdbls	r1, {r4, r9}
   40558:			; <UNDEFINED> instruction: 0xf7c64628
   4055c:	bmi	37c3b4 <__read_chk@plt+0x374e88>
   40560:	rscvs	r2, r3, r1, lsl #6
   40564:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   40568:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4056c:	subsmi	r9, sl, r3, lsr #22
   40570:	eorlt	sp, r5, r5, lsl #2
   40574:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   40578:			; <UNDEFINED> instruction: 0xf7f64478
   4057c:			; <UNDEFINED> instruction: 0xf7c6febd
   40580:	svclt	0x0000ea2a
   40584:	muleq	r2, r6, lr
   40588:	andeq	r6, r2, r8, lsl #6
   4058c:	andeq	r0, r0, r0, asr r7
   40590:	ldrdeq	r6, [r2], -sl
   40594:	andeq	r4, r1, ip, ror #7
   40598:	cfstr32mi	mvfx11, [r8], {16}
   4059c:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   405a0:			; <UNDEFINED> instruction: 0xf104b143
   405a4:	andcs	r0, r0, #16, 2
   405a8:			; <UNDEFINED> instruction: 0xf7c62002
   405ac:	movwcs	lr, #3948	; 0xf6c
   405b0:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   405b4:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   405b8:	mrc2	7, 4, pc, cr14, cr6, {7}
   405bc:	andeq	r7, r2, r0, lsr lr
   405c0:	andeq	r4, r1, lr, asr #7
   405c4:	svcmi	0x00f0e92d
   405c8:	strmi	fp, [r9], r7, lsl #1
   405cc:	andls	r4, r3, r7, lsl r6
   405d0:	blcs	651ec <__read_chk@plt+0x5dcc0>
   405d4:	stmdals	r5, {r2, r3, r4, r5, r6, ip, lr, pc}
   405d8:	ldc	7, cr15, [sl], {198}	; 0xc6
   405dc:			; <UNDEFINED> instruction: 0xf8d39b03
   405e0:	andls	r8, r4, r4
   405e4:	svceq	0x0000f1b8
   405e8:	ldmvs	lr, {r0, r1, r2, r5, r6, ip, lr, pc}
   405ec:			; <UNDEFINED> instruction: 0xf04f2400
   405f0:	movwls	r3, #9215	; 0x23ff
   405f4:	and	r3, lr, r4, lsl #28
   405f8:			; <UNDEFINED> instruction: 0xf7c54650
   405fc:	strmi	lr, [r3], lr, ror #27
   40600:			; <UNDEFINED> instruction: 0xf1bb4650
   40604:	tstle	r3, r0, lsl #30
   40608:	stc	7, cr15, [r2], {198}	; 0xc6
   4060c:	ldrhtle	r4, [sp], -r8
   40610:	strmi	r3, [r0, #1025]!	; 0x401
   40614:			; <UNDEFINED> instruction: 0xf856d00d
   40618:	adceq	r5, r3, r4, lsl #30
   4061c:			; <UNDEFINED> instruction: 0x4649463a
   40620:	beq	27ca3c <__read_chk@plt+0x275510>
   40624:	stccs	3, cr9, [r0, #-4]
   40628:	strls	sp, [r2], #-486	; 0xfffffe1a
   4062c:	strmi	r3, [r0, #1025]!	; 0x401
   40630:	blls	f4dfc <__read_chk@plt+0xed8d0>
   40634:	suble	r3, r0, r1, lsl #6
   40638:			; <UNDEFINED> instruction: 0xf1079b04
   4063c:	ldrmi	r0, [r8], #-13
   40640:	ldmib	lr!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40644:	stmdacs	r0, {r0, r2, r9, sl, lr}
   40648:	bls	4747e0 <__read_chk@plt+0x46d2b4>
   4064c:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
   40650:	strcs	r4, [r0], #-1609	; 0xfffff9b7
   40654:	ldrtmi	r6, [sl], -r2, asr #32
   40658:			; <UNDEFINED> instruction: 0xf7c64618
   4065c:	stmdbls	r5, {r1, r3, r5, sl, fp, sp, lr, pc}
   40660:	ldclne	6, cr4, [r8], #-12
   40664:	ldrmi	r4, [r8], #-1071	; 0xfffffbd1
   40668:	eorvs	r7, r8, ip, lsr r2
   4066c:	stmia	ip!, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   40670:	svcls	0x00029e03
   40674:			; <UNDEFINED> instruction: 0xf85368b3
   40678:			; <UNDEFINED> instruction: 0xf7c60027
   4067c:	ldmvs	r3!, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
   40680:			; <UNDEFINED> instruction: 0xf8434620
   40684:	andlt	r5, r7, r7, lsr #32
   40688:	svchi	0x00f0e8bd
   4068c:	strls	r6, [r2], #-2093	; 0xfffff7d3
   40690:			; <UNDEFINED> instruction: 0xf7c64628
   40694:	blls	17b794 <__read_chk@plt+0x174268>
   40698:			; <UNDEFINED> instruction: 0xd1b94298
   4069c:	stmdbls	r5, {r1, r3, r4, r9, sl, lr}
   406a0:			; <UNDEFINED> instruction: 0xf7c64628
   406a4:	blls	13b6c4 <__read_chk@plt+0x134198>
   406a8:	ldmvs	sl, {r3, r4, r6, r9, sl, lr}
   406ac:	ldmpl	r3, {r0, r8, r9, fp, ip, pc}^
   406b0:	subsvs	r9, sl, r0, lsl sl
   406b4:	pop	{r0, r1, r2, ip, sp, pc}
   406b8:	blls	124680 <__read_chk@plt+0x11d154>
   406bc:	strbmi	r6, [r3, #-2075]	; 0xfffff7e5
   406c0:	bls	1346f0 <__read_chk@plt+0x12d1c4>
   406c4:	movweq	pc, #4360	; 0x1108	; <UNPREDICTABLE>
   406c8:	andhi	pc, r8, sp, asr #17
   406cc:	sbfx	r6, r3, #0, #20
   406d0:	stmiane	fp, {r0, r1, r4, r6, sl, fp, ip}^
   406d4:	ldrb	r9, [lr, -r5, lsl #6]!
   406d8:	streq	pc, [sl], #-264	; 0xfffffef8
   406dc:	strtmi	r2, [r0], -r4, lsl #2
   406e0:	svc	0x00ccf7c5
   406e4:			; <UNDEFINED> instruction: 0xb1a84605
   406e8:	ldmdavs	lr, {r0, r1, r8, r9, fp, ip, pc}^
   406ec:			; <UNDEFINED> instruction: 0xb14e6898
   406f0:	streq	lr, [r6], r0, lsl #22
   406f4:	strmi	r1, [r3], -sl, lsr #30
   406f8:	blne	17e84c <__read_chk@plt+0x177320>
   406fc:			; <UNDEFINED> instruction: 0xf84242b3
   40700:	mvnsle	r1, r4, lsl #30
   40704:	eorsvs	r9, r4, r3, lsl #28
   40708:	stcl	7, cr15, [lr], {198}	; 0xc6
   4070c:	ldrdhi	pc, [r4], -r6
   40710:			; <UNDEFINED> instruction: 0xe7d660b5
   40714:	ldmdb	r2, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40718:	ldr	fp, [r4, r0, lsl #5]!
   4071c:	svcmi	0x00f0e92d
   40720:			; <UNDEFINED> instruction: 0xf8d0b083
   40724:	mrsls	fp, (UNDEF: 1)
   40728:	svceq	0x0000f1bb
   4072c:	stmdavs	pc, {r5, ip, lr, pc}	; <UNPREDICTABLE>
   40730:	ldrmi	r4, [r2], r1, lsl #13
   40734:	and	r2, r1, r0, lsl #8
   40738:	ldmdble	r9, {r0, r1, r5, r7, r8, sl, lr}
   4073c:	eorpl	pc, r4, r7, asr r8	; <UNPREDICTABLE>
   40740:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   40744:	strcc	r4, [r1], #-1617	; 0xfffff9af
   40748:	andeq	pc, r8, r5, lsl #2
   4074c:	rscsle	r2, r3, r0, lsl #26
   40750:	ldc	7, cr15, [r6, #-792]	; 0xfffffce8
   40754:	stmdacs	r0, {r1, r2, r9, sl, lr}
   40758:	strtmi	sp, [r8], -lr, ror #3
   4075c:	stc	7, cr15, [r4], #792	; 0x318
   40760:			; <UNDEFINED> instruction: 0xf8d99b01
   40764:	ldmdavs	pc, {ip, sp, pc}	; <UNPREDICTABLE>
   40768:			; <UNDEFINED> instruction: 0xf84745a3
   4076c:	stmiale	r5!, {r3, sp, lr}^
   40770:	andlt	r2, r3, r0
   40774:	svchi	0x00f0e8bd
   40778:	blcs	29a78c <__read_chk@plt+0x293260>
   4077c:	mrrcne	8, 0, sp, sl, cr13
   40780:			; <UNDEFINED> instruction: 0xb1296002
   40784:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   40788:	sbceq	lr, r3, #2048	; 0x800
   4078c:	andvs	r6, sl, r2, asr r8
   40790:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
   40794:	eorseq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   40798:	andcs	r4, r0, r0, ror r7
   4079c:	svclt	0x00004770
   407a0:	andeq	r5, r2, sl, lsl #28
   407a4:	strdeq	r5, [r2], -lr
   407a8:	tstcs	ip, r0, lsl r5
   407ac:			; <UNDEFINED> instruction: 0xf7c52001
   407b0:	strmi	lr, [r4], -r6, ror #30
   407b4:	blmi	2ecd3c <__read_chk@plt+0x2e5810>
   407b8:	ldrbtmi	r2, [fp], #-260	; 0xfffffefc
   407bc:	stmdacs	r0, {r3, r4, fp, sp, lr}
   407c0:	andcs	fp, r8, r8, lsl #30
   407c4:			; <UNDEFINED> instruction: 0xf7c56020
   407c8:			; <UNDEFINED> instruction: 0x4603ef5a
   407cc:	smlatblt	r8, r0, r0, r6
   407d0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   407d4:	ldrmi	r4, [ip], -r0, lsr #12
   407d8:	stcl	7, cr15, [r6], #-792	; 0xfffffce8
   407dc:	svclt	0x0000e7f8
   407e0:	andeq	r7, r2, r2, lsr #25
   407e4:	ldrlt	fp, [r8, #-792]!	; 0xfffffce8
   407e8:	stmdavs	r3, {r0, r2, r9, sl, lr}
   407ec:	andeq	pc, r9, #-1073741784	; 0xc0000028
   407f0:	ldmdble	r5, {r0, r4, r5, r9, fp, sp}
   407f4:	movwcs	lr, #6613	; 0x19d5
   407f8:	strcs	fp, [r0], #-338	; 0xfffffeae
   407fc:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   40800:	tstlt	r8, r1, lsl #8
   40804:	mrrc	7, 12, pc, r0, cr6	; <UNPREDICTABLE>
   40808:	movwcs	lr, #6613	; 0x19d5
   4080c:	ldmle	r5!, {r1, r5, r7, r9, lr}^
   40810:			; <UNDEFINED> instruction: 0xf7c64618
   40814:	strtmi	lr, [r8], -sl, asr #24
   40818:	ldrhtmi	lr, [r8], -sp
   4081c:	mcrrlt	7, 12, pc, r2, cr6	; <UNPREDICTABLE>
   40820:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
   40824:	addmi	r6, fp, #1114112	; 0x110000
   40828:	andsvs	fp, r3, r8, lsl #31
   4082c:	ldrbmi	lr, [r0, -r2, ror #15]!
   40830:	andeq	r7, r2, sl, lsr ip
   40834:	ldrlt	fp, [r0, #-769]!	; 0xfffffcff
   40838:	stmdavc	fp, {r2, r3, r9, sl, lr}
   4083c:	orrlt	fp, r3, r3, lsl #1
   40840:	teqcs	sp, r5, lsl #12
   40844:			; <UNDEFINED> instruction: 0xf7c64620
   40848:	addmi	lr, r4, #864	; 0x360
   4084c:	cmplt	r8, r9
   40850:	movwcs	r1, #2818	; 0xb02
   40854:	strtmi	r4, [r8], -r1, lsr #12
   40858:			; <UNDEFINED> instruction: 0xf7ff9300
   4085c:			; <UNDEFINED> instruction: 0xb003feb3
   40860:	eorscs	fp, r7, r0, lsr sp
   40864:	ldclt	0, cr11, [r0, #-12]!
   40868:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
   4086c:	strtmi	r1, [r2], -r8, lsr #26
   40870:	pop	{r0, r1, ip, sp, pc}
   40874:	smmlar	r1, r0, r0, r4
   40878:			; <UNDEFINED> instruction: 0x47702037
   4087c:	ldrblt	fp, [r0, #-505]!	; 0xfffffe07
   40880:	stmdavc	fp, {r2, r3, r9, sl, lr}
   40884:			; <UNDEFINED> instruction: 0xb1bbb082
   40888:	ldrmi	r4, [r5], -r6, lsl #12
   4088c:	strmi	fp, [r8], -r2, ror #2
   40890:	bl	ffe7b0 <__read_chk@plt+0xff7284>
   40894:	strtmi	r4, [fp], -r1, lsr #12
   40898:	strls	r2, [r0], #-1024	; 0xfffffc00
   4089c:	ldrtmi	r4, [r0], -r2, lsl #12
   408a0:	mrc2	7, 4, pc, cr0, cr15, {7}
   408a4:	ldcllt	0, cr11, [r0, #-8]!
   408a8:			; <UNDEFINED> instruction: 0xf100460a
   408ac:	andcc	r0, r4, r8, lsl #2
   408b0:	pop	{r1, ip, sp, pc}
   408b4:			; <UNDEFINED> instruction: 0xe7314070
   408b8:	andlt	r2, r2, r7, lsr r0
   408bc:	eorscs	fp, r7, r0, ror sp
   408c0:	svclt	0x00004770
   408c4:	mvnsmi	lr, sp, lsr #18
   408c8:	vst3.32			; <UNDEFINED> instruction: 0xf481fab1
   408cc:	stmdacs	r0, {r2, r5, r6, r8, fp}
   408d0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   408d4:	stmdavc	fp, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
   408d8:	orrslt	r4, r3, pc, lsl #12
   408dc:	ldrdhi	pc, [r4], -r0
   408e0:	svceq	0x0000f1b8
   408e4:	stmvs	r6, {r1, r2, r4, ip, lr, pc}
   408e8:			; <UNDEFINED> instruction: 0xf8563e04
   408ec:	strcc	r5, [r1], #-3844	; 0xfffff0fc
   408f0:			; <UNDEFINED> instruction: 0xf1054639
   408f4:	tstlt	r5, r8
   408f8:	mcrr	7, 12, pc, r2, cr6	; <UNPREDICTABLE>
   408fc:	strbmi	fp, [r4, #-288]	; 0xfffffee0
   40900:	strdcs	sp, [r0], -r3
   40904:	ldrhhi	lr, [r0, #141]!	; 0x8d
   40908:	blcs	5aabc <__read_chk@plt+0x53590>
   4090c:	stmdavs	r8!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   40910:	ldrhhi	lr, [r0, #141]!	; 0x8d
   40914:	ldrb	r4, [r5, r0, asr #12]!
   40918:	ldrbmi	lr, [r0, sp, lsr #18]!
   4091c:	addlt	r4, r2, r0, lsl #13
   40920:	ldrmi	r4, [r1], lr, lsl #12
   40924:	movwcs	fp, #266	; 0x10a
   40928:	blx	fedd897c <__read_chk@plt+0xfedd1450>
   4092c:	stmdbeq	r4!, {r1, r2, r7, sl, ip, sp, lr, pc}^
   40930:	svceq	0x0000f1b8
   40934:	strcs	fp, [r1], #-3848	; 0xfffff0f8
   40938:	teqle	pc, r0, lsl #24
   4093c:	blcs	5ea10 <__read_chk@plt+0x574e4>
   40940:			; <UNDEFINED> instruction: 0xf8d8d03c
   40944:			; <UNDEFINED> instruction: 0xf1baa004
   40948:	andle	r0, lr, r0, lsl #30
   4094c:	ldrdvc	pc, [r8], -r8
   40950:			; <UNDEFINED> instruction: 0xf8573f04
   40954:	strcc	r5, [r1], #-3844	; 0xfffff0fc
   40958:			; <UNDEFINED> instruction: 0xf1054631
   4095c:	tstlt	r5, r8
   40960:	stc	7, cr15, [lr], {198}	; 0xc6
   40964:	ldrbmi	fp, [r4, #-880]	; 0xfffffc90
   40968:			; <UNDEFINED> instruction: 0x4630d1f3
   4096c:	ldcl	7, cr15, [r4, #-792]	; 0xfffffce8
   40970:	stmdacs	r0, {r2, r9, sl, lr}
   40974:	stmdavc	r3, {r2, r6, ip, lr, pc}
   40978:	ldrtmi	fp, [r0], -r3, lsl #7
   4097c:	b	ff27e89c <__read_chk@plt+0xff277370>
   40980:	ldrtmi	r4, [r1], -r3, lsr #12
   40984:	andcs	r4, r1, r2, lsl #12
   40988:	strbmi	r9, [r0], -r0
   4098c:	mrc2	7, 0, pc, cr10, cr15, {7}
   40990:	ldrdge	pc, [r4], -r8
   40994:	svceq	0x0000f1ba
   40998:			; <UNDEFINED> instruction: 0xf8d8d010
   4099c:	strcs	r7, [r0, #-8]
   409a0:			; <UNDEFINED> instruction: 0xf8573f04
   409a4:	strcc	r4, [r1, #-3844]	; 0xfffff0fc
   409a8:			; <UNDEFINED> instruction: 0xf1044631
   409ac:	tstlt	ip, r8
   409b0:	bl	ff9fe8d0 <__read_chk@plt+0xff9f73a4>
   409b4:	eorle	r2, pc, r0, lsl #16
   409b8:	mvnsle	r4, sl, lsr #11
   409bc:	andlt	r2, r2, r0
   409c0:			; <UNDEFINED> instruction: 0x87f0e8bd
   409c4:	svceq	0x0000f1b9
   409c8:	stmdavs	fp!, {r2, ip, lr, pc}^
   409cc:	movwcs	fp, #4371	; 0x1113
   409d0:	andcc	pc, r0, r9, asr #17
   409d4:	andlt	r6, r2, r8, lsr #16
   409d8:			; <UNDEFINED> instruction: 0x87f0e8bd
   409dc:			; <UNDEFINED> instruction: 0x46304914
   409e0:			; <UNDEFINED> instruction: 0xf7c64479
   409e4:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
   409e8:			; <UNDEFINED> instruction: 0xf7c6d1c7
   409ec:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
   409f0:	andcs	sp, r0, r3, asr #1
   409f4:	bl	afe914 <__read_chk@plt+0xaf73e8>
   409f8:	stmdacs	r0, {r2, r9, sl, lr}
   409fc:			; <UNDEFINED> instruction: 0xe7ddd1bd
   40a00:	ldrtmi	r4, [r0], -ip, lsl #18
   40a04:			; <UNDEFINED> instruction: 0xf7c64479
   40a08:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   40a0c:			; <UNDEFINED> instruction: 0xf7c6d1d6
   40a10:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
   40a14:	ldrb	sp, [r1, sp, ror #3]
   40a18:	svceq	0x0000f1b9
   40a1c:	stmdavs	r3!, {r2, ip, lr, pc}^
   40a20:	movwcs	fp, #4371	; 0x1113
   40a24:	andcc	pc, r0, r9, asr #17
   40a28:	andlt	r6, r2, r0, lsr #16
   40a2c:			; <UNDEFINED> instruction: 0x87f0e8bd
   40a30:	ldrdeq	r3, [r1], -r0
   40a34:	andeq	r3, r1, ip, lsr #25
   40a38:	stmdavs	ip, {r4, r5, r6, sl, ip, sp, pc}
   40a3c:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp}
   40a40:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
   40a44:	stmdavs	r6, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
   40a48:	ldmdble	r7, {r1, r2, r5, r7, r9, lr}
   40a4c:	bl	19ac68 <__read_chk@plt+0x19373c>
   40a50:	and	r0, r1, r4, lsl #11
   40a54:	stmdble	ip, {r1, r2, r5, r7, r9, lr}
   40a58:	bleq	17ebb4 <__read_chk@plt+0x177688>
   40a5c:	stmdacs	r0, {r0, sl, ip, sp}
   40a60:	strdvs	sp, [ip], -r8
   40a64:	stmdavs	r1, {r0, r1, r3, r8, ip, sp, pc}^
   40a68:	tstlt	sl, r9, lsl r0
   40a6c:	andsvs	r6, r3, r3, lsl #16
   40a70:	ldcllt	0, cr3, [r0], #-32	; 0xffffffe0
   40a74:	andcs	r4, r0, r0, ror r7
   40a78:			; <UNDEFINED> instruction: 0x4770bc70
   40a7c:	ldrb	r4, [r8, r8, lsr #12]!
   40a80:	svcmi	0x00f0e92d
   40a84:			; <UNDEFINED> instruction: 0xf8df4617
   40a88:	addslt	r2, r3, r4, ror r5
   40a8c:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   40a90:	ldrbtmi	sl, [sl], #-3586	; 0xfffff1fe
   40a94:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   40a98:	tstls	r1, #1769472	; 0x1b0000
   40a9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   40aa0:	strmi	fp, [lr], -r1, lsl #2
   40aa4:	tstcs	r0, r0, lsr r2
   40aa8:			; <UNDEFINED> instruction: 0xf7c54630
   40aac:	stmdavc	ip!, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
   40ab0:	rsb	fp, r2, r4, lsr #18
   40ab4:	svcmi	0x0001f815
   40ab8:	subsle	r2, lr, r0, lsl #24
   40abc:	svclt	0x00182c09
   40ac0:	rscsle	r2, r7, r0, lsr #24
   40ac4:			; <UNDEFINED> instruction: 0xf7c64628
   40ac8:	strtmi	lr, [r8], #-2596	; 0xfffff5dc
   40acc:	stccc	8, cr15, [r1], {16}
   40ad0:	svclt	0x00182b09
   40ad4:	svclt	0x00162b20
   40ad8:	movwcs	r2, #4864	; 0x1300
   40adc:	subsle	r4, pc, ip, lsl r6	; <UNPREDICTABLE>
   40ae0:	blcs	105eb94 <__read_chk@plt+0x1057668>
   40ae4:	ldm	pc, {r0, r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   40ae8:	subeq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   40aec:	rsbeq	r0, r6, r6, rrx
   40af0:	rsbeq	r0, r6, r6, rrx
   40af4:	rsbeq	r0, r6, r6, rrx
   40af8:	rsbeq	r0, r6, r6, rrx
   40afc:	rsbeq	r0, r6, r6, rrx
   40b00:	rsbeq	r0, r6, r6, rrx
   40b04:	rsbeq	r0, r6, r6, rrx
   40b08:	rsbeq	r0, r6, r6, rrx
   40b0c:	rsbeq	r0, r6, r6, rrx
   40b10:	rsbeq	r0, r6, r6, rrx
   40b14:	rsbeq	r0, r6, r6, rrx
   40b18:	rsbeq	r0, r6, r6, rrx
   40b1c:	rsbeq	r0, r6, r6, rrx
   40b20:	rsbeq	r0, r6, r6, rrx
   40b24:	rsbeq	r0, r6, r6, rrx
   40b28:	rsbeq	r0, r6, r6, rrx
   40b2c:	rsbeq	r0, r6, r6, rrx
   40b30:	ldrdeq	r0, [r6], #-3	; <UNPREDICTABLE>
   40b34:	rsceq	r0, sp, r6, rrx
   40b38:	rsbeq	r0, r6, r6, rrx
   40b3c:	rscseq	r0, sl, r6, rrx
   40b40:	strdeq	r0, [r6], #-14	; <UNPREDICTABLE>
   40b44:	tsteq	r2, r6, rrx
   40b48:	rsbeq	r0, r6, r1, asr #32
   40b4c:	rsbeq	r0, r6, r6, rrx
   40b50:	rsbeq	r0, r6, r6, rrx
   40b54:	rsbeq	r0, r6, r6, rrx
   40b58:	rsbeq	r0, r6, r6, rrx
   40b5c:	tsteq	r6, r6, rrx
   40b60:			; <UNDEFINED> instruction: 0x01270066
   40b64:	rsbeq	r0, r6, ip, lsr #2
   40b68:	teqeq	r0, r6, rrx
   40b6c:			; <UNDEFINED> instruction: 0xf013786b
   40b70:	ldrdle	r0, [r2], -pc	; <UNPREDICTABLE>
   40b74:			; <UNDEFINED> instruction: 0xf0402b09
   40b78:	strcs	r8, [r5, #-256]!	; 0xffffff00
   40b7c:			; <UNDEFINED> instruction: 0xf7c64620
   40b80:			; <UNDEFINED> instruction: 0xf8dfea94
   40b84:			; <UNDEFINED> instruction: 0xf8df2480
   40b88:	ldrbtmi	r3, [sl], #-1144	; 0xfffffb88
   40b8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   40b90:	subsmi	r9, sl, r1, lsl fp
   40b94:	eorhi	pc, pc, #64	; 0x40
   40b98:	andslt	r4, r3, r8, lsr #12
   40b9c:	svchi	0x00f0e8bd
   40ba0:			; <UNDEFINED> instruction: 0xf7c64628
   40ba4:	strmi	lr, [r5], -lr, asr #22
   40ba8:			; <UNDEFINED> instruction: 0xf0002800
   40bac:			; <UNDEFINED> instruction: 0xf7f2821f
   40bb0:	strtmi	pc, [ip], -r9, lsl #24
   40bb4:	blcs	c7aa0c <__read_chk@plt+0xc734e0>
   40bb8:	cmphi	r7, r0	; <UNPREDICTABLE>
   40bbc:			; <UNDEFINED> instruction: 0xf8df2700
   40bc0:	strtmi	r1, [r8], -r8, asr #8
   40bc4:			; <UNDEFINED> instruction: 0xf7c54479
   40bc8:	stmdacs	r7, {r3, r6, r7, sl, fp, sp, lr, pc}
   40bcc:	sbchi	pc, r1, r0, lsl #6
   40bd0:			; <UNDEFINED> instruction: 0xf0402800
   40bd4:	bvs	ffc613bc <__read_chk@plt+0xffc59e90>
   40bd8:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
   40bdc:			; <UNDEFINED> instruction: 0xf0402800
   40be0:	stmdacs	r9!, {r0, r1, r2, r6, r7, pc}
   40be4:	movwcs	fp, #3860	; 0xf14
   40be8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   40bec:	stmdavc	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}
   40bf0:			; <UNDEFINED> instruction: 0xf0002b30
   40bf4:	svccs	0x000080e9
   40bf8:			; <UNDEFINED> instruction: 0xf8dfd1bf
   40bfc:	movwcs	r1, #1040	; 0x410
   40c00:	rscsvs	r4, r3, #40, 12	; 0x2800000
   40c04:			; <UNDEFINED> instruction: 0xf7c54479
   40c08:	ldmdacs	fp!, {r3, r5, r7, sl, fp, sp, lr, pc}
   40c0c:	cmnhi	sp, r0	; <UNPREDICTABLE>
   40c10:			; <UNDEFINED> instruction: 0x462849ff
   40c14:			; <UNDEFINED> instruction: 0xf7c54479
   40c18:	stcpl	12, cr14, [fp], #-640	; 0xfffffd80
   40c1c:			; <UNDEFINED> instruction: 0xf013182a
   40c20:			; <UNDEFINED> instruction: 0xf0400fdf
   40c24:	strmi	r8, [r3], -pc, ror #2
   40c28:	cmn	fp, r8, lsl r9
   40c2c:			; <UNDEFINED> instruction: 0xf0003b01
   40c30:			; <UNDEFINED> instruction: 0xf8128169
   40c34:	stmdbcs	r0!, {r0, r8, sl, fp, ip}
   40c38:			; <UNDEFINED> instruction: 0xf1a3d0f8
   40c3c:	bcs	81508 <__read_chk@plt+0x79fdc>
   40c40:	msrhi	(UNDEF: 96), r0
   40c44:			; <UNDEFINED> instruction: 0xf0135ceb
   40c48:			; <UNDEFINED> instruction: 0xf04003df
   40c4c:			; <UNDEFINED> instruction: 0xf106815b
   40c50:			; <UNDEFINED> instruction: 0x461f0814
   40c54:			; <UNDEFINED> instruction: 0xf0002f00
   40c58:	ldrbeq	r8, [r9, sl, asr #2]!
   40c5c:	stmdavc	fp!, {r0, r3, sl, ip, lr, pc}
   40c60:			; <UNDEFINED> instruction: 0xf0402b20
   40c64:	stfnep	f0, [fp], #-316	; 0xfffffec4
   40c68:	svclt	0x00182f0a
   40c6c:			; <UNDEFINED> instruction: 0xf000461d
   40c70:			; <UNDEFINED> instruction: 0x46288138
   40c74:	ldc2	7, cr15, [ip, #-968]	; 0xfffffc38
   40c78:			; <UNDEFINED> instruction: 0xf0001c42
   40c7c:	svccs	0x00138143
   40c80:	streq	pc, [r2, #-261]	; 0xfffffefb
   40c84:	andeq	pc, r7, r8, lsl #16
   40c88:	teqhi	sl, r0	; <UNPREDICTABLE>
   40c8c:	strb	r3, [r1, r1, lsl #14]!
   40c90:	stmdbcs	pc!, {r0, r3, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
   40c94:	sbcshi	pc, sp, r0
   40c98:	strtmi	r3, [pc], -r1, lsl #10
   40c9c:			; <UNDEFINED> instruction: 0xf0002900
   40ca0:			; <UNDEFINED> instruction: 0xf8df80ec
   40ca4:	ldrbtmi	r8, [r8], #880	; 0x370
   40ca8:			; <UNDEFINED> instruction: 0xf817e006
   40cac:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   40cb0:	stmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   40cb4:	rschi	pc, r1, r0
   40cb8:			; <UNDEFINED> instruction: 0xf7c64640
   40cbc:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   40cc0:	smmlsr	sl, r3, r1, sp
   40cc4:	sfmne	f2, 2, [r8], #-80	; 0xffffffb0
   40cc8:			; <UNDEFINED> instruction: 0xf7fa18b1
   40ccc:	stmdacs	r0, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   40cd0:	tstcs	r0, #168, 30	; 0x2a0
   40cd4:	svcge	0x0051f6ff
   40cd8:	eorsvs	r2, r3, r0, lsl #10
   40cdc:	strcc	lr, [r1, #-1870]	; 0xfffff8b2
   40ce0:	cmnvs	r5, r2, lsl #6
   40ce4:	strcc	lr, [r1, #-2040]	; 0xfffff808
   40ce8:	cmnvs	r5, r6, lsl #6
   40cec:	strcc	lr, [r1, #-2036]	; 0xfffff80c
   40cf0:	cmnvs	r5, r5, lsl #6
   40cf4:			; <UNDEFINED> instruction: 0xf105e7f0
   40cf8:	teqcs	sl, r1, lsl #16
   40cfc:			; <UNDEFINED> instruction: 0xf7c64640
   40d00:			; <UNDEFINED> instruction: 0x4607ebda
   40d04:			; <UNDEFINED> instruction: 0xf43f2800
   40d08:	strmi	sl, [r0, #3896]	; 0xf38
   40d0c:	svcge	0x0035f4bf
   40d10:	movwlt	pc, #18655	; 0x48df	; <UNPREDICTABLE>
   40d14:	b	1c12824 <__read_chk@plt+0x1c0b2f8>
   40d18:	ldrbtmi	r0, [fp], #2309	; 0x905
   40d1c:	ldrbmi	lr, [r7, #-1]
   40d20:	bl	2b4eb8 <__read_chk@plt+0x2ad98c>
   40d24:	ldrbmi	r0, [r8], -sl, lsl #6
   40d28:	blne	bed98 <__read_chk@plt+0xb786c>
   40d2c:			; <UNDEFINED> instruction: 0xf7c69301
   40d30:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
   40d34:			; <UNDEFINED> instruction: 0xe720d1f3
   40d38:	strcc	fp, [r1, #-2311]	; 0xfffff6f9
   40d3c:	cmnvs	r5, r3, lsl #6
   40d40:	strcc	lr, [r1, #-1994]	; 0xfffff836
   40d44:	cmnvs	r5, r1, lsl #6
   40d48:	strcc	lr, [r1, #-1990]	; 0xfffff83a
   40d4c:	cmnvs	r5, r4, lsl #6
   40d50:	stcpl	7, cr14, [fp], #-776	; 0xfffffcf8
   40d54:	andsle	r2, r4, r1, lsr #22
   40d58:	blcs	86dbac <__read_chk@plt+0x866680>
   40d5c:	blcs	2b09c4 <__read_chk@plt+0x2a9498>
   40d60:	svccs	0x0000d02e
   40d64:	svcge	0x0009f47f
   40d68:	blcs	5b93c <__read_chk@plt+0x54410>
   40d6c:	svcge	0x0045f43f
   40d70:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
   40d74:	rscscc	pc, pc, pc, asr #32
   40d78:	strcc	lr, [r1, #-1843]	; 0xfffff8cd
   40d7c:	cmnvs	r5, pc, lsl #6
   40d80:	mcrrne	7, 10, lr, r2, cr10
   40d84:	rscsvs	r2, r3, #67108864	; 0x4000000
   40d88:	teqlt	r3, fp, lsr #25
   40d8c:	svclt	0x00182b09
   40d90:	svclt	0x00082b20
   40d94:	mvnle	r4, r0, lsl r6
   40d98:	stmdacs	r8, {r0, fp, ip, sp}
   40d9c:	bvc	b352d0 <__read_chk@plt+0xb2dda4>
   40da0:	blcs	8ad274 <__read_chk@plt+0x8a5d48>
   40da4:	svcge	0x0027f47f
   40da8:	blcs	5f75c <__read_chk@plt+0x58230>
   40dac:	svcge	0x0023f47f
   40db0:	andscs	r4, r0, #40, 12	; 0x2800000
   40db4:			; <UNDEFINED> instruction: 0xf7c52100
   40db8:	movwcs	lr, #31646	; 0x7b9e
   40dbc:			; <UNDEFINED> instruction: 0xe78b61b0
   40dc0:	blcs	5b994 <__read_chk@plt+0x54468>
   40dc4:	strb	sp, [r7, r9, ror #1]!
   40dc8:			; <UNDEFINED> instruction: 0xf1063501
   40dcc:			; <UNDEFINED> instruction: 0xf1050713
   40dd0:	and	r0, r5, r8, lsr #16
   40dd4:			; <UNDEFINED> instruction: 0xf8073502
   40dd8:	strbmi	r0, [r5, #-3841]	; 0xfffff0ff
   40ddc:	addshi	pc, r0, r0
   40de0:			; <UNDEFINED> instruction: 0xf7f24628
   40de4:	mcrrne	12, 6, pc, r2, cr5	; <UNPREDICTABLE>
   40de8:			; <UNDEFINED> instruction: 0xe6c6d1f4
   40dec:			; <UNDEFINED> instruction: 0xf1a39b01
   40df0:			; <UNDEFINED> instruction: 0xf039091f
   40df4:			; <UNDEFINED> instruction: 0xf47f0308
   40df8:			; <UNDEFINED> instruction: 0xf106aec0
   40dfc:			; <UNDEFINED> instruction: 0x46400913
   40e00:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
   40e04:	mrrc2	7, 15, pc, r4, cr2	; <UNPREDICTABLE>
   40e08:			; <UNDEFINED> instruction: 0xf8094547
   40e0c:	ldmle	r6!, {r0, r8, r9, sl, fp}^
   40e10:	movweq	lr, #23466	; 0x5baa
   40e14:	blcs	98fa24 <__read_chk@plt+0x9884f8>
   40e18:	subseq	lr, r3, #323584	; 0x4f000
   40e1c:			; <UNDEFINED> instruction: 0xf102d809
   40e20:			; <UNDEFINED> instruction: 0xf1060315
   40e24:	ldrtmi	r0, [r3], #-296	; 0xfffffed8
   40e28:			; <UNDEFINED> instruction: 0xf8032200
   40e2c:	addsmi	r2, r9, #1024	; 0x400
   40e30:	movwcs	sp, #45563	; 0xb1fb
   40e34:			; <UNDEFINED> instruction: 0xf087e750
   40e38:	stmdacs	r9, {r0, r8, r9}
   40e3c:	andcs	fp, r0, #20, 30	; 0x50
   40e40:	andeq	pc, r1, #3
   40e44:	stmdavc	fp!, {r1, r3, r5, r6, r8, r9, ip, sp, pc}
   40e48:			; <UNDEFINED> instruction: 0xf47f2b30
   40e4c:	strcc	sl, [r1, #-3796]	; 0xfffff12c
   40e50:	stmiavc	fp!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   40e54:	svceq	0x00dff013
   40e58:	mcrge	4, 4, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   40e5c:			; <UNDEFINED> instruction: 0xf43f2b09
   40e60:	strcc	sl, [r2, #-3724]	; 0xfffff174
   40e64:	cmnvs	r5, ip, lsl #6
   40e68:	stmdavc	fp!, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   40e6c:	svclt	0x00042b78
   40e70:	strcs	r3, [r1, -r2, lsl #10]
   40e74:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   40e78:			; <UNDEFINED> instruction: 0xf04fe6a1
   40e7c:	ldrshtvs	r3, [r5], #63	; 0x3f
   40e80:	ldmdavc	fp!, {r0, r1, r4, r5, r8, sp, lr}
   40e84:	ldmdavc	fp!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   40e88:	svceq	0x00dff013
   40e8c:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {1}
   40e90:			; <UNDEFINED> instruction: 0xf43f2b09
   40e94:	smlsdxcc	r1, r2, lr, sl
   40e98:	cmnvs	r7, sp, lsl #6
   40e9c:	movwcs	lr, #59164	; 0xe71c
   40ea0:	ldmdacs	r0, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   40ea4:	stfvcd	f5, [sl], #-372	; 0xfffffe8c
   40ea8:	bcs	8ad378 <__read_chk@plt+0x8a5e4c>
   40eac:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {3}
   40eb0:	bcs	60060 <__read_chk@plt+0x58b34>
   40eb4:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {3}
   40eb8:	andcs	sl, r9, #14, 30	; 0x38
   40ebc:	ldrtmi	r4, [r8], -r9, lsr #12
   40ec0:	blx	c7ee90 <__read_chk@plt+0xc77964>
   40ec4:	tstcs	r0, r0, lsl r2
   40ec8:			; <UNDEFINED> instruction: 0xf7c54638
   40ecc:	andscs	lr, r0, #20, 22	; 0x5000
   40ed0:	cmnvs	r0, r0, lsl #2
   40ed4:	andeq	pc, r8, r5, lsl #2
   40ed8:	bl	37edf4 <__read_chk@plt+0x3778c8>
   40edc:	lslsvs	r2, r8, #6
   40ee0:	stmdavc	sl!, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   40ee4:	svclt	0x00082a20
   40ee8:	andle	r3, r0, r2, lsl #10
   40eec:			; <UNDEFINED> instruction: 0x4628461d
   40ef0:	blx	ff7feec2 <__read_chk@plt+0xff7f7996>
   40ef4:	andle	r1, r5, r3, asr #24
   40ef8:			; <UNDEFINED> instruction: 0xf8083502
   40efc:	strb	r0, [r5], r7
   40f00:	strbt	r2, [r9], sl, lsl #6
   40f04:	cmnvs	r5, r2, lsl #6
   40f08:			; <UNDEFINED> instruction: 0xf895e6e6
   40f0c:			; <UNDEFINED> instruction: 0xf013303b
   40f10:	ldrdle	r0, [r2], -pc	; <UNPREDICTABLE>
   40f14:			; <UNDEFINED> instruction: 0xf47f2b09
   40f18:			; <UNDEFINED> instruction: 0xf64fae7b
   40f1c:			; <UNDEFINED> instruction: 0xf6cf7bed
   40f20:	bl	feb1ff24 <__read_chk@plt+0xfeb189f8>
   40f24:			; <UNDEFINED> instruction: 0xf1060b06
   40f28:			; <UNDEFINED> instruction: 0xf1050a13
   40f2c:			; <UNDEFINED> instruction: 0xf105093c
   40f30:	and	r0, r8, r9, lsr r8
   40f34:	blcs	edf1e8 <__read_chk@plt+0xed7cbc>
   40f38:	mcrge	4, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   40f3c:			; <UNDEFINED> instruction: 0xf80a3503
   40f40:	strbmi	r0, [sp, #-3841]	; 0xfffff0ff
   40f44:			; <UNDEFINED> instruction: 0x4628d0dc
   40f48:	streq	lr, [sl, -fp, lsl #22]
   40f4c:	blx	fec7ef1e <__read_chk@plt+0xfec779f2>
   40f50:			; <UNDEFINED> instruction: 0xf43f1c43
   40f54:	strmi	sl, [r8, #3677]!	; 0xe5d
   40f58:	ldrtmi	sp, [r7], #-492	; 0xfffffe14
   40f5c:	ldrvc	r2, [r8, #-778]!	; 0xfffffcf6
   40f60:	ldmdacs	r1, {r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   40f64:			; <UNDEFINED> instruction: 0xb12bd106
   40f68:	blcs	c5f01c <__read_chk@plt+0xc57af0>
   40f6c:	mcrge	4, 2, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   40f70:	str	r3, [r1, r1, lsl #10]!
   40f74:	tstle	sp, r0, lsr #16
   40f78:	mlacc	r0, r5, r8, pc	; <UNPREDICTABLE>
   40f7c:	blcs	8ad470 <__read_chk@plt+0x8a5f44>
   40f80:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {3}
   40f84:	mlacc	r1, r5, r8, pc	; <UNPREDICTABLE>
   40f88:			; <UNDEFINED> instruction: 0xf47f2b00
   40f8c:			; <UNDEFINED> instruction: 0xf106ae34
   40f90:			; <UNDEFINED> instruction: 0xf1050713
   40f94:	movwcs	r0, #2080	; 0x820
   40f98:			; <UNDEFINED> instruction: 0x46286273
   40f9c:	blx	fe27ef6e <__read_chk@plt+0xfe277a42>
   40fa0:			; <UNDEFINED> instruction: 0xf43f1c41
   40fa4:	strcc	sl, [r2, #-3562]	; 0xfffff216
   40fa8:	svceq	0x0001f807
   40fac:	mvnsle	r4, r8, lsr #11
   40fb0:	ldr	r2, [r1], r9, lsl #6
   40fb4:	tstle	r8, r1, lsr #16
   40fb8:	stmdavc	fp!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   40fbc:			; <UNDEFINED> instruction: 0xf47f2b30
   40fc0:	strcc	sl, [r1, #-3610]	; 0xfffff1e6
   40fc4:	stcpl	7, cr14, [fp], #-908	; 0xfffffc74
   40fc8:	stmdacs	r8!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
   40fcc:	mcrge	4, 0, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   40fd0:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
   40fd4:			; <UNDEFINED> instruction: 0xf43f2b00
   40fd8:	blcs	8acbc0 <__read_chk@plt+0x8a5694>
   40fdc:	mcrge	4, 0, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   40fe0:	mlacc	r9, r5, r8, pc	; <UNPREDICTABLE>
   40fe4:			; <UNDEFINED> instruction: 0xf43f2b00
   40fe8:			; <UNDEFINED> instruction: 0xe604aef0
   40fec:	stcl	7, cr15, [r6], #788	; 0x314
   40ff0:	addlt	r4, r5, #44, 12	; 0x2c00000
   40ff4:			; <UNDEFINED> instruction: 0xf7c5e5c2
   40ff8:	svclt	0x0000ecee
   40ffc:	andeq	r5, r2, lr, lsr #27
   41000:	andeq	r0, r0, r0, asr r7
   41004:			; <UNDEFINED> instruction: 0x00025cb6
   41008:	andeq	sl, r0, r0, asr #23
   4100c:	muleq	r0, r8, fp
   41010:	andeq	r3, r1, r0, ror #28
   41014:	andeq	sl, r0, r6, asr #21
   41018:	andeq	sl, r0, r2, asr sl
   4101c:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   41020:	ldrlt	r4, [r0, #-1539]	; 0xfffff9fd
   41024:	cfldrsmi	mvf4, [r6], {252}	; 0xfc
   41028:	bmi	5ed238 <__read_chk@plt+0x5e5d0c>
   4102c:	strbtmi	r2, [r8], -r0, lsl #2
   41030:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   41034:	stmdavs	r4!, {r1, r3, r4, r5, r6, sl, lr}
   41038:			; <UNDEFINED> instruction: 0xf04f9401
   4103c:			; <UNDEFINED> instruction: 0xf7c60400
   41040:	strcs	lr, [r0], #-2526	; 0xfffff622
   41044:	bmi	46d58c <__read_chk@plt+0x466060>
   41048:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   4104c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41050:	subsmi	r9, sl, r1, lsl #22
   41054:	strtmi	sp, [r0], -pc, lsl #2
   41058:	ldclt	0, cr11, [r0, #-8]
   4105c:	strmi	r4, [r1], -r2, lsl #12
   41060:			; <UNDEFINED> instruction: 0xf7c59800
   41064:			; <UNDEFINED> instruction: 0x4604e854
   41068:	stmdals	r0, {sl, fp, ip, sp}
   4106c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   41070:	ldm	r8!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41074:			; <UNDEFINED> instruction: 0xf7c5e7e7
   41078:	svclt	0x0000ecae
   4107c:	andeq	r5, r2, ip, lsl r8
   41080:	andeq	r0, r0, r0, asr r7
   41084:	andeq	r3, r1, r8, asr sl
   41088:	strdeq	r5, [r2], -r6
   4108c:	svcmi	0x00f0e92d
   41090:	strmi	fp, [fp], -r5, lsl #1
   41094:	tstls	r1, fp, ror #20
   41098:	stmdbmi	fp!, {sl, sp}^
   4109c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   410a0:	andls	r6, r3, #1179648	; 0x120000
   410a4:	andeq	pc, r0, #79	; 0x4f
   410a8:	stmdacs	r0, {r2, r3, r4, sp, lr}
   410ac:	adcshi	pc, r3, r0
   410b0:	strmi	r7, [r6], -r3, lsl #16
   410b4:			; <UNDEFINED> instruction: 0xf0002b00
   410b8:			; <UNDEFINED> instruction: 0xf7c580ae
   410bc:	andcc	lr, r3, sl, lsr #30
   410c0:	ldc	7, cr15, [lr], #788	; 0x314
   410c4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   410c8:	adcshi	pc, r6, r0
   410cc:	ldmibpl	r7!, {r1, r2, r6, r9, sl, ip, sp, lr, pc}
   410d0:	beq	27d50c <__read_chk@plt+0x275fe0>
   410d4:	ldmibvs	fp, {r0, r1, r3, r6, r7, r9, ip, sp, lr, pc}^
   410d8:	strcs	r4, [r1, #-1696]	; 0xfffff960
   410dc:	stccs	0, cr14, [r2], {16}
   410e0:			; <UNDEFINED> instruction: 0xf1b8d141
   410e4:	rsble	r0, r6, r2, lsl #30
   410e8:	vadd.i8	d2, d0, d23
   410ec:	bl	261308 <__read_chk@plt+0x259ddc>
   410f0:	bl	41f18 <__read_chk@plt+0x3a9ec>
   410f4:	ldrbpl	r0, [r8, #-195]!	; 0xffffff3d
   410f8:	strcc	r7, [r1, #-2059]	; 0xfffff7f5
   410fc:	tstle	r9, lr, lsr #22
   41100:	ldrbmi	r2, [r1], -sl, lsl #4
   41104:	strcc	r4, [r1], #-1584	; 0xfffff9d0
   41108:	ldmib	r4!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4110c:	blcc	c5f1e0 <__read_chk@plt+0xc57cb4>
   41110:	ldmdale	r1!, {r0, r3, r8, r9, fp, sp}^
   41114:	stmdavc	fp, {r1, r8, fp, ip, pc}
   41118:	svclt	0x00182b2e
   4111c:	cmnle	fp, r0, lsl #22
   41120:	svclt	0x00082b2e
   41124:	stccs	12, cr1, [r1], {78}	; 0x4e
   41128:	stmdacs	r2, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   4112c:	blcs	bf72c4 <__read_chk@plt+0xbefd98>
   41130:	rscle	r4, r5, r0, lsl #13
   41134:	streq	pc, [r1], #-420	; 0xfffffe5c
   41138:	blx	fed48be0 <__read_chk@plt+0xfed416b4>
   4113c:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   41140:	svclt	0x008828fc
   41144:	streq	pc, [r1], #-68	; 0xffffffbc
   41148:	cmple	r5, r0, lsl #24
   4114c:	rsceq	r1, sl, fp, ror #28
   41150:			; <UNDEFINED> instruction: 0x4639703b
   41154:			; <UNDEFINED> instruction: 0xf7c54620
   41158:	blls	bc2d0 <__read_chk@plt+0xb4da4>
   4115c:	stmdacs	r0, {r3, r4, sp, lr}
   41160:	strtmi	sp, [r0], -r7, rrx
   41164:			; <UNDEFINED> instruction: 0xf1b0e04c
   41168:	andle	r5, fp, #128, 30	; 0x200
   4116c:	svcne	0x0000f5b0
   41170:			; <UNDEFINED> instruction: 0xf5b0d236
   41174:	subsle	r4, r0, #128, 30	; 0x200
   41178:	svclt	0x0088287f
   4117c:	cdpeq	0, 0, cr15, cr7, cr15, {2}
   41180:	ands	sp, r4, r2, lsl #16
   41184:	cdpeq	0, 1, cr15, cr12, cr15, {2}
   41188:			; <UNDEFINED> instruction: 0x0c05eb07
   4118c:	blx	852b60 <__read_chk@plt+0x84b634>
   41190:			; <UNDEFINED> instruction: 0xf062f203
   41194:			; <UNDEFINED> instruction: 0xf80c0b7f
   41198:	addsmi	fp, sl, r1, lsl #22
   4119c:	bl	fe84fdc0 <__read_chk@plt+0xfe848894>
   411a0:	mvnsle	r0, r2
   411a4:	mvfeqdp	f7, #0.5
   411a8:	blx	28e5b6 <__read_chk@plt+0x28708a>
   411ac:	ldrbpl	r5, [r8, #-1294]!	; 0xfffffaf2
   411b0:	stmdavc	fp, {r0, r8, sl, ip, sp}
   411b4:	subscc	lr, r0, r2, lsr #15
   411b8:	svcpl	0x0080f1b0
   411bc:			; <UNDEFINED> instruction: 0xf04fd313
   411c0:	bl	204a38 <__read_chk@plt+0x1fd50c>
   411c4:	ldrbtmi	r0, [r3], -r5, lsl #24
   411c8:	vpmax.s8	d15, d3, d16
   411cc:	bleq	203d35c <__read_chk@plt+0x2035e30>
   411d0:	bllt	bf208 <__read_chk@plt+0xb7cdc>
   411d4:	blcc	211444 <__read_chk@plt+0x209f18>
   411d8:	andeq	lr, r2, r0, lsr #23
   411dc:			; <UNDEFINED> instruction: 0xe7e1d1f4
   411e0:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   411e4:			; <UNDEFINED> instruction: 0xf5b0e7d0
   411e8:	andsle	r1, r9, #0, 30
   411ec:	svcmi	0x0080f5b0
   411f0:			; <UNDEFINED> instruction: 0xf04fd319
   411f4:	strb	r0, [r4, lr, lsl #28]!
   411f8:			; <UNDEFINED> instruction: 0xf7c54638
   411fc:	adccs	lr, r0, r6, asr pc
   41200:	blmi	453a50 <__read_chk@plt+0x44c524>
   41204:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41208:	blls	11b278 <__read_chk@plt+0x113d4c>
   4120c:	tstle	r7, sl, asr r0
   41210:	pop	{r0, r2, ip, sp, pc}
   41214:	ldrshtcs	r8, [r7], -r0
   41218:			; <UNDEFINED> instruction: 0xf04fe7f2
   4121c:	ldr	r0, [r3, lr, lsl #28]!
   41220:	cdpeq	0, 1, cr15, cr5, cr15, {2}
   41224:	ldmdacs	pc!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   41228:			; <UNDEFINED> instruction: 0xf04fbf88
   4122c:	stmiale	r8, {r0, r1, r2, r9, sl, fp}^
   41230:			; <UNDEFINED> instruction: 0x4638e7bd
   41234:	svc	0x0038f7c5
   41238:	bl	ff07f154 <__read_chk@plt+0xff077c28>
   4123c:	ldrb	fp, [pc, r0, lsl #5]
   41240:	bl	ff27f15c <__read_chk@plt+0xff277c30>
   41244:	andeq	r0, r0, r0, asr r7
   41248:	andeq	r5, r2, r4, lsr #15
   4124c:	andeq	r5, r2, ip, lsr r6
   41250:	svcmi	0x00f0e92d
   41254:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   41258:	stmdavc	r4, {r3, r4, r5, ip, lr, pc}
   4125c:	strmi	r1, [r7], -sp, asr #28
   41260:	teqle	r3, ip, lsr #5
   41264:	andcc	r0, r3, r0, lsr #1
   41268:	bl	ffaff184 <__read_chk@plt+0xffaf7c58>
   4126c:	orrslt	r4, r0, #128, 12	; 0x8000000
   41270:	rsbsle	r2, sl, r0, lsl #24
   41274:			; <UNDEFINED> instruction: 0xf107787a
   41278:	bcs	a03a84 <__read_chk@plt+0x9fc558>
   4127c:	bcs	143786c <__read_chk@plt+0x1430340>
   41280:	ldreq	sp, [r4], -sp, lsr #18
   41284:	cmneq	pc, #2	; <UNPREDICTABLE>
   41288:	addhi	pc, pc, r0, asr #2
   4128c:			; <UNDEFINED> instruction: 0xf0002d01
   41290:	ldrbmi	r8, [r1], -sl, lsl #1
   41294:	and	r2, r5, r1, lsl #12
   41298:	adcmi	r3, lr, #1048576	; 0x100000
   4129c:			; <UNDEFINED> instruction: 0xf013d00a
   412a0:	tstle	r9, lr, ror pc
   412a4:	svccs	0x0001f811
   412a8:	rsbseq	pc, pc, r2
   412ac:	bicne	lr, r3, #64, 20	; 0x40000
   412b0:	ldrbtle	r0, [r1], #1552	; 0x610
   412b4:	stmdale	r3!, {r0, r1, r2, r3, r6, r8, r9, fp, sp}^
   412b8:			; <UNDEFINED> instruction: 0xf7c54640
   412bc:	ldmdami	ip!, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
   412c0:	andlt	r4, r3, r8, ror r4
   412c4:	svcmi	0x00f0e8bd
   412c8:	svclt	0x00b8f7c5
   412cc:			; <UNDEFINED> instruction: 0xf04f2016
   412d0:			; <UNDEFINED> instruction: 0xf7c50800
   412d4:	strbmi	lr, [r0], -sl, ror #23
   412d8:	pop	{r0, r1, ip, sp, pc}
   412dc:	blmi	da52a4 <__read_chk@plt+0xd9dd78>
   412e0:	andls	r3, r0, #40, 20	; 0x28000
   412e4:	rscscc	pc, pc, #79	; 0x4f
   412e8:	tstcs	r1, fp, ror r4
   412ec:			; <UNDEFINED> instruction: 0xf7c6460c
   412f0:	strtmi	lr, [r6], -sl, asr #16
   412f4:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   412f8:	stmdble	pc!, {r0, r2, r5, r7, r9, lr}	; <UNPREDICTABLE>
   412fc:	ldrsbtlt	pc, [r8], pc	; <UNPREDICTABLE>
   41300:			; <UNDEFINED> instruction: 0xf91a44fb
   41304:	ldclne	0, cr1, [r2], #-24	; 0xffffffe8
   41308:	andcc	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
   4130c:	ldrmi	r2, [r4], -r0, lsl #18
   41310:	cmneq	pc, #3	; <UNPREDICTABLE>
   41314:	addsmi	sp, r5, #77824	; 0x13000
   41318:	ldmne	r8!, {r2, r5, r8, fp, ip, lr, pc}
   4131c:	adcmi	lr, r5, #4
   41320:			; <UNDEFINED> instruction: 0xf013d920
   41324:	bicle	r4, r7, lr, ror pc
   41328:	svcne	0x0001f810
   4132c:			; <UNDEFINED> instruction: 0x46161c54
   41330:	ldcleq	0, cr15, [pc], #-4	; 41334 <__read_chk@plt+0x39e08>
   41334:	b	1342b60 <__read_chk@plt+0x133b634>
   41338:	strtmi	r1, [r2], -r3, asr #7
   4133c:	strtmi	sp, [r6], -pc, ror #9
   41340:	rscscc	pc, pc, #79	; 0x4f
   41344:	strbmi	r2, [r8], -r1, lsl #2
   41348:	ldrbmi	r9, [fp], -r0, lsl #6
   4134c:	ldmda	sl, {r1, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41350:			; <UNDEFINED> instruction: 0xf7c54648
   41354:	adcmi	lr, r5, #14208	; 0x3780
   41358:	ldmle	r2, {r0, r7, sl, lr}^
   4135c:			; <UNDEFINED> instruction: 0xf8892300
   41360:	ldr	r3, [r8, r0]!
   41364:	ldrtmi	r3, [r4], -r2, lsl #12
   41368:	andvc	lr, r4, sl, ror #15
   4136c:	andlt	r4, r3, r0, asr #12
   41370:	svchi	0x00f0e8bd
   41374:	andls	r4, r0, #17408	; 0x4400
   41378:	rscscc	pc, pc, #79	; 0x4f
   4137c:			; <UNDEFINED> instruction: 0xe7b4447b
   41380:	subseq	pc, r0, #-1073741784	; 0xc0000028
   41384:	tstcs	r1, lr, lsl #22
   41388:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
   4138c:	rscscc	pc, pc, #79	; 0x4f
   41390:	strmi	r4, [lr], #-1600	; 0xfffff9c0
   41394:	svc	0x00f6f7c5
   41398:			; <UNDEFINED> instruction: 0xf7c54640
   4139c:			; <UNDEFINED> instruction: 0x4634edba
   413a0:	stmdbeq	r0, {r3, r8, r9, fp, sp, lr, pc}
   413a4:	strtmi	lr, [lr], -r8, lsr #15
   413a8:	strcs	lr, [r0], -r4, lsl #15
   413ac:	svclt	0x0000e782
   413b0:	andeq	r3, r1, r8, lsl #16
   413b4:	andeq	r3, r1, r8, asr #15
   413b8:	andeq	r3, r1, r0, asr #15
   413bc:	andeq	r3, r1, ip, lsr #14
   413c0:	andeq	r3, r1, lr, lsr #14
   413c4:	blmi	653c28 <__read_chk@plt+0x64c6fc>
   413c8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   413cc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   413d0:	movwls	r6, #14363	; 0x381b
   413d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   413d8:	smlattcs	r2, r8, r1, fp
   413dc:			; <UNDEFINED> instruction: 0xf7c44604
   413e0:	biclt	lr, r0, r2, asr #28
   413e4:	strtmi	sl, [r0], -r2, lsl #18
   413e8:			; <UNDEFINED> instruction: 0xf7c59101
   413ec:	orrslt	lr, r0, ip, asr sp
   413f0:	strtmi	r9, [r0], -r1, lsl #18
   413f4:	ldcl	7, cr15, [r6, #-788]	; 0xfffffcec
   413f8:	tstcc	r7, r2, lsl #18
   413fc:			; <UNDEFINED> instruction: 0xf7ff08c9
   41400:	bmi	3010a4 <__read_chk@plt+0x2f9b78>
   41404:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   41408:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4140c:	subsmi	r9, sl, r3, lsl #22
   41410:	andlt	sp, r4, r6, lsl #2
   41414:	andscs	fp, r6, r0, lsl sp
   41418:	bl	11ff334 <__read_chk@plt+0x11f7e08>
   4141c:	ldrb	r2, [r0, r0]!
   41420:	b	ff67f33c <__read_chk@plt+0xff677e10>
   41424:	andeq	r5, r2, r8, ror r4
   41428:	andeq	r0, r0, r0, asr r7
   4142c:	andeq	r5, r2, sl, lsr r4
   41430:	smlatbeq	sl, r1, r1, pc	; <UNPREDICTABLE>
   41434:			; <UNDEFINED> instruction: 0xf181fab1
   41438:	stmdacs	r0, {r0, r3, r6, r8, fp}
   4143c:	tstcs	r0, r8, lsl #30
   41440:	stmdbmi	r6, {r0, r3, r6, r8, ip, sp, pc}
   41444:	strlt	r2, [r8, #-522]	; 0xfffffdf6
   41448:			; <UNDEFINED> instruction: 0xf7c54479
   4144c:	blx	fec7d16c <__read_chk@plt+0xfec75c40>
   41450:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   41454:	strmi	fp, [r8], -r8, lsl #26
   41458:	svclt	0x00004770
   4145c:	andeq	r3, r1, r4, lsl #16
   41460:	blmi	553cb4 <__read_chk@plt+0x54c788>
   41464:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   41468:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   4146c:	movwls	r6, #6171	; 0x181b
   41470:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   41474:	tstcs	r2, r0, lsr #2
   41478:			; <UNDEFINED> instruction: 0xf7c44604
   4147c:	ldmdblt	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   41480:	bmi	389488 <__read_chk@plt+0x381f5c>
   41484:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   41488:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4148c:	subsmi	r9, sl, r1, lsl #22
   41490:	andlt	sp, r2, fp, lsl #2
   41494:			; <UNDEFINED> instruction: 0x4669bd10
   41498:			; <UNDEFINED> instruction: 0xf7c54620
   4149c:	stmdbls	r0, {r2, r8, sl, fp, sp, lr, pc}
   414a0:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   414a4:			; <UNDEFINED> instruction: 0xffc4f7ff
   414a8:			; <UNDEFINED> instruction: 0xf7c5e7eb
   414ac:	svclt	0x0000ea94
   414b0:	ldrdeq	r5, [r2], -ip
   414b4:	andeq	r0, r0, r0, asr r7
   414b8:			; <UNDEFINED> instruction: 0x000253ba
   414bc:	smlatbeq	fp, r1, r1, pc	; <UNPREDICTABLE>
   414c0:			; <UNDEFINED> instruction: 0xf181fab1
   414c4:	stmdacs	r0, {r0, r3, r6, r8, fp}
   414c8:	tstcs	r0, r8, lsl #30
   414cc:	stmdbmi	r6, {r0, r4, r6, r8, ip, sp, pc}
   414d0:	strlt	r2, [r8, #-523]	; 0xfffffdf5
   414d4:	tstcc	ip, r9, ror r4
   414d8:	cdp	7, 15, cr15, cr14, cr5, {6}
   414dc:			; <UNDEFINED> instruction: 0xf080fab0
   414e0:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   414e4:	ldrbmi	r4, [r0, -r8, lsl #12]!
   414e8:	andeq	r3, r1, r8, ror r7
   414ec:	blmi	553d40 <__read_chk@plt+0x54c814>
   414f0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   414f4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   414f8:	movwls	r6, #6171	; 0x181b
   414fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   41500:	tstcs	r2, r0, lsr #2
   41504:			; <UNDEFINED> instruction: 0xf7c44604
   41508:	ldmdblt	r0, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
   4150c:	bmi	389514 <__read_chk@plt+0x381fe8>
   41510:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   41514:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   41518:	subsmi	r9, sl, r1, lsl #22
   4151c:	andlt	sp, r2, fp, lsl #2
   41520:			; <UNDEFINED> instruction: 0x4669bd10
   41524:			; <UNDEFINED> instruction: 0xf7c54620
   41528:	stmdbls	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   4152c:	stmiaeq	r9, {r0, r1, r2, r8, ip, sp}^
   41530:			; <UNDEFINED> instruction: 0xffc4f7ff
   41534:			; <UNDEFINED> instruction: 0xf7c5e7eb
   41538:	svclt	0x0000ea4e
   4153c:	andeq	r5, r2, r0, asr r3
   41540:	andeq	r0, r0, r0, asr r7
   41544:	andeq	r5, r2, lr, lsr #6
   41548:	mvnsmi	lr, sp, lsr #18
   4154c:	strmi	r4, [r5], -pc, lsl #12
   41550:	eorsle	r2, r9, r0, lsl #16
   41554:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   41558:	ldmdami	pc, {r9, sl, sp}	; <UNPREDICTABLE>
   4155c:	ldrbtmi	r4, [r8], #-1272	; 0xfffffb08
   41560:	and	r4, r8, r4, asr #12
   41564:	tstlt	r0, r0, ror #17
   41568:	cdp	7, 0, cr15, cr10, cr5, {6}
   4156c:			; <UNDEFINED> instruction: 0xf854b148
   41570:			; <UNDEFINED> instruction: 0x36010f14
   41574:	strtmi	fp, [r9], -r8, lsl #3
   41578:	cdp	7, 0, cr15, cr2, cr5, {6}
   4157c:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
   41580:	blmi	5f5d48 <__read_chk@plt+0x5ee81c>
   41584:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   41588:	movwcc	pc, #27394	; 0x6b02	; <UNPREDICTABLE>
   4158c:	movwvs	lr, #6611	; 0x19d3
   41590:	eorsvs	fp, fp, r7, lsl #2
   41594:	pop	{r4, r5, r9, sl, lr}
   41598:	mrcmi	1, 0, r8, cr1, cr0, {7}
   4159c:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   415a0:			; <UNDEFINED> instruction: 0xf858e005
   415a4:	strcc	r6, [r1], #-3860	; 0xfffff0ec
   415a8:			; <UNDEFINED> instruction: 0xf8d8b18e
   415ac:	ldrtmi	r6, [r1], -r4
   415b0:			; <UNDEFINED> instruction: 0xf7c54628
   415b4:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   415b8:	stmdami	sl, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   415bc:	ldrbtmi	r2, [r8], #-788	; 0xfffffcec
   415c0:	andeq	pc, r4, r3, lsl #22
   415c4:	strb	r6, [r3, r3, lsl #17]!
   415c8:	strmi	r4, [r3], -r6, lsl #12
   415cc:	ldrtmi	lr, [r3], -r0, ror #15
   415d0:	svclt	0x0000e7de
   415d4:	andeq	r5, r2, r4, lsl #1
   415d8:	andeq	r3, r1, sl, lsl #11
   415dc:	andeq	r5, r2, sl, asr r0
   415e0:	andeq	r3, r1, r6, asr r5
   415e4:	andeq	r5, r2, r2, lsr #32
   415e8:	mvnsmi	lr, sp, lsr #18
   415ec:	movwlt	r4, #34311	; 0x8607
   415f0:	pkhbtmi	r4, r8, r1, lsl #24
   415f4:			; <UNDEFINED> instruction: 0x26004811
   415f8:	ldrbtmi	r4, [ip], #-3345	; 0xfffff2ef
   415fc:	ldrbtmi	r4, [sp], #-1144	; 0xfffffb88
   41600:			; <UNDEFINED> instruction: 0xf854e004
   41604:			; <UNDEFINED> instruction: 0x36015f14
   41608:	stmdavs	r0!, {r0, r2, r3, r7, r8, ip, sp, pc}^
   4160c:			; <UNDEFINED> instruction: 0xf7c54639
   41610:	stmdacs	r0, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   41614:			; <UNDEFINED> instruction: 0xf1b8d1f5
   41618:	tstle	r8, r0, lsl #30
   4161c:	andscs	r4, r4, #9216	; 0x2400
   41620:	blx	d2816 <__read_chk@plt+0xcb2ea>
   41624:	ldmvs	r3!, {r1, r2, r9, sl, ip, sp}^
   41628:	svclt	0x00182b00
   4162c:			; <UNDEFINED> instruction: 0x4628461d
   41630:	ldrhhi	lr, [r0, #141]!	; 0x8d
   41634:	ldrb	r4, [sl, r5, lsl #12]!
   41638:	andeq	r4, r2, r6, ror #31
   4163c:	strdeq	r3, [r1], -r8
   41640:	andeq	r3, r1, sl, ror #9
   41644:	andeq	r4, r2, r0, asr #31
   41648:			; <UNDEFINED> instruction: 0x4607b5f8
   4164c:	cdpcs	8, 0, cr6, cr9, cr6, {0}
   41650:	ldcmi	8, cr13, [r0], {17}
   41654:	ldrbtmi	r2, [ip], #-788	; 0xfffffcec
   41658:	strmi	pc, [r6], #-2819	; 0xfffff4fd
   4165c:			; <UNDEFINED> instruction: 0xf7ffe006
   41660:	ldclne	12, cr15, [r3], #-884	; 0xfffffc8c
   41664:	blcs	2efbac <__read_chk@plt+0x2e8680>
   41668:	andle	r4, r4, lr, lsl r6
   4166c:	ldrcc	r6, [r4], #-2085	; 0xfffff7db
   41670:	stccs	6, cr4, [r0, #-160]	; 0xffffff60
   41674:	strdcs	sp, [r0], -r3
   41678:	ldcllt	0, cr6, [r8, #248]!	; 0xf8
   4167c:	andscs	r4, r4, #98304	; 0x18000
   41680:	ldrbtmi	r6, [r9], #-59	; 0xffffffc5
   41684:	strne	pc, [r6], -r2, lsl #22
   41688:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr}
   4168c:	strtmi	fp, [r8], -r8, lsl #30
   41690:	svclt	0x0000bdf8
   41694:	andeq	r4, r2, sl, lsl #31
   41698:	andeq	r4, r2, lr, asr pc
   4169c:	mvnsmi	lr, #737280	; 0xb4000
   416a0:	ldrmi	r4, [r0], r7, lsl #12
   416a4:	smlabblt	r9, r9, r6, r4
   416a8:	andvs	r2, fp, r0, lsl #6
   416ac:	svceq	0x0000f1b8
   416b0:	movwcs	sp, #2
   416b4:	andcc	pc, r0, r8, asr #17
   416b8:	strcs	r4, [r0, #-3611]	; 0xfffff1e5
   416bc:	ldrbtmi	r4, [lr], #-3099	; 0xfffff3e5
   416c0:	and	r4, r2, ip, ror r4
   416c4:	svcmi	0x0014f856
   416c8:			; <UNDEFINED> instruction: 0x4621b19c
   416cc:			; <UNDEFINED> instruction: 0xf7c54638
   416d0:			; <UNDEFINED> instruction: 0x4603ed58
   416d4:			; <UNDEFINED> instruction: 0xb1234638
   416d8:	teqlt	r1, r1	; <illegal shifter operand>
   416dc:	ldcl	7, cr15, [r0, #-788]	; 0xfffffcec
   416e0:			; <UNDEFINED> instruction: 0x4620b918
   416e4:	ldc2	7, cr15, [sl], {255}	; 0xff
   416e8:	strcc	fp, [r1, #-2352]	; 0xfffff6d0
   416ec:	mvnle	r2, sl, lsl #26
   416f0:	strtmi	r2, [r0], -r0, lsl #8
   416f4:	mvnshi	lr, #12386304	; 0xbd0000
   416f8:	svceq	0x0000f1b9
   416fc:	blmi	375720 <__read_chk@plt+0x36e1f4>
   41700:	ldrbtmi	r2, [fp], #-532	; 0xfffffdec
   41704:	movwcc	pc, #23298	; 0x5b02	; <UNPREDICTABLE>
   41708:			; <UNDEFINED> instruction: 0xf8c9691b
   4170c:			; <UNDEFINED> instruction: 0xf1b83000
   41710:	rscle	r0, lr, r0, lsl #30
   41714:	andscs	r4, r4, #7168	; 0x1c00
   41718:	blx	d290e <__read_chk@plt+0xcb3e2>
   4171c:	stmiavs	fp!, {r0, r2, r8, sl, ip, sp}
   41720:	andcc	pc, r0, r8, asr #17
   41724:	svclt	0x0000e7e5
   41728:	andeq	r4, r2, r2, lsr #30
   4172c:	andeq	r3, r1, r8, lsr #8
   41730:	ldrdeq	r4, [r2], -lr
   41734:	andeq	r4, r2, r8, asr #29
   41738:	svclt	0x00004770
   4173c:	ldrdgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   41740:	movweq	pc, #16961	; 0x4241	; <UNPREDICTABLE>
   41744:	mvnsmi	lr, sp, lsr #18
   41748:	mrcmi	4, 1, r4, cr7, cr12, {7}
   4174c:			; <UNDEFINED> instruction: 0xf500b082
   41750:	strmi	r5, [r4], -r0, lsl #15
   41754:	stmiapl	r2!, {r0, r2, r3, r9, sl, lr}^
   41758:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   4175c:	ldmdavs	r9!, {r3, r5, r9, sl, lr}
   41760:	ldmdavs	r6!, {r0, r1, r3, r5, r6, r9, sl, lr}
   41764:			; <UNDEFINED> instruction: 0xf04f9601
   41768:	strcs	r0, [r0], -r0, lsl #12
   4176c:			; <UNDEFINED> instruction: 0xf7c49600
   41770:			; <UNDEFINED> instruction: 0xf8dfed78
   41774:	ldrbtmi	r8, [r8], #184	; 0xb8
   41778:			; <UNDEFINED> instruction: 0xd12f2800
   4177c:	vmax.s8	d18, d1, d0
   41780:	stmdbls	r0, {r2}
   41784:	addmi	r5, sl, #2228224	; 0x220000
   41788:	ldmdavs	fp!, {r1, r2, r4, r5, r8, r9, ip, lr, pc}
   4178c:	strmi	r1, [fp], #-2642	; 0xfffff5ae
   41790:	blne	719884 <__read_chk@plt+0x712358>
   41794:			; <UNDEFINED> instruction: 0xf5b35022
   41798:	ldmdale	r9!, {r7, r8, r9, sl, fp, ip, lr}
   4179c:	bmi	96dd1c <__read_chk@plt+0x9667f0>
   417a0:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   417a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   417a8:	subsmi	r9, sl, r1, lsl #22
   417ac:	ldrtmi	sp, [r0], -lr, lsr #2
   417b0:	pop	{r1, ip, sp, pc}
   417b4:			; <UNDEFINED> instruction: 0x462881f0
   417b8:	ldc	7, cr15, [r4, #-788]	; 0xfffffcec
   417bc:	rscle	r2, lr, r0, lsl #16
   417c0:			; <UNDEFINED> instruction: 0xf8584b1c
   417c4:	ldmdavs	ip, {r0, r1, ip, sp}
   417c8:	ldm	r8!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   417cc:	rscle	r2, r6, r0, lsl #16
   417d0:	addlt	r0, r0, #39845888	; 0x2600000
   417d4:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   417d8:	strb	r4, [r0, r6, lsl #6]!
   417dc:			; <UNDEFINED> instruction: 0xf8584b15
   417e0:	ldmdavs	lr, {r0, r1, ip, sp}
   417e4:	stmia	sl!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   417e8:	sbcle	r2, r7, r0, lsl #16
   417ec:	addlt	r0, r0, #56623104	; 0x3600000
   417f0:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   417f4:	strb	r4, [r2, r6, lsl #6]
   417f8:			; <UNDEFINED> instruction: 0xf44f4b0f
   417fc:	stmdbmi	pc, {r0, r1, r2, r3, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   41800:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   41804:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   41808:	mcr2	7, 4, pc, cr14, cr5, {7}	; <UNPREDICTABLE>
   4180c:	stmia	r2!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   41810:	vqdmulh.s<illegal width 8>	d20, d0, d12
   41814:	stmdbmi	ip, {r0, r5, r9, ip}
   41818:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   4181c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   41820:	mcr2	7, 4, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
   41824:	strdeq	r5, [r2], -r8
   41828:	andeq	r0, r0, r0, asr r7
   4182c:	andeq	r5, r2, sl, asr #1
   41830:	muleq	r2, lr, r0
   41834:	andeq	r0, r0, r4, asr r7
   41838:	andeq	r3, r1, sl, lsr #12
   4183c:	andeq	r3, r1, r0, ror #8
   41840:	andeq	r3, r1, r6, ror r4
   41844:	andeq	r3, r1, r2, lsl r6
   41848:	andeq	r3, r1, r8, asr #8
   4184c:	andeq	r3, r1, r6, ror r4
   41850:	mvnsmi	lr, #737280	; 0xb4000
   41854:	bmi	17130b0 <__read_chk@plt+0x170bb84>
   41858:	streq	pc, [r4], -r1, asr #4
   4185c:	addlt	r4, r3, sl, asr fp
   41860:	stmibpl	r7, {r1, r3, r4, r5, r6, sl, lr}
   41864:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
   41868:	stmpl	r0, {r8, sl, ip, sp, lr, pc}
   4186c:			; <UNDEFINED> instruction: 0x460458d3
   41870:	andcs	r4, r0, #-117440512	; 0xf9000000
   41874:	movwls	r6, #6171	; 0x181b
   41878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4187c:	andls	r1, r0, #2146304	; 0x20c000
   41880:	eorsle	r2, sp, r0, lsl #30
   41884:			; <UNDEFINED> instruction: 0xf8d82300
   41888:	movwls	r1, #0
   4188c:	ldrtmi	fp, [sl], -sp, asr #6
   41890:	strtmi	r4, [r8], -fp, ror #12
   41894:	stcl	7, cr15, [r4], #784	; 0x310
   41898:	cmnle	sp, r0, lsl #16
   4189c:	vhadd.s8	d18, d1, d0
   418a0:	stmdbls	r0, {r2, r9, sl}
   418a4:	addmi	r5, sl, #2654208	; 0x288000
   418a8:			; <UNDEFINED> instruction: 0xf8d8d376
   418ac:	bne	14cd8b4 <__read_chk@plt+0x14c6388>
   418b0:			; <UNDEFINED> instruction: 0xf8c8440b
   418b4:	blne	70d8bc <__read_chk@plt+0x706390>
   418b8:			; <UNDEFINED> instruction: 0xf5b351a2
   418bc:	ldmdale	r4, {r7, r8, r9, sl, fp, ip, lr}
   418c0:	addlt	fp, r2, #120, 6	; 0xe0000001
   418c4:	movweq	pc, #25160	; 0x6248	; <UNPREDICTABLE>
   418c8:	mlale	r8, sl, r2, r4
   418cc:	blmi	fd41d4 <__read_chk@plt+0xfccca8>
   418d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   418d4:	blls	9b944 <__read_chk@plt+0x94418>
   418d8:	cmple	fp, sl, asr r0
   418dc:	pop	{r0, r1, ip, sp, pc}
   418e0:	blne	2a28a8 <__read_chk@plt+0x29b37c>
   418e4:	svcpl	0x0080f5b1
   418e8:	blmi	ef7d54 <__read_chk@plt+0xef0828>
   418ec:	andne	pc, r3, #64, 4
   418f0:	ldmdami	sl!, {r0, r3, r4, r5, r8, fp, lr}
   418f4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   418f8:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   418fc:	mrc2	7, 0, pc, cr4, cr5, {7}
   41900:	vst1.8	{d20-d22}, [pc], r8
   41904:	strtmi	r5, [r1], -r0, lsl #5
   41908:	andmi	pc, r0, r8, asr #17
   4190c:	bl	1bff824 <__read_chk@plt+0x1bf82f8>
   41910:	stmibpl	r7!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   41914:	svcpl	0x0080f5b7
   41918:	svccs	0x0000d849
   4191c:			; <UNDEFINED> instruction: 0x2000d1b2
   41920:			; <UNDEFINED> instruction: 0x4628e7d4
   41924:	mrrc	7, 12, pc, lr, cr5	; <UNPREDICTABLE>
   41928:	rscsle	r2, r8, r0, lsl #16
   4192c:	stcl	7, cr15, [lr], #-788	; 0xfffffcec
   41930:	blcs	31b944 <__read_chk@plt+0x314418>
   41934:	blmi	af5d08 <__read_chk@plt+0xaee7dc>
   41938:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   4193c:			; <UNDEFINED> instruction: 0xf7c5681c
   41940:	stmdacs	r0, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
   41944:	strteq	sp, [r4], -fp, ror #1
   41948:			; <UNDEFINED> instruction: 0xf004b280
   4194c:			; <UNDEFINED> instruction: 0x432044fe
   41950:	blmi	93b848 <__read_chk@plt+0x93431c>
   41954:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   41958:			; <UNDEFINED> instruction: 0xf7c5681c
   4195c:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
   41960:	addlt	sp, r3, #221	; 0xdd
   41964:	vmax.s8	d16, d8, d20
   41968:	addsmi	r0, r3, #1610612736	; 0x60000000
   4196c:	rscsmi	pc, lr, r4
   41970:	andeq	lr, r3, r0, asr #20
   41974:	sbfx	sp, r3, #1, #10
   41978:			; <UNDEFINED> instruction: 0xf8594b19
   4197c:	ldmdavs	lr, {r0, r1, ip, sp}
   41980:	ldmda	ip, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41984:	addle	r2, r9, r0, lsl #16
   41988:	addlt	r0, r0, #56623104	; 0x3600000
   4198c:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   41990:			; <UNDEFINED> instruction: 0xe7844330
   41994:	ldmda	lr, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41998:			; <UNDEFINED> instruction: 0xf44f4b12
   4199c:	ldmdbmi	r2, {r7, r9, ip, sp, lr}
   419a0:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
   419a4:	tstcc	r4, #2030043136	; 0x79000000
   419a8:			; <UNDEFINED> instruction: 0xf7f54478
   419ac:	blmi	4810a8 <__read_chk@plt+0x479b7c>
   419b0:	ldmdbmi	r0, {r2, r4, r5, r6, r7, r9, sp}
   419b4:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   419b8:	tstcc	r4, #2030043136	; 0x79000000
   419bc:			; <UNDEFINED> instruction: 0xf7f54478
   419c0:	svclt	0x0000fdb3
   419c4:	andeq	r4, r2, r0, ror #31
   419c8:	andeq	r0, r0, r0, asr r7
   419cc:	ldrdeq	r4, [r2], -r0
   419d0:	andeq	r4, r2, r0, ror pc
   419d4:	andeq	r3, r1, r8, lsr r5
   419d8:	andeq	r3, r1, lr, ror #6
   419dc:	muleq	r1, sl, r3
   419e0:	andeq	r0, r0, r4, asr r7
   419e4:	andeq	r3, r1, sl, lsl #9
   419e8:	andeq	r3, r1, r0, asr #5
   419ec:	ldrdeq	r3, [r1], -r4
   419f0:	andeq	r3, r1, r6, ror r4
   419f4:	andeq	r3, r1, ip, lsr #5
   419f8:	andeq	r3, r1, r4, lsl #6
   419fc:	svcmi	0x00f0e92d
   41a00:			; <UNDEFINED> instruction: 0xf8df4605
   41a04:	strdlt	r8, [r3], r0
   41a08:	ldrbtmi	r4, [r8], #1550	; 0x60e
   41a0c:	rsble	r2, r7, r0, lsl #18
   41a10:	ldrdge	pc, [r4, #143]!	; 0x8f
   41a14:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   41a18:	ldmdavs	r0!, {r1, r3, r4, r5, r6, r7, sl, lr}
   41a1c:	stc	7, cr15, [ip], #788	; 0x314
   41a20:	strmi	r1, [r4], -r3, asr #24
   41a24:	stmdacs	sl, {r3, r5, ip, lr, pc}
   41a28:	ldmib	r5, {r0, r4, r5, ip, lr, pc}^
   41a2c:	cdpne	0, 4, cr3, cr2, cr4, {0}
   41a30:	svclt	0x00384293
   41a34:	tstle	r6, #2867200	; 0x2bc000
   41a38:	cmnlt	r9, #6881280	; 0x690000
   41a3c:	blvc	fe07ee44 <__read_chk@plt+0xfe077918>
   41a40:			; <UNDEFINED> instruction: 0xf7c44658
   41a44:			; <UNDEFINED> instruction: 0x4607effe
   41a48:			; <UNDEFINED> instruction: 0xf0002800
   41a4c:	stmibvs	r9!, {r0, r2, r4, r5, r7, pc}
   41a50:	tstls	r1, sl, lsr #18
   41a54:	b	b7f970 <__read_chk@plt+0xb78444>
   41a58:	strmi	r9, [r8], -r1, lsl #18
   41a5c:	bl	97f978 <__read_chk@plt+0x97844c>
   41a60:	stmib	r5, {r0, r1, r3, r5, r8, fp, sp, lr}^
   41a64:	mrrcne	7, 0, fp, sl, cr5
   41a68:	ldrbtpl	r6, [ip], #298	; 0x12a
   41a6c:			; <UNDEFINED> instruction: 0xf7c56830
   41a70:	mcrrne	12, 8, lr, r3, cr4
   41a74:	bicsle	r4, r6, r4, lsl #12
   41a78:			; <UNDEFINED> instruction: 0xf7c46830
   41a7c:			; <UNDEFINED> instruction: 0xb198eed4
   41a80:			; <UNDEFINED> instruction: 0xf04379b3
   41a84:			; <UNDEFINED> instruction: 0x71b30380
   41a88:	pop	{r0, r1, ip, sp, pc}
   41a8c:	strdcs	r8, [r0, -r0]
   41a90:			; <UNDEFINED> instruction: 0xf7ff4628
   41a94:			; <UNDEFINED> instruction: 0xe7c0ffb3
   41a98:			; <UNDEFINED> instruction: 0xf7ff4628
   41a9c:	stmibvs	pc!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   41aa0:			; <UNDEFINED> instruction: 0xf8c5692b
   41aa4:	ldrb	r9, [lr, ip]
   41aa8:			; <UNDEFINED> instruction: 0xf7c56830
   41aac:	stmdacs	r0, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
   41ab0:	blmi	14f5e60 <__read_chk@plt+0x14ee934>
   41ab4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   41ab8:			; <UNDEFINED> instruction: 0xf7c4681c
   41abc:	smlawblt	r0, r0, pc, lr	; <UNPREDICTABLE>
   41ac0:	addlt	r0, r0, #36, 12	; 0x2400000
   41ac4:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   41ac8:	stmdavs	r9!, {r5, r8, r9, lr}
   41acc:			; <UNDEFINED> instruction: 0xf7c59101
   41ad0:	stmdbls	r1, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
   41ad4:	stmdami	sl, {r1, r9, sl, lr}^
   41ad8:			; <UNDEFINED> instruction: 0xf7f54478
   41adc:	bfi	pc, r7, (invalid: 23:15)	; <UNPREDICTABLE>
   41ae0:	blcs	5bef4 <__read_chk@plt+0x549c8>
   41ae4:	stmibvs	r2, {r0, r2, r4, r5, ip, lr, pc}
   41ae8:	ldrbpl	r2, [r6], #303	; 0x12f
   41aec:	tstvs	r6, r4, lsl #16
   41af0:			; <UNDEFINED> instruction: 0xf7c54620
   41af4:	addmi	lr, r4, #19968	; 0x4e00
   41af8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   41afc:			; <UNDEFINED> instruction: 0xf8d5d144
   41b00:	stmibvs	lr!, {r2, pc}
   41b04:	svceq	0x0000f1b8
   41b08:	ldmdbmi	lr!, {r3, r5, ip, lr, pc}
   41b0c:	ldrtmi	r2, [r0], -r9, lsl #4
   41b10:			; <UNDEFINED> instruction: 0xf7c44479
   41b14:	strmi	lr, [r7], -r2, ror #22
   41b18:	ldmiblt	r8!, {r0, ip, pc}^
   41b1c:	blcc	10a04f0 <__read_chk@plt+0x1098fc4>
   41b20:	ldmdale	fp, {r0, r3, r4, r8, r9, fp, sp}
   41b24:	streq	pc, [r9], #-262	; 0xfffffefa
   41b28:	strtmi	r2, [r0], -r0, lsr #2
   41b2c:	stcl	7, cr15, [r2], {197}	; 0xc5
   41b30:	stmdacs	r0, {r0, ip, pc}
   41b34:			; <UNDEFINED> instruction: 0x4606d035
   41b38:	blvc	bfb58 <__read_chk@plt+0xb862c>
   41b3c:			; <UNDEFINED> instruction: 0xf7f14630
   41b40:	stmibvs	ip!, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
   41b44:	ldrdhi	pc, [r4], -r5
   41b48:	stmiavs	r8!, {r0, r3, sl, ip, sp}
   41b4c:			; <UNDEFINED> instruction: 0x46214632
   41b50:	movwcs	r4, #1984	; 0x7c0
   41b54:	andlt	r6, r3, fp, ror #1
   41b58:	svchi	0x00f0e8bd
   41b5c:	stmiblt	r3, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
   41b60:			; <UNDEFINED> instruction: 0xf7c54620
   41b64:			; <UNDEFINED> instruction: 0x4621e9d6
   41b68:	strmi	r4, [r2], -r7, lsl #12
   41b6c:			; <UNDEFINED> instruction: 0xf7c44630
   41b70:	ldmdblt	r8!, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
   41b74:			; <UNDEFINED> instruction: 0xf7c54630
   41b78:	addmi	lr, r7, #204, 18	; 0x330000
   41b7c:	lfmpl	f5, 3, [r3, #8]!
   41b80:	andsle	r2, r3, sl, lsr fp
   41b84:	and	r2, r5, sl, lsr r2
   41b88:	blcs	5fc9c <__read_chk@plt+0x58770>
   41b8c:	mcrrne	0, 11, sp, r4, cr7
   41b90:	eorcs	lr, fp, #47448064	; 0x2d40000
   41b94:			; <UNDEFINED> instruction: 0x4633481c
   41b98:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   41b9c:	blx	17fb7a <__read_chk@plt+0x17864e>
   41ba0:			; <UNDEFINED> instruction: 0x4630e7d7
   41ba4:	ldmib	r4!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41ba8:	strb	r4, [lr, r6, lsl #8]
   41bac:			; <UNDEFINED> instruction: 0x46314817
   41bb0:			; <UNDEFINED> instruction: 0xf7f54478
   41bb4:			; <UNDEFINED> instruction: 0xe7ccfaf9
   41bb8:			; <UNDEFINED> instruction: 0xf8584b10
   41bbc:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
   41bc0:	cdp	7, 15, cr15, cr12, cr4, {6}
   41bc4:	ldrteq	fp, [pc], -r0, lsr #2
   41bc8:			; <UNDEFINED> instruction: 0xf007b280
   41bcc:	teqmi	r8, #66584576	; 0x3f80000
   41bd0:	ldm	sl!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   41bd4:	ldrbmi	r4, [r0], -r1, lsl #12
   41bd8:	blx	67fbb6 <__read_chk@plt+0x67868a>
   41bdc:	ldrmi	r2, [r9], -r0, lsl #6
   41be0:	strtmi	r6, [r8], -fp, rrx
   41be4:			; <UNDEFINED> instruction: 0xff0af7ff
   41be8:	stmdbvs	fp!, {r0, r1, r2, r3, r5, r7, r8, fp, sp, lr}
   41bec:	andls	pc, ip, r5, asr #17
   41bf0:	svclt	0x0000e739
   41bf4:	andeq	r4, r2, r6, lsr lr
   41bf8:	andeq	r3, r1, r4, lsl #6
   41bfc:	andeq	r0, r0, r4, asr r7
   41c00:	andeq	r3, r1, r0, lsr #4
   41c04:	ldrdeq	r3, [r1], -r0
   41c08:	andeq	r3, r1, r2, asr r1
   41c0c:	ldrdeq	r8, [r0], -r4
   41c10:	svcmi	0x00f0e92d
   41c14:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   41c18:	strmi	r8, [r4], r4, lsl #22
   41c1c:			; <UNDEFINED> instruction: 0x5604f8df
   41c20:	strcs	r4, [r0], #-1558	; 0xfffff9ea
   41c24:	ldrbtmi	r2, [sp], #-544	; 0xfffffde0
   41c28:	bvs	47d450 <__read_chk@plt+0x475f24>
   41c2c:			; <UNDEFINED> instruction: 0xf8dfb0ab
   41c30:	ldmdbge	sl, {r3, r4, r5, r6, r7, r8, sl, sp, lr}
   41c34:	smlatbls	r7, r8, sl, r6
   41c38:	bvs	ffa92e38 <__read_chk@plt+0xffa8b90c>
   41c3c:	beq	1c7e078 <__read_chk@plt+0x1c76b4c>
   41c40:			; <UNDEFINED> instruction: 0xf10d9d07
   41c44:	strls	r0, [r6, -r4, asr #22]
   41c48:	bgt	fe47d470 <__read_chk@plt+0xfe475f44>
   41c4c:	andeq	lr, r3, r5, lsl #17
   41c50:			; <UNDEFINED> instruction: 0xf8df461d
   41c54:			; <UNDEFINED> instruction: 0x462135d8
   41c58:	ldmpl	r3!, {r4, r6, r9, sl, lr}^
   41c5c:			; <UNDEFINED> instruction: 0x9329681b
   41c60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   41c64:	mvnscc	pc, #79	; 0x4f
   41c68:	blls	e668a0 <__read_chk@plt+0xe5f374>
   41c6c:	strmi	lr, [sp], #-2509	; 0xfffff633
   41c70:	strmi	lr, [pc], #-2509	; 41c78 <__read_chk@plt+0x3a74c>
   41c74:	bcc	47d4a0 <__read_chk@plt+0x475f74>
   41c78:	movwls	r9, #35641	; 0x8b39
   41c7c:	movwls	r9, #39738	; 0x9b3a
   41c80:	mrrc	7, 12, pc, lr, cr4	; <UNPREDICTABLE>
   41c84:	vqshl.s8	d25, d1, d1
   41c88:	stmib	fp, {r3}^
   41c8c:	stmib	fp, {r0, sl, lr}^
   41c90:	stmib	fp, {r0, r1, sl, lr}^
   41c94:			; <UNDEFINED> instruction: 0xf7c44405
   41c98:			; <UNDEFINED> instruction: 0xf8dfeed4
   41c9c:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
   41ca0:	strmi	r9, [r7], -sl, lsl #6
   41ca4:			; <UNDEFINED> instruction: 0xf0002800
   41ca8:			; <UNDEFINED> instruction: 0xf50082a7
   41cac:	vhsub.s8	d21, d17, d0
   41cb0:	vmla.i8	d16, d1, d4
   41cb4:	andsvs	r0, r7, r8
   41cb8:	andmi	pc, r9, r7, asr #16
   41cbc:	cdp	7, 12, cr15, cr0, cr4, {6}
   41cc0:	stmdacs	r0, {r7, r9, sl, lr}
   41cc4:	addhi	pc, sl, #0
   41cc8:	addpl	pc, r0, #0, 10
   41ccc:	andeq	pc, r8, r1, asr #4
   41cd0:	andhi	pc, r0, r2, asr #17
   41cd4:	andmi	pc, r9, r8, asr #16
   41cd8:	cdp	7, 11, cr15, cr2, cr4, {6}
   41cdc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   41ce0:	rsbhi	pc, fp, #0
   41ce4:			; <UNDEFINED> instruction: 0xf5009b08
   41ce8:	vst1.32	{d21-d24}, [pc], r0
   41cec:	stcl	0, cr7, [sp, #512]	; 0x200
   41cf0:	andsvs	r8, r6, r1, lsl sl
   41cf4:	blls	2a6944 <__read_chk@plt+0x29f418>
   41cf8:	andmi	pc, r9, r6, asr #16
   41cfc:	tstls	r3, #22
   41d00:	cdp	7, 9, cr15, cr14, cr4, {6}
   41d04:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
   41d08:	subshi	pc, r7, #0
   41d0c:	suble	r2, r8, r0, lsl #26
   41d10:	stmdbge	lr, {r0, r1, r2, fp, ip, pc}
   41d14:			; <UNDEFINED> instruction: 0xf0012201
   41d18:			; <UNDEFINED> instruction: 0x4604fc59
   41d1c:			; <UNDEFINED> instruction: 0xf0402800
   41d20:	bge	96244c <__read_chk@plt+0x95af20>
   41d24:	ldrdgt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   41d28:			; <UNDEFINED> instruction: 0xf04f9208
   41d2c:			; <UNDEFINED> instruction: 0x461033ff
   41d30:	strcs	pc, [r0, #-2271]	; 0xfffff721
   41d34:	tstcs	r4, r9, lsl r3
   41d38:	ldrbtmi	r4, [sl], #-1635	; 0xfffff99d
   41d3c:	rsbgt	pc, r0, sp, asr #17
   41d40:	ldc	7, cr15, [r0, #-784]!	; 0xfffffcf0
   41d44:			; <UNDEFINED> instruction: 0xf8d39b06
   41d48:			; <UNDEFINED> instruction: 0xf1b99000
   41d4c:			; <UNDEFINED> instruction: 0xf0000f00
   41d50:			; <UNDEFINED> instruction: 0xf8df8212
   41d54:	strtmi	r1, [r2], -r4, ror #9
   41d58:	bpl	fe47d584 <__read_chk@plt+0xfe476058>
   41d5c:	ldrbtmi	r4, [r9], #-1612	; 0xfffff9b4
   41d60:	andslt	pc, ip, sp, asr #17
   41d64:	ssatmi	r4, #28, r9, lsl #13
   41d68:	ldrtmi	r4, [r7], -sp, lsl #12
   41d6c:	and	r4, r5, r6, lsl r6
   41d70:	svcmi	0x0004f859
   41d74:	stccs	6, cr3, [r0], {1}
   41d78:	bicshi	pc, r6, r0
   41d7c:	strtmi	r4, [r0], -r9, lsr #12
   41d80:	ldmib	lr!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   41d84:	mvnsle	r2, r0, lsl #16
   41d88:	strtmi	r4, [r1], fp, asr #12
   41d8c:	blls	253604 <__read_chk@plt+0x24c0d8>
   41d90:	ldrtmi	r9, [lr], -fp, lsl #12
   41d94:	bpl	fe47d600 <__read_chk@plt+0xfe4760d4>
   41d98:	eorvs	r4, r3, pc, asr r6
   41d9c:			; <UNDEFINED> instruction: 0xb01cf8dd
   41da0:	strtmi	lr, [r9], r3
   41da4:	mvnscc	pc, #79	; 0x4f
   41da8:	mrc	3, 0, r9, cr8, cr8, {0}
   41dac:	tstlt	r3, r0, lsl sl
   41db0:	stmdbls	r6, {r0, r2, r3, r8, r9, fp, sp, pc}
   41db4:	movwls	r2, #4624	; 0x1210
   41db8:	andls	sl, r0, #12, 22	; 0x3000
   41dbc:	movwls	sl, #18968	; 0x4a18
   41dc0:	vmov.32	sl, d8[0]
   41dc4:	movwls	r0, #14992	; 0x3a90
   41dc8:	movwls	sl, #11023	; 0x2b0f
   41dcc:			; <UNDEFINED> instruction: 0xf0012300
   41dd0:	blls	700dec <__read_chk@plt+0x6f98c0>
   41dd4:			; <UNDEFINED> instruction: 0x46041c59
   41dd8:	ldrmi	sp, [r8], -r2
   41ddc:	ldc	7, cr15, [r0], #-784	; 0xfffffcf0
   41de0:	svceq	0x0000f1b9
   41de4:	blls	1f5df8 <__read_chk@plt+0x1ee8cc>
   41de8:			; <UNDEFINED> instruction: 0xf8439a0b
   41dec:	stccs	0, cr9, [r0], {34}	; 0x22
   41df0:	orrhi	pc, pc, r0, asr #32
   41df4:			; <UNDEFINED> instruction: 0x3074f89d
   41df8:			; <UNDEFINED> instruction: 0xf0439a0d
   41dfc:			; <UNDEFINED> instruction: 0xf88d0302
   41e00:	mrc	0, 0, r3, cr8, cr4, {3}
   41e04:	andsls	r3, ip, #16, 20	; 0x10000
   41e08:			; <UNDEFINED> instruction: 0xf0002b00
   41e0c:	bls	42239c <__read_chk@plt+0x41ae70>
   41e10:			; <UNDEFINED> instruction: 0x307cf89d
   41e14:	stmdbls	lr, {r4, fp, ip, pc}
   41e18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   41e1c:			; <UNDEFINED> instruction: 0xf88d921e
   41e20:			; <UNDEFINED> instruction: 0xf89d307c
   41e24:			; <UNDEFINED> instruction: 0xf89d2084
   41e28:			; <UNDEFINED> instruction: 0xf042308c
   41e2c:	eorls	r0, r0, r1, lsl #4
   41e30:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   41e34:			; <UNDEFINED> instruction: 0xf88d9122
   41e38:			; <UNDEFINED> instruction: 0xf88d2084
   41e3c:	stccs	0, cr3, [r0, #-560]	; 0xfffffdd0
   41e40:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   41e44:	stmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   41e48:			; <UNDEFINED> instruction: 0x307ef99d
   41e4c:	ble	14ca54 <__read_chk@plt+0x145528>
   41e50:	umullcc	pc, r6, sp, r9	; <UNPREDICTABLE>
   41e54:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   41e58:			; <UNDEFINED> instruction: 0xf04f8098
   41e5c:	strdcs	r3, [r4, -pc]
   41e60:			; <UNDEFINED> instruction: 0xf7c44650
   41e64:	mcrrne	15, 1, lr, r2, cr6
   41e68:	teqhi	sl, r0	; <UNPREDICTABLE>
   41e6c:			; <UNDEFINED> instruction: 0xf0002800
   41e70:			; <UNDEFINED> instruction: 0xf89d8086
   41e74:			; <UNDEFINED> instruction: 0x079b3075
   41e78:			; <UNDEFINED> instruction: 0xf89dd421
   41e7c:	ldreq	r3, [ip, sp, lsl #1]
   41e80:	cfstr32cs	mvfx13, [r0, #-64]	; 0xffffffc0
   41e84:	orrhi	pc, lr, r0
   41e88:	strtmi	r9, [r9], -r2, lsr #20
   41e8c:			; <UNDEFINED> instruction: 0xf7ff4630
   41e90:			; <UNDEFINED> instruction: 0x4604fcdf
   41e94:			; <UNDEFINED> instruction: 0xf0402800
   41e98:			; <UNDEFINED> instruction: 0x462880fe
   41e9c:	stcl	7, cr15, [r2], {196}	; 0xc4
   41ea0:	cmple	r3, r0, lsl #16
   41ea4:			; <UNDEFINED> instruction: 0x307df89d
   41ea8:	ldrtle	r0, [r0], #-2008	; 0xfffff828
   41eac:	umullcc	pc, r5, sp, r8	; <UNPREDICTABLE>
   41eb0:	strble	r0, [r9, #2009]	; 0x7d9
   41eb4:	ldrbmi	r4, [r8], -r9, asr #12
   41eb8:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
   41ebc:	cdp	7, 1, cr14, cr8, cr4, {6}
   41ec0:			; <UNDEFINED> instruction: 0x46381a10
   41ec4:			; <UNDEFINED> instruction: 0xf7ff9a1c
   41ec8:	strmi	pc, [r4], -r3, asr #25
   41ecc:			; <UNDEFINED> instruction: 0xf0402800
   41ed0:	mrc	1, 0, r8, cr8, cr4, {1}
   41ed4:			; <UNDEFINED> instruction: 0xf7c40a10
   41ed8:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   41edc:	ldmdbls	ip, {r0, r2, r3, r6, r7, ip, lr, pc}
   41ee0:			; <UNDEFINED> instruction: 0xf7ff4638
   41ee4:			; <UNDEFINED> instruction: 0xf248fc2b
   41ee8:	addlt	r0, r2, #402653184	; 0x18000000
   41eec:	addsmi	r4, sl, #4, 12	; 0x400000
   41ef0:	stmdacs	r0, {r1, r3, r5, r7, ip, lr, pc}
   41ef4:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   41ef8:			; <UNDEFINED> instruction: 0x3076f89d
   41efc:			; <UNDEFINED> instruction: 0xf043980d
   41f00:			; <UNDEFINED> instruction: 0xf88d0380
   41f04:			; <UNDEFINED> instruction: 0xf7c53076
   41f08:	strls	lr, [sp], #-2420	; 0xfffff68c
   41f0c:	mrc	7, 0, lr, cr9, cr5, {5}
   41f10:			; <UNDEFINED> instruction: 0x46402a10
   41f14:			; <UNDEFINED> instruction: 0xf7ff991e
   41f18:			; <UNDEFINED> instruction: 0x4604fc9b
   41f1c:			; <UNDEFINED> instruction: 0xf0402800
   41f20:	ldmdals	lr, {r1, r2, r4, r8, pc}
   41f24:	ldcl	7, cr15, [lr], #-784	; 0xfffffcf0
   41f28:	adcsle	r2, pc, r0, lsl #16
   41f2c:	bne	47d798 <__read_chk@plt+0x47626c>
   41f30:			; <UNDEFINED> instruction: 0xf7ff4640
   41f34:	strmi	pc, [r4], -r3, lsl #24
   41f38:			; <UNDEFINED> instruction: 0xf0402800
   41f3c:			; <UNDEFINED> instruction: 0xf89d811f
   41f40:			; <UNDEFINED> instruction: 0xf043307e
   41f44:			; <UNDEFINED> instruction: 0xf88d0380
   41f48:			; <UNDEFINED> instruction: 0xe7af307e
   41f4c:	ldrtmi	r9, [r0], -r2, lsr #18
   41f50:	blx	ffd7ff56 <__read_chk@plt+0xffd78a2a>
   41f54:	movweq	pc, #25160	; 0x6248	; <UNPREDICTABLE>
   41f58:	strmi	fp, [r4], -r2, lsl #5
   41f5c:			; <UNDEFINED> instruction: 0xf43f429a
   41f60:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   41f64:	rscshi	pc, sp, r0, asr #32
   41f68:	umullcc	pc, lr, sp, r8	; <UNPREDICTABLE>
   41f6c:			; <UNDEFINED> instruction: 0xf043980e
   41f70:			; <UNDEFINED> instruction: 0xf88d0380
   41f74:			; <UNDEFINED> instruction: 0xf7c5308e
   41f78:	strls	lr, [lr], #-2364	; 0xfffff6c4
   41f7c:	stmiami	pc!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   41f80:	bne	fe47d7e8 <__read_chk@plt+0xfe4762bc>
   41f84:			; <UNDEFINED> instruction: 0xf7f54478
   41f88:	ldrdcs	pc, [r0, -r9]
   41f8c:			; <UNDEFINED> instruction: 0xf7ff4658
   41f90:	stmdals	sp, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   41f94:	stmdb	ip!, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41f98:	strcs	r9, [r0], #-2062	; 0xfffff7f2
   41f9c:			; <UNDEFINED> instruction: 0xf7c5940d
   41fa0:	stmdals	pc, {r3, r5, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   41fa4:			; <UNDEFINED> instruction: 0xf7c5940e
   41fa8:	ldmdals	r0, {r2, r5, r8, fp, sp, lr, pc}
   41fac:			; <UNDEFINED> instruction: 0xf7c5940f
   41fb0:	strtmi	lr, [r3], -r0, lsr #18
   41fb4:	beq	fe47d81c <__read_chk@plt+0xfe4762f0>
   41fb8:	andcs	r9, r1, #12, 18	; 0x30000
   41fbc:			; <UNDEFINED> instruction: 0xf0019410
   41fc0:			; <UNDEFINED> instruction: 0xf04ffc83
   41fc4:	movwls	r3, #50175	; 0xc3ff
   41fc8:	stccs	6, cr4, [r0], {4}
   41fcc:	stmdals	sp, {r2, r3, r5, r6, r8, ip, lr, pc}
   41fd0:	stmdb	lr, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41fd4:			; <UNDEFINED> instruction: 0xf7c5980e
   41fd8:	stmdals	pc, {r2, r3, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
   41fdc:	stmdb	r8, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41fe0:			; <UNDEFINED> instruction: 0xf7c59810
   41fe4:	stmdals	ip, {r1, r2, r8, fp, sp, lr, pc}
   41fe8:	andle	r1, r7, r3, asr #24
   41fec:	movwcs	r4, #1537	; 0x601
   41ff0:	beq	fe47d858 <__read_chk@plt+0xfe47632c>
   41ff4:			; <UNDEFINED> instruction: 0xf0012201
   41ff8:	stmdals	ip, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   41ffc:	cdp2	0, 3, cr15, cr10, cr1, {0}
   42000:	vst4.16	{d27,d29,d31,d33}, [pc :128]
   42004:	ldrtmi	r5, [r8], -r0, lsl #3
   42008:	blx	fe77ffe4 <__read_chk@plt+0xfe778ab8>
   4200c:	orrpl	pc, r0, #29360128	; 0x1c00000
   42010:	andeq	pc, r4, #268435460	; 0x10000004
   42014:	andsvs	r2, r9, r0, lsl #2
   42018:	mvnscc	pc, #79	; 0x4f
   4201c:			; <UNDEFINED> instruction: 0x463850bb
   42020:	stmda	r2, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42024:	svceq	0x0000f1b8
   42028:	vst4.8	{d29-d32}, [pc], lr
   4202c:	strbmi	r5, [r0], -r0, lsl #3
   42030:	blx	fe28000c <__read_chk@plt+0xfe278ae0>
   42034:	orrpl	pc, r0, #8, 10	; 0x2000000
   42038:	andeq	pc, r4, #268435460	; 0x10000004
   4203c:	andsvs	r2, r9, r0, lsl #2
   42040:	mvnscc	pc, #79	; 0x4f
   42044:	andcc	pc, r2, r8, asr #16
   42048:			; <UNDEFINED> instruction: 0xf7c54640
   4204c:	cmnlt	lr, lr, lsr #16
   42050:	orrpl	pc, r0, pc, asr #8
   42054:			; <UNDEFINED> instruction: 0xf7f54630
   42058:			; <UNDEFINED> instruction: 0xf506fa75
   4205c:	vcgt.s8	d21, d17, d0
   42060:	tstcs	r0, r4, lsl #4
   42064:			; <UNDEFINED> instruction: 0xf04f6019
   42068:	ldrshtpl	r3, [r3], pc
   4206c:			; <UNDEFINED> instruction: 0xf7c54630
   42070:	ldmdals	r7, {r2, r3, r4, fp, sp, lr, pc}
   42074:	ldmda	r8, {r0, r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42078:	blmi	1b54a44 <__read_chk@plt+0x1b4d518>
   4207c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42080:	blls	a9c0f0 <__read_chk@plt+0xa94bc4>
   42084:			; <UNDEFINED> instruction: 0xf040405a
   42088:	strtmi	r8, [r0], -r6, asr #1
   4208c:	ldc	0, cr11, [sp], #172	; 0xac
   42090:	pop	{r2, r8, r9, fp, pc}
   42094:			; <UNDEFINED> instruction: 0xf7c48ff0
   42098:	mrc	14, 0, lr, cr8, cr8, {4}
   4209c:			; <UNDEFINED> instruction: 0x46021a90
   420a0:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
   420a4:			; <UNDEFINED> instruction: 0xf8b2f7f5
   420a8:	mcrrne	8, 0, r9, r2, cr12
   420ac:			; <UNDEFINED> instruction: 0xf001d08f
   420b0:	str	pc, [ip, r5, lsl #29]
   420b4:	cdp	7, 8, cr15, cr8, cr4, {6}
   420b8:	stmdami	r3!, {r0, r9, sl, lr}^
   420bc:			; <UNDEFINED> instruction: 0xf7f54478
   420c0:	ldrb	pc, [r1, r5, lsr #17]!	; <UNPREDICTABLE>
   420c4:	umullcc	pc, lr, sp, r8	; <UNPREDICTABLE>
   420c8:	orreq	pc, r0, #67	; 0x43
   420cc:	addcc	pc, lr, sp, lsl #17
   420d0:			; <UNDEFINED> instruction: 0xf89de6b8
   420d4:			; <UNDEFINED> instruction: 0xf0433076
   420d8:			; <UNDEFINED> instruction: 0xf88d0380
   420dc:			; <UNDEFINED> instruction: 0xe6963076
   420e0:	blmi	16e8910 <__read_chk@plt+0x16e13e4>
   420e4:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
   420e8:	stcl	7, cr15, [r8], #-784	; 0xfffffcf0
   420ec:			; <UNDEFINED> instruction: 0xb1284604
   420f0:	addlt	r0, r0, #45088768	; 0x2b00000
   420f4:	mvnsmi	pc, #3
   420f8:	streq	lr, [r0], #-2627	; 0xfffff5bd
   420fc:			; <UNDEFINED> instruction: 0xf7c44620
   42100:	cdp	14, 1, cr14, cr8, cr4, {3}
   42104:			; <UNDEFINED> instruction: 0x46021a90
   42108:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   4210c:			; <UNDEFINED> instruction: 0xf87ef7f5
   42110:			; <UNDEFINED> instruction: 0x4620e75b
   42114:	cdp	7, 5, cr15, cr8, cr4, {6}
   42118:	bne	fe47d980 <__read_chk@plt+0xfe476454>
   4211c:	stmdami	sp, {r1, r9, sl, lr}^
   42120:			; <UNDEFINED> instruction: 0xf7f54478
   42124:			; <UNDEFINED> instruction: 0xe7bff873
   42128:	strtmi	r9, [r1], fp, lsl #12
   4212c:	mrc	6, 0, r4, cr9, cr14, {1}
   42130:			; <UNDEFINED> instruction: 0x465f5a90
   42134:			; <UNDEFINED> instruction: 0xb01cf8dd
   42138:			; <UNDEFINED> instruction: 0xf7c4e637
   4213c:	cdp	14, 1, cr14, cr8, cr6, {2}
   42140:			; <UNDEFINED> instruction: 0x46021a90
   42144:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   42148:			; <UNDEFINED> instruction: 0xf860f7f5
   4214c:			; <UNDEFINED> instruction: 0xf7c4e7ac
   42150:	mrc	14, 0, lr, cr8, cr12, {1}
   42154:			; <UNDEFINED> instruction: 0x46021a90
   42158:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   4215c:			; <UNDEFINED> instruction: 0xf856f7f5
   42160:			; <UNDEFINED> instruction: 0xf7c4e7a2
   42164:	mrc	14, 0, lr, cr8, cr2, {1}
   42168:			; <UNDEFINED> instruction: 0x46021a90
   4216c:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   42170:			; <UNDEFINED> instruction: 0xf84cf7f5
   42174:			; <UNDEFINED> instruction: 0xf8cde798
   42178:	ldr	r9, [r6], -ip, lsr #32
   4217c:	cdp	7, 2, cr15, cr4, cr4, {6}
   42180:	bne	fe47d9e8 <__read_chk@plt+0xfe4764bc>
   42184:	ldmdami	r7!, {r1, r9, sl, lr}
   42188:			; <UNDEFINED> instruction: 0xf7f54478
   4218c:			; <UNDEFINED> instruction: 0xe78bf83f
   42190:	cdp	7, 1, cr15, cr10, cr4, {6}
   42194:	bne	fe47d9fc <__read_chk@plt+0xfe4764d0>
   42198:	ldmdami	r3!, {r1, r9, sl, lr}
   4219c:			; <UNDEFINED> instruction: 0xf7f54478
   421a0:			; <UNDEFINED> instruction: 0xe781f835
   421a4:			; <UNDEFINED> instruction: 0xf44f4b31
   421a8:	ldmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, sp, lr}
   421ac:	ldrbtmi	r4, [fp], #-2097	; 0xfffff7cf
   421b0:	teqcc	r0, #2030043136	; 0x79000000
   421b4:			; <UNDEFINED> instruction: 0xf7f54478
   421b8:	bls	30089c <__read_chk@plt+0x2f9370>
   421bc:	ldmpl	r3, {r0, r1, r5, r8, r9, fp, lr}^
   421c0:			; <UNDEFINED> instruction: 0xf7c4681d
   421c4:			; <UNDEFINED> instruction: 0x4604ebfc
   421c8:			; <UNDEFINED> instruction: 0xf43f2800
   421cc:	strteq	sl, [fp], -r0, lsl #30
   421d0:			; <UNDEFINED> instruction: 0xf003b280
   421d4:	b	11131d4 <__read_chk@plt+0x110bca8>
   421d8:	ldrbt	r0, [r6], r0, lsl #8
   421dc:	bls	2d4e50 <__read_chk@plt+0x2cd924>
   421e0:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   421e4:	bl	ffb000fc <__read_chk@plt+0xffaf8bd0>
   421e8:			; <UNDEFINED> instruction: 0x0624b1b8
   421ec:			; <UNDEFINED> instruction: 0xf004b280
   421f0:			; <UNDEFINED> instruction: 0x464644fe
   421f4:	strbt	r4, [r8], r4, lsl #6
   421f8:	bls	2d4e50 <__read_chk@plt+0x2cd924>
   421fc:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   42200:	bl	ff780118 <__read_chk@plt+0xff778bec>
   42204:	strteq	fp, [r4], -r8, asr #2
   42208:			; <UNDEFINED> instruction: 0xf004b280
   4220c:			; <UNDEFINED> instruction: 0x463e44fe
   42210:	ldrtmi	r4, [r8], r4, lsl #6
   42214:			; <UNDEFINED> instruction: 0xf7c4e6d9
   42218:			; <UNDEFINED> instruction: 0x2600ebde
   4221c:			; <UNDEFINED> instruction: 0x463446b0
   42220:	svclt	0x0000e6d5
   42224:	andeq	r3, r1, r6, lsl #4
   42228:	andeq	r4, r2, r8, lsl #24
   4222c:	andeq	r0, r0, r0, asr r7
   42230:	andeq	r4, r2, r2, lsr #23
   42234:	andeq	r3, r1, lr, lsr r0
   42238:	strdeq	r9, [r0], -sl
   4223c:	andeq	r2, r1, r4, lsl lr
   42240:	andeq	r4, r2, r4, asr #15
   42244:	andeq	r2, r1, lr, lsl sp
   42248:	andeq	r2, r1, ip, lsl #25
   4224c:	andeq	r0, r0, r4, asr r7
   42250:	andeq	r2, r1, r6, ror ip
   42254:	strdeq	pc, [r0], -r0
   42258:	andeq	r2, r1, sl, ror ip
   4225c:	andeq	r2, r1, lr, lsl #25
   42260:	andeq	r2, r1, r2, asr ip
   42264:	andeq	r2, r1, r0, ror #24
   42268:	andeq	r2, r1, r4, lsr #24
   4226c:	andeq	r2, r1, lr, ror ip
   42270:			; <UNDEFINED> instruction: 0x00012ab4
   42274:	andeq	r2, r1, ip, lsr #24
   42278:	ldrbmi	lr, [r0, sp, lsr #18]!
   4227c:	bmi	1a53ad4 <__read_chk@plt+0x1a4c5a8>
   42280:	blmi	1a53b04 <__read_chk@plt+0x1a4c5d8>
   42284:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   42288:			; <UNDEFINED> instruction: 0xa19cf8df
   4228c:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   42290:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   42294:	ldrbtmi	r4, [sl], #1672	; 0x688
   42298:	movwls	r6, #22555	; 0x581b
   4229c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   422a0:	eorsvs	r2, fp, r0, lsl #6
   422a4:	svceq	0x0000f1b9
   422a8:			; <UNDEFINED> instruction: 0xf8c9d001
   422ac:	orrslt	r3, r4, r0
   422b0:	cdpmi	6, 5, cr4, cr14, cr0, {1}
   422b4:	cdp	7, 2, cr15, cr12, cr4, {6}
   422b8:	ldrbtmi	r4, [lr], #-2909	; 0xfffff4a3
   422bc:	movwls	r4, #9339	; 0x247b
   422c0:	stmib	sp, {r8, r9, sp}^
   422c4:	strmi	r3, [r2], -r0, lsl #12
   422c8:	ldrmi	r4, [r1], -r0, lsr #12
   422cc:	stcl	7, cr15, [r0], #-784	; 0xfffffcf0
   422d0:	stmdacs	r0, {r2, r9, sl, lr}
   422d4:	ldmdbmi	r7, {r0, r1, r2, r3, r5, r6, ip, lr, pc}^
   422d8:	ldrbtmi	r2, [r9], #-0
   422dc:	svc	0x0076f7c3
   422e0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   422e4:	movwcs	sp, #70	; 0x46
   422e8:	strbmi	r9, [r1], -r0
   422ec:	strtmi	r4, [r2], -r8, lsr #12
   422f0:	movwcc	lr, #6605	; 0x19cd
   422f4:	stc2	7, cr15, [ip], {255}	; 0xff
   422f8:	lslslt	r4, r5, #12
   422fc:			; <UNDEFINED> instruction: 0xf7c44620
   42300:	shsub16mi	lr, r0, r8
   42304:	svc	0x0074f7c4
   42308:			; <UNDEFINED> instruction: 0xf7c46838
   4230c:	movwcs	lr, #3790	; 0xece
   42310:	bmi	129a404 <__read_chk@plt+0x1292ed8>
   42314:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   42318:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   4231c:	subsmi	r9, sl, r5, lsl #22
   42320:			; <UNDEFINED> instruction: 0x4628d175
   42324:	pop	{r1, r2, ip, sp, pc}
   42328:			; <UNDEFINED> instruction: 0x463087f0
   4232c:	ldmda	sl, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42330:	strtmi	r4, [r9], -sl, lsr #12
   42334:	ldrtmi	r4, [r0], -r0, lsl #13
   42338:	cdp	7, 10, cr15, cr0, cr4, {6}
   4233c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   42340:			; <UNDEFINED> instruction: 0xf108d1dc
   42344:			; <UNDEFINED> instruction: 0xf7c40001
   42348:	eorsvs	lr, r8, ip, ror fp
   4234c:	suble	r2, ip, r0, lsl #16
   42350:	svceq	0x0000f1b8
   42354:	movwcs	sp, #317	; 0x13d
   42358:	andcc	pc, r8, r0, lsl #16
   4235c:	svceq	0x0000f1b9
   42360:			; <UNDEFINED> instruction: 0xf8c9d001
   42364:	strtmi	r8, [r0], -r0
   42368:	svc	0x0042f7c4
   4236c:			; <UNDEFINED> instruction: 0xf7c44630
   42370:	strb	lr, [lr, r0, asr #30]
   42374:			; <UNDEFINED> instruction: 0xf85a4b31
   42378:			; <UNDEFINED> instruction: 0xf8d33003
   4237c:			; <UNDEFINED> instruction: 0xf7c48000
   42380:			; <UNDEFINED> instruction: 0x4605eb1e
   42384:			; <UNDEFINED> instruction: 0x4620b930
   42388:	svc	0x0032f7c4
   4238c:			; <UNDEFINED> instruction: 0xf7c44628
   42390:			; <UNDEFINED> instruction: 0xe7beef30
   42394:	stmdavs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   42398:			; <UNDEFINED> instruction: 0xf008b280
   4239c:	b	125479c <__read_chk@plt+0x124d270>
   423a0:	strtmi	r0, [r0], -r0, lsl #10
   423a4:	svc	0x0024f7c4
   423a8:			; <UNDEFINED> instruction: 0xf7c44630
   423ac:	stccs	15, cr14, [r0, #-136]	; 0xffffff78
   423b0:	strcs	sp, [r0, #-426]	; 0xfffffe56
   423b4:	blmi	8bc270 <__read_chk@plt+0x8b4d44>
   423b8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   423bc:			; <UNDEFINED> instruction: 0xf7c4681d
   423c0:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   423c4:			; <UNDEFINED> instruction: 0x062dd0f5
   423c8:			; <UNDEFINED> instruction: 0xf005b280
   423cc:	movwmi	r4, #22014	; 0x55fe
   423d0:			; <UNDEFINED> instruction: 0x4601e79f
   423d4:	strbmi	sl, [r2], -r4, lsl #22
   423d8:			; <UNDEFINED> instruction: 0xf7c34630
   423dc:	stmdblt	r0!, {r3, r9, sl, fp, sp, lr, pc}
   423e0:	strbmi	r9, [r3, #-2820]	; 0xfffff4fc
   423e4:	ldmdavs	r8!, {r0, r2, r4, r8, ip, lr, pc}
   423e8:	blmi	57c2c4 <__read_chk@plt+0x574d98>
   423ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   423f0:	ldrdhi	pc, [r0], -r3
   423f4:	b	ff90030c <__read_chk@plt+0xff8f8de0>
   423f8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   423fc:	b	14366d0 <__read_chk@plt+0x142f1a4>
   42400:	addlt	r6, r0, #8, 6	; 0x20000000
   42404:	mvnsmi	pc, #3
   42408:	streq	lr, [r0, #-2627]	; 0xfffff5bd
   4240c:			; <UNDEFINED> instruction: 0xf7c4e7c9
   42410:	stmdbmi	fp, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
   42414:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   42418:	hvccc	33864	; 0x8448
   4241c:			; <UNDEFINED> instruction: 0xff32f7f4
   42420:			; <UNDEFINED> instruction: 0x000245ba
   42424:	andeq	r0, r0, r0, asr r7
   42428:	andeq	r4, r2, sl, lsr #11
   4242c:			; <UNDEFINED> instruction: 0xfffff47b
   42430:			; <UNDEFINED> instruction: 0x00004eb0
   42434:	andeq	r1, r1, r2, lsr #21
   42438:	andeq	r4, r2, sl, lsr #10
   4243c:	andeq	r0, r0, r4, asr r7
   42440:	andeq	r2, r1, r6, lsl sl
   42444:	strdeq	r2, [r1], -r4
   42448:	blcs	2a045c <__read_chk@plt+0x298f30>
   4244c:	blcs	8720b4 <__read_chk@plt+0x86ab88>
   42450:			; <UNDEFINED> instruction: 0xf810d105
   42454:	blcs	292060 <__read_chk@plt+0x28ab34>
   42458:	blcs	8720c0 <__read_chk@plt+0x86ab94>
   4245c:	blcs	bb6848 <__read_chk@plt+0xbaf31c>
   42460:	stmdavc	r3, {r1, r3, r4, r8, ip, lr, pc}^
   42464:	tstle	r6, sp, lsr #22
   42468:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
   4246c:			; <UNDEFINED> instruction: 0xf810e013
   42470:	orrlt	r3, r3, r1, lsl #30
   42474:	svclt	0x00182b20
   42478:	mvnsle	r2, r9, lsl #22
   4247c:	blcs	860490 <__read_chk@plt+0x858f64>
   42480:	blcs	2b20e8 <__read_chk@plt+0x2aabbc>
   42484:			; <UNDEFINED> instruction: 0xf810d105
   42488:	blcs	292094 <__read_chk@plt+0x28ab68>
   4248c:	blcs	8720f4 <__read_chk@plt+0x86abc8>
   42490:	blcs	bb687c <__read_chk@plt+0xbaf350>
   42494:	ldrbmi	sp, [r0, -r5, ror #1]!
   42498:	svclt	0x00004770
   4249c:			; <UNDEFINED> instruction: 0x4605b570
   424a0:			; <UNDEFINED> instruction: 0xf7c4460e
   424a4:			; <UNDEFINED> instruction: 0x4604eb5e
   424a8:	strtmi	fp, [r8], -r8, asr #3
   424ac:			; <UNDEFINED> instruction: 0xffccf7ff
   424b0:	andsle	r4, r4, #132, 4	; 0x40000008
   424b4:	andle	r4, r8, r5, lsr #5
   424b8:	stceq	8, cr15, [r1], {20}
   424bc:	svclt	0x00182809
   424c0:	svclt	0x000c2820
   424c4:	andcs	r2, r0, r1
   424c8:	ldrtmi	sp, [r0], -r8, lsl #2
   424cc:	stc	7, cr15, [r0, #-784]!	; 0xfffffcf0
   424d0:			; <UNDEFINED> instruction: 0xf0105c20
   424d4:	svclt	0x00080fdf
   424d8:	tstle	r2, r1
   424dc:	andcs	fp, r0, r0, ror sp
   424e0:			; <UNDEFINED> instruction: 0xf1a0bd70
   424e4:	blx	fec42510 <__read_chk@plt+0xfec3afe4>
   424e8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   424ec:	svclt	0x0000bd70
   424f0:	stmdavc	fp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   424f4:	tstle	r3, sp, lsr #22
   424f8:	strmi	r7, [lr], -fp, asr #16
   424fc:	andle	r2, r1, sp, lsr #22
   42500:	ldcllt	0, cr2, [r8]
   42504:	strmi	r7, [r4], -fp, lsl #17
   42508:	sbcseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   4250c:	blcs	2b68f8 <__read_chk@plt+0x2af3cc>
   42510:			; <UNDEFINED> instruction: 0x4608d0f6
   42514:	ldcl	7, cr15, [ip], #784	; 0x310
   42518:	blcs	ba05ac <__read_chk@plt+0xb99080>
   4251c:	mvnle	r4, r7, lsl #12
   42520:	blcs	ba06b4 <__read_chk@plt+0xb99188>
   42524:	stmdavc	r3!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
   42528:	ldmdblt	fp, {r0, r2, r5, r9, sl, lr}
   4252c:			; <UNDEFINED> instruction: 0xf815e019
   42530:			; <UNDEFINED> instruction: 0xb1ab3f01
   42534:	svclt	0x00182b20
   42538:	mvnsle	r2, r9, lsl #22
   4253c:	adcsmi	r1, fp, #44032	; 0xac00
   42540:	stmdavc	fp!, {r2, r4, ip, lr, pc}
   42544:	blcs	293dfc <__read_chk@plt+0x28c8d0>
   42548:	blcs	8721b0 <__read_chk@plt+0x86ac84>
   4254c:			; <UNDEFINED> instruction: 0xf814d105
   42550:	blcs	29215c <__read_chk@plt+0x28ac30>
   42554:	blcs	8721bc <__read_chk@plt+0x86ac90>
   42558:	blcs	bb6944 <__read_chk@plt+0xbaf418>
   4255c:	strb	sp, [pc, r0, ror #1]
   42560:	addsmi	r1, pc, #44032	; 0xac00
   42564:	stmdavc	fp!, {r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
   42568:	mvnsle	r4, ip, lsr #12
   4256c:	ldrtmi	r4, [sl], -r0, lsr #12
   42570:			; <UNDEFINED> instruction: 0xf7c34631
   42574:	stmdacs	r0, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
   42578:	andcs	sp, r1, r3, ror #3
   4257c:	svclt	0x0000bdf8
   42580:			; <UNDEFINED> instruction: 0x4605b570
   42584:			; <UNDEFINED> instruction: 0xf7c4460e
   42588:	strmi	lr, [r4], -ip, ror #21
   4258c:	addmi	fp, r5, #152, 2	; 0x26
   42590:			; <UNDEFINED> instruction: 0xf810d009
   42594:	blcs	2915a0 <__read_chk@plt+0x28a074>
   42598:	blcs	872200 <__read_chk@plt+0x86acd4>
   4259c:	movwcs	fp, #3862	; 0xf16
   425a0:	ldrmi	r2, [ip], -r1, lsl #6
   425a4:	ldrtmi	sp, [r0], -r7, lsl #2
   425a8:	ldc	7, cr15, [r2], #784	; 0x310
   425ac:	stmdavc	r3!, {r2, sl, lr}
   425b0:	svceq	0x00dff013
   425b4:	strtmi	sp, [r0], -r1, lsl #2
   425b8:	blcs	fb1b80 <__read_chk@plt+0xfaa654>
   425bc:	blcs	2b2224 <__read_chk@plt+0x2aacf8>
   425c0:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   425c4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   425c8:	strcs	fp, [r0, #-1528]	; 0xfffffa08
   425cc:			; <UNDEFINED> instruction: 0x46166015
   425d0:			; <UNDEFINED> instruction: 0xf7ff4604
   425d4:	bmi	682530 <__read_chk@plt+0x67b004>
   425d8:			; <UNDEFINED> instruction: 0x4601447a
   425dc:			; <UNDEFINED> instruction: 0x4620b310
   425e0:			; <UNDEFINED> instruction: 0xff32f7ff
   425e4:	svclt	0x00284281
   425e8:	andsle	r4, fp, #40, 12	; 0x2800000
   425ec:	blcs	fa0620 <__read_chk@plt+0xf990f4>
   425f0:	stmdavc	sp, {r0, r3, r4, r8, ip, lr, pc}^
   425f4:	svceq	0x00dff015
   425f8:	stccs	0, cr13, [r9, #-84]	; 0xffffffac
   425fc:	mcrrne	15, 1, fp, r8, cr12
   42600:	tstle	r3, r7, lsl #12
   42604:			; <UNDEFINED> instruction: 0xf817e00f
   42608:	tstlt	sp, r1, lsl #30
   4260c:	svclt	0x00182d20
   42610:	mvnsle	r2, r9, lsl #26
   42614:	eorsvc	r2, ip, r0, lsl #8
   42618:	cdp	7, 1, cr15, cr2, cr4, {6}
   4261c:	strtmi	r4, [r0], -r3, lsl #12
   42620:	eorsvc	r6, sp, r3, lsr r0
   42624:	blmi	1b1e0c <__read_chk@plt+0x1aa8e0>
   42628:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   4262c:			; <UNDEFINED> instruction: 0xf0000600
   42630:			; <UNDEFINED> instruction: 0xf04040fe
   42634:	ldcllt	0, cr0, [r8, #180]!	; 0xb4
   42638:	andeq	r4, r2, r8, ror #4
   4263c:	andeq	r0, r0, r4, asr r7
   42640:			; <UNDEFINED> instruction: 0x4605b570
   42644:			; <UNDEFINED> instruction: 0xf7c4460e
   42648:	strmi	lr, [r4], -ip, lsl #21
   4264c:	strtmi	fp, [r8], -r8, lsl #7
   42650:	mrc2	7, 7, pc, cr10, cr15, {7}
   42654:	eorle	r4, fp, #132, 4	; 0x40000008
   42658:	andle	r4, r5, r5, lsr #5
   4265c:	stccc	8, cr15, [r1], {20}
   42660:	svclt	0x00182b09
   42664:			; <UNDEFINED> instruction: 0xd1232b20
   42668:			; <UNDEFINED> instruction: 0xf7c44630
   4266c:	stcpl	12, cr14, [r3], #-328	; 0xfffffeb8
   42670:	blcs	2aee44 <__read_chk@plt+0x2a7918>
   42674:	blcs	8722dc <__read_chk@plt+0x86adb0>
   42678:	andcs	fp, r1, #12, 30	; 0x30
   4267c:	blcs	f8ae84 <__read_chk@plt+0xf83958>
   42680:	sadd16mi	fp, r3, r4
   42684:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   42688:	mulcc	r1, r3, r1
   4268c:	stmdane	r5!, {r1, r3, r8, fp, lr}
   42690:			; <UNDEFINED> instruction: 0x46284479
   42694:	svc	0x0060f7c3
   42698:	stmdane	ip!, {r0, r1, r3, r5, sl, fp, ip, lr}
   4269c:	sbcseq	pc, pc, #19
   426a0:	ldrmi	fp, [r4], -r8, lsl #30
   426a4:	blcs	2b66c0 <__read_chk@plt+0x2af194>
   426a8:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   426ac:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   426b0:	strtmi	r2, [r0], -r0, lsl #8
   426b4:	svclt	0x0000bd70
   426b8:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   426bc:	svcmi	0x00f0e92d
   426c0:	ldmdbmi	r6, {r0, r2, r3, r9, sl, lr}^
   426c4:	blmi	15ee8e0 <__read_chk@plt+0x15e73b4>
   426c8:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   426cc:	movwls	r6, #14363	; 0x381b
   426d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   426d4:	rsbsle	r2, r4, r0, lsl #20
   426d8:	strmi	r6, [r1], r4, lsl #17
   426dc:	ldrdhi	pc, [r0], -r0
   426e0:	stccs	6, cr4, [r0], {147}	; 0x93
   426e4:	ldmib	r0, {r0, r3, r4, r5, r6, ip, lr, pc}^
   426e8:			; <UNDEFINED> instruction: 0x2c004a04
   426ec:			; <UNDEFINED> instruction: 0xf100dd09
   426f0:	stmdage	r2, {r3, r4, r8, r9}
   426f4:			; <UNDEFINED> instruction: 0xf813191f
   426f8:	adcsmi	r6, fp, #1024	; 0x400
   426fc:	blvs	c0704 <__read_chk@plt+0xb91d8>
   42700:	svcmi	0x0048d1f9
   42704:	andeq	lr, fp, #5120	; 0x1400
   42708:	vnmlane.f64	d20, d6, d7
   4270c:	cfstrscc	mvf4, [r1, #-508]	; 0xfffffe04
   42710:	movwls	r4, #5243	; 0x147b
   42714:	adcmi	lr, lr, #1
   42718:	blge	17681c <__read_chk@plt+0x16f2f0>
   4271c:	svccs	0x0001f815
   42720:	strcc	r4, [r1], #-1059	; 0xfffffbdd
   42724:			; <UNDEFINED> instruction: 0xf8032c02
   42728:	ldclle	12, cr2, [r4, #32]!
   4272c:	mullt	r8, sp, r8
   42730:			; <UNDEFINED> instruction: 0xf10a4641
   42734:	b	1404f40 <__read_chk@plt+0x13fda14>
   42738:	b	14035ac <__read_chk@plt+0x13fc080>
   4273c:			; <UNDEFINED> instruction: 0xf00b1b0b
   42740:	vldmiapl	r8!, {d16-<overflow reg d39>}
   42744:	ldmib	lr!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42748:	mulmi	r9, sp, r8
   4274c:	b	1314058 <__read_chk@plt+0x130cb2c>
   42750:	adceq	r1, r4, r4, lsl fp
   42754:	ldrteq	pc, [ip], #-4	; <UNPREDICTABLE>
   42758:	andeq	pc, fp, r7, lsl r8	; <UNPREDICTABLE>
   4275c:	ldmib	r2!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42760:	mullt	sl, sp, r8
   42764:	b	1154070 <__read_chk@plt+0x114cb44>
   42768:			; <UNDEFINED> instruction: 0xf00b149b
   4276c:	fldmdbxpl	r8!, {d0-d30}	;@ Deprecated
   42770:	stmib	r8!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42774:	andeq	pc, fp, r7, lsl r8	; <UNPREDICTABLE>
   42778:			; <UNDEFINED> instruction: 0xf7c44641
   4277c:			; <UNDEFINED> instruction: 0xf1bae9a4
   42780:	svclt	0x00d80f0f
   42784:	cfstrdle	mvd2, [r6]
   42788:	strbmi	r9, [r1], -r1, lsl #16
   4278c:	svc	0x00b0f7c3
   42790:			; <UNDEFINED> instruction: 0xf04f42ae
   42794:	ldrbmi	r0, [r4], -r0, lsl #20
   42798:	stfcsd	f5, [r0], {191}	; 0xbf
   4279c:			; <UNDEFINED> instruction: 0xf89ddd09
   427a0:	stccs	0, cr3, [r2], {8}
   427a4:	andscc	pc, r8, r9, lsl #17
   427a8:			; <UNDEFINED> instruction: 0xf89dd103
   427ac:			; <UNDEFINED> instruction: 0xf8893009
   427b0:			; <UNDEFINED> instruction: 0x46403019
   427b4:	andsmi	pc, r0, r9, asr #17
   427b8:	andsge	pc, r4, r9, asr #17
   427bc:	b	ff8806d4 <__read_chk@plt+0xff8791a8>
   427c0:	andcs	fp, r0, r0, lsr fp
   427c4:	blmi	5d5030 <__read_chk@plt+0x5cdb04>
   427c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   427cc:	blls	11c83c <__read_chk@plt+0x115310>
   427d0:	qsuble	r4, sl, r1
   427d4:	pop	{r0, r2, ip, sp, pc}
   427d8:	stmdavs	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   427dc:	ldmdami	r4, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
   427e0:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   427e4:	svc	0x0084f7c3
   427e8:			; <UNDEFINED> instruction: 0xf8d94641
   427ec:			; <UNDEFINED> instruction: 0xf7c30004
   427f0:	ldmdami	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
   427f4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   427f8:	svc	0x007af7c3
   427fc:	andcs	r2, r1, r0, lsl #6
   42800:			; <UNDEFINED> instruction: 0xf8c9469a
   42804:			; <UNDEFINED> instruction: 0xf8c93010
   42808:			; <UNDEFINED> instruction: 0xf8c93014
   4280c:	ldrb	r0, [r8, -r8]!
   42810:	ldm	r4, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42814:	ldrb	fp, [r5, r0, lsl #5]
   42818:	ldm	ip, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4281c:	andeq	r4, r2, r8, ror r1
   42820:	andeq	r0, r0, r0, asr r7
   42824:	andeq	r5, r2, r8, asr #3
   42828:	andeq	r9, r0, ip, asr #24
   4282c:	andeq	r4, r2, r8, ror r0
   42830:	andeq	r0, r1, sl, ror r7
   42834:	andeq	r0, r1, r2, ror r7
   42838:	mvnsmi	lr, sp, lsr #18
   4283c:	andsvs	r2, ip, r0, lsl #8
   42840:			; <UNDEFINED> instruction: 0x4698b319
   42844:	ldrmi	r4, [r7], -r6, lsl #12
   42848:	stmdblt	sl!, {r0, r2, r3, r9, sl, lr}
   4284c:	strcc	lr, [r1], #-27	; 0xffffffe5
   42850:	bleq	c086c <__read_chk@plt+0xb9340>
   42854:	andsle	r4, r1, r7, lsr #5
   42858:			; <UNDEFINED> instruction: 0xf7c46830
   4285c:	mcrrne	13, 8, lr, r3, cr14
   42860:	movwcs	sp, #4597	; 0x11f5
   42864:			; <UNDEFINED> instruction: 0xf8c66830
   42868:			; <UNDEFINED> instruction: 0xf7c43438
   4286c:	blx	fec7d29c <__read_chk@plt+0xfec75d70>
   42870:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   42874:	svclt	0x00082c00
   42878:	teqlt	r0, r0
   4287c:			; <UNDEFINED> instruction: 0xf8c82000
   42880:	ldmfd	sp!, {lr}
   42884:			; <UNDEFINED> instruction: 0x461481f0
   42888:			; <UNDEFINED> instruction: 0xf04fe7f8
   4288c:	udf	#33551	; 0x830f
   42890:	svcmi	0x00f0e92d
   42894:	ldrmi	fp, [fp], r5, lsl #1
   42898:	mrsls	r2, SP_irq
   4289c:	andcc	pc, r0, fp, asr #17
   428a0:			; <UNDEFINED> instruction: 0xf0002900
   428a4:			; <UNDEFINED> instruction: 0xf8d08230
   428a8:	strmi	r3, [r4], -r4, lsl #8
   428ac:	blcs	542f8 <__read_chk@plt+0x4cdcc>
   428b0:			; <UNDEFINED> instruction: 0xf8d4d052
   428b4:	blcs	4f94c <__read_chk@plt+0x48420>
   428b8:			; <UNDEFINED> instruction: 0xf8d4d17e
   428bc:	blcs	4f924 <__read_chk@plt+0x483f8>
   428c0:	adchi	pc, r9, r0, asr #32
   428c4:	ldrcs	pc, [ip], #-2260	; 0xfffff72c
   428c8:			; <UNDEFINED> instruction: 0xf0002a00
   428cc:			; <UNDEFINED> instruction: 0xf8d48203
   428d0:			; <UNDEFINED> instruction: 0xf8c4540c
   428d4:			; <UNDEFINED> instruction: 0xf8c43408
   428d8:	cfstrscs	mvf3, [r0, #-16]
   428dc:			; <UNDEFINED> instruction: 0xf8dfd03c
   428e0:	cfstrsne	mvf1, [r0, #-576]!	; 0xfffffdc0
   428e4:	ldrbtmi	r2, [r9], #-523	; 0xfffffdf5
   428e8:	ldcl	7, cr15, [r6], #-780	; 0xfffffcf4
   428ec:	blvc	ff931774 <__read_chk@plt+0xff92a248>
   428f0:			; <UNDEFINED> instruction: 0xf0002b50
   428f4:	movwcs	r8, #4418	; 0x1142
   428f8:	strtcc	pc, [r8], #-2244	; 0xfffff73c
   428fc:	strtcc	pc, [r4], #-2244	; 0xfffff73c
   42900:			; <UNDEFINED> instruction: 0xf8c42300
   42904:			; <UNDEFINED> instruction: 0xf8c43444
   42908:	cfstrscs	mvf3, [r0, #-240]	; 0xffffff10
   4290c:	bichi	pc, r2, r0, asr #32
   42910:	ldrtvs	pc, [r0], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   42914:			; <UNDEFINED> instruction: 0xf0002e00
   42918:	strcs	r8, [r0], -r7, asr #2
   4291c:	strvs	pc, [r8], #-2244	; 0xfffff73c
   42920:	strvs	pc, [r4], #-2244	; 0xfffff73c
   42924:			; <UNDEFINED> instruction: 0xf8cb2000
   42928:	andlt	r6, r5, r0
   4292c:	svchi	0x00f0e8bd
   42930:	strcc	pc, [r4], #-2260	; 0xfffff72c
   42934:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   42938:	stmdbvc	r3!, {r3, r5, r7, pc}
   4293c:			; <UNDEFINED> instruction: 0xf0002b0d
   42940:	blcs	2e2dec <__read_chk@plt+0x2db8c0>
   42944:	adchi	pc, r3, r0, asr #32
   42948:			; <UNDEFINED> instruction: 0xf8c42302
   4294c:	movwcs	r3, #1076	; 0x434
   42950:	strcc	pc, [r8], #-2244	; 0xfffff73c
   42954:	strcc	pc, [r4], #-2244	; 0xfffff73c
   42958:	ldrcc	pc, [r0], #-2260	; 0xfffff72c
   4295c:	sfmne	f2, 2, [r6]
   42960:	movwcc	r4, #5653	; 0x1615
   42964:	strcs	pc, [ip], #-2244	; 0xfffff73c
   42968:	ldrcc	pc, [r0], #-2244	; 0xfffff73c
   4296c:	stmdacs	sl, {r1, r3, sp, lr, pc}
   42970:	streq	pc, [r1, #-261]	; 0xfffffefb
   42974:	svceq	0x0001f806
   42978:	sbchi	pc, r6, r0
   4297c:	svcvs	0x0080f5b5
   42980:	sbchi	pc, r5, r0
   42984:			; <UNDEFINED> instruction: 0xf7c46820
   42988:	mcrrne	12, 15, lr, r1, cr8
   4298c:	movwcs	sp, #4591	; 0x11ef
   42990:			; <UNDEFINED> instruction: 0xf8c46820
   42994:			; <UNDEFINED> instruction: 0xf7c43438
   42998:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   4299c:			; <UNDEFINED> instruction: 0x81b3f040
   429a0:	strpl	pc, [r4], #-2244	; 0xfffff73c
   429a4:			; <UNDEFINED> instruction: 0xf0002d00
   429a8:	movwcs	r8, #430	; 0x1ae
   429ac:	strcc	pc, [r8], #-2244	; 0xfffff73c
   429b0:	strtcc	pc, [r4], #-2260	; 0xfffff72c
   429b4:	addle	r2, r0, r0, lsl #22
   429b8:	strtcc	pc, [r8], #-2260	; 0xfffff72c
   429bc:			; <UNDEFINED> instruction: 0xf0402b00
   429c0:			; <UNDEFINED> instruction: 0xf8d4819c
   429c4:	cdpcs	4, 0, cr6, cr0, cr12, {1}
   429c8:			; <UNDEFINED> instruction: 0xf8d4d1a2
   429cc:			; <UNDEFINED> instruction: 0xf8d43408
   429d0:			; <UNDEFINED> instruction: 0xf1b92404
   429d4:			; <UNDEFINED> instruction: 0xf0000f00
   429d8:	stmdbls	r1, {r3, r6, r7, r8, pc}
   429dc:	ldmcc	pc!, {r0, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   429e0:			; <UNDEFINED> instruction: 0xf8c4e00b
   429e4:	strcc	r1, [r1], -r8, lsl #8
   429e8:	ldrmi	r7, [r1, #2307]!	; 0x903
   429ec:	svccc	0x0001f808
   429f0:	strcc	pc, [r8], #-2260	; 0xfffff72c
   429f4:	strcs	pc, [r4], #-2260	; 0xfffff72c
   429f8:	addsmi	sp, sl, #5
   429fc:	andeq	lr, r3, r4, lsl #22
   42a00:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
   42a04:	addsmi	sp, sl, #60672	; 0xed00
   42a08:	movwcs	fp, #3842	; 0xf02
   42a0c:	strcc	pc, [r8], #-2244	; 0xfffff73c
   42a10:	strcc	pc, [r4], #-2244	; 0xfffff73c
   42a14:			; <UNDEFINED> instruction: 0xf8d4e786
   42a18:			; <UNDEFINED> instruction: 0xf8d43410
   42a1c:	blcs	97a54 <__read_chk@plt+0x90528>
   42a20:	stccs	0, cr13, [r0, #-300]	; 0xfffffed4
   42a24:	addshi	pc, r3, r0, asr #32
   42a28:	ldrtcc	pc, [r4], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   42a2c:			; <UNDEFINED> instruction: 0xf43f2b01
   42a30:	blcs	ee834 <__read_chk@plt+0xe7308>
   42a34:			; <UNDEFINED> instruction: 0xf8d4d12b
   42a38:	movwcs	r2, #1028	; 0x404
   42a3c:	ldrtcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   42a40:	vstmdble	r4!, {s4-s22}
   42a44:			; <UNDEFINED> instruction: 0xf1044ecb
   42a48:			; <UNDEFINED> instruction: 0xf8df0804
   42a4c:	stclne	3, cr10, [r5, #-176]!	; 0xffffff50
   42a50:	bl	253c50 <__read_chk@plt+0x24c724>
   42a54:	ldrbtmi	r0, [sl], #1794	; 0x702
   42a58:			; <UNDEFINED> instruction: 0xf8184415
   42a5c:	ldrtmi	r3, [r0], -r1, lsl #22
   42a60:	bl	fe98d690 <__read_chk@plt+0xfe986164>
   42a64:	ldrmi	r0, [r9], -r8, lsl #4
   42a68:	bcs	b6aa0 <__read_chk@plt+0xaf574>
   42a6c:	andcs	fp, r0, #212, 30	; 0x350
   42a70:	blcs	38b27c <__read_chk@plt+0x383d50>
   42a74:	andcs	fp, r0, #24, 30	; 0x60
   42a78:			; <UNDEFINED> instruction: 0xf7c4b97a
   42a7c:	teqlt	r0, ip, lsl sp
   42a80:	strhle	r4, [sl, #88]!	; 0x58
   42a84:	strpl	pc, [ip], #-2260	; 0xfffff72c
   42a88:			; <UNDEFINED> instruction: 0xf000e735
   42a8c:	movwcs	r8, #289	; 0x121
   42a90:	strcc	pc, [r8], #-2244	; 0xfffff73c
   42a94:	strcc	pc, [r4], #-2244	; 0xfffff73c
   42a98:			; <UNDEFINED> instruction: 0xf898e75e
   42a9c:	mrscs	r3, (UNDEF: 13)
   42aa0:	blcs	2d43e8 <__read_chk@plt+0x2ccebc>
   42aa4:			; <UNDEFINED> instruction: 0xf7c4d0ee
   42aa8:	stmdacs	r0, {r1, r2, r8, sl, fp, sp, lr, pc}
   42aac:	movwcs	sp, #469	; 0x1d5
   42ab0:	strcc	pc, [r8], #-2244	; 0xfffff73c
   42ab4:	strcc	pc, [r4], #-2244	; 0xfffff73c
   42ab8:	stccs	7, cr14, [r0, #-312]	; 0xfffffec8
   42abc:	teqhi	r7, r0	; <UNPREDICTABLE>
   42ac0:	strvs	pc, [r4], #-2260	; 0xfffff72c
   42ac4:	stmdbvc	r3!, {r1, r2, r3, r4, r8, ip, sp, pc}
   42ac8:			; <UNDEFINED> instruction: 0xf0002b30
   42acc:	stmibmi	fp!, {r4, r5, r8, pc}
   42ad0:	andcs	r1, fp, #2496	; 0x9c0
   42ad4:			; <UNDEFINED> instruction: 0x46384479
   42ad8:	bl	20009ec <__read_chk@plt+0x1ff94c0>
   42adc:	blvc	ff931744 <__read_chk@plt+0xff92a218>
   42ae0:	andsle	r2, r7, r0, asr fp
   42ae4:			; <UNDEFINED> instruction: 0xf8c42301
   42ae8:			; <UNDEFINED> instruction: 0xf8c43428
   42aec:	movwcs	r3, #1060	; 0x424
   42af0:	strcc	pc, [r8], #-2244	; 0xfffff73c
   42af4:	strcc	pc, [r4], #-2244	; 0xfffff73c
   42af8:	strbcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   42afc:	ldrtcc	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   42b00:			; <UNDEFINED> instruction: 0xf43f2d00
   42b04:	sbc	sl, r5, r5, lsl #30
   42b08:			; <UNDEFINED> instruction: 0xf8c42301
   42b0c:			; <UNDEFINED> instruction: 0xf8c4340c
   42b10:	strb	r5, [sl, -r4, lsl #8]
   42b14:	blcs	1221ba8 <__read_chk@plt+0x121a67c>
   42b18:	stfvcp	f5, [r3], #-912	; 0xfffffc70
   42b1c:	mvnle	r2, r0, asr fp
   42b20:	blcs	861db4 <__read_chk@plt+0x85a888>
   42b24:	mcrcs	1, 0, sp, cr12, cr14, {6}
   42b28:	svcge	0x007ef77f
   42b2c:			; <UNDEFINED> instruction: 0x46384994
   42b30:	ldrbtmi	r2, [r9], #-525	; 0xfffffdf3
   42b34:	mrc2	7, 5, pc, cr0, cr0, {7}
   42b38:			; <UNDEFINED> instruction: 0xf47f2800
   42b3c:	movwcs	sl, #8053	; 0x1f75
   42b40:	streq	pc, [r8], #-2244	; 0xfffff73c
   42b44:	streq	pc, [r4], #-2244	; 0xfffff73c
   42b48:	ldrtcc	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   42b4c:	stmibmi	sp, {r2, r8, r9, sl, sp, lr, pc}
   42b50:	andcs	r1, fp, #32, 26	; 0x800
   42b54:			; <UNDEFINED> instruction: 0xf7c34479
   42b58:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
   42b5c:	svcge	0x0064f47f
   42b60:	blcs	1461af4 <__read_chk@plt+0x145a5c8>
   42b64:	stfvcd	f5, [r3], #-760	; 0xfffffd08
   42b68:			; <UNDEFINED> instruction: 0xd1bb2b47
   42b6c:	blcs	1461d00 <__read_chk@plt+0x145a7d4>
   42b70:	stfvcd	f5, [r3], #736	; 0x2e0
   42b74:			; <UNDEFINED> instruction: 0xd1b52b20
   42b78:	stcvc	7, cr14, [r3], #-344	; 0xfffffea8
   42b7c:			; <UNDEFINED> instruction: 0xf47f2b47
   42b80:	stclvc	14, cr10, [r3], #-744	; 0xfffffd18
   42b84:			; <UNDEFINED> instruction: 0xf47f2b50
   42b88:	stcvc	14, cr10, [r3], #728	; 0x2d8
   42b8c:			; <UNDEFINED> instruction: 0xf47f2b20
   42b90:			; <UNDEFINED> instruction: 0xe6e1aeb2
   42b94:	blcs	2e1128 <__read_chk@plt+0x2d9bfc>
   42b98:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {1}
   42b9c:			; <UNDEFINED> instruction: 0xf8c42300
   42ba0:			; <UNDEFINED> instruction: 0xf8c43408
   42ba4:	ldrb	r3, [r7], r4, lsl #8
   42ba8:	ldrtpl	pc, [ip], #-2260	; 0xfffff72c	; <UNPREDICTABLE>
   42bac:	strbge	pc, [r0], #-2196	; 0xfffff76c	; <UNPREDICTABLE>
   42bb0:	strcs	pc, [r8], #-2260	; 0xfffff72c
   42bb4:	strne	pc, [r4], #-2260	; 0xfffff72c
   42bb8:	svceq	0x0000f1b9
   42bbc:	sbcshi	pc, r3, r0
   42bc0:	tstcs	r3, #7405568	; 0x710000
   42bc4:	orreq	pc, r0, #192, 4
   42bc8:	ldrbtmi	r4, [r8], #-3952	; 0xfffff090
   42bcc:	smlsdxls	r2, pc, r4, r4	; <UNPREDICTABLE>
   42bd0:	ldrmi	r4, [r8], -r0, lsl #13
   42bd4:	pkhtbmi	r4, r3, fp, asr #12
   42bd8:	blx	b3abfc <__read_chk@plt+0xb336d0>
   42bdc:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
   42be0:	strmi	fp, [r2], -r8, asr #30
   42be4:	ldrmi	sp, [r1, #1296]!	; 0x510
   42be8:	addsmi	sp, r1, #770048	; 0xbc000
   42bec:	stmiane	r7!, {r0, r2, r3, r5, r8, sl, fp, ip, lr, pc}
   42bf0:			; <UNDEFINED> instruction: 0xf8c41c50
   42bf4:	ldmdbvc	pc!, {r3, sl}	; <UNPREDICTABLE>
   42bf8:	andeq	pc, r9, #-1073741783	; 0xc0000029
   42bfc:	bcs	62f74c <__read_chk@plt+0x628220>
   42c00:	svccs	0x003dd9eb
   42c04:	addshi	pc, lr, r0
   42c08:	andcs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   42c0c:	ldrshtle	r2, [pc], #-175
   42c10:	stmdale	pc, {r0, r1, r8, sl, fp, sp}	; <UNPREDICTABLE>
   42c14:			; <UNDEFINED> instruction: 0xf005e8df
   42c18:	eoreq	r3, r6, #221184	; 0x36000
   42c1c:	eorseq	pc, pc, #2
   42c20:	beq	2fd530 <__read_chk@plt+0x2f6004>
   42c24:			; <UNDEFINED> instruction: 0xf8029a01
   42c28:	strcc	sl, [r1], -r6
   42c2c:	streq	pc, [r8], #-2260	; 0xfffff72c
   42c30:	strne	pc, [r4], #-2260	; 0xfffff72c
   42c34:	strmi	r3, [r2], -r1, lsl #10
   42c38:			; <UNDEFINED> instruction: 0xf0054268
   42c3c:			; <UNDEFINED> instruction: 0xf0000503
   42c40:	svclt	0x00580003
   42c44:	ldrmi	r4, [r1, #581]!	; 0x245
   42c48:	ldrmi	sp, [fp], pc, asr #17
   42c4c:			; <UNDEFINED> instruction: 0xf8c4428a
   42c50:			; <UNDEFINED> instruction: 0xf884543c
   42c54:	svclt	0x0002a440
   42c58:			; <UNDEFINED> instruction: 0xf8c42300
   42c5c:			; <UNDEFINED> instruction: 0xf8c43408
   42c60:	ldrb	r3, [pc], -r4, lsl #8
   42c64:	vsra.u64	d16, d1, #62
   42c68:	b	10c367c <__read_chk@plt+0x10bc150>
   42c6c:	bls	8549c <__read_chk@plt+0x7df70>
   42c70:	andge	pc, r6, r2, lsl #16
   42c74:	blx	fe0c15f8 <__read_chk@plt+0xfe0ba0cc>
   42c78:	streq	pc, [r8], #-2260	; 0xfffff72c
   42c7c:			; <UNDEFINED> instruction: 0xf8d43601
   42c80:	ldrb	r1, [r7, r4, lsl #8]
   42c84:	blx	1802ed4 <__read_chk@plt+0x17fb9a8>
   42c88:	ldrb	pc, [r3, r2, lsl #21]	; <UNPREDICTABLE>
   42c8c:	vorr.i32	d16, #161	; 0x000000a1
   42c90:	strb	r1, [sl, r1, lsl #4]!
   42c94:			; <UNDEFINED> instruction: 0x1d20493e
   42c98:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
   42c9c:	b	fe780bb0 <__read_chk@plt+0xfe779684>
   42ca0:			; <UNDEFINED> instruction: 0xf47f2800
   42ca4:			; <UNDEFINED> instruction: 0xf8d4ae35
   42ca8:			; <UNDEFINED> instruction: 0xf8c46414
   42cac:			; <UNDEFINED> instruction: 0xf8c40424
   42cb0:			; <UNDEFINED> instruction: 0xf8c40408
   42cb4:	cdpcs	4, 0, cr0, cr0, cr4, {0}
   42cb8:	mrcge	4, 1, APSR_nzcv, cr4, cr15, {1}
   42cbc:			; <UNDEFINED> instruction: 0xf8c42301
   42cc0:			; <UNDEFINED> instruction: 0xf8c40418
   42cc4:			; <UNDEFINED> instruction: 0xf04f0430
   42cc8:			; <UNDEFINED> instruction: 0xf8c430ff
   42ccc:			; <UNDEFINED> instruction: 0xe62c341c
   42cd0:	ldrt	r7, [r6], -r3, lsr #18
   42cd4:	strtcs	pc, [r0], #-2260	; 0xfffff72c
   42cd8:	strtcc	pc, [r8], #-2260	; 0xfffff72c
   42cdc:	andcs	fp, r1, #-2147483644	; 0x80000004
   42ce0:	strtcs	pc, [ip], #-2244	; 0xfffff73c
   42ce4:			; <UNDEFINED> instruction: 0xf8c42201
   42ce8:	andcs	r2, r0, #36, 8	; 0x24000000
   42cec:	strbcs	pc, [r4], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   42cf0:	ldrtcs	pc, [ip], #-2244	; 0xfffff73c	; <UNPREDICTABLE>
   42cf4:			; <UNDEFINED> instruction: 0xf43f2b00
   42cf8:			; <UNDEFINED> instruction: 0xf8d4ae64
   42cfc:	cfstrscs	mvf5, [r0, #-48]	; 0xffffffd0
   42d00:	cfmvdhrge	mvd6, pc
   42d04:			; <UNDEFINED> instruction: 0xf04fe7c6
   42d08:	strdlt	r3, [r5], -pc	; <UNPREDICTABLE>
   42d0c:	svchi	0x00f0e8bd
   42d10:	stmdbls	r2, {r0, r2, r9, sp}
   42d14:	movwls	r2, #12288	; 0x3000
   42d18:	cdp	7, 14, cr15, cr14, cr3, {6}
   42d1c:			; <UNDEFINED> instruction: 0xf7f44639
   42d20:			; <UNDEFINED> instruction: 0xf8d4fa75
   42d24:			; <UNDEFINED> instruction: 0xf8d42408
   42d28:	blls	107d40 <__read_chk@plt+0x100814>
   42d2c:	movwcs	lr, #1883	; 0x75b
   42d30:			; <UNDEFINED> instruction: 0xf8c42201
   42d34:			; <UNDEFINED> instruction: 0xf8c43428
   42d38:			; <UNDEFINED> instruction: 0xf8c43444
   42d3c:			; <UNDEFINED> instruction: 0xf8c4343c
   42d40:	ldrt	r2, [lr], -r4, lsr #8
   42d44:	ldrmi	r2, [fp], r1, lsl #26
   42d48:	movwcs	sp, #4100	; 0x1004
   42d4c:			; <UNDEFINED> instruction: 0xf8c44602
   42d50:			; <UNDEFINED> instruction: 0xe77b3430
   42d54:			; <UNDEFINED> instruction: 0xf8039b01
   42d58:	strcc	sl, [r1], -r6
   42d5c:	streq	pc, [r8], #-2260	; 0xfffff72c
   42d60:	strne	pc, [r4], #-2260	; 0xfffff72c
   42d64:			; <UNDEFINED> instruction: 0x464ee7f1
   42d68:			; <UNDEFINED> instruction: 0x464ee770
   42d6c:	svclt	0x0000e64b
   42d70:	andeq	r0, r1, r6, ror r6
   42d74:	andeq	r4, r2, r4, lsl #29
   42d78:	andeq	r4, r2, lr, ror lr
   42d7c:	andeq	r0, r1, r8, lsl #9
   42d80:	andeq	r2, r1, r2, asr r3
   42d84:	andeq	r0, r1, r8, lsl #8
   42d88:	strdeq	r2, [r1], -lr
   42d8c:	andeq	r2, r1, r8, asr #5
   42d90:	strdeq	r0, [r1], -r6
   42d94:	andcs	fp, r0, sl, lsl #18
   42d98:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   42d9c:	stmdavs	r4, {r8, r9, sp}
   42da0:			; <UNDEFINED> instruction: 0xf7c34620
   42da4:			; <UNDEFINED> instruction: 0x4620ea5e
   42da8:	svc	0x00eaf7c3
   42dac:	andcs	fp, r0, r8, lsl #18
   42db0:			; <UNDEFINED> instruction: 0xf7c3bd10
   42db4:	addlt	lr, r0, #4, 28	; 0x40
   42db8:	svclt	0x0000bd10
   42dbc:	mvnsmi	lr, #737280	; 0xb4000
   42dc0:	ldmdbmi	ip!, {r1, r2, r3, r9, sl, lr}
   42dc4:	blmi	f54648 <__read_chk@plt+0xf4d11c>
   42dc8:	ldrbtmi	fp, [r9], #-131	; 0xffffff7d
   42dcc:			; <UNDEFINED> instruction: 0xf04f4604
   42dd0:	andcs	r0, r1, r0, lsl #18
   42dd4:	vadd.i8	<illegal reg q10.5>, q8, <illegal reg q5.5>
   42dd8:	ldrmi	r4, [r0], ip, asr #2
   42ddc:	movwls	r6, #6171	; 0x181b
   42de0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   42de4:	andls	pc, r0, r7, asr #17
   42de8:	mcrr	7, 12, pc, r8, cr3	; <UNPREDICTABLE>
   42dec:	stmdacs	r0, {r5, sp, lr}
   42df0:			; <UNDEFINED> instruction: 0x4605d059
   42df4:	biceq	pc, r0, #402653187	; 0x18000003
   42df8:			; <UNDEFINED> instruction: 0xf8c54668
   42dfc:			; <UNDEFINED> instruction: 0xf7c43414
   42e00:	strmi	lr, [r5], -r6, lsl #21
   42e04:	teqle	r9, r0, lsl #16
   42e08:	ldrbeq	r6, [r3, r2, lsr #16]!
   42e0c:			; <UNDEFINED> instruction: 0xf8c29800
   42e10:	ldrle	r8, [r6], #-0
   42e14:	ldrtle	r0, [sp], #-1969	; 0xfffff84f
   42e18:	ldrle	r0, [r5, #-1907]!	; 0xfffff88d
   42e1c:	movwcs	r4, #6439	; 0x1927
   42e20:	ldrcc	pc, [r8], #-2242	; 0xfffff73e
   42e24:			; <UNDEFINED> instruction: 0xf7c34479
   42e28:	strmi	lr, [r3], -lr, ror #17
   42e2c:			; <UNDEFINED> instruction: 0xb1ab9800
   42e30:			; <UNDEFINED> instruction: 0xf7c3461d
   42e34:	stmdavs	r0!, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   42e38:	ldmdb	r6!, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42e3c:	eorvs	r2, r3, r0, lsl #6
   42e40:	ldmdbmi	pc, {r4, sp, lr, pc}	; <UNPREDICTABLE>
   42e44:			; <UNDEFINED> instruction: 0xf8c22301
   42e48:			; <UNDEFINED> instruction: 0xf8c2341c
   42e4c:	ldrbtmi	r3, [r9], #-1056	; 0xfffffbe0
   42e50:	ldm	r8, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42e54:	stmdals	r0, {r0, r1, r9, sl, lr}
   42e58:	mvnle	r2, r0, lsl #22
   42e5c:			; <UNDEFINED> instruction: 0xf8c36823
   42e60:	eorsvs	r0, r8, r8, asr #8
   42e64:	blmi	5556c8 <__read_chk@plt+0x54e19c>
   42e68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42e6c:	blls	9cedc <__read_chk@plt+0x959b0>
   42e70:	tstle	ip, sl, asr r0
   42e74:	andlt	r4, r3, r8, lsr #12
   42e78:	mvnshi	lr, #12386304	; 0xbd0000
   42e7c:			; <UNDEFINED> instruction: 0xf7c46820
   42e80:			; <UNDEFINED> instruction: 0xf8c4e914
   42e84:	strb	r9, [sp, r0]!
   42e88:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   42e8c:	ldm	sl!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42e90:	strb	r4, [r0, r3, lsl #12]!
   42e94:	movwcs	r4, #6413	; 0x190d
   42e98:	strtcc	pc, [r0], #-2242	; 0xfffff73e
   42e9c:			; <UNDEFINED> instruction: 0xf7c34479
   42ea0:			; <UNDEFINED> instruction: 0x4603e8b2
   42ea4:			; <UNDEFINED> instruction: 0xf7c3e7d7
   42ea8:	addlt	lr, r5, #8832	; 0x2280
   42eac:			; <UNDEFINED> instruction: 0xf7c3e7da
   42eb0:	svclt	0x0000ed92
   42eb4:	andeq	r3, r2, r6, ror sl
   42eb8:	andeq	r0, r0, r0, asr r7
   42ebc:			; <UNDEFINED> instruction: 0xfffffa69
   42ec0:			; <UNDEFINED> instruction: 0xfffffa3f
   42ec4:	ldrdeq	r3, [r2], -r8
   42ec8:			; <UNDEFINED> instruction: 0xfffff9ab
   42ecc:			; <UNDEFINED> instruction: 0xfffff9f1
   42ed0:			; <UNDEFINED> instruction: 0xf8d0b120
   42ed4:	stmdacc	r0, {r3, r4, r5, sl}
   42ed8:	andcs	fp, r1, r8, lsl pc
   42edc:	svclt	0x00004770
   42ee0:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
   42ee4:			; <UNDEFINED> instruction: 0xf8d04604
   42ee8:			; <UNDEFINED> instruction: 0xf7c30448
   42eec:			; <UNDEFINED> instruction: 0x4620ec90
   42ef0:			; <UNDEFINED> instruction: 0x4010e8bd
   42ef4:	ldmlt	r6, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42ef8:	svclt	0x00004770
   42efc:	ldrbmi	lr, [r0, sp, lsr #18]!
   42f00:	stmdami	r1, {r2, r9, sl, lr}^
   42f04:	strmi	fp, [lr], -r2, lsl #1
   42f08:	ldrbtmi	r4, [r8], #-2368	; 0xfffff6c0
   42f0c:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   42f10:	beq	7f054 <__read_chk@plt+0x77b28>
   42f14:	stmdapl	r1, {r4, r7, r9, sl, lr}^
   42f18:	ldrmi	r2, [pc], -r1
   42f1c:	tstls	r1, r9, lsl #16
   42f20:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   42f24:	cmpmi	ip, r0, asr #4	; <UNPREDICTABLE>
   42f28:	andge	pc, r0, r9, asr #17
   42f2c:	bl	fea00e40 <__read_chk@plt+0xfe9f9914>
   42f30:	stmdacs	r0, {r5, sp, lr}
   42f34:	strbtmi	sp, [r8], -r2, rrx
   42f38:	b	ff700e50 <__read_chk@plt+0xff6f9924>
   42f3c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   42f40:	ldreq	sp, [r2, r4, asr #2]!
   42f44:	blls	773bc <__read_chk@plt+0x6fe90>
   42f48:	suble	r2, r9, r0, lsl #30
   42f4c:	ldrmi	r6, [r8], -r2, lsr #16
   42f50:	andsvs	r4, r7, pc, lsr #18
   42f54:			; <UNDEFINED> instruction: 0xf7c44479
   42f58:	blls	7cfa8 <__read_chk@plt+0x75a7c>
   42f5c:	stmdavs	r2!, {r5, r6, r8, r9, fp, ip, sp, pc}
   42f60:	strbcc	pc, [r8], #-2242	; 0xfffff73e	; <UNPREDICTABLE>
   42f64:	andcc	pc, r0, r9, asr #17
   42f68:	blmi	a55818 <__read_chk@plt+0xa4e2ec>
   42f6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   42f70:	blls	9cfe0 <__read_chk@plt+0x95ab4>
   42f74:	qdaddle	r4, sl, r5
   42f78:	andlt	r4, r2, r8, lsr #12
   42f7c:			; <UNDEFINED> instruction: 0x87f0e8bd
   42f80:	ldrdge	pc, [r0], -r4
   42f84:			; <UNDEFINED> instruction: 0xf8ca07f3
   42f88:	strle	r7, [ip, #-0]
   42f8c:	svceq	0x0000f1b8
   42f90:	strbmi	sp, [r0], -r2, lsr #32
   42f94:	ldmdb	r4, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42f98:	andeq	pc, r4, sl, asr #17
   42f9c:	ldrdge	pc, [r0], -r4
   42fa0:	ldrdvs	pc, [r4], -sl
   42fa4:	ldmdbmi	ip, {r1, r2, r4, r5, r6, r7, r8, ip, sp, pc}
   42fa8:	stmdals	r0, {r1, r4, r6, r9, sl, lr}
   42fac:			; <UNDEFINED> instruction: 0xf7c34479
   42fb0:	blls	7ef50 <__read_chk@plt+0x77a24>
   42fb4:	sbcsle	r2, r2, r0, lsl #16
   42fb8:	ldrmi	r4, [r8], -r5, lsl #12
   42fbc:	cdp	7, 10, cr15, cr8, cr3, {6}
   42fc0:			; <UNDEFINED> instruction: 0xf7c46820
   42fc4:	movwcs	lr, #2162	; 0x872
   42fc8:	strb	r6, [sp, r3, lsr #32]
   42fcc:			; <UNDEFINED> instruction: 0xf7c46820
   42fd0:			; <UNDEFINED> instruction: 0xf8c4e86c
   42fd4:	strb	sl, [r7, r0]
   42fd8:	ldrdhi	pc, [r0], #-143	; 0xffffff71
   42fdc:			; <UNDEFINED> instruction: 0xe7d844f8
   42fe0:	strb	r2, [sl, sp, lsr #10]!
   42fe4:	stcl	7, cr15, [sl], #780	; 0x30c
   42fe8:	stmdals	r0, {r0, r2, r9, sl, lr}
   42fec:	cdp	7, 9, cr15, cr0, cr3, {6}
   42ff0:			; <UNDEFINED> instruction: 0xf7c46820
   42ff4:	adclt	lr, sp, #5898240	; 0x5a0000
   42ff8:	ldr	r6, [r5, r6, lsr #32]!
   42ffc:	ldcl	7, cr15, [lr], {195}	; 0xc3
   43000:	ldr	fp, [r1, r5, lsl #5]!
   43004:	stcl	7, cr15, [r6], #780	; 0x30c
   43008:	andeq	r3, r2, r6, lsr r9
   4300c:	andeq	r0, r0, r0, asr r7
   43010:			; <UNDEFINED> instruction: 0xfffffe3d
   43014:	ldrdeq	r3, [r2], -r4
   43018:			; <UNDEFINED> instruction: 0xfffff70d
   4301c:	andeq	r1, r1, r0, ror #29
   43020:	subsle	r2, lr, r0, lsl #16
   43024:	push	{r0, r1, r6, r7, fp, sp, lr}
   43028:			; <UNDEFINED> instruction: 0x460441f0
   4302c:	stmdavs	r5, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   43030:	sbcvs	r2, r3, r1, lsl #6
   43034:	stmvs	r3, {r0, r2, r4, r6, r7, r8, ip, sp, pc}
   43038:	ldmib	r0, {r0, r1, r6, r7, r8, ip, sp, pc}^
   4303c:	stmiblt	r7, {r2, r9, sl, ip, sp, lr}^
   43040:	cmple	r8, r0, lsl #28
   43044:	cmnlt	fp, r3, ror #16
   43048:	strtmi	r4, [r9], -pc, lsr #16
   4304c:			; <UNDEFINED> instruction: 0xf7c34478
   43050:			; <UNDEFINED> instruction: 0x4629eb50
   43054:			; <UNDEFINED> instruction: 0xf7c36860
   43058:	stmdami	ip!, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
   4305c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   43060:	bl	1200f74 <__read_chk@plt+0x11f9a48>
   43064:			; <UNDEFINED> instruction: 0xf7c34628
   43068:	bllt	fe07eaa0 <__read_chk@plt+0xfe077574>
   4306c:	ldmfd	sp!, {sp}
   43070:	fltvcdz	f3, r8
   43074:			; <UNDEFINED> instruction: 0xf8df4629
   43078:	ldmeq	fp, {r3, r4, r7, pc}
   4307c:			; <UNDEFINED> instruction: 0xf81844f8
   43080:			; <UNDEFINED> instruction: 0xf7c30003
   43084:	svccs	0x0001ed20
   43088:	strtmi	r7, [r9], -r3, lsr #28
   4308c:	cdpvc	0, 6, cr13, cr2, cr11, {1}
   43090:			; <UNDEFINED> instruction: 0xf003011b
   43094:	b	1103d5c <__read_chk@plt+0x10fc830>
   43098:			; <UNDEFINED> instruction: 0xf8181312
   4309c:			; <UNDEFINED> instruction: 0xf7c30003
   430a0:	mcrvc	13, 3, lr, cr3, cr2, {0}
   430a4:	addseq	r4, fp, r9, lsr #12
   430a8:	teqeq	ip, #3	; <UNPREDICTABLE>
   430ac:	andeq	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
   430b0:	stc	7, cr15, [r8, #-780]	; 0xfffffcf4
   430b4:	eorscs	r4, sp, r9, lsr #12
   430b8:	stc	7, cr15, [r4, #-780]	; 0xfffffcf4
   430bc:	cfmadd32cs	mvax0, mvfx3, mvfx15, mvfx1
   430c0:	ldmdami	r4, {r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}
   430c4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   430c8:	bl	500fdc <__read_chk@plt+0x4f9ab0>
   430cc:			; <UNDEFINED> instruction: 0xf7c3e7ba
   430d0:	addlt	lr, r0, #30208	; 0x7600
   430d4:	ldmdami	r0, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   430d8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   430dc:	bl	280ff0 <__read_chk@plt+0x279ac4>
   430e0:	ldrhtcs	lr, [r7], -r0
   430e4:	tsteq	fp, r0, ror r7
   430e8:	teqeq	r0, #3	; <UNPREDICTABLE>
   430ec:	andeq	pc, r3, r8, lsl r8	; <UNPREDICTABLE>
   430f0:	stcl	7, cr15, [r8], #780	; 0x30c
   430f4:	eorscs	r4, sp, r9, lsr #12
   430f8:	stcl	7, cr15, [r4], #780	; 0x30c
   430fc:	eorscs	r4, sp, r9, lsr #12
   43100:	stcl	7, cr15, [r0], #780	; 0x30c
   43104:	svclt	0x0000e7da
   43108:	andeq	pc, r0, r4, asr #30
   4310c:	andeq	pc, r0, sl, lsl #30
   43110:	andeq	r4, r2, r8, asr r8
   43114:	muleq	r0, r6, r2
   43118:	andeq	r9, r0, r2, lsl #5
   4311c:	ldrlt	fp, [r0, #-360]	; 0xfffffe98
   43120:			; <UNDEFINED> instruction: 0xf8d04604
   43124:			; <UNDEFINED> instruction: 0xf7c30448
   43128:	stmdavs	r0!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   4312c:	svc	0x00bcf7c3
   43130:	pop	{r5, r9, sl, lr}
   43134:			; <UNDEFINED> instruction: 0xf7c34010
   43138:			; <UNDEFINED> instruction: 0x4770bfb5
   4313c:	mvnsmi	lr, sp, lsr #18
   43140:	ldrmi	r4, [r6], -sp, lsl #12
   43144:			; <UNDEFINED> instruction: 0x46044698
   43148:	stmib	ip, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4314c:	ldrbtmi	r4, [pc], #-3891	; 43154 <__read_chk@plt+0x3bc28>
   43150:	andsle	r3, fp, r1
   43154:	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
   43158:	svceq	0x0000f1b8
   4315c:	ldmdbmi	r0!, {r4, r8, ip, lr, pc}
   43160:			; <UNDEFINED> instruction: 0xf7c34479
   43164:	strcs	lr, [r0], -lr, lsl #29
   43168:	orrslt	r6, r0, #40	; 0x28
   4316c:	pop	{r4, r5, r9, sl, lr}
   43170:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
   43174:	svceq	0x0000f1b8
   43178:	stmdbmi	sl!, {r0, r2, r8, ip, lr, pc}
   4317c:			; <UNDEFINED> instruction: 0xe7f04479
   43180:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
   43184:	stmdbmi	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   43188:			; <UNDEFINED> instruction: 0xe7ea4479
   4318c:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
   43190:			; <UNDEFINED> instruction: 0xf7c3681f
   43194:			; <UNDEFINED> instruction: 0x4606ec14
   43198:	ldrteq	fp, [pc], -r0, lsr #2
   4319c:			; <UNDEFINED> instruction: 0xf007b286
   431a0:	teqmi	lr, #66584576	; 0x3f80000
   431a4:	andcs	r4, r5, #573440	; 0x8c000
   431a8:	ldrbtmi	r2, [r9], #-0
   431ac:	stc	7, cr15, [r4], #780	; 0x30c
   431b0:	ldrtmi	r4, [r0], -r7, lsl #12
   431b4:	cdp	7, 0, cr15, cr8, cr3, {6}
   431b8:	ldrtmi	r4, [r8], -r1, lsl #12
   431bc:			; <UNDEFINED> instruction: 0xf826f7f4
   431c0:	mvnscc	pc, #79	; 0x4f
   431c4:	stmib	r4, {r9, sp}^
   431c8:	ldrtmi	r3, [r0], -r0, lsl #6
   431cc:	pop	{r1, r3, r5, sp, lr}
   431d0:	blmi	623998 <__read_chk@plt+0x61c46c>
   431d4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   431d8:	bl	ffc810ec <__read_chk@plt+0xffc79bc0>
   431dc:			; <UNDEFINED> instruction: 0xb1204606
   431e0:	addlt	r0, r6, #47185920	; 0x2d00000
   431e4:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   431e8:	ldmdbmi	r3, {r1, r2, r3, r5, r8, r9, lr}
   431ec:	andcs	r2, r0, r5, lsl #4
   431f0:			; <UNDEFINED> instruction: 0xf7c34479
   431f4:	strmi	lr, [r5], -r2, lsl #25
   431f8:			; <UNDEFINED> instruction: 0xf7c34630
   431fc:	strmi	lr, [r1], -r6, ror #27
   43200:			; <UNDEFINED> instruction: 0xf7f44628
   43204:	stmdavs	r0!, {r0, r1, fp, ip, sp, lr, pc}
   43208:	b	70111c <__read_chk@plt+0x6f9bf0>
   4320c:			; <UNDEFINED> instruction: 0xf7c36860
   43210:			; <UNDEFINED> instruction: 0xf04fea18
   43214:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   43218:	str	r3, [r7, r0, lsl #6]!
   4321c:	strdeq	r3, [r2], -r2
   43220:			; <UNDEFINED> instruction: 0x00003fb0
   43224:	andeq	r4, r0, r4, lsl r0
   43228:	andeq	r1, r1, r2, asr lr
   4322c:	andeq	r1, r1, r0, asr #28
   43230:	andeq	r0, r0, r4, asr r7
   43234:	andeq	r1, r1, r6, lsr lr
   43238:	andeq	r1, r1, ip, lsl #28
   4323c:			; <UNDEFINED> instruction: 0x4605b538
   43240:	ldmdb	r0, {r2, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43244:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   43248:	svclt	0x00183001
   4324c:	andle	r2, r0, r0
   43250:	blmi	2b2738 <__read_chk@plt+0x2ab20c>
   43254:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   43258:	bl	fec8116c <__read_chk@plt+0xfec79c40>
   4325c:	strteq	fp, [r4], -r8, lsr #2
   43260:			; <UNDEFINED> instruction: 0xf004b283
   43264:	b	1154664 <__read_chk@plt+0x114d138>
   43268:			; <UNDEFINED> instruction: 0xf04f0003
   4326c:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   43270:	ldclt	3, cr3, [r8, #-0]
   43274:	strdeq	r3, [r2], -sl
   43278:	andeq	r0, r0, r4, asr r7
   4327c:	blmi	b95b34 <__read_chk@plt+0xb8e608>
   43280:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
   43284:	addlt	fp, r9, r0, lsr r5
   43288:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   4328c:	ldrbtcc	pc, [pc], #79	; 43294 <__read_chk@plt+0x3bd68>	; <UNPREDICTABLE>
   43290:	movwls	r6, #30747	; 0x781b
   43294:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   43298:	stmdb	sl!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4329c:			; <UNDEFINED> instruction: 0xb3284605
   432a0:			; <UNDEFINED> instruction: 0xf7c34628
   432a4:	orrlt	lr, r0, r4, asr #17
   432a8:	blcc	c625bc <__read_chk@plt+0xc5b090>
   432ac:	ldmle	r7!, {r0, r3, r8, r9, fp, sp}^
   432b0:	andcs	r3, sl, #19
   432b4:			; <UNDEFINED> instruction: 0xf7c22100
   432b8:	addmi	lr, r4, #248, 28	; 0xf80
   432bc:			; <UNDEFINED> instruction: 0x4604bfb8
   432c0:			; <UNDEFINED> instruction: 0xf7c34628
   432c4:	stmdacs	r0, {r2, r4, r5, r7, fp, sp, lr, pc}
   432c8:	strtmi	sp, [r8], -lr, ror #3
   432cc:	svc	0x00e6f7c2
   432d0:	svclt	0x00181c61
   432d4:	andle	r1, r9, r0, ror #24
   432d8:	blmi	5d5b40 <__read_chk@plt+0x5ce614>
   432dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   432e0:	blls	21d350 <__read_chk@plt+0x215e24>
   432e4:	qsuble	r4, sl, r1
   432e8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   432ec:	andcs	sl, r7, r2, lsl #18
   432f0:			; <UNDEFINED> instruction: 0xf7c39101
   432f4:	stmdbls	r1, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
   432f8:	stmdals	r4, {r3, r6, r8, fp, ip, sp, pc}
   432fc:	andle	r1, r6, r2, asr #24
   43300:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   43304:	svclt	0x00084298
   43308:	addvc	pc, r0, pc, asr #8
   4330c:	andcs	lr, r7, r4, ror #15
   43310:	bl	e01224 <__read_chk@plt+0xdf9cf8>
   43314:	stmdals	r4, {r4, r8, fp, ip, sp, pc}
   43318:	mvnsle	r1, r3, asr #24
   4331c:			; <UNDEFINED> instruction: 0xf7c32004
   43320:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
   43324:			; <UNDEFINED> instruction: 0x2014bfb8
   43328:	ubfx	sp, r6, #23, #10
   4332c:	bl	1501240 <__read_chk@plt+0x14f9d14>
   43330:	andeq	r3, r2, r0, asr #11
   43334:	andeq	r0, r0, r0, asr r7
   43338:	muleq	r1, sl, sp
   4333c:	andeq	r3, r2, r4, ror #10
   43340:			; <UNDEFINED> instruction: 0x4604b5f8
   43344:			; <UNDEFINED> instruction: 0xf7ff460d
   43348:			; <UNDEFINED> instruction: 0x4607ff99
   4334c:	adcmi	fp, r0, #1073741887	; 0x4000003f
   43350:	strcs	fp, [r0], -r8, asr #31
   43354:			; <UNDEFINED> instruction: 0xf855dd12
   43358:	mrrcne	0, 2, r3, sl, cr6
   4335c:	shadd16mi	fp, r2, r8
   43360:	ands	sp, r0, r4, lsl #2
   43364:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   43368:	andle	r1, ip, r9, asr ip
   4336c:			; <UNDEFINED> instruction: 0xf10242a3
   43370:	mvnsle	r0, r1, lsl #4
   43374:	strcc	r4, [r1], #-1558	; 0xfffff9ea
   43378:	mvnle	r4, r7, lsr #5
   4337c:	ldrhtmi	lr, [r8], #141	; 0x8d
   43380:			; <UNDEFINED> instruction: 0xf7c32000
   43384:	strtmi	fp, [r0], -pc, lsl #23
   43388:	ldmdb	sl, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4338c:	adcmi	lr, r0, #63700992	; 0x3cc0000
   43390:			; <UNDEFINED> instruction: 0x4620ddf4
   43394:			; <UNDEFINED> instruction: 0xf7c33401
   43398:	adcmi	lr, r7, #84, 18	; 0x150000
   4339c:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   433a0:	strdcs	r4, [r0], -r8
   433a4:	bllt	20012b8 <__read_chk@plt+0x1ff9d8c>
   433a8:	svcmi	0x00f0e92d
   433ac:	strmi	fp, [r5], -r7, lsl #1
   433b0:	andls	r4, r2, #4849664	; 0x4a0000
   433b4:	bmi	12d4dfc <__read_chk@plt+0x12cd8d0>
   433b8:	mrcls	4, 0, r4, cr0, cr8, {3}
   433bc:	stmpl	r2, {r2, r3, r9, sl, lr}
   433c0:	ldmdavs	r2, {r3, r9, sl, lr}
   433c4:			; <UNDEFINED> instruction: 0xf04f9205
   433c8:	strls	r0, [r4], -r0, lsl #4
   433cc:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
   433d0:	cmplt	r1, r1, lsl r6
   433d4:	teqlt	r0, r8, lsl #16
   433d8:	andcs	r4, r0, sl, lsl #12
   433dc:	svcne	0x0004f852
   433e0:	stmdbcs	r0, {r0, ip, sp}
   433e4:	strdcs	sp, [r4, -sl]
   433e8:			; <UNDEFINED> instruction: 0xf7c23002
   433ec:			; <UNDEFINED> instruction: 0x212fef40
   433f0:	strtmi	r4, [r8], -r1, lsl #13
   433f4:	svc	0x00ccf7c3
   433f8:	andeq	pc, r0, r9, asr #17
   433fc:	subsle	r2, r0, r0, lsl #16
   43400:			; <UNDEFINED> instruction: 0xf8c93001
   43404:	mrslt	r0, (UNDEF: 76)
   43408:	teqlt	fp, r3, lsr #16
   4340c:	strbmi	r4, [sl], -r1, lsr #12
   43410:	svccc	0x0004f842
   43414:	svccc	0x0004f851
   43418:	mvnsle	r2, r0, lsl #22
   4341c:	ldrdlt	pc, [r4], #143	; 0x8f
   43420:	svccc	0x00fff1b8
   43424:	beq	37f860 <__read_chk@plt+0x378334>
   43428:	streq	pc, [r0], #-79	; 0xffffffb1
   4342c:	strdle	r4, [r7], -fp
   43430:	cfstrscs	mvf3, [r3], {1}
   43434:			; <UNDEFINED> instruction: 0xf85ad019
   43438:			; <UNDEFINED> instruction: 0xf1b88b04
   4343c:	ldrshle	r3, [r7, #255]!	; 0xff
   43440:	ldrbmi	r1, [r8], -r1, lsr #28
   43444:	tstcs	r1, r8, lsl pc
   43448:	stcl	7, cr15, [r4, #776]	; 0x308
   4344c:	stceq	8, cr15, [r4], {74}	; 0x4a
   43450:	mvnle	r3, r1
   43454:	cdp	7, 13, cr15, cr10, cr3, {6}
   43458:			; <UNDEFINED> instruction: 0xf7c26800
   4345c:	ldrbmi	lr, [r9], -ip, asr #30
   43460:	stmdami	r1!, {r1, r9, sl, lr}
   43464:			; <UNDEFINED> instruction: 0xf7f34478
   43468:			; <UNDEFINED> instruction: 0xf10dff0d
   4346c:	strcs	r0, [r0], #-2056	; 0xfffff7f8
   43470:	bleq	1815d8 <__read_chk@plt+0x17a0ac>
   43474:	andle	r4, r4, r0, lsr #5
   43478:			; <UNDEFINED> instruction: 0xf7c34621
   4347c:	andcc	lr, r1, sl, ror r9
   43480:	strcc	sp, [r1], #-21	; 0xffffffeb
   43484:	mvnsle	r2, r3, lsl #24
   43488:			; <UNDEFINED> instruction: 0x46204639
   4348c:			; <UNDEFINED> instruction: 0xff58f7ff
   43490:	ldrmi	fp, [r0, r6, lsl #2]!
   43494:	strtmi	r4, [r8], -r9, asr #12
   43498:	cdp	7, 2, cr15, cr14, cr3, {6}
   4349c:			; <UNDEFINED> instruction: 0xf7c3207f
   434a0:	strtmi	lr, [r8], -sl, asr #28
   434a4:	svc	0x002cf7c3
   434a8:	andeq	pc, r0, r9, asr #17
   434ac:			; <UNDEFINED> instruction: 0xb124e7ab
   434b0:	andsle	r2, r0, r1, lsl #24
   434b4:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   434b8:	stmdbmi	sp, {r0, sp, lr, pc}
   434bc:	tstls	r1, r9, ror r4
   434c0:	cdp	7, 10, cr15, cr4, cr3, {6}
   434c4:			; <UNDEFINED> instruction: 0xf7c26800
   434c8:	stmdbls	r1, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
   434cc:	stmdami	r9, {r1, r9, sl, lr}
   434d0:			; <UNDEFINED> instruction: 0xf7f34478
   434d4:	stmdbmi	r8, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   434d8:			; <UNDEFINED> instruction: 0xe7f04479
   434dc:	andeq	r3, r2, r8, lsl #9
   434e0:	andeq	r0, r0, r0, asr r7
   434e4:	andeq	r2, r0, r8, lsl #24
   434e8:	ldrdeq	r2, [r0], -ip
   434ec:	andeq	r1, r1, lr, ror fp
   434f0:	muleq	r1, r8, r9
   434f4:	andeq	r1, r1, r8, ror #22
   434f8:	ldrdeq	sl, [r0], -r0
   434fc:	blmi	bd5db8 <__read_chk@plt+0xbce88c>
   43500:	push	{r1, r3, r4, r5, r6, sl, lr}
   43504:			; <UNDEFINED> instruction: 0xb09c47f0
   43508:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   4350c:			; <UNDEFINED> instruction: 0xf04f931b
   43510:			; <UNDEFINED> instruction: 0xf7ff0300
   43514:			; <UNDEFINED> instruction: 0x2104feb3
   43518:	eorcs	r4, r0, r1, lsl #13
   4351c:	stcl	7, cr15, [r6], #-780	; 0xfffffcf4
   43520:	orrslt	r4, r0, #128, 12	; 0x8000000
   43524:	svceq	0x0000f1b9
   43528:	strcs	sp, [r0, #-3387]	; 0xfffff2c5
   4352c:	strtmi	r4, [ip], -sl, ror #13
   43530:	ands	r2, r6, r0, lsr #12
   43534:	adcsmi	r1, r7, #28416	; 0x6f00
   43538:			; <UNDEFINED> instruction: 0xf5b6d30d
   4353c:	strbmi	r7, [r0], -r0, lsl #31
   43540:			; <UNDEFINED> instruction: 0x2320bf34
   43544:	orrvc	pc, r0, #1325400064	; 0x4f000000
   43548:	adcseq	r4, r1, lr, lsl r4
   4354c:	ldmdb	r6!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43550:	movtlt	r4, #1539	; 0x603
   43554:			; <UNDEFINED> instruction: 0xf8484680
   43558:	strcc	r4, [r1], #-37	; 0xffffffdb
   4355c:	ldrtmi	r4, [sp], -r1, lsr #11
   43560:	ldrbmi	sp, [r2], -lr
   43564:	andcs	r4, r3, r1, lsr #12
   43568:	svc	0x00f0f7c2
   4356c:	mvnle	r3, r1
   43570:	cdp	7, 4, cr15, cr12, cr3, {6}
   43574:	blcs	29d588 <__read_chk@plt+0x29605c>
   43578:	strcc	sp, [r1], #-476	; 0xfffffe24
   4357c:	mvnsle	r4, r1, lsr #11
   43580:	streq	lr, [r5, #2824]	; 0xb08
   43584:	mvnscc	pc, #79	; 0x4f
   43588:	bmi	35b63c <__read_chk@plt+0x354110>
   4358c:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   43590:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   43594:	subsmi	r9, sl, fp, lsl fp
   43598:	strbmi	sp, [r0], -sl, lsl #2
   4359c:	pop	{r2, r3, r4, ip, sp, pc}
   435a0:			; <UNDEFINED> instruction: 0x460587f0
   435a4:	strbmi	lr, [r0], -lr, ror #15
   435a8:			; <UNDEFINED> instruction: 0xf7c24698
   435ac:	strb	lr, [ip, r6, lsl #27]!
   435b0:	b	4814c4 <__read_chk@plt+0x479f98>
   435b4:	andeq	r3, r2, r0, asr #6
   435b8:	andeq	r0, r0, r0, asr r7
   435bc:			; <UNDEFINED> instruction: 0x000232b2
   435c0:	tstlt	r9, r3, lsl r6
   435c4:	ldr	r2, [r9, #512]!	; 0x200
   435c8:	svclt	0x0000e638
   435cc:	tstlt	r9, r3, lsl r6
   435d0:	ldr	r2, [r3, #513]!	; 0x201
   435d4:	svclt	0x0000e632
   435d8:	svclt	0x0000e630
   435dc:	svcmi	0x00f0e92d
   435e0:	mcrmi	0, 4, fp, cr13, cr5, {4}
   435e4:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
   435e8:	strmi	r7, [r6], r7, lsl #4
   435ec:	bmi	fe3147ec <__read_chk@plt+0xfe30d2c0>
   435f0:			; <UNDEFINED> instruction: 0xf10d9309
   435f4:	ldm	r6, {r2, r4, r5, sl, fp}
   435f8:	ldrbtmi	r0, [sl], #-3
   435fc:			; <UNDEFINED> instruction: 0xf10d4b88
   43600:	vldrls.16	s0, [pc, #-120]	; 43590 <__read_chk@plt+0x3c064>	; <UNPREDICTABLE>
   43604:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   43608:	ands	pc, r8, sp, asr #17
   4360c:	andeq	lr, r3, ip, lsl #17
   43610:	ldmpl	r3, {r1, r2, r3, r4, sl, fp, ip, pc}^
   43614:			; <UNDEFINED> instruction: 0xf8df2200
   43618:	ldmdavs	fp, {r2, r3, r9, ip, sp, pc}
   4361c:			; <UNDEFINED> instruction: 0xf04f9313
   43620:	ldmib	sp, {r8, r9}^
   43624:	ldrbtmi	r6, [fp], #1824	; 0x720
   43628:	ldrdge	pc, [r8], sp
   4362c:	movwne	pc, #964	; 0x3c4	; <UNPREDICTABLE>
   43630:	andeq	lr, r3, r9, lsl #17
   43634:	andcs	lr, sl, #3358720	; 0x334000
   43638:	andeq	lr, r3, r8, lsl #17
   4363c:	tstlt	r5, ip, lsl #4
   43640:	tstlt	lr, sl, lsr #32
   43644:	eorsvs	r2, r2, r0, lsl #4
   43648:	andcs	fp, r0, #-1073741821	; 0xc0000003
   4364c:			; <UNDEFINED> instruction: 0xf04f603a
   43650:			; <UNDEFINED> instruction: 0xf8ca32ff
   43654:	mrslt	r2, (UNDEF: 77)
   43658:	strbtmi	sl, [r0], -sl, lsl #18
   4365c:	movwls	r2, #20993	; 0x5201
   43660:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   43664:	strmi	r9, [r4], -r5, lsl #22
   43668:	teqle	r6, r0, lsl #16
   4366c:	stmdbge	fp, {r1, r2, r3, r6, r8, ip, sp, pc}
   43670:	andcs	r4, r0, #72, 12	; 0x4800000
   43674:			; <UNDEFINED> instruction: 0xf7ff9305
   43678:	blls	1c2c04 <__read_chk@plt+0x1bb6d8>
   4367c:	stmdacs	r0, {r2, r9, sl, lr}
   43680:	teqlt	pc, ip, asr #2
   43684:	strbmi	sl, [r0], -ip, lsl #18
   43688:			; <UNDEFINED> instruction: 0xf7ff2200
   4368c:			; <UNDEFINED> instruction: 0x4604fd57
   43690:			; <UNDEFINED> instruction: 0xd12e2800
   43694:	ldmib	r6!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43698:			; <UNDEFINED> instruction: 0xf8ca1c44
   4369c:	suble	r0, r6, r0
   436a0:			; <UNDEFINED> instruction: 0xf0002800
   436a4:	stmdals	sp, {r5, r7, pc}
   436a8:	andle	r1, r1, r1, asr #24
   436ac:	svc	0x00c8f7c2
   436b0:	mcrrne	8, 1, r9, r2, cr0
   436b4:			; <UNDEFINED> instruction: 0xf7c2d001
   436b8:	ldmdals	r2, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   436bc:	andle	r1, r1, r3, asr #24
   436c0:	svc	0x00bef7c2
   436c4:	blls	2efb00 <__read_chk@plt+0x2e85d4>
   436c8:	tstlt	lr, fp, lsr #32
   436cc:	eorsvs	r9, r3, fp, lsl #22
   436d0:	tstlt	r7, ip, lsr r6
   436d4:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   436d8:	bmi	151b7cc <__read_chk@plt+0x15142a0>
   436dc:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   436e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   436e4:	subsmi	r9, sl, r3, lsl fp
   436e8:			; <UNDEFINED> instruction: 0x4620d17b
   436ec:	pop	{r0, r2, r4, ip, sp, pc}
   436f0:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   436f4:	subsle	r2, r0, r0, lsl #16
   436f8:	ldcl	7, cr15, [sl, #-780]!	; 0xfffffcf4
   436fc:	mcrrne	8, 0, r9, r7, cr13
   43700:			; <UNDEFINED> instruction: 0xf7c2d001
   43704:	stmdals	fp, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   43708:	suble	r2, ip, r0, lsl #16
   4370c:	ldcl	7, cr15, [r0, #-780]!	; 0xfffffcf4
   43710:	mcrrne	8, 1, r9, r5, cr0
   43714:			; <UNDEFINED> instruction: 0xf7c2d0e1
   43718:	bfi	lr, r4, (invalid: 31:30)
   4371c:	stmdacs	r0, {r1, r3, fp, ip, pc}
   43720:			; <UNDEFINED> instruction: 0xf7c3d047
   43724:	stmdals	sp, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
   43728:	sbcsle	r1, r6, r2, asr #24
   4372c:	blmi	103d700 <__read_chk@plt+0x10361d4>
   43730:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   43734:			; <UNDEFINED> instruction: 0xf7c3681d
   43738:	strmi	lr, [r4], -r2, asr #18
   4373c:	strteq	fp, [sp], -r8, lsr #2
   43740:			; <UNDEFINED> instruction: 0xf005b280
   43744:	b	1194f44 <__read_chk@plt+0x118da18>
   43748:	ldmdbmi	r9!, {sl}
   4374c:	andcs	r2, r0, r5, lsl #4
   43750:			; <UNDEFINED> instruction: 0xf7c34479
   43754:			; <UNDEFINED> instruction: 0x4605e9d2
   43758:			; <UNDEFINED> instruction: 0xf7c34620
   4375c:			; <UNDEFINED> instruction: 0x4601eb36
   43760:			; <UNDEFINED> instruction: 0xf7f34628
   43764:	stmdals	sl, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   43768:			; <UNDEFINED> instruction: 0xf7c3b348
   4376c:	stmdals	sp, {r1, r6, r8, sl, fp, sp, lr, pc}
   43770:	andle	r1, r1, r2, asr #24
   43774:	svc	0x0064f7c2
   43778:	teqlt	r0, #720896	; 0xb0000
   4377c:	ldc	7, cr15, [r8, #-780]!	; 0xfffffcf4
   43780:	mcrrne	8, 1, r9, r7, cr0
   43784:			; <UNDEFINED> instruction: 0xf7c2d001
   43788:	stmdals	ip, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   4378c:			; <UNDEFINED> instruction: 0xf7c3b318
   43790:	ldmdals	r2, {r4, r5, r8, sl, fp, sp, lr, pc}
   43794:	adcle	r1, r0, r5, asr #24
   43798:	stmdals	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   4379c:	adcle	r1, sp, r3, asr #24
   437a0:	svc	0x004ef7c2
   437a4:	stmdals	pc, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   437a8:	adcsle	r1, r1, r6, asr #24
   437ac:	svc	0x0048f7c2
   437b0:	stmdals	lr, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   437b4:	adcsle	r1, r6, r1, asr #24
   437b8:	svc	0x0042f7c2
   437bc:	stmdals	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   437c0:	sbcsle	r1, r4, r1, asr #24
   437c4:	svc	0x003cf7c2
   437c8:	stmdals	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   437cc:	sbcsle	r1, r7, r3, asr #24
   437d0:	svc	0x0036f7c2
   437d4:	ldmdals	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   437d8:	sbcsle	r1, sl, r6, asr #24
   437dc:	svc	0x0030f7c2
   437e0:			; <UNDEFINED> instruction: 0xf7c3e7d7
   437e4:			; <UNDEFINED> instruction: 0x2019e8f8
   437e8:	stc	7, cr15, [r2, #780]!	; 0x30c
   437ec:			; <UNDEFINED> instruction: 0xf7c3980a
   437f0:	stmdals	fp, {r8, sl, fp, sp, lr, pc}
   437f4:	ldcl	7, cr15, [ip], #780	; 0x30c
   437f8:			; <UNDEFINED> instruction: 0xf7c3980c
   437fc:	bls	2bebec <__read_chk@plt+0x2b76c0>
   43800:	stmdals	r6, {r1, r4, r8, r9, fp, ip, pc}
   43804:	ldmib	sp, {r1, r9, ip, pc}^
   43808:	movwls	r1, #519	; 0x207
   4380c:	andls	r9, r1, #16, 22	; 0x4000
   43810:			; <UNDEFINED> instruction: 0xf7ff9a0d
   43814:	svclt	0x0000fdc9
   43818:	andeq	r1, r1, ip, ror fp
   4381c:	andeq	r3, r2, r6, asr #4
   43820:	andeq	r0, r0, r0, asr r7
   43824:	andeq	r3, r2, sl, lsl r2
   43828:	andeq	r3, r2, r2, ror #2
   4382c:	andeq	r0, r0, r4, asr r7
   43830:	andeq	r2, r0, r0, lsl #17
   43834:	mvnsmi	lr, #737280	; 0xb4000
   43838:	ldrmi	fp, [r0], r5, lsl #1
   4383c:	mcrls	6, 0, r4, cr13, cr9, {4}
   43840:	strmi	r4, [pc], -r5, lsl #12
   43844:	ldm	lr, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43848:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   4384c:	eorsvs	r1, r0, r2, asr #24
   43850:	strmi	sp, [r4], -r6
   43854:	strcs	fp, [r0], #-800	; 0xfffffce0
   43858:	andlt	r4, r5, r0, lsr #12
   4385c:	mvnshi	lr, #12386304	; 0xbd0000
   43860:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
   43864:			; <UNDEFINED> instruction: 0xf7c3681d
   43868:	strmi	lr, [r4], -sl, lsr #17
   4386c:	strteq	fp, [sp], -r0, lsr #2
   43870:			; <UNDEFINED> instruction: 0xf005b284
   43874:	movwmi	r4, #16638	; 0x40fe
   43878:	andcs	r4, r5, #294912	; 0x48000
   4387c:	ldrbtmi	r2, [r9], #-0
   43880:	ldmdb	sl!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43884:			; <UNDEFINED> instruction: 0xf7c34605
   43888:	stmdavs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
   4388c:	ldc	7, cr15, [r2, #-776]!	; 0xfffffcf8
   43890:	strtmi	r4, [r8], -r1, lsl #12
   43894:	ldc2	7, cr15, [sl], #972	; 0x3cc
   43898:	andlt	r4, r5, r0, lsr #12
   4389c:	mvnshi	lr, #12386304	; 0xbd0000
   438a0:			; <UNDEFINED> instruction: 0xf7c32019
   438a4:	bls	37edc4 <__read_chk@plt+0x377898>
   438a8:	ldrtmi	r4, [r9], -fp, asr #12
   438ac:	stmib	sp, {r3, r5, r9, sl, lr}^
   438b0:	andls	r4, r0, #16777216	; 0x1000000
   438b4:			; <UNDEFINED> instruction: 0xf7ff4642
   438b8:	svclt	0x0000fd77
   438bc:	strdeq	r2, [r2], -r6
   438c0:	andeq	r0, r0, r4, asr r7
   438c4:	andeq	r2, r0, r2, asr r7
   438c8:			; <UNDEFINED> instruction: 0x4606b5f0
   438cc:			; <UNDEFINED> instruction: 0x460d483c
   438d0:	addlt	r4, r3, ip, lsr r9
   438d4:			; <UNDEFINED> instruction: 0x461c4478
   438d8:	stmdavs	r9, {r0, r6, fp, ip, lr}
   438dc:			; <UNDEFINED> instruction: 0xf04f9101
   438e0:	tstlt	r3, r0, lsl #2
   438e4:	mvnscc	pc, #79	; 0x4f
   438e8:	stclne	0, cr6, [r9], #-140	; 0xffffff74
   438ec:	eorscs	fp, r7, r8, lsl #30
   438f0:	blx	fecf7920 <__read_chk@plt+0xfecf03f4>
   438f4:	strbtmi	pc, [r9], -r2, lsl #5	; <UNPREDICTABLE>
   438f8:	ldmdbeq	r2, {r3, r5, r9, sl, lr}^
   438fc:	ldcl	7, cr15, [r4, #776]!	; 0x308
   43900:	eorle	r1, r4, r3, asr #24
   43904:	eorscs	fp, lr, r0, asr r9
   43908:	blmi	bd61cc <__read_chk@plt+0xbceca0>
   4390c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   43910:	blls	9d980 <__read_chk@plt+0x96454>
   43914:	cmple	r1, sl, asr r0
   43918:	ldcllt	0, cr11, [r0, #12]!
   4391c:			; <UNDEFINED> instruction: 0xf0139b00
   43920:	tstle	r9, pc, ror r0
   43924:	movwcs	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   43928:	eorsle	r2, r0, pc, ror fp
   4392c:	stccs	3, cr11, [r0], {83}	; 0x53
   43930:	andcs	sp, r1, r7, lsr r0
   43934:	strb	r6, [r7, r3, lsr #32]!
   43938:	andcs	r4, r5, #36, 18	; 0x90000
   4393c:	ldrbtmi	r2, [r9], #-0
   43940:	ldm	sl, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43944:			; <UNDEFINED> instruction: 0xf7f34631
   43948:	andcs	pc, r1, r1, ror #24
   4394c:			; <UNDEFINED> instruction: 0xf7c3e7dc
   43950:			; <UNDEFINED> instruction: 0x4606ec5e
   43954:			; <UNDEFINED> instruction: 0xf7c26800
   43958:	ldmdbmi	sp, {r1, r4, r9, sl, fp, sp, lr, pc}
   4395c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   43960:	andcs	r4, r0, r4, lsl #12
   43964:	stmia	r8, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43968:	ldmdavs	r0!, {r0, r1, r2, r9, sl, lr}
   4396c:	stcl	7, cr15, [r2], {194}	; 0xc2
   43970:	strmi	r4, [r2], -r9, lsr #12
   43974:			; <UNDEFINED> instruction: 0xf7f34638
   43978:	adclt	pc, r0, #18688	; 0x4900
   4397c:	bicle	r2, r3, r0, lsl #24
   43980:	strb	r2, [r1, r0]
   43984:	rscsle	r2, fp, r0, lsl #24
   43988:	eorvs	r4, r3, r8, lsl r6
   4398c:	ldmdbmi	r1, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   43990:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   43994:	ldm	r0!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43998:			; <UNDEFINED> instruction: 0xf7f34631
   4399c:	rsbscs	pc, r3, r7, lsr ip	; <UNPREDICTABLE>
   439a0:	stmdbmi	sp, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   439a4:	strtmi	r2, [r0], -r5, lsl #4
   439a8:			; <UNDEFINED> instruction: 0xf7c34479
   439ac:			; <UNDEFINED> instruction: 0xf89de8a6
   439b0:	ldrtmi	r2, [r1], -r1
   439b4:	stc2	7, cr15, [sl], #-972	; 0xfffffc34
   439b8:	str	r2, [r5, r1]!
   439bc:	stmda	sl, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   439c0:	andeq	r2, r2, ip, ror #30
   439c4:	andeq	r0, r0, r0, asr r7
   439c8:	andeq	r2, r2, r4, lsr pc
   439cc:	muleq	r1, r2, r7
   439d0:	strdeq	r1, [r1], -r2
   439d4:	andeq	r1, r1, lr, ror #13
   439d8:	andeq	r1, r1, r4, lsl #14
   439dc:	svcmi	0x00f0e92d
   439e0:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   439e4:	strmi	r8, [ip], -r2, lsl #22
   439e8:			; <UNDEFINED> instruction: 0xf8df4a97
   439ec:	ldrbtmi	r9, [sl], #-608	; 0xfffffda0
   439f0:	ldrbtmi	fp, [r9], #137	; 0x89
   439f4:	blmi	fe5e8604 <__read_chk@plt+0xfe5e10d8>
   439f8:			; <UNDEFINED> instruction: 0xf8dd9003
   439fc:	ldmpl	r3, {r4, r6, sp, pc}^
   43a00:	movwls	r6, #30747	; 0x781b
   43a04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   43a08:	svceq	0x0000f1ba
   43a0c:	addshi	pc, sl, r0
   43a10:	movwls	r2, #4864	; 0x1300
   43a14:			; <UNDEFINED> instruction: 0xf0002f00
   43a18:	svcne	0x002380ff
   43a1c:	andeq	pc, r4, #-2147483606	; 0x8000002a
   43a20:	ldrtmi	r9, [r8], r5, lsl #4
   43a24:			; <UNDEFINED> instruction: 0x4615469b
   43a28:	svccs	0x0004f85b
   43a2c:	movwls	r2, #1024	; 0x400
   43a30:			; <UNDEFINED> instruction: 0xf8cd1c51
   43a34:	eorle	sl, r0, r0, lsl r0
   43a38:			; <UNDEFINED> instruction: 0xf8594b86
   43a3c:	ldmdavs	r3!, {r0, r1, sp, lr}
   43a40:	ssatmi	fp, #21, r3, lsl #7
   43a44:			; <UNDEFINED> instruction: 0xf100e002
   43a48:	cmnlt	fp, #8, 24	; 0x800
   43a4c:			; <UNDEFINED> instruction: 0x46186819
   43a50:	addmi	r6, sl, #10158080	; 0x9b0000
   43a54:			; <UNDEFINED> instruction: 0xf8ccd1f7
   43a58:			; <UNDEFINED> instruction: 0xf1083000
   43a5c:			; <UNDEFINED> instruction: 0xf8d038ff
   43a60:			; <UNDEFINED> instruction: 0xf7c3a004
   43a64:			; <UNDEFINED> instruction: 0x1c63eb22
   43a68:			; <UNDEFINED> instruction: 0xf845429f
   43a6c:	eorle	sl, r2, r4, lsl #30
   43a70:	svccs	0x0004f85b
   43a74:	mrrcne	6, 1, r4, r1, cr12
   43a78:	blmi	1e381f8 <__read_chk@plt+0x1e30ccc>
   43a7c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   43a80:			; <UNDEFINED> instruction: 0x06006818
   43a84:	rscsmi	pc, lr, r0
   43a88:	eorseq	pc, r7, r0, asr #32
   43a8c:	blmi	1c56460 <__read_chk@plt+0x1c4ef34>
   43a90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   43a94:	blls	21db04 <__read_chk@plt+0x2165d8>
   43a98:			; <UNDEFINED> instruction: 0xf040405a
   43a9c:	andlt	r8, r9, sp, asr #1
   43aa0:	blhi	fed9c <__read_chk@plt+0xf7870>
   43aa4:	svchi	0x00f0e8bd
   43aa8:			; <UNDEFINED> instruction: 0xf04f1c63
   43aac:	addsmi	r3, pc, #1044480	; 0xff000
   43ab0:	svcge	0x0004f845
   43ab4:			; <UNDEFINED> instruction: 0xf8ddd1dc
   43ab8:			; <UNDEFINED> instruction: 0x461da010
   43abc:	svceq	0x0000f1b8
   43ac0:	blls	f7b80 <__read_chk@plt+0xf0654>
   43ac4:			; <UNDEFINED> instruction: 0xf283fab3
   43ac8:	ldmdbeq	r2, {r1, r2, r8, r9, fp, sp, pc}^
   43acc:	bcc	47f2f4 <__read_chk@plt+0x477dc8>
   43ad0:	mrc	6, 0, r4, cr8, cr1, {4}
   43ad4:			; <UNDEFINED> instruction: 0x464a1a10
   43ad8:	rscscc	pc, pc, pc, asr #32
   43adc:	stc	7, cr15, [r4, #-776]	; 0xfffffcf8
   43ae0:	svccc	0x00fff1b0
   43ae4:	eorsle	r4, r5, r3, lsl #13
   43ae8:			; <UNDEFINED> instruction: 0xf0002800
   43aec:	stmdbls	r0, {r0, r1, r2, r4, r7, pc}
   43af0:	and	r2, r4, r0, lsl #6
   43af4:			; <UNDEFINED> instruction: 0xf10342a3
   43af8:	andsle	r0, r4, r1, lsl #4
   43afc:			; <UNDEFINED> instruction: 0xf8514613
   43b00:	ldrbmi	r2, [sl, #-3844]	; 0xfffff0fc
   43b04:	adcmi	sp, fp, #-2147483587	; 0x8000003d
   43b08:			; <UNDEFINED> instruction: 0xf85ad00d
   43b0c:	tstcc	r1, r3, lsr #32
   43b10:	addhi	pc, r7, r0, asr #32
   43b14:			; <UNDEFINED> instruction: 0xf1b89906
   43b18:			; <UNDEFINED> instruction: 0xf84a0801
   43b1c:	bicsle	r1, r8, r3, lsr #32
   43b20:	bleq	7fc64 <__read_chk@plt+0x78738>
   43b24:	stmdbls	r6, {r0, r1, r3, r5, sp, lr, pc}
   43b28:	tstls	r2, ip
   43b2c:	svc	0x0088f7c2
   43b30:	stmdacs	r0, {r1, r8, fp, ip, pc}
   43b34:	addhi	pc, r2, r0
   43b38:	stmib	r0, {r0, r1, r4, r5, fp, sp, lr}^
   43b3c:	eorsvs	fp, r0, r0, lsl #2
   43b40:	strb	r6, [r6, r3, lsl #1]
   43b44:			; <UNDEFINED> instruction: 0xf7c200b8
   43b48:			; <UNDEFINED> instruction: 0x4682ef7c
   43b4c:	rsbsle	r2, r0, r0, lsl #16
   43b50:	ldrb	r9, [pc, -r1]
   43b54:	bl	1701a68 <__read_chk@plt+0x16fa53c>
   43b58:	stmdavs	r0, {r2, r9, sl, lr}
   43b5c:	stc	7, cr15, [lr, #-776]	; 0xfffffcf8
   43b60:	andcs	r4, r5, #1032192	; 0xfc000
   43b64:	sxtab16mi	r4, r3, r9, ror #8
   43b68:			; <UNDEFINED> instruction: 0xf7c22000
   43b6c:	strmi	lr, [r5], -r6, asr #31
   43b70:			; <UNDEFINED> instruction: 0xf7c26820
   43b74:	strmi	lr, [r1], -r0, asr #23
   43b78:			; <UNDEFINED> instruction: 0xf7f34628
   43b7c:	fldmdbxmi	r9!, {d15-d49}	;@ Deprecated
   43b80:	cdpmi	12, 3, cr9, cr9, cr3, {0}
   43b84:			; <UNDEFINED> instruction: 0xf8df447d
   43b88:	bl	163f20 <__read_chk@plt+0x15c9f4>
   43b8c:			; <UNDEFINED> instruction: 0xf8dd0787
   43b90:	ldrbtmi	r9, [lr], #-20	; 0xffffffec
   43b94:	strd	r4, [ip], -r8
   43b98:	andcs	r4, r5, #42991616	; 0x2900000
   43b9c:			; <UNDEFINED> instruction: 0xf04f2000
   43ba0:			; <UNDEFINED> instruction: 0xf7c20b01
   43ba4:	stmdavs	r1!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   43ba8:	blx	c81b7e <__read_chk@plt+0xc7a652>
   43bac:	adcmi	r3, r7, #4, 8	; 0x4000000
   43bb0:			; <UNDEFINED> instruction: 0xf859d01d
   43bb4:	mrrcne	15, 0, r3, sl, cr4
   43bb8:			; <UNDEFINED> instruction: 0xf013d0f8
   43bbc:	mvnle	r0, pc, ror r0
   43bc0:	movwcs	pc, #29635	; 0x73c3	; <UNPREDICTABLE>
   43bc4:	andsle	r2, sp, pc, ror fp
   43bc8:	rscle	r2, pc, r0, lsl #22
   43bcc:			; <UNDEFINED> instruction: 0xb1a29a01
   43bd0:	ldrtmi	r2, [r1], -r5, lsl #4
   43bd4:	svc	0x0090f7c2
   43bd8:			; <UNDEFINED> instruction: 0xf8543404
   43bdc:			; <UNDEFINED> instruction: 0xf04f1c04
   43be0:			; <UNDEFINED> instruction: 0xf8990b01
   43be4:			; <UNDEFINED> instruction: 0xf7f32001
   43be8:	adcmi	pc, r7, #17408	; 0x4400
   43bec:	stmdals	r1, {r0, r5, r6, r7, r8, ip, lr, pc}
   43bf0:	b	1701b04 <__read_chk@plt+0x16fa5d8>
   43bf4:			; <UNDEFINED> instruction: 0xf08bfa1f
   43bf8:			; <UNDEFINED> instruction: 0xf04fe748
   43bfc:			; <UNDEFINED> instruction: 0xf8c90b01
   43c00:	ldrb	r3, [r3, r0]
   43c04:	andcs	r4, r5, #68157440	; 0x4100000
   43c08:	svc	0x0076f7c2
   43c0c:			; <UNDEFINED> instruction: 0xf04f6821
   43c10:			; <UNDEFINED> instruction: 0xf7f30b73
   43c14:			; <UNDEFINED> instruction: 0xe7c9fafb
   43c18:			; <UNDEFINED> instruction: 0xe7e846bb
   43c1c:	bleq	fffd60 <__read_chk@plt+0xff8834>
   43c20:	ldmdami	r3, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   43c24:			; <UNDEFINED> instruction: 0xf04f4659
   43c28:	ldrbtmi	r0, [r8], #-2817	; 0xfffff4ff
   43c2c:	blx	ffc01c00 <__read_chk@plt+0xffbfa6d4>
   43c30:			; <UNDEFINED> instruction: 0xf7c2e7a5
   43c34:	str	lr, [r9, -r4, asr #29]!
   43c38:	cdp	7, 12, cr15, cr12, cr2, {6}
   43c3c:	cdp	7, 11, cr15, cr14, cr2, {6}
   43c40:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   43c44:			; <UNDEFINED> instruction: 0xe744d19b
   43c48:	andeq	r2, r2, r2, asr lr
   43c4c:	andeq	r2, r2, lr, asr #28
   43c50:	andeq	r0, r0, r0, asr r7
   43c54:	andeq	r0, r0, r8, ror #14
   43c58:	andeq	r0, r0, r4, asr r7
   43c5c:			; <UNDEFINED> instruction: 0x00022db0
   43c60:	andeq	r1, r1, ip, lsl #11
   43c64:	andeq	r1, r1, ip, asr #10
   43c68:	andeq	r1, r1, sl, lsl r5
   43c6c:	andeq	r1, r1, ip, ror #9
   43c70:	strdeq	r1, [r1], -r6
   43c74:	svclt	0x00004770
   43c78:	mvnsmi	lr, sp, lsr #18
   43c7c:	strmi	fp, [pc], -r4, lsl #1
   43c80:			; <UNDEFINED> instruction: 0x46054616
   43c84:	ldmda	r0, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43c88:			; <UNDEFINED> instruction: 0x811cf8df
   43c8c:			; <UNDEFINED> instruction: 0x460444f8
   43c90:	stmdb	ip!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43c94:	andle	r4, fp, r4, lsl #5
   43c98:			; <UNDEFINED> instruction: 0xf8584b44
   43c9c:	ldmdavs	r8, {r0, r1, ip, sp}
   43ca0:			; <UNDEFINED> instruction: 0xf0000600
   43ca4:			; <UNDEFINED> instruction: 0xf04040fe
   43ca8:	andlt	r0, r4, fp, lsr r0
   43cac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   43cb0:	strtmi	r2, [r8], -r1, lsl #2
   43cb4:	cdp	7, 13, cr15, cr12, cr2, {6}
   43cb8:	ldmiblt	r8, {r2, r9, sl, lr}^
   43cbc:	cdp	7, 10, cr15, cr2, cr2, {6}
   43cc0:	eorle	r1, lr, r2, asr #24
   43cc4:	andscs	fp, r9, r8, lsl fp
   43cc8:	bl	d01bdc <__read_chk@plt+0xcfa6b0>
   43ccc:	svc	0x001af7c2
   43cd0:	subsle	r3, r0, r1
   43cd4:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   43cd8:	stmdb	r4, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43cdc:	stmdacs	r0, {r2, r9, sl, lr}
   43ce0:			; <UNDEFINED> instruction: 0xf7c2d149
   43ce4:	mcrrne	14, 9, lr, r3, cr0
   43ce8:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
   43cec:	strtmi	sp, [r0], -r6, asr #32
   43cf0:	b	881c04 <__read_chk@plt+0x87a6d8>
   43cf4:			; <UNDEFINED> instruction: 0xf8584b2d
   43cf8:	ldmdavs	ip, {r0, r1, ip, sp}
   43cfc:	cdp	7, 5, cr15, cr14, cr2, {6}
   43d00:			; <UNDEFINED> instruction: 0x0624b158
   43d04:			; <UNDEFINED> instruction: 0xf004b282
   43d08:	tstmi	r0, #254	; 0xfe
   43d0c:	strtmi	lr, [r2], -sp, asr #15
   43d10:			; <UNDEFINED> instruction: 0xf7c24621
   43d14:	strdcc	lr, [r1], -r0
   43d18:	andcs	sp, r0, r1, lsr #32
   43d1c:	pop	{r2, ip, sp, pc}
   43d20:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
   43d24:	strtmi	r2, [r0], -r5, lsl #4
   43d28:			; <UNDEFINED> instruction: 0xf7c24479
   43d2c:	strmi	lr, [r4], -r6, ror #29
   43d30:	b	1b81c44 <__read_chk@plt+0x1b7a718>
   43d34:			; <UNDEFINED> instruction: 0xf7c26800
   43d38:			; <UNDEFINED> instruction: 0x4601eade
   43d3c:			; <UNDEFINED> instruction: 0xf7f34620
   43d40:	blmi	7026dc <__read_chk@plt+0x6fb1b0>
   43d44:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   43d48:			; <UNDEFINED> instruction: 0xf7c2681c
   43d4c:	stmdacs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
   43d50:	strteq	sp, [r4], -r3, ror #1
   43d54:			; <UNDEFINED> instruction: 0xf004b283
   43d58:	tstmi	r8, #254	; 0xfe
   43d5c:			; <UNDEFINED> instruction: 0xf7c3e7a5
   43d60:	stmdavs	r0, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   43d64:	b	ff201c74 <__read_chk@plt+0xff1fa748>
   43d68:	ldmdami	r3, {r0, r9, sl, lr}
   43d6c:			; <UNDEFINED> instruction: 0xf7f34478
   43d70:	strtmi	pc, [r0], -sp, asr #20
   43d74:	mulcs	r1, r9, r7
   43d78:	ldmib	ip, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43d7c:	mvfccsm	f3, #0.5
   43d80:			; <UNDEFINED> instruction: 0xf7c3e003
   43d84:			; <UNDEFINED> instruction: 0xf7c3eabe
   43d88:			; <UNDEFINED> instruction: 0xf856ea54
   43d8c:	stmdacs	r0, {r2, r8, r9, sl, fp}
   43d90:			; <UNDEFINED> instruction: 0xf04fd1f7
   43d94:	strcs	r3, [r0], #-1023	; 0xfffffc01
   43d98:			; <UNDEFINED> instruction: 0x46284639
   43d9c:	movwls	r4, #1562	; 0x61a
   43da0:	strmi	lr, [r1], #-2509	; 0xfffff633
   43da4:	blx	81daa <__read_chk@plt+0x7a87e>
   43da8:			; <UNDEFINED> instruction: 0x00022bb4
   43dac:	andeq	r0, r0, r4, asr r7
   43db0:	andeq	r7, r0, lr, asr #25
   43db4:	andeq	r2, r0, r8, lsr #5
   43db8:	andeq	r1, r1, r8, asr #7
   43dbc:	tstle	r0, r3, asr #24
   43dc0:	tstcs	pc, r0, ror r7	; <UNPREDICTABLE>
   43dc4:	stcllt	7, cr15, [r4], {194}	; 0xc2
   43dc8:	svcmi	0x00f0e92d
   43dcc:	strmi	fp, [fp], r3, lsl #1
   43dd0:	stmib	sp, {r6, r8, sp}^
   43dd4:			; <UNDEFINED> instruction: 0xf7c3b200
   43dd8:			; <UNDEFINED> instruction: 0xf8dfeb6e
   43ddc:			; <UNDEFINED> instruction: 0xf8df9088
   43de0:	ldrbtmi	r8, [r9], #136	; 0x88
   43de4:			; <UNDEFINED> instruction: 0x460544f8
   43de8:	stfnep	f3, [lr], #-564	; 0xfffffdcc
   43dec:	ldrtmi	r2, [r0], -r0, asr #2
   43df0:	bl	1881d04 <__read_chk@plt+0x187a7d8>
   43df4:	blcc	10a1fa8 <__read_chk@plt+0x109aa7c>
   43df8:			; <UNDEFINED> instruction: 0x46042b19
   43dfc:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
   43e00:	andlt	r4, r3, r0, lsr #12
   43e04:	svchi	0x00f0e8bd
   43e08:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
   43e0c:	strtmi	sp, [ip], -sp, ror #3
   43e10:	andlt	r4, r3, r0, lsr #12
   43e14:	svchi	0x00f0e8bd
   43e18:	strbmi	r1, [fp], r7, lsl #23
   43e1c:			; <UNDEFINED> instruction: 0xf04f2005
   43e20:	and	r0, r9, r0, lsl #20
   43e24:	beq	c0254 <__read_chk@plt+0xb8d28>
   43e28:	svceq	0x000af1ba
   43e2c:			; <UNDEFINED> instruction: 0xf858d0ec
   43e30:			; <UNDEFINED> instruction: 0x4658b03a
   43e34:	stmda	ip!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43e38:	mvnsle	r4, r7, lsl #5
   43e3c:			; <UNDEFINED> instruction: 0x463a4658
   43e40:			; <UNDEFINED> instruction: 0xf7c34631
   43e44:	stmdacs	r0, {r1, r3, r6, r9, fp, sp, lr, pc}
   43e48:	blls	78600 <__read_chk@plt+0x710d4>
   43e4c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   43e50:	bl	dbecc <__read_chk@plt+0xd49a0>
   43e54:	bls	84d84 <__read_chk@plt+0x7d858>
   43e58:	ldmdavs	ip, {r2, r4, sp, lr}^
   43e5c:	andlt	r4, r3, r0, lsr #12
   43e60:	svchi	0x00f0e8bd
   43e64:	andeq	r1, r1, lr, lsl #7
   43e68:	andeq	r2, r2, r4, asr #17
   43e6c:	andeq	r2, r2, sl, asr r8
   43e70:	str	fp, [r9, r0, lsl #2]!
   43e74:	svclt	0x00004770
   43e78:	bmi	f16368 <__read_chk@plt+0xf0ee3c>
   43e7c:	blmi	f15068 <__read_chk@plt+0xf0db3c>
   43e80:	mvnsmi	lr, #737280	; 0xb4000
   43e84:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   43e88:			; <UNDEFINED> instruction: 0x4606447b
   43e8c:	andls	r6, r7, #1179648	; 0x120000
   43e90:	andeq	pc, r0, #79	; 0x4f
   43e94:	orrlt	r6, r3, fp, lsl r8
   43e98:	addsmi	r6, r6, #5898240	; 0x5a0000
   43e9c:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   43ea0:	bmi	d30458 <__read_chk@plt+0xd28f2c>
   43ea4:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   43ea8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   43eac:	subsmi	r9, sl, r7, lsl #22
   43eb0:	strtmi	sp, [r0], -ip, asr #2
   43eb4:	pop	{r0, r3, ip, sp, pc}
   43eb8:	mcrcs	3, 0, r8, cr0, cr0, {7}
   43ebc:			; <UNDEFINED> instruction: 0xf10dd044
   43ec0:	svcge	0x00010808
   43ec4:			; <UNDEFINED> instruction: 0x46424630
   43ec8:			; <UNDEFINED> instruction: 0xf7ff4639
   43ecc:			; <UNDEFINED> instruction: 0x4605ff7d
   43ed0:	eorsle	r2, r9, r0, lsl #16
   43ed4:			; <UNDEFINED> instruction: 0xf10d4630
   43ed8:			; <UNDEFINED> instruction: 0xf7c3090c
   43edc:			; <UNDEFINED> instruction: 0x4634e81a
   43ee0:	strbmi	r4, [r8], -r1, lsl #12
   43ee4:			; <UNDEFINED> instruction: 0xf7f83164
   43ee8:	bls	c353c <__read_chk@plt+0xbc010>
   43eec:	strbmi	r4, [r8], -r1, lsr #12
   43ef0:			; <UNDEFINED> instruction: 0xf7f81b12
   43ef4:	strtmi	pc, [r9], -r1, asr #27
   43ef8:			; <UNDEFINED> instruction: 0xf7f84648
   43efc:	stcls	13, cr15, [r2], {247}	; 0xf7
   43f00:	ldrtmi	r4, [r9], -r2, asr #12
   43f04:	strtmi	r3, [r0], -r1, lsl #8
   43f08:			; <UNDEFINED> instruction: 0xff5ef7ff
   43f0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   43f10:	strtmi	sp, [r1], -fp, ror #3
   43f14:			; <UNDEFINED> instruction: 0xf7f84648
   43f18:	ldmdbmi	r6, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   43f1c:	strbmi	r2, [r8], -r1, lsl #4
   43f20:			; <UNDEFINED> instruction: 0xf7f84479
   43f24:	strtmi	pc, [r9], -r9, lsr #27
   43f28:			; <UNDEFINED> instruction: 0xf7f84648
   43f2c:			; <UNDEFINED> instruction: 0x4604fe3f
   43f30:	andcs	fp, ip, r0, ror r1
   43f34:	stmdb	r2, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43f38:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   43f3c:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
   43f40:	andsvs	r6, r8, r1, lsl #8
   43f44:	str	r6, [ip, r2]!
   43f48:			; <UNDEFINED> instruction: 0xe7aa4634
   43f4c:	stcl	7, cr15, [r2, #-776]	; 0xfffffcf8
   43f50:	ldmdb	ip, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   43f54:			; <UNDEFINED> instruction: 0xf7c26800
   43f58:	strmi	lr, [r1], -lr, asr #19
   43f5c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   43f60:			; <UNDEFINED> instruction: 0xf990f7f3
   43f64:	andeq	r2, r2, r4, asr #19
   43f68:	andeq	r0, r0, r0, asr r7
   43f6c:	ldrdeq	r4, [r2], -r8
   43f70:	muleq	r2, sl, r9
   43f74:	andeq	sl, r0, ip, ror #27
   43f78:	andeq	r4, r2, r6, lsr #10
   43f7c:	andeq	r1, r1, sl, lsl r2
   43f80:	blmi	ff296aa8 <__read_chk@plt+0xff28f57c>
   43f84:	push	{r1, r3, r4, r5, r6, sl, lr}
   43f88:			; <UNDEFINED> instruction: 0xf5ad4ff0
   43f8c:	ldmpl	r3, {r0, r1, r2, r8, sl, fp, ip, sp, lr}^
   43f90:	strmi	r4, [r5], -lr, lsl #12
   43f94:	stmdavc	r1, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   43f98:	orrls	r6, r5, #1769472	; 0x1b0000
   43f9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   43fa0:	svc	0x00f4f7c1
   43fa4:	tstcs	r0, r1, asr #21
   43fa8:	ldreq	pc, [sp, sp, lsl #2]!
   43fac:			; <UNDEFINED> instruction: 0x4603447a
   43fb0:			; <UNDEFINED> instruction: 0xf7c24640
   43fb4:	ldmdage	pc, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   43fb8:	ldmib	r4!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   43fbc:	svcmi	0x00bcb108
   43fc0:			; <UNDEFINED> instruction: 0x212f447f
   43fc4:			; <UNDEFINED> instruction: 0xf7c34630
   43fc8:	stmdacs	r0, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
   43fcc:	sbcshi	pc, r0, r0
   43fd0:	beq	1fee58 <__read_chk@plt+0x1f792c>
   43fd4:	ldrbmi	r9, [r4], -r3, lsl #12
   43fd8:	sbcslt	pc, r8, #14614528	; 0xdf0000
   43fdc:	ldrbtmi	r4, [fp], #1592	; 0x638
   43fe0:	ldrdcs	pc, [r0], -fp
   43fe4:	andpl	pc, r0, fp, asr #17
   43fe8:			; <UNDEFINED> instruction: 0xf7c2602a
   43fec:	strmi	lr, [r4], #-3986	; 0xfffff06e
   43ff0:	eorseq	pc, r0, r4, lsl #2
   43ff4:			; <UNDEFINED> instruction: 0xf7c2342f
   43ff8:	strmi	lr, [r1], r4, lsr #26
   43ffc:	stmdacs	r0, {r3, r5, r8, sp, lr}
   44000:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
   44004:			; <UNDEFINED> instruction: 0xf7c24638
   44008:	bls	13fe20 <__read_chk@plt+0x1388f4>
   4400c:	ldrbmi	r9, [r3], -r1, lsl #10
   44010:			; <UNDEFINED> instruction: 0x61a84621
   44014:	andls	r4, r0, #72, 12	; 0x4800000
   44018:	ldrbtmi	r4, [sl], #-2727	; 0xfffff559
   4401c:	bl	ff101f2c <__read_chk@plt+0xff0faa00>
   44020:			; <UNDEFINED> instruction: 0x9010f8d5
   44024:			; <UNDEFINED> instruction: 0xf7c24648
   44028:	smcvs	36596	; 0x8ef4
   4402c:	strmi	r1, [r1], #2593	; 0xa21
   44030:			; <UNDEFINED> instruction: 0xf7c19103
   44034:	bmi	fe8bfeec <__read_chk@plt+0xfe8b89c0>
   44038:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
   4403c:	strbmi	r4, [r8], -r3, lsl #12
   44040:	ldrtmi	r9, [fp], -r0, lsl #6
   44044:	bl	fec01f54 <__read_chk@plt+0xfebfaa28>
   44048:			; <UNDEFINED> instruction: 0xf7c3e005
   4404c:	stmdavs	r4, {r5, r6, r7, fp, sp, lr, pc}
   44050:			; <UNDEFINED> instruction: 0xf0402c04
   44054:	mulcs	r0, r3, r0
   44058:	stc	7, cr15, [r6, #-776]!	; 0xfffffcf8
   4405c:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   44060:	biccs	r6, r1, r8, lsr #18
   44064:	bl	ff001f74 <__read_chk@plt+0xfeffaa48>
   44068:	strmi	r1, [r4], -r2, asr #24
   4406c:	strbmi	sp, [r1], -sp, ror #1
   44070:			; <UNDEFINED> instruction: 0xf7c2220b
   44074:	stmdacs	fp, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   44078:	ldrtmi	sp, [r8], -r9, asr #2
   4407c:	svc	0x0048f7c2
   44080:			; <UNDEFINED> instruction: 0x46024639
   44084:			; <UNDEFINED> instruction: 0xf7c24620
   44088:			; <UNDEFINED> instruction: 0x4603ef92
   4408c:			; <UNDEFINED> instruction: 0x461f4638
   44090:	svc	0x003ef7c2
   44094:	teqle	sl, r7, lsl #5
   44098:	andcs	r4, r1, #2244608	; 0x224000
   4409c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   440a0:	svc	0x0084f7c2
   440a4:	teqle	r2, r1, lsl #16
   440a8:			; <UNDEFINED> instruction: 0xf7c24620
   440ac:	stmdacs	r0, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
   440b0:	sbcshi	pc, r6, r0, asr #32
   440b4:			; <UNDEFINED> instruction: 0xf10d692c
   440b8:	andcs	r0, r3, r0, lsl r8
   440bc:	strtmi	r4, [r1], -r2, asr #12
   440c0:	ldmda	r4, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   440c4:	rsbsle	r2, r4, r0, lsl #16
   440c8:	stmia	r0!, {r0, r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   440cc:	tstls	r3, r9, lsr #18
   440d0:	strmi	r6, [r4], -r6, lsl #16
   440d4:			; <UNDEFINED> instruction: 0xf7c24630
   440d8:	stmdbls	r3, {r1, r2, r3, r8, fp, sp, lr, pc}
   440dc:	ldmdami	r9!, {r1, r9, sl, lr}^
   440e0:			; <UNDEFINED> instruction: 0xf7f34478
   440e4:			; <UNDEFINED> instruction: 0x4630f893
   440e8:	ldcl	7, cr15, [lr], {194}	; 0xc2
   440ec:	blmi	1dde18c <__read_chk@plt+0x1dd6c60>
   440f0:	stmdavs	sl!, {r4, r5, r9, sl, lr}
   440f4:	ldrbtmi	r6, [fp], #-2345	; 0xfffff6d7
   440f8:	tstls	r3, sl, lsl r0
   440fc:	ldm	sl!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44100:	strmi	r9, [r2], -r3, lsl #18
   44104:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
   44108:			; <UNDEFINED> instruction: 0xf880f7f3
   4410c:			; <UNDEFINED> instruction: 0xf7c3e014
   44110:	stmdavs	r6, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
   44114:	ldrtmi	r4, [r0], -lr, ror #22
   44118:	stmdbvs	r9!, {r1, r3, r5, fp, sp, lr}
   4411c:	andsvs	r4, sl, fp, ror r4
   44120:			; <UNDEFINED> instruction: 0xf7c29103
   44124:	stmdbls	r3, {r3, r5, r6, r7, fp, sp, lr, pc}
   44128:	stmdami	sl!, {r1, r9, sl, lr}^
   4412c:			; <UNDEFINED> instruction: 0xf7f34478
   44130:	strtmi	pc, [r0], -sp, ror #16
   44134:	b	fe182044 <__read_chk@plt+0xfe17ab18>
   44138:			; <UNDEFINED> instruction: 0xf04f6928
   4413c:			; <UNDEFINED> instruction: 0xf7c20900
   44140:	stmdbvs	r8!, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
   44144:	svc	0x00b0f7c2
   44148:			; <UNDEFINED> instruction: 0xf7c24628
   4414c:	ldrtmi	lr, [r0], -lr, lsr #31
   44150:	stc	7, cr15, [sl], #776	; 0x308
   44154:	blmi	1556adc <__read_chk@plt+0x154f5b0>
   44158:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4415c:	blls	fe19e1cc <__read_chk@plt+0xfe196ca0>
   44160:			; <UNDEFINED> instruction: 0xf040405a
   44164:			; <UNDEFINED> instruction: 0x46488096
   44168:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
   4416c:	svchi	0x00f0e8bd
   44170:	strcs	r4, [r1], #-2906	; 0xfffff4a6
   44174:	ldrbtmi	r4, [fp], #-1698	; 0xfffff95e
   44178:	str	r9, [sp, -r3, lsl #6]!
   4417c:			; <UNDEFINED> instruction: 0x46204b58
   44180:			; <UNDEFINED> instruction: 0xf04f682a
   44184:	stmdbvs	r9!, {r8, fp}
   44188:	andsvs	r4, sl, fp, ror r4
   4418c:			; <UNDEFINED> instruction: 0xf7c29103
   44190:	stmdbls	r3, {r1, r4, r5, r7, fp, sp, lr, pc}
   44194:	ldmdami	r3, {r1, r9, sl, lr}^
   44198:			; <UNDEFINED> instruction: 0xf7f34478
   4419c:	stmdbvs	r8!, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
   441a0:	svc	0x0082f7c2
   441a4:			; <UNDEFINED> instruction: 0xf7c24628
   441a8:	strtmi	lr, [r0], -r0, lsl #31
   441ac:	ldcl	7, cr15, [ip], #-776	; 0xfffffcf8
   441b0:			; <UNDEFINED> instruction: 0x4620e7d0
   441b4:			; <UNDEFINED> instruction: 0x9014f8d8
   441b8:	cdp	7, 10, cr15, cr10, cr2, {6}
   441bc:			; <UNDEFINED> instruction: 0xf7c23002
   441c0:	strmi	lr, [r7], -r0, asr #24
   441c4:			; <UNDEFINED> instruction: 0xf43f2800
   441c8:	qsub16mi	sl, r1, pc	; <UNPREDICTABLE>
   441cc:	stmia	r4!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   441d0:	ldrtmi	r4, [r9], -r5, asr #22
   441d4:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   441d8:	strtmi	r4, [r0], -r2, lsl #12
   441dc:			; <UNDEFINED> instruction: 0xf7c28013
   441e0:			; <UNDEFINED> instruction: 0x4642e976
   441e4:	andcs	r4, r3, r1, lsr #12
   441e8:	svc	0x00c0f7c1
   441ec:			; <UNDEFINED> instruction: 0xf8d8bb88
   441f0:			; <UNDEFINED> instruction: 0xf1093014
   441f4:	ldrtmi	r0, [r8], -r1, lsl #18
   441f8:	eorsle	r4, r8, fp, asr #10
   441fc:	b	fe18210c <__read_chk@plt+0xfe17abe0>
   44200:			; <UNDEFINED> instruction: 0xf7c24638
   44204:	stmdbvs	r8!, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   44208:	b	2002118 <__read_chk@plt+0x1ffabec>
   4420c:			; <UNDEFINED> instruction: 0xf0437a2b
   44210:	eorvc	r0, fp, #4, 6	; 0x10000000
   44214:			; <UNDEFINED> instruction: 0xf7c24630
   44218:	andcc	lr, r6, ip, ror lr
   4421c:	ldc	7, cr15, [r0], {194}	; 0xc2
   44220:	rsbvs	r4, r8, r1, lsl #13
   44224:	ldrtmi	fp, [r1], -r8, asr #6
   44228:	ldmda	r6!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4422c:	bvc	a96af0 <__read_chk@plt+0xa8f5c4>
   44230:			; <UNDEFINED> instruction: 0x4603447a
   44234:	ldmhi	r2, {r4, fp, sp, lr}
   44238:	addshi	r6, sl, r8, lsl r0
   4423c:	svclt	0x0058074b
   44240:	strle	r4, [r7, #1705]	; 0x6a9
   44244:	strbmi	r4, [r9], -sl, lsr #16
   44248:	ldrbtmi	r4, [r8], #-1705	; 0xfffff957
   4424c:			; <UNDEFINED> instruction: 0xf876f7f3
   44250:	ldrtmi	lr, [r8], -r0, lsl #15
   44254:	b	1682164 <__read_chk@plt+0x167ac38>
   44258:			; <UNDEFINED> instruction: 0xf7c24638
   4425c:	ldr	lr, [r3, -r6, lsr #30]!
   44260:	svc	0x00d4f7c2
   44264:	cdpcs	8, 0, cr6, cr4, cr6, {0}
   44268:	svcge	0x0054f47f
   4426c:			; <UNDEFINED> instruction: 0xf7c2e73f
   44270:	ldrtmi	lr, [r8], -ip, asr #20
   44274:	svc	0x0018f7c2
   44278:			; <UNDEFINED> instruction: 0xf7c2e7cc
   4427c:	blmi	7c01a4 <__read_chk@plt+0x7b8c78>
   44280:	ldrbtmi	r6, [fp], #-2090	; 0xfffff7d6
   44284:			; <UNDEFINED> instruction: 0x4601601a
   44288:	stmdavs	ip, {r3, r5, r8, fp, sp, lr}
   4428c:	b	f8219c <__read_chk@plt+0xf7ac70>
   44290:			; <UNDEFINED> instruction: 0xf7c2e785
   44294:	stmdavs	sl!, {r5, r7, r8, r9, fp, sp, lr, pc}
   44298:			; <UNDEFINED> instruction: 0xf8cb4628
   4429c:			; <UNDEFINED> instruction: 0xf7c22000
   442a0:	ldrb	lr, [r7, -r4, lsl #30]
   442a4:			; <UNDEFINED> instruction: 0x000228bc
   442a8:	andeq	r0, r0, r0, asr r7
   442ac:	andeq	r1, r1, r0, ror #4
   442b0:	andeq	r6, r0, ip, ror #19
   442b4:	andeq	r4, r2, r6, lsl #9
   442b8:	strdeq	r1, [r1], -sl
   442bc:	andeq	r1, r1, sl, ror #3
   442c0:			; <UNDEFINED> instruction: 0x000082be
   442c4:	andeq	r1, r1, ip, asr #2
   442c8:	andeq	r4, r2, lr, ror #6
   442cc:	ldrdeq	lr, [r0], -r6
   442d0:	andeq	r4, r2, r8, asr #6
   442d4:			; <UNDEFINED> instruction: 0x0000e5b0
   442d8:	andeq	r2, r2, r8, ror #13
   442dc:	andeq	sl, r0, lr, ror fp
   442e0:	ldrdeq	r4, [r2], -ip
   442e4:	strdeq	r1, [r1], -ip
   442e8:	andeq	sp, r0, r4, lsr #27
   442ec:	andeq	r1, r1, r8, lsr r0
   442f0:	andeq	r1, r1, r6, lsr #32
   442f4:	andeq	r4, r2, r2, ror #3
   442f8:	svcmi	0x00f0e92d
   442fc:			; <UNDEFINED> instruction: 0x460bb099
   44300:	tstls	r1, r5, ror sl
   44304:	ldmdbmi	r5!, {sl, sp}^
   44308:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
   4430c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   44310:			; <UNDEFINED> instruction: 0xf04f9217
   44314:	andsvs	r0, ip, r0, lsl #4
   44318:	strcc	r6, [ip], -r6, lsl #19
   4431c:	stmdble	sp!, {r0, r4, r6, r9, sl, fp, sp}^
   44320:			; <UNDEFINED> instruction: 0xf7c24630
   44324:	strmi	lr, [r0], lr, lsl #23
   44328:	stmdacs	r0, {r0, r2, r9, sl, lr}
   4432c:	sbcshi	pc, r0, r0
   44330:	ldrdeq	pc, [r4], -r9
   44334:			; <UNDEFINED> instruction: 0xf7c24621
   44338:	mcrrne	10, 5, lr, r3, cr6
   4433c:			; <UNDEFINED> instruction: 0xf0004607
   44340:			; <UNDEFINED> instruction: 0xf10d80ae
   44344:	strbmi	r0, [r2], r8, lsl #22
   44348:	and	r2, ip, r0, lsl #10
   4434c:	vmull.s8	q9, d0, d0
   44350:	strtmi	r8, [r2], #185	; 0xb9
   44354:	blne	1c953f0 <__read_chk@plt+0x1c8dec4>
   44358:	tstcs	r1, r8, lsl pc
   4435c:	svclt	0x00142c00
   44360:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   44364:	blne	1cf115c <__read_chk@plt+0x1ce9c30>
   44368:			; <UNDEFINED> instruction: 0x46384651
   4436c:	ldmdb	sl!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44370:	stclne	6, cr4, [r0], #-16
   44374:			; <UNDEFINED> instruction: 0xf7c2d1ea
   44378:	stmdavs	r2, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   4437c:	rscle	r2, sl, r4, lsl #20
   44380:			; <UNDEFINED> instruction: 0xf8d94857
   44384:	ldrbtmi	r1, [r8], #-4
   44388:			; <UNDEFINED> instruction: 0xf7f29201
   4438c:	ldrtmi	pc, [r8], -sp, lsl #30	; <UNPREDICTABLE>
   44390:	ldmdb	r6, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44394:	bls	95afc <__read_chk@plt+0x8e5d0>
   44398:	strbmi	sp, [r0], -r3
   4439c:	cdp	7, 8, cr15, cr4, cr2, {6}
   443a0:	ldrmi	r9, [r0], -r1, lsl #20
   443a4:	ldrbtcc	pc, [pc], #79	; 443ac <__read_chk@plt+0x3ce80>	; <UNPREDICTABLE>
   443a8:	bl	20022b8 <__read_chk@plt+0x1ffad8c>
   443ac:	blmi	12d6ce8 <__read_chk@plt+0x12cf7bc>
   443b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   443b4:	blls	61e424 <__read_chk@plt+0x616ef8>
   443b8:			; <UNDEFINED> instruction: 0xf040405a
   443bc:	strtmi	r8, [r0], -r7, lsl #1
   443c0:	pop	{r0, r3, r4, ip, sp, pc}
   443c4:	shsub8mi	r8, r8, r0
   443c8:	ldmdb	sl!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   443cc:	stclle	13, cr2, [r8, #-40]	; 0xffffffd8
   443d0:	mulcs	sl, r8, r8
   443d4:	teqle	r0, sl, lsl #20
   443d8:			; <UNDEFINED> instruction: 0xf8884621
   443dc:	strbmi	r4, [r0], -sl
   443e0:	cdp	7, 6, cr15, cr2, cr1, {6}
   443e4:	strmi	r1, [r4], -r1, asr #24
   443e8:	movtlt	sp, #39	; 0x27
   443ec:	andsle	r4, r0, lr, lsr #5
   443f0:	ldrsble	r4, [fp], #88	; 0x58
   443f4:			; <UNDEFINED> instruction: 0xf7c24640
   443f8:			; <UNDEFINED> instruction: 0xe7d7ee58
   443fc:	strtmi	r6, [r1], -r0, asr #16
   44400:	ldmib	r0!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44404:	strmi	r1, [r7], -r2, asr #24
   44408:			; <UNDEFINED> instruction: 0xf10dd034
   4440c:	ldrbmi	r0, [r8], r8, lsl #22
   44410:			; <UNDEFINED> instruction: 0xf8d9e799
   44414:			; <UNDEFINED> instruction: 0xf1085018
   44418:	ldmib	r9, {r0, r1, r3, r8}^
   4441c:	strtmi	r0, [sl], -r4, lsl #6
   44420:			; <UNDEFINED> instruction: 0xf7c24418
   44424:	stmdacs	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   44428:	strbmi	sp, [r5], #-482	; 0xfffffe1e
   4442c:	blcs	2e2fe0 <__read_chk@plt+0x2dbab4>
   44430:	bls	b4040 <__read_chk@plt+0xacb14>
   44434:	andsvs	r2, r3, r1, lsl #6
   44438:			; <UNDEFINED> instruction: 0xf04fe7da
   4443c:	stmdami	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
   44440:			; <UNDEFINED> instruction: 0xf8d94621
   44444:	ldrbtmi	r2, [r8], #-4
   44448:	mcr2	7, 7, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
   4444c:	ldrdle	r4, [r2], -r8
   44450:			; <UNDEFINED> instruction: 0xf7c24640
   44454:	andscs	lr, r6, sl, lsr #28
   44458:	ldrbtcc	pc, [pc], #79	; 44460 <__read_chk@plt+0x3cf34>	; <UNPREDICTABLE>
   4445c:	bl	98236c <__read_chk@plt+0x97ae40>
   44460:	stmdami	r2!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
   44464:	ldrdne	pc, [r4], -r9
   44468:			; <UNDEFINED> instruction: 0xf7f24478
   4446c:	ldrbmi	pc, [r8, #3741]	; 0xe9d	; <UNPREDICTABLE>
   44470:	ldrb	sp, [r0, lr, ror #3]!
   44474:	cdp	7, 12, cr15, cr10, cr2, {6}
   44478:	ldrdne	pc, [r4], -r9
   4447c:	stmdavs	r4, {r0, r8, ip, pc}
   44480:			; <UNDEFINED> instruction: 0xf7c14620
   44484:	stmdbls	r1, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   44488:	ldmdami	r9, {r1, r9, sl, lr}
   4448c:			; <UNDEFINED> instruction: 0xf7f24478
   44490:	strtmi	pc, [r0], -fp, lsl #29
   44494:	ldrbtcc	pc, [pc], #79	; 4449c <__read_chk@plt+0x3cf70>	; <UNPREDICTABLE>
   44498:	bl	2023a8 <__read_chk@plt+0x1fae7c>
   4449c:			; <UNDEFINED> instruction: 0xf7c2e786
   444a0:			; <UNDEFINED> instruction: 0xf8d9eeb6
   444a4:	tstls	r1, r4
   444a8:	strtmi	r6, [r0], -r4, lsl #16
   444ac:	svc	0x0022f7c1
   444b0:	strmi	r9, [r2], -r1, lsl #18
   444b4:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   444b8:	mrc2	7, 3, pc, cr6, cr2, {7}
   444bc:			; <UNDEFINED> instruction: 0xf7c24628
   444c0:			; <UNDEFINED> instruction: 0xe7e6edf4
   444c4:	cdp	7, 10, cr15, cr2, cr2, {6}
   444c8:	ldrb	r6, [r9, -r2, lsl #16]
   444cc:	b	fe1023dc <__read_chk@plt+0xfe0faeb0>
   444d0:	ldrbtcc	pc, [pc], #79	; 444d8 <__read_chk@plt+0x3cfac>	; <UNPREDICTABLE>
   444d4:	svclt	0x0000e76a
   444d8:	andeq	r0, r0, r0, asr r7
   444dc:	andeq	r2, r2, r6, lsr r5
   444e0:	andeq	r0, r1, sl, lsr pc
   444e4:	muleq	r2, r0, r4
   444e8:			; <UNDEFINED> instruction: 0x00010eba
   444ec:	andeq	r0, r1, r8, ror lr
   444f0:	muleq	r1, r8, lr
   444f4:	andeq	r0, r1, lr, ror #28
   444f8:	andcs	r4, r1, #2048	; 0x800
   444fc:	subsvs	r4, sl, fp, ror r4
   44500:	svclt	0x00004770
   44504:	andeq	r3, r2, r8, ror #30
   44508:			; <UNDEFINED> instruction: 0x4604b570
   4450c:			; <UNDEFINED> instruction: 0x460d4e16
   44510:	ldmvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
   44514:			; <UNDEFINED> instruction: 0xb324b1db
   44518:	tstcs	ip, r5, lsl #22
   4451c:			; <UNDEFINED> instruction: 0xf7c22001
   44520:	strmi	lr, [r3], -lr, lsr #17
   44524:	bmi	4b0ccc <__read_chk@plt+0x4a97a0>
   44528:	mvnscc	pc, pc, asr #32
   4452c:	ldrbtmi	r6, [sl], #-193	; 0xffffff3f
   44530:	cmplt	r1, r1, asr r8
   44534:	bvc	69e57c <__read_chk@plt+0x697050>
   44538:	andsvs	r6, r8, r3, lsl r0
   4453c:	andeq	pc, r2, #65	; 0x41
   44540:	andsvc	r4, sl, #24, 12	; 0x1800000
   44544:			; <UNDEFINED> instruction: 0x4621bd70
   44548:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   4454c:	stmdami	r8, {r3, r4, r8, sl, sp, lr, pc}
   44550:			; <UNDEFINED> instruction: 0xf0004478
   44554:	movwcs	pc, #8151	; 0x1fd7	; <UNPREDICTABLE>
   44558:			; <UNDEFINED> instruction: 0xe7dc60b3
   4455c:			; <UNDEFINED> instruction: 0xf7c22016
   44560:	movwcs	lr, #2724	; 0xaa4
   44564:	ldcllt	6, cr4, [r0, #-96]!	; 0xffffffa0
   44568:	andeq	r3, r2, r4, asr pc
   4456c:	andeq	r3, r2, r6, lsr pc
   44570:	andeq	r0, r0, r5, lsr #1
   44574:	ldrbmi	r6, [r0, -r1, asr #1]!
   44578:	ldrbmi	r6, [r0, -r0, asr #17]!
   4457c:	eorsle	r2, r8, r0, lsl #16
   44580:	ldrlt	r4, [r0, #-2588]	; 0xfffff5e4
   44584:			; <UNDEFINED> instruction: 0x4604447a
   44588:	cmplt	r1, r1, lsl r8
   4458c:	stmdavs	fp, {r3, r7, r9, lr}
   44590:	teqlt	r3, sp, lsr #32
   44594:	ldmdavs	sl, {r2, r3, r4, r7, r9, lr}
   44598:	ldrmi	sp, [r9], -fp
   4459c:	blcs	55df0 <__read_chk@plt+0x4e8c4>
   445a0:	bvc	938d88 <__read_chk@plt+0x93185c>
   445a4:	strle	r0, [sl, #-1945]	; 0xfffff867
   445a8:	pop	{r5, r9, sl, lr}
   445ac:			; <UNDEFINED> instruction: 0xf7c24010
   445b0:	andvs	fp, sl, r9, ror sp
   445b4:	eorvs	r2, r3, r0, lsl #6
   445b8:	ldreq	r7, [r9, r3, lsr #20]
   445bc:			; <UNDEFINED> instruction: 0x07dad4f4
   445c0:	stmdavs	r0!, {r0, r1, r8, sl, ip, lr, pc}^
   445c4:			; <UNDEFINED> instruction: 0xf7c2b108
   445c8:	stmdbvs	r0!, {r5, r7, fp, sp, lr, pc}
   445cc:	bvc	930a74 <__read_chk@plt+0x929548>
   445d0:	strle	r0, [r2], #-1883	; 0xfffff8a5
   445d4:	ldm	r8, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   445d8:			; <UNDEFINED> instruction: 0xf7c26920
   445dc:	stmdavs	r0!, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
   445e0:	stcl	7, cr15, [r2, #-776]!	; 0xfffffcf8
   445e4:	pop	{r5, r9, sl, lr}
   445e8:			; <UNDEFINED> instruction: 0xf7c24010
   445ec:	andsvs	fp, r3, fp, asr sp
   445f0:	ldrbmi	lr, [r0, -r0, ror #15]!
   445f4:	andeq	r3, r2, r0, ror #29
   445f8:	andcs	r4, r0, #6144	; 0x1800
   445fc:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   44600:	andsvs	r6, sl, ip, lsl r8
   44604:	strtmi	fp, [r0], -ip, lsr #2
   44608:			; <UNDEFINED> instruction: 0xf7ff6824
   4460c:	stccs	15, cr15, [r0], {183}	; 0xb7
   44610:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   44614:	andeq	r3, r2, r6, ror #28
   44618:	svcmi	0x00f0e92d
   4461c:	ldmibmi	lr!, {r0, r1, r2, r3, r9, sl, lr}
   44620:	bmi	feff08c4 <__read_chk@plt+0xfefe9398>
   44624:	bvc	115810 <__read_chk@plt+0x10e2e4>
   44628:			; <UNDEFINED> instruction: 0xf013588a
   4462c:	ldmdavs	r2, {r1, sl}
   44630:			; <UNDEFINED> instruction: 0xf04f9225
   44634:	svclt	0x00180200
   44638:			; <UNDEFINED> instruction: 0xf0402400
   4463c:			; <UNDEFINED> instruction: 0xf013808d
   44640:	strmi	r0, [r6], -r1, lsl #16
   44644:	sbcshi	pc, sp, r0, asr #32
   44648:			; <UNDEFINED> instruction: 0xf6444ab5
   4464c:			; <UNDEFINED> instruction: 0x46455bd3
   44650:	bleq	190115c <__read_chk@plt+0x18f9c30>
   44654:	andls	r4, r2, #2046820352	; 0x7a000000
   44658:			; <UNDEFINED> instruction: 0xf04f4ab2
   4465c:	ldrbtmi	r3, [sl], #-2815	; 0xfffff501
   44660:	and	r9, sl, r3, lsl #4
   44664:	ldcl	7, cr15, [r2, #776]	; 0x308
   44668:	blcs	de67c <__read_chk@plt+0xd7150>
   4466c:	msrhi	CPSR_fxc, r0, asr #32
   44670:	ldrbtmi	r4, [r8], #-2221	; 0xfffff753
   44674:	ldc2	7, cr15, [r8, #968]	; 0x3c8
   44678:	smmlareq	r8, r3, sl, r7
   4467c:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, ip, lr, pc}^
   44680:			; <UNDEFINED> instruction: 0xf7c16930
   44684:	ldmdbvs	r1!, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
   44688:	andcs	sl, r3, r6, lsl #20
   4468c:	stcl	7, cr15, [lr, #-772]!	; 0xfffffcfc
   44690:	stmdacs	r0, {r2, r9, sl, lr}
   44694:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   44698:	blcs	eb2cc <__read_chk@plt+0xe3da0>
   4469c:	rschi	pc, r2, r0
   446a0:	ldrtmi	sl, [r0], -r5, lsl #18
   446a4:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   446a8:	strmi	r1, [r4], -r1, asr #24
   446ac:			; <UNDEFINED> instruction: 0xf7c1d0da
   446b0:	blls	1bf870 <__read_chk@plt+0x1b8344>
   446b4:			; <UNDEFINED> instruction: 0xf0004284
   446b8:	cmplt	r3, sp, asr #1
   446bc:	strtmi	r2, [r0], -r0, lsl #2
   446c0:	stmda	r8, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   446c4:			; <UNDEFINED> instruction: 0xf7c2b128
   446c8:	stmdavs	r3, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
   446cc:			; <UNDEFINED> instruction: 0xf0002b03
   446d0:			; <UNDEFINED> instruction: 0xf1ba8104
   446d4:			; <UNDEFINED> instruction: 0xf0003fff
   446d8:	bl	fed649c8 <__read_chk@plt+0xfed5d49c>
   446dc:	svclt	0x0018030a
   446e0:			; <UNDEFINED> instruction: 0xb3a72301
   446e4:	svclt	0x00082d00
   446e8:	blcs	4d2f4 <__read_chk@plt+0x45dc8>
   446ec:	addhi	pc, pc, r0, asr #32
   446f0:	svcvc	0x0048f5b5
   446f4:	strhteq	fp, [sp], #-248	; 0xffffff08
   446f8:	addhi	pc, sl, r0, asr #5
   446fc:	sbchi	pc, pc, r0
   44700:	svcpl	0x00faf5b5
   44704:	strhteq	fp, [sp], #-248	; 0xffffff08
   44708:	addhi	pc, r2, r0, lsl #5
   4470c:	vpmax.f32	d18, d0, d0
   44710:	adcsmi	r8, sp, #135	; 0x87
   44714:	bicspl	pc, fp, #64, 4
   44718:	ldrtmi	fp, [sp], -r8, lsr #31
   4471c:	ldrmi	r4, [r8, #1192]	; 0x4a8
   44720:	streq	lr, [r5, -r7, lsr #23]
   44724:	blx	feb3b91e <__read_chk@plt+0xfeb343f2>
   44728:	vst3.8	{d19-d21}, [pc], r5
   4472c:	movwcs	r7, #3194	; 0xc7a
   44730:	ldrmi	sl, [sl], -r6, lsl #18
   44734:	ldrmi	r9, [r8], -r0, lsl #2
   44738:	stmibeq	r4!, {r0, r3, r4, r9, sl, lr}
   4473c:	blx	36975e <__read_chk@plt+0x362232>
   44740:	blx	35979a <__read_chk@plt+0x35226e>
   44744:	strls	pc, [r7], #-1028	; 0xfffffbfc
   44748:	b	fe782658 <__read_chk@plt+0xfe77b12c>
   4474c:	mulcs	sp, r4, r7
   44750:	ldrbtcc	pc, [pc], #79	; 44758 <__read_chk@plt+0x3d22c>	; <UNPREDICTABLE>
   44754:	stmib	r8!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   44758:	blmi	1c57130 <__read_chk@plt+0x1c4fc04>
   4475c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   44760:	blls	99e7d0 <__read_chk@plt+0x9972a4>
   44764:			; <UNDEFINED> instruction: 0xf040405a
   44768:			; <UNDEFINED> instruction: 0x462080d5
   4476c:	pop	{r0, r1, r2, r5, ip, sp, pc}
   44770:			; <UNDEFINED> instruction: 0xf7c28ff0
   44774:	stmdavs	r3, {r2, r3, r6, r8, sl, fp, sp, lr, pc}
   44778:	cmnle	r8, r4, lsl #22
   4477c:			; <UNDEFINED> instruction: 0xf7c22000
   44780:	ldmdavs	r0!, {r2, r4, r7, r8, fp, sp, lr, pc}^
   44784:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   44788:			; <UNDEFINED> instruction: 0xf7c221c1
   4478c:			; <UNDEFINED> instruction: 0xf1b0e82c
   44790:			; <UNDEFINED> instruction: 0x46813fff
   44794:			; <UNDEFINED> instruction: 0xf7c1d0ed
   44798:			; <UNDEFINED> instruction: 0xac21ebfa
   4479c:	tstcs	r0, r4, ror #20
   447a0:			; <UNDEFINED> instruction: 0x4603447a
   447a4:			; <UNDEFINED> instruction: 0xf7c14620
   447a8:	qsub8mi	lr, r1, lr
   447ac:	strbmi	r2, [r8], -fp, lsl #4
   447b0:	bl	fff826c0 <__read_chk@plt+0xfff7b194>
   447b4:	tstle	sl, fp, lsl #16
   447b8:	andcc	lr, r5, #3506176	; 0x358000
   447bc:	ldmdbvs	r1!, {r3, r6, r9, sl, lr}
   447c0:			; <UNDEFINED> instruction: 0xf7c24419
   447c4:	ldmibvs	r3!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   447c8:			; <UNDEFINED> instruction: 0xf0004298
   447cc:			; <UNDEFINED> instruction: 0xf7c2808f
   447d0:	ldmdavs	r1!, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}^
   447d4:	ldrbtcc	pc, [pc], #79	; 447dc <__read_chk@plt+0x3d2b0>	; <UNPREDICTABLE>
   447d8:	stmdavs	r5, {r1, r8, ip, pc}
   447dc:			; <UNDEFINED> instruction: 0xf7c14628
   447e0:	stmdbls	r2, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
   447e4:	ldmdami	r3, {r1, r9, sl, lr}^
   447e8:			; <UNDEFINED> instruction: 0xf7f24478
   447ec:	strbmi	pc, [r8], -pc, lsl #26	; <UNPREDICTABLE>
   447f0:	svc	0x0026f7c1
   447f4:			; <UNDEFINED> instruction: 0xf7c16870
   447f8:	strtmi	lr, [r8], -r8, lsl #31
   447fc:	ldmdb	r4, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44800:	stmdavs	r1, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   44804:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   44808:	ldc2	7, cr15, [r8, #968]	; 0x3c8
   4480c:	ldrcs	lr, [r2, #-1956]!	; 0xfffff85c
   44810:			; <UNDEFINED> instruction: 0xf73f2f00
   44814:	strtmi	sl, [r8], #3966	; 0xf7e
   44818:	bicspl	pc, fp, #64, 4
   4481c:	cfstr32le	mvfx4, [r2, #608]	; 0x260
   44820:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}
   44824:	rsbsle	r2, r2, r0, lsl #22
   44828:	mulle	r2, lr, r2
   4482c:	bfieq	r7, sl, (invalid: 20:18)
   44830:	ldmdavs	fp, {r1, r4, r5, sl, ip, lr, pc}
   44834:	mvnsle	r2, r0, lsl #22
   44838:	bmi	106b44c <__read_chk@plt+0x1063f20>
   4483c:	stmdami	r0, {r0, r5, r9, sl, lr}^
   44840:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   44844:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   44848:	stc2	7, cr15, [lr], #968	; 0x3c8
   4484c:	strtmi	lr, [r2], fp, ror #14
   44850:	strb	r2, [r6, -r0, lsl #6]
   44854:			; <UNDEFINED> instruction: 0xf43f2b00
   44858:	ldmdami	sl!, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
   4485c:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   44860:	stc2	7, cr15, [r2], #968	; 0x3c8
   44864:			; <UNDEFINED> instruction: 0xf0437a33
   44868:	eorsvc	r0, r3, #67108864	; 0x4000000
   4486c:	blcs	4be644 <__read_chk@plt+0x4b7118>
   44870:	svcge	0x0016f43f
   44874:			; <UNDEFINED> instruction: 0x46186871
   44878:	strbmi	r9, [ip], -r2, lsl #6
   4487c:			; <UNDEFINED> instruction: 0xf7c19103
   44880:	stmdbls	r3, {r1, r3, r4, r5, r8, sl, fp, sp, lr, pc}
   44884:	ldmdami	r0!, {r1, r9, sl, lr}
   44888:			; <UNDEFINED> instruction: 0xf7f24478
   4488c:	blls	103b90 <__read_chk@plt+0xfc664>
   44890:			; <UNDEFINED> instruction: 0xf7c24618
   44894:	ldrb	lr, [pc, -sl, lsl #18]
   44898:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   4489c:	vst1.64	{d30}, [pc]!
   448a0:			; <UNDEFINED> instruction: 0xe73365fa
   448a4:	ldc	7, cr15, [r2], #776	; 0x308
   448a8:	ldrbtcc	pc, [pc], #79	; 448b0 <__read_chk@plt+0x3d384>	; <UNPREDICTABLE>
   448ac:	strtmi	r6, [r8], -r5, lsl #16
   448b0:	stc	7, cr15, [r0, #-772]!	; 0xfffffcfc
   448b4:	stmdami	r6!, {r0, r9, sl, lr}
   448b8:			; <UNDEFINED> instruction: 0xf7f24478
   448bc:	strtmi	pc, [r8], -r7, lsr #25
   448c0:	ldm	r2!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   448c4:	stmdami	r3!, {r3, r6, r8, r9, sl, sp, lr, pc}
   448c8:	ldrbtmi	r9, [r8], #-770	; 0xfffffcfe
   448cc:	stc2l	7, cr15, [ip], #-968	; 0xfffffc38
   448d0:	ldrmi	r9, [r8], -r2, lsl #22
   448d4:	stmia	r8!, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   448d8:	ldmdami	pc, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   448dc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   448e0:	stc2l	7, cr15, [r2], #-968	; 0xfffffc38
   448e4:			; <UNDEFINED> instruction: 0xf7c16870
   448e8:			; <UNDEFINED> instruction: 0xe6c5ef10
   448ec:	andcs	r4, r1, #442368	; 0x6c000
   448f0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
   448f4:	bl	1702804 <__read_chk@plt+0x16fb2d8>
   448f8:			; <UNDEFINED> instruction: 0xf47f2801
   448fc:	strbmi	sl, [r8], -r8, ror #30
   44900:	cdp	7, 9, cr15, cr14, cr1, {6}
   44904:	stmdacs	r0, {r2, r9, sl, lr}
   44908:	svcge	0x0061f47f
   4490c:	blmi	57e7bc <__read_chk@plt+0x577290>
   44910:			; <UNDEFINED> instruction: 0xe792447b
   44914:	ldmda	lr, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44918:	andeq	r2, r2, ip, lsl r2
   4491c:	andeq	r0, r0, r0, asr r7
   44920:	andeq	r3, r2, r0, lsl lr
   44924:	andeq	sl, r0, lr, lsr #13
   44928:	andeq	r0, r1, lr, ror sp
   4492c:	andeq	r2, r2, r4, ror #1
   44930:	andeq	r0, r1, ip, ror #20
   44934:	muleq	r1, r0, fp
   44938:	andeq	r0, r1, r2, asr fp
   4493c:	andeq	sl, r0, r8, asr #9
   44940:	andeq	r0, r1, lr, lsl #24
   44944:	andeq	r0, r1, sl, lsr #23
   44948:	strdeq	r0, [r1], -r4
   4494c:	andeq	r0, r1, lr, lsr #21
   44950:	andeq	r0, r1, ip, ror #21
   44954:	andeq	r0, r1, lr, lsl #22
   44958:	andeq	r0, r1, sl, asr #22
   4495c:	andeq	r7, r0, sl, ror #20
   44960:	strdeq	sl, [r0], -ip
   44964:	bmi	cd6e30 <__read_chk@plt+0xccf904>
   44968:	blmi	cd5b54 <__read_chk@plt+0xcce628>
   4496c:	addlt	fp, r2, r0, ror r5
   44970:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   44974:	andls	r6, r1, #1179648	; 0x120000
   44978:	andeq	pc, r0, #79	; 0x4f
   4497c:	mvnlt	r6, ip, lsl r8
   44980:	strmi	r7, [r5], -r4, lsl #20
   44984:	svclt	0x004807a2
   44988:	ldrle	r2, [r7], #-1024	; 0xfffffc00
   4498c:	streq	pc, [r1], #-20	; 0xffffffec
   44990:			; <UNDEFINED> instruction: 0x4669d01f
   44994:	ldc2	7, cr15, [r0], #1020	; 0x3fc
   44998:	strmi	r1, [r4], -r3, asr #24
   4499c:			; <UNDEFINED> instruction: 0xf7c1d02a
   449a0:	addmi	lr, r4, #1007616	; 0xf6000
   449a4:	blls	78e18 <__read_chk@plt+0x718ec>
   449a8:	stmdavs	r8!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
   449ac:	cdp	7, 10, cr15, cr12, cr1, {6}
   449b0:	bllt	14561c8 <__read_chk@plt+0x144ec9c>
   449b4:	vpmax.u32	d23, d0, d27
   449b8:	eorvc	r0, fp, #0, 6
   449bc:	blmi	75723c <__read_chk@plt+0x74fd10>
   449c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   449c4:	blls	9ea34 <__read_chk@plt+0x97508>
   449c8:	qsuble	r4, sl, ip
   449cc:	andlt	r4, r2, r0, lsr #12
   449d0:	stmdavs	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   449d4:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   449d8:	ldc2	7, cr15, [r0], #968	; 0x3c8
   449dc:	ldmdami	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   449e0:			; <UNDEFINED> instruction: 0xf04f4621
   449e4:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
   449e8:	ldc2	7, cr15, [r0], {242}	; 0xf2
   449ec:			; <UNDEFINED> instruction: 0xf7c2200d
   449f0:	ubfx	lr, ip, #16, #4
   449f4:	stc	7, cr15, [sl], {194}	; 0xc2
   449f8:	ldmdami	r2, {r0, r2, fp, sp, lr}
   449fc:			; <UNDEFINED> instruction: 0xf7f24478
   44a00:	strtmi	pc, [r8], -r5, lsl #24
   44a04:	ldmda	r0, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44a08:			; <UNDEFINED> instruction: 0xf7c2e7d8
   44a0c:	stmdavs	r9!, {sl, fp, sp, lr, pc}^
   44a10:	ldrbtcc	pc, [pc], #79	; 44a18 <__read_chk@plt+0x3d4ec>	; <UNPREDICTABLE>
   44a14:	stmdami	ip, {r1, r2, fp, sp, lr}
   44a18:			; <UNDEFINED> instruction: 0xf7f24478
   44a1c:			; <UNDEFINED> instruction: 0x4630fbf7
   44a20:	stmda	r2, {r1, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   44a24:			; <UNDEFINED> instruction: 0xf7c1e7ca
   44a28:	svclt	0x0000efd6
   44a2c:	ldrdeq	r1, [r2], -r8
   44a30:	andeq	r0, r0, r0, asr r7
   44a34:	strdeq	r3, [r2], -r2
   44a38:	andeq	r1, r2, r0, lsl #29
   44a3c:	ldrdeq	r0, [r1], -r6
   44a40:	andeq	r0, r1, r6, lsl #22
   44a44:	andeq	r0, r1, ip, asr #21
   44a48:	strdeq	r0, [r1], -ip
   44a4c:	svcmi	0x00f0e92d
   44a50:	ldrmi	fp, [r0], r7, lsl #1
   44a54:	movwls	r4, #14909	; 0x3a3d
   44a58:	blmi	f8ee64 <__read_chk@plt+0xf87938>
   44a5c:			; <UNDEFINED> instruction: 0xf8dd447a
   44a60:	ldmpl	r3, {r6, ip, pc}^
   44a64:	movwls	r6, #22555	; 0x581b
   44a68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   44a6c:			; <UNDEFINED> instruction: 0xf10dd95c
   44a70:			; <UNDEFINED> instruction: 0xf1090b10
   44a74:	eor	r0, r5, r1, lsl #20
   44a78:	cdpne	8, 8, cr7, cr15, cr5, {2}
   44a7c:	svclt	0x00982d7f
   44a80:	ldmdble	r0, {r2, r7, sl, fp, ip}
   44a84:	suble	r2, sl, r1, lsl #27
   44a88:	svclt	0x00183d82
   44a8c:	svccs	0x00012501
   44a90:	strtmi	fp, [pc], -ip, lsl #31
   44a94:	streq	pc, [r1, -r5, asr #32]
   44a98:	cmple	r5, r0, lsl #30
   44a9c:	svcne	0x000f8845
   44aa0:	blt	1b8beb8 <__read_chk@plt+0x1b8498c>
   44aa4:			; <UNDEFINED> instruction: 0xf1b9b2ad
   44aa8:	svclt	0x00cc0f63
   44aac:			; <UNDEFINED> instruction: 0xf0032300
   44ab0:	bllt	b056bc <__read_chk@plt+0xafe190>
   44ab4:	suble	r4, r4, r6, asr #10
   44ab8:	teqle	r5, #-268435446	; 0xf000000a
   44abc:	blne	1e8b044 <__read_chk@plt+0x1e83b18>
   44ac0:	ldmdble	r1!, {r0, r8, fp, sp}
   44ac4:	cdpne	8, 7, cr7, cr3, cr6, {0}
   44ac8:	blcs	fffb163c <__read_chk@plt+0xfffaa110>
   44acc:	andcc	fp, r1, r4, lsl #31
   44ad0:	mvnscc	pc, r1, lsl #2
   44ad4:			; <UNDEFINED> instruction: 0xf006d8f4
   44ad8:	vmov.i32	d16, #61184	; 0x0000ef00
   44adc:	bcs	8097e4 <__read_chk@plt+0x8022b8>
   44ae0:	stmdbcc	r1, {r1, r3, r6, r7, r8, ip, lr, pc}
   44ae4:	stmdbcs	r1, {r2, r6, sl, fp, ip}
   44ae8:	stmdavc	r2, {r1, r2, r3, r4, ip, lr, pc}^
   44aec:	andseq	pc, pc, r2
   44af0:	andsle	r2, r9, pc, lsl r8
   44af4:	rsbseq	pc, pc, #2
   44af8:	b	10d6380 <__read_chk@plt+0x10cee54>
   44afc:	ldr	r2, [fp, r6, lsl #12]!
   44b00:			; <UNDEFINED> instruction: 0x4642465b
   44b04:	strtmi	r4, [r0], -r9, lsr #12
   44b08:	andge	pc, r0, sp, asr #17
   44b0c:			; <UNDEFINED> instruction: 0xff9ef7ff
   44b10:	sbcle	r2, pc, r0, lsl #16
   44b14:	strmi	r9, [r4], -r4, lsl #22
   44b18:	andsvs	r9, r3, r3, lsl #20
   44b1c:	tstlt	pc, r5
   44b20:	cdpne	8, 12, cr7, cr15, cr5, {4}
   44b24:	ldr	r1, [lr, r4, asr #25]!
   44b28:	bmi	2cdb30 <__read_chk@plt+0x2c6604>
   44b2c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   44b30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   44b34:	subsmi	r9, sl, r5, lsl #22
   44b38:	strtmi	sp, [r0], -r6, lsl #2
   44b3c:	pop	{r0, r1, r2, ip, sp, pc}
   44b40:	blls	128b08 <__read_chk@plt+0x1215dc>
   44b44:			; <UNDEFINED> instruction: 0xe7f0601d
   44b48:	svc	0x0044f7c1
   44b4c:	andeq	r1, r2, r4, ror #27
   44b50:	andeq	r0, r0, r0, asr r7
   44b54:	andeq	r1, r2, r2, lsl sp
   44b58:	addlt	fp, r2, r0, ror r5
   44b5c:	strmi	r2, [r5], -r0, lsl #8
   44b60:	ldrmi	r9, [lr], -r0, lsl #8
   44b64:			; <UNDEFINED> instruction: 0xf7ff460c
   44b68:	msrlt	(UNDEF: 56), r1
   44b6c:	ldmdavs	r3!, {r0, r6, r8, r9, fp, ip}
   44b70:	addmi	r1, fp, #397312	; 0x61000
   44b74:	andcs	fp, r0, r8, lsl #31
   44b78:	ldcllt	0, cr11, [r0, #-8]!
   44b7c:	addlt	fp, r2, r0, lsl r5
   44b80:	strls	r2, [r0], #-1024	; 0xfffffc00
   44b84:			; <UNDEFINED> instruction: 0xff62f7ff
   44b88:	ldclt	0, cr11, [r0, #-8]
   44b8c:	svcmi	0x00f0e92d
   44b90:			; <UNDEFINED> instruction: 0xf8d1b083
   44b94:	ldrmi	r8, [r9], r0
   44b98:	movwcs	r9, #3085	; 0xc0d
   44b9c:	svcls	0x000f6806
   44ba0:	stcls	0, cr6, [lr], {35}	; 0x23
   44ba4:	ldrdge	pc, [r0, -pc]!	; <UNPREDICTABLE>
   44ba8:	ldrbtmi	r6, [sl], #35	; 0x23
   44bac:			; <UNDEFINED> instruction: 0xf1b8603b
   44bb0:	suble	r0, ip, r0, lsl #30
   44bb4:	strcs	r4, [r1], #-1589	; 0xfffff9cb
   44bb8:	bl	c2c14 <__read_chk@plt+0xbb6e8>
   44bbc:	ldfccp	f7, [pc], #32	; 44be4 <__read_chk@plt+0x3d6b8>
   44bc0:			; <UNDEFINED> instruction: 0xf00e603c
   44bc4:	strls	r0, [r1], #-1055	; 0xfffffbe1
   44bc8:	vmull.u8	<illegal reg q12.5>, d14, d12
   44bcc:	b	140b8d4 <__read_chk@plt+0x14043a8>
   44bd0:			; <UNDEFINED> instruction: 0xf8c21eae
   44bd4:			; <UNDEFINED> instruction: 0xf8c4e000
   44bd8:	stcls	0, cr11, [r1], {-0}
   44bdc:	svclt	0x00182c1f
   44be0:	eorle	r9, r0, r1, lsl #24
   44be4:	andmi	pc, r0, r9, asr #17
   44be8:	svceq	0x0000f1bc
   44bec:	strtmi	sp, [ip], -pc, lsr #32
   44bf0:			; <UNDEFINED> instruction: 0xf814683b
   44bf4:			; <UNDEFINED> instruction: 0xf10ceb01
   44bf8:	movwcc	r3, #5887	; 0x16ff
   44bfc:			; <UNDEFINED> instruction: 0xf01e603b
   44c00:	teqle	r3, r0, lsl #31
   44c04:			; <UNDEFINED> instruction: 0xf8c39b0e
   44c08:	ldmdavs	r3, {sp, lr, pc}
   44c0c:			; <UNDEFINED> instruction: 0xf8d9b923
   44c10:	stmdblt	fp, {ip, sp}
   44c14:	andsvs	r9, r3, lr, lsl #20
   44c18:	andvs	r2, r4, r0, lsl #6
   44c1c:	andvs	r4, lr, r8, lsl r6
   44c20:	pop	{r0, r1, ip, sp, pc}
   44c24:	ldrtmi	r8, [r0], #4080	; 0xff0
   44c28:	and	r4, ip, ip, lsl r6
   44c2c:	blvs	c2c88 <__read_chk@plt+0xbb75c>
   44c30:			; <UNDEFINED> instruction: 0xf006683b
   44c34:	movwcc	r0, #7295	; 0x1c7f
   44c38:			; <UNDEFINED> instruction: 0x0633603b
   44c3c:	streq	lr, [r4], #-2636	; 0xfffff5b4
   44c40:			; <UNDEFINED> instruction: 0x0c05eba8
   44c44:	strbmi	sp, [r5, #-1486]	; 0xfffffa32
   44c48:	strbne	lr, [r4], #2639	; 0xa4f
   44c4c:	blmi	83940c <__read_chk@plt+0x831ee0>
   44c50:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   44c54:			; <UNDEFINED> instruction: 0x061b681b
   44c58:	mvnsmi	pc, #3
   44c5c:	orrscc	lr, r3, #454656	; 0x6f000
   44c60:	orrcc	lr, r3, #454656	; 0x6f000
   44c64:	andlt	r4, r3, r8, lsl r6
   44c68:	svchi	0x00f0e8bd
   44c6c:	svceq	0x0080f1be
   44c70:			; <UNDEFINED> instruction: 0xf1bed01c
   44c74:			; <UNDEFINED> instruction: 0xd01d0fff
   44c78:	cdpeq	0, 7, cr15, cr15, cr14, {0}
   44c7c:	svceq	0x0004f1be
   44c80:	strtmi	sp, [r6], #2072	; 0x818
   44c84:	strcs	r4, [r0, #-1196]	; 0xfffffb54
   44c88:	b	1416320 <__read_chk@plt+0x140edf4>
   44c8c:			; <UNDEFINED> instruction: 0xf1032505
   44c90:	sbcsle	r0, ip, r1, lsl #6
   44c94:	blvs	c2cec <__read_chk@plt+0xbb7c0>
   44c98:	ldrbmi	r6, [r4, #-59]!	; 0xffffffc5
   44c9c:	streq	lr, [r6, #-2629]	; 0xfffff5bb
   44ca0:	streq	lr, [r4], -ip, lsr #23
   44ca4:	blls	3f946c <__read_chk@plt+0x3f1f40>
   44ca8:			; <UNDEFINED> instruction: 0xe7ae601d
   44cac:	movwcs	r9, #7437	; 0x1d0d
   44cb0:	str	r6, [sl, fp, lsr #32]!
   44cb4:			; <UNDEFINED> instruction: 0xf85a4b05
   44cb8:	ldmdavs	fp, {r0, r1, ip, sp}
   44cbc:			; <UNDEFINED> instruction: 0xf003061b
   44cc0:			; <UNDEFINED> instruction: 0xf04343fe
   44cc4:	strb	r0, [sp, r6, lsl #7]
   44cc8:	muleq	r2, r6, ip
   44ccc:	andeq	r0, r0, r4, asr r7
   44cd0:	ldrbmi	lr, [r0, sp, lsr #18]!
   44cd4:	stmdavs	sp, {r9, sl, sp}
   44cd8:			; <UNDEFINED> instruction: 0xf8df9f08
   44cdc:			; <UNDEFINED> instruction: 0xf8d090bc
   44ce0:	ldrbtmi	lr, [r9], #0
   44ce4:	eorsvs	r6, lr, lr, lsl r0
   44ce8:			; <UNDEFINED> instruction: 0xf89eb375
   44cec:	stccs	0, cr4, [r8], #-0
   44cf0:	stccs	0, cr13, [r9], #-280	; 0xfffffee8
   44cf4:			; <UNDEFINED> instruction: 0x4632d036
   44cf8:	stmdaeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   44cfc:			; <UNDEFINED> instruction: 0xf1bce008
   44d00:			; <UNDEFINED> instruction: 0xf1a60f09
   44d04:	stmdale	r1!, {r4, r5, r9}
   44d08:	andsle	r3, pc, r1, lsl #26
   44d0c:	svcmi	0x0001f81e
   44d10:	svclt	0x00182c3a
   44d14:			; <UNDEFINED> instruction: 0xf1a42c00
   44d18:	blx	247de2 <__read_chk@plt+0x2408b6>
   44d1c:	svclt	0x00144602
   44d20:	beq	c0e64 <__read_chk@plt+0xb9938>
   44d24:	beq	80e68 <__read_chk@plt+0x7993c>
   44d28:	ldfcsd	f5, [sl], #-932	; 0xfffffc5c
   44d2c:	stfccd	f5, [r1, #-56]	; 0xffffffc8
   44d30:	movwle	r4, #45717	; 0xb295
   44d34:	streq	pc, [r1], -lr, lsl #2
   44d38:	andsvs	r1, lr, ip, lsr #21
   44d3c:	eorsvs	r4, sl, r5, asr r6
   44d40:	andvs	r4, r6, r6, lsl r4
   44d44:	and	r6, sl, ip
   44d48:	cmplt	r3, r3, lsl r8
   44d4c:			; <UNDEFINED> instruction: 0xf8594b13
   44d50:	ldmdavs	sp, {r0, r1, ip, sp}
   44d54:			; <UNDEFINED> instruction: 0xf005062d
   44d58:			; <UNDEFINED> instruction: 0xf04545fe
   44d5c:			; <UNDEFINED> instruction: 0x46280553
   44d60:			; <UNDEFINED> instruction: 0x87f0e8bd
   44d64:	blcs	5edb8 <__read_chk@plt+0x5788c>
   44d68:	movwcs	sp, #4336	; 0x10f0
   44d6c:	ldmdavs	r4, {r0, r1, r3, r4, r5, sp, lr}
   44d70:	ldrbtmi	r1, [r3], #-3695	; 0xfffff191
   44d74:	stccc	6, cr4, [r1], {53}	; 0x35
   44d78:	andvs	r6, r3, r4, lsl r0
   44d7c:	strb	r6, [lr, pc]!
   44d80:	mcrne	8, 3, r6, cr12, cr3, {0}
   44d84:			; <UNDEFINED> instruction: 0xf10e4635
   44d88:	movwcc	r0, #5889	; 0x1701
   44d8c:	andvs	r6, r7, r3, lsl r0
   44d90:	andvs	r4, ip, r8, lsr #12
   44d94:			; <UNDEFINED> instruction: 0x87f0e8bd
   44d98:	andeq	r1, r2, lr, asr fp
   44d9c:	andeq	r0, r0, r4, asr r7
   44da0:	svclt	0x00081e4a
   44da4:			; <UNDEFINED> instruction: 0xf0c04770
   44da8:	addmi	r8, r8, #36, 2
   44dac:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   44db0:			; <UNDEFINED> instruction: 0xf0004211
   44db4:	blx	fec65218 <__read_chk@plt+0xfec5dcec>
   44db8:	blx	fecc1bc0 <__read_chk@plt+0xfecba694>
   44dbc:	bl	fe9017c8 <__read_chk@plt+0xfe8fa29c>
   44dc0:			; <UNDEFINED> instruction: 0xf1c30303
   44dc4:	andge	r0, r4, #2080374784	; 0x7c000000
   44dc8:	movwne	lr, #15106	; 0x3b02
   44dcc:	andeq	pc, r0, #79	; 0x4f
   44dd0:	svclt	0x0000469f
   44dd4:	andhi	pc, r0, pc, lsr #7
   44dd8:	svcvc	0x00c1ebb0
   44ddc:	bl	10f49e4 <__read_chk@plt+0x10ed4b8>
   44de0:	svclt	0x00280202
   44de4:	sbcvc	lr, r1, r0, lsr #23
   44de8:	svcvc	0x0081ebb0
   44dec:	bl	10f49f4 <__read_chk@plt+0x10ed4c8>
   44df0:	svclt	0x00280202
   44df4:	addvc	lr, r1, r0, lsr #23
   44df8:	svcvc	0x0041ebb0
   44dfc:	bl	10f4a04 <__read_chk@plt+0x10ed4d8>
   44e00:	svclt	0x00280202
   44e04:	subvc	lr, r1, r0, lsr #23
   44e08:	svcvc	0x0001ebb0
   44e0c:	bl	10f4a14 <__read_chk@plt+0x10ed4e8>
   44e10:	svclt	0x00280202
   44e14:	andvc	lr, r1, r0, lsr #23
   44e18:	svcvs	0x00c1ebb0
   44e1c:	bl	10f4a24 <__read_chk@plt+0x10ed4f8>
   44e20:	svclt	0x00280202
   44e24:	sbcvs	lr, r1, r0, lsr #23
   44e28:	svcvs	0x0081ebb0
   44e2c:	bl	10f4a34 <__read_chk@plt+0x10ed508>
   44e30:	svclt	0x00280202
   44e34:	addvs	lr, r1, r0, lsr #23
   44e38:	svcvs	0x0041ebb0
   44e3c:	bl	10f4a44 <__read_chk@plt+0x10ed518>
   44e40:	svclt	0x00280202
   44e44:	subvs	lr, r1, r0, lsr #23
   44e48:	svcvs	0x0001ebb0
   44e4c:	bl	10f4a54 <__read_chk@plt+0x10ed528>
   44e50:	svclt	0x00280202
   44e54:	andvs	lr, r1, r0, lsr #23
   44e58:	svcpl	0x00c1ebb0
   44e5c:	bl	10f4a64 <__read_chk@plt+0x10ed538>
   44e60:	svclt	0x00280202
   44e64:	sbcpl	lr, r1, r0, lsr #23
   44e68:	svcpl	0x0081ebb0
   44e6c:	bl	10f4a74 <__read_chk@plt+0x10ed548>
   44e70:	svclt	0x00280202
   44e74:	addpl	lr, r1, r0, lsr #23
   44e78:	svcpl	0x0041ebb0
   44e7c:	bl	10f4a84 <__read_chk@plt+0x10ed558>
   44e80:	svclt	0x00280202
   44e84:	subpl	lr, r1, r0, lsr #23
   44e88:	svcpl	0x0001ebb0
   44e8c:	bl	10f4a94 <__read_chk@plt+0x10ed568>
   44e90:	svclt	0x00280202
   44e94:	andpl	lr, r1, r0, lsr #23
   44e98:	svcmi	0x00c1ebb0
   44e9c:	bl	10f4aa4 <__read_chk@plt+0x10ed578>
   44ea0:	svclt	0x00280202
   44ea4:	sbcmi	lr, r1, r0, lsr #23
   44ea8:	svcmi	0x0081ebb0
   44eac:	bl	10f4ab4 <__read_chk@plt+0x10ed588>
   44eb0:	svclt	0x00280202
   44eb4:	addmi	lr, r1, r0, lsr #23
   44eb8:	svcmi	0x0041ebb0
   44ebc:	bl	10f4ac4 <__read_chk@plt+0x10ed598>
   44ec0:	svclt	0x00280202
   44ec4:	submi	lr, r1, r0, lsr #23
   44ec8:	svcmi	0x0001ebb0
   44ecc:	bl	10f4ad4 <__read_chk@plt+0x10ed5a8>
   44ed0:	svclt	0x00280202
   44ed4:	andmi	lr, r1, r0, lsr #23
   44ed8:	svccc	0x00c1ebb0
   44edc:	bl	10f4ae4 <__read_chk@plt+0x10ed5b8>
   44ee0:	svclt	0x00280202
   44ee4:	sbccc	lr, r1, r0, lsr #23
   44ee8:	svccc	0x0081ebb0
   44eec:	bl	10f4af4 <__read_chk@plt+0x10ed5c8>
   44ef0:	svclt	0x00280202
   44ef4:	addcc	lr, r1, r0, lsr #23
   44ef8:	svccc	0x0041ebb0
   44efc:	bl	10f4b04 <__read_chk@plt+0x10ed5d8>
   44f00:	svclt	0x00280202
   44f04:	subcc	lr, r1, r0, lsr #23
   44f08:	svccc	0x0001ebb0
   44f0c:	bl	10f4b14 <__read_chk@plt+0x10ed5e8>
   44f10:	svclt	0x00280202
   44f14:	andcc	lr, r1, r0, lsr #23
   44f18:	svccs	0x00c1ebb0
   44f1c:	bl	10f4b24 <__read_chk@plt+0x10ed5f8>
   44f20:	svclt	0x00280202
   44f24:	sbccs	lr, r1, r0, lsr #23
   44f28:	svccs	0x0081ebb0
   44f2c:	bl	10f4b34 <__read_chk@plt+0x10ed608>
   44f30:	svclt	0x00280202
   44f34:	addcs	lr, r1, r0, lsr #23
   44f38:	svccs	0x0041ebb0
   44f3c:	bl	10f4b44 <__read_chk@plt+0x10ed618>
   44f40:	svclt	0x00280202
   44f44:	subcs	lr, r1, r0, lsr #23
   44f48:	svccs	0x0001ebb0
   44f4c:	bl	10f4b54 <__read_chk@plt+0x10ed628>
   44f50:	svclt	0x00280202
   44f54:	andcs	lr, r1, r0, lsr #23
   44f58:	svcne	0x00c1ebb0
   44f5c:	bl	10f4b64 <__read_chk@plt+0x10ed638>
   44f60:	svclt	0x00280202
   44f64:	sbcne	lr, r1, r0, lsr #23
   44f68:	svcne	0x0081ebb0
   44f6c:	bl	10f4b74 <__read_chk@plt+0x10ed648>
   44f70:	svclt	0x00280202
   44f74:	addne	lr, r1, r0, lsr #23
   44f78:	svcne	0x0041ebb0
   44f7c:	bl	10f4b84 <__read_chk@plt+0x10ed658>
   44f80:	svclt	0x00280202
   44f84:	subne	lr, r1, r0, lsr #23
   44f88:	svcne	0x0001ebb0
   44f8c:	bl	10f4b94 <__read_chk@plt+0x10ed668>
   44f90:	svclt	0x00280202
   44f94:	andne	lr, r1, r0, lsr #23
   44f98:	svceq	0x00c1ebb0
   44f9c:	bl	10f4ba4 <__read_chk@plt+0x10ed678>
   44fa0:	svclt	0x00280202
   44fa4:	sbceq	lr, r1, r0, lsr #23
   44fa8:	svceq	0x0081ebb0
   44fac:	bl	10f4bb4 <__read_chk@plt+0x10ed688>
   44fb0:	svclt	0x00280202
   44fb4:	addeq	lr, r1, r0, lsr #23
   44fb8:	svceq	0x0041ebb0
   44fbc:	bl	10f4bc4 <__read_chk@plt+0x10ed698>
   44fc0:	svclt	0x00280202
   44fc4:	subeq	lr, r1, r0, lsr #23
   44fc8:	svceq	0x0001ebb0
   44fcc:	bl	10f4bd4 <__read_chk@plt+0x10ed6a8>
   44fd0:	svclt	0x00280202
   44fd4:	andeq	lr, r1, r0, lsr #23
   44fd8:			; <UNDEFINED> instruction: 0x47704610
   44fdc:	andcs	fp, r1, ip, lsl #30
   44fe0:	ldrbmi	r2, [r0, -r0]!
   44fe4:			; <UNDEFINED> instruction: 0xf281fab1
   44fe8:	andseq	pc, pc, #-2147483600	; 0x80000030
   44fec:			; <UNDEFINED> instruction: 0xf002fa20
   44ff0:	tstlt	r8, r0, ror r7
   44ff4:	rscscc	pc, pc, pc, asr #32
   44ff8:	stmiblt	lr, {ip, sp, lr, pc}^
   44ffc:	rscsle	r2, r8, r0, lsl #18
   45000:	andmi	lr, r3, sp, lsr #18
   45004:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   45008:			; <UNDEFINED> instruction: 0x4006e8bd
   4500c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   45010:	smlatbeq	r3, r1, fp, lr
   45014:	svclt	0x00004770
   45018:			; <UNDEFINED> instruction: 0xf0002900
   4501c:	b	fe06551c <__read_chk@plt+0xfe05dff0>
   45020:	svclt	0x00480c01
   45024:	cdpne	2, 4, cr4, cr10, cr9, {2}
   45028:	tsthi	pc, r0	; <UNPREDICTABLE>
   4502c:	svclt	0x00480003
   45030:	addmi	r4, fp, #805306372	; 0x30000004
   45034:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   45038:			; <UNDEFINED> instruction: 0xf0004211
   4503c:	blx	fed254d0 <__read_chk@plt+0xfed1dfa4>
   45040:	blx	fecc1a54 <__read_chk@plt+0xfecba528>
   45044:	bl	fe881250 <__read_chk@plt+0xfe879d24>
   45048:			; <UNDEFINED> instruction: 0xf1c20202
   4504c:	andge	r0, r4, pc, lsl r2
   45050:	andne	lr, r2, #0, 22
   45054:	andeq	pc, r0, pc, asr #32
   45058:	svclt	0x00004697
   4505c:	andhi	pc, r0, pc, lsr #7
   45060:	svcvc	0x00c1ebb3
   45064:	bl	1074c6c <__read_chk@plt+0x106d740>
   45068:	svclt	0x00280000
   4506c:	bicvc	lr, r1, #166912	; 0x28c00
   45070:	svcvc	0x0081ebb3
   45074:	bl	1074c7c <__read_chk@plt+0x106d750>
   45078:	svclt	0x00280000
   4507c:	orrvc	lr, r1, #166912	; 0x28c00
   45080:	svcvc	0x0041ebb3
   45084:	bl	1074c8c <__read_chk@plt+0x106d760>
   45088:	svclt	0x00280000
   4508c:	movtvc	lr, #7075	; 0x1ba3
   45090:	svcvc	0x0001ebb3
   45094:	bl	1074c9c <__read_chk@plt+0x106d770>
   45098:	svclt	0x00280000
   4509c:	movwvc	lr, #7075	; 0x1ba3
   450a0:	svcvs	0x00c1ebb3
   450a4:	bl	1074cac <__read_chk@plt+0x106d780>
   450a8:	svclt	0x00280000
   450ac:	bicvs	lr, r1, #166912	; 0x28c00
   450b0:	svcvs	0x0081ebb3
   450b4:	bl	1074cbc <__read_chk@plt+0x106d790>
   450b8:	svclt	0x00280000
   450bc:	orrvs	lr, r1, #166912	; 0x28c00
   450c0:	svcvs	0x0041ebb3
   450c4:	bl	1074ccc <__read_chk@plt+0x106d7a0>
   450c8:	svclt	0x00280000
   450cc:	movtvs	lr, #7075	; 0x1ba3
   450d0:	svcvs	0x0001ebb3
   450d4:	bl	1074cdc <__read_chk@plt+0x106d7b0>
   450d8:	svclt	0x00280000
   450dc:	movwvs	lr, #7075	; 0x1ba3
   450e0:	svcpl	0x00c1ebb3
   450e4:	bl	1074cec <__read_chk@plt+0x106d7c0>
   450e8:	svclt	0x00280000
   450ec:	bicpl	lr, r1, #166912	; 0x28c00
   450f0:	svcpl	0x0081ebb3
   450f4:	bl	1074cfc <__read_chk@plt+0x106d7d0>
   450f8:	svclt	0x00280000
   450fc:	orrpl	lr, r1, #166912	; 0x28c00
   45100:	svcpl	0x0041ebb3
   45104:	bl	1074d0c <__read_chk@plt+0x106d7e0>
   45108:	svclt	0x00280000
   4510c:	movtpl	lr, #7075	; 0x1ba3
   45110:	svcpl	0x0001ebb3
   45114:	bl	1074d1c <__read_chk@plt+0x106d7f0>
   45118:	svclt	0x00280000
   4511c:	movwpl	lr, #7075	; 0x1ba3
   45120:	svcmi	0x00c1ebb3
   45124:	bl	1074d2c <__read_chk@plt+0x106d800>
   45128:	svclt	0x00280000
   4512c:	bicmi	lr, r1, #166912	; 0x28c00
   45130:	svcmi	0x0081ebb3
   45134:	bl	1074d3c <__read_chk@plt+0x106d810>
   45138:	svclt	0x00280000
   4513c:	orrmi	lr, r1, #166912	; 0x28c00
   45140:	svcmi	0x0041ebb3
   45144:	bl	1074d4c <__read_chk@plt+0x106d820>
   45148:	svclt	0x00280000
   4514c:	movtmi	lr, #7075	; 0x1ba3
   45150:	svcmi	0x0001ebb3
   45154:	bl	1074d5c <__read_chk@plt+0x106d830>
   45158:	svclt	0x00280000
   4515c:	movwmi	lr, #7075	; 0x1ba3
   45160:	svccc	0x00c1ebb3
   45164:	bl	1074d6c <__read_chk@plt+0x106d840>
   45168:	svclt	0x00280000
   4516c:	biccc	lr, r1, #166912	; 0x28c00
   45170:	svccc	0x0081ebb3
   45174:	bl	1074d7c <__read_chk@plt+0x106d850>
   45178:	svclt	0x00280000
   4517c:	orrcc	lr, r1, #166912	; 0x28c00
   45180:	svccc	0x0041ebb3
   45184:	bl	1074d8c <__read_chk@plt+0x106d860>
   45188:	svclt	0x00280000
   4518c:	movtcc	lr, #7075	; 0x1ba3
   45190:	svccc	0x0001ebb3
   45194:	bl	1074d9c <__read_chk@plt+0x106d870>
   45198:	svclt	0x00280000
   4519c:	movwcc	lr, #7075	; 0x1ba3
   451a0:	svccs	0x00c1ebb3
   451a4:	bl	1074dac <__read_chk@plt+0x106d880>
   451a8:	svclt	0x00280000
   451ac:	biccs	lr, r1, #166912	; 0x28c00
   451b0:	svccs	0x0081ebb3
   451b4:	bl	1074dbc <__read_chk@plt+0x106d890>
   451b8:	svclt	0x00280000
   451bc:	orrcs	lr, r1, #166912	; 0x28c00
   451c0:	svccs	0x0041ebb3
   451c4:	bl	1074dcc <__read_chk@plt+0x106d8a0>
   451c8:	svclt	0x00280000
   451cc:	movtcs	lr, #7075	; 0x1ba3
   451d0:	svccs	0x0001ebb3
   451d4:	bl	1074ddc <__read_chk@plt+0x106d8b0>
   451d8:	svclt	0x00280000
   451dc:	movwcs	lr, #7075	; 0x1ba3
   451e0:	svcne	0x00c1ebb3
   451e4:	bl	1074dec <__read_chk@plt+0x106d8c0>
   451e8:	svclt	0x00280000
   451ec:	bicne	lr, r1, #166912	; 0x28c00
   451f0:	svcne	0x0081ebb3
   451f4:	bl	1074dfc <__read_chk@plt+0x106d8d0>
   451f8:	svclt	0x00280000
   451fc:	orrne	lr, r1, #166912	; 0x28c00
   45200:	svcne	0x0041ebb3
   45204:	bl	1074e0c <__read_chk@plt+0x106d8e0>
   45208:	svclt	0x00280000
   4520c:	movtne	lr, #7075	; 0x1ba3
   45210:	svcne	0x0001ebb3
   45214:	bl	1074e1c <__read_chk@plt+0x106d8f0>
   45218:	svclt	0x00280000
   4521c:	movwne	lr, #7075	; 0x1ba3
   45220:	svceq	0x00c1ebb3
   45224:	bl	1074e2c <__read_chk@plt+0x106d900>
   45228:	svclt	0x00280000
   4522c:	biceq	lr, r1, #166912	; 0x28c00
   45230:	svceq	0x0081ebb3
   45234:	bl	1074e3c <__read_chk@plt+0x106d910>
   45238:	svclt	0x00280000
   4523c:	orreq	lr, r1, #166912	; 0x28c00
   45240:	svceq	0x0041ebb3
   45244:	bl	1074e4c <__read_chk@plt+0x106d920>
   45248:	svclt	0x00280000
   4524c:	movteq	lr, #7075	; 0x1ba3
   45250:	svceq	0x0001ebb3
   45254:	bl	1074e5c <__read_chk@plt+0x106d930>
   45258:	svclt	0x00280000
   4525c:	movweq	lr, #7075	; 0x1ba3
   45260:	svceq	0x0000f1bc
   45264:	submi	fp, r0, #72, 30	; 0x120
   45268:	b	fe757030 <__read_chk@plt+0xfe74fb04>
   4526c:	svclt	0x00480f00
   45270:	ldrbmi	r4, [r0, -r0, asr #4]!
   45274:	andcs	fp, r0, r8, lsr pc
   45278:	b	1434e90 <__read_chk@plt+0x142d964>
   4527c:			; <UNDEFINED> instruction: 0xf04070ec
   45280:	ldrbmi	r0, [r0, -r1]!
   45284:			; <UNDEFINED> instruction: 0xf281fab1
   45288:	andseq	pc, pc, #-2147483600	; 0x80000030
   4528c:	svceq	0x0000f1bc
   45290:			; <UNDEFINED> instruction: 0xf002fa23
   45294:	submi	fp, r0, #72, 30	; 0x120
   45298:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   4529c:			; <UNDEFINED> instruction: 0xf06fbfc8
   452a0:	svclt	0x00b84000
   452a4:	andmi	pc, r0, pc, asr #32
   452a8:	ldmdalt	r6!, {ip, sp, lr, pc}^
   452ac:	rscsle	r2, r4, r0, lsl #18
   452b0:	andmi	lr, r3, sp, lsr #18
   452b4:	mrc2	7, 5, pc, cr3, cr15, {7}
   452b8:			; <UNDEFINED> instruction: 0x4006e8bd
   452bc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   452c0:	smlatbeq	r3, r1, fp, lr
   452c4:	svclt	0x00004770
   452c8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   452cc:	svclt	0x00be2900
   452d0:			; <UNDEFINED> instruction: 0xf04f2000
   452d4:	and	r4, r6, r0, lsl #2
   452d8:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   452dc:			; <UNDEFINED> instruction: 0xf06fbf1c
   452e0:			; <UNDEFINED> instruction: 0xf04f4100
   452e4:			; <UNDEFINED> instruction: 0xf00030ff
   452e8:			; <UNDEFINED> instruction: 0xf1adb857
   452ec:	stmdb	sp!, {r3, sl, fp}^
   452f0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   452f4:	blcs	7bf20 <__read_chk@plt+0x749f4>
   452f8:			; <UNDEFINED> instruction: 0xf000db1a
   452fc:			; <UNDEFINED> instruction: 0xf8ddf853
   45300:	ldmib	sp, {r2, sp, lr, pc}^
   45304:	andlt	r2, r4, r2, lsl #6
   45308:	submi	r4, r0, #112, 14	; 0x1c00000
   4530c:	cmpeq	r1, r1, ror #22
   45310:	blle	70ff18 <__read_chk@plt+0x7089ec>
   45314:			; <UNDEFINED> instruction: 0xf846f000
   45318:	ldrd	pc, [r4], -sp
   4531c:	movwcs	lr, #10717	; 0x29dd
   45320:	submi	fp, r0, #4
   45324:	cmpeq	r1, r1, ror #22
   45328:	bl	1915c78 <__read_chk@plt+0x190e74c>
   4532c:	ldrbmi	r0, [r0, -r3, asr #6]!
   45330:	bl	1915c80 <__read_chk@plt+0x190e754>
   45334:			; <UNDEFINED> instruction: 0xf0000343
   45338:			; <UNDEFINED> instruction: 0xf8ddf835
   4533c:	ldmib	sp, {r2, sp, lr, pc}^
   45340:	andlt	r2, r4, r2, lsl #6
   45344:	bl	1895c4c <__read_chk@plt+0x188e720>
   45348:	ldrbmi	r0, [r0, -r1, asr #2]!
   4534c:	bl	1915c9c <__read_chk@plt+0x190e770>
   45350:			; <UNDEFINED> instruction: 0xf0000343
   45354:			; <UNDEFINED> instruction: 0xf8ddf827
   45358:	ldmib	sp, {r2, sp, lr, pc}^
   4535c:	andlt	r2, r4, r2, lsl #6
   45360:	bl	1915cb0 <__read_chk@plt+0x190e784>
   45364:	ldrbmi	r0, [r0, -r3, asr #6]!
   45368:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   4536c:	svclt	0x00082900
   45370:	svclt	0x001c2800
   45374:	mvnscc	pc, pc, asr #32
   45378:	rscscc	pc, pc, pc, asr #32
   4537c:	stmdalt	ip, {ip, sp, lr, pc}
   45380:	stfeqd	f7, [r8], {173}	; 0xad
   45384:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   45388:			; <UNDEFINED> instruction: 0xf80cf000
   4538c:	ldrd	pc, [r4], -sp
   45390:	movwcs	lr, #10717	; 0x29dd
   45394:	ldrbmi	fp, [r0, -r4]!
   45398:			; <UNDEFINED> instruction: 0xf04fb502
   4539c:			; <UNDEFINED> instruction: 0xf7c10008
   453a0:	stclt	12, cr14, [r2, #-584]	; 0xfffffdb8
   453a4:	svclt	0x00084299
   453a8:	push	{r4, r7, r9, lr}
   453ac:			; <UNDEFINED> instruction: 0x46044ff0
   453b0:	andcs	fp, r0, r8, lsr pc
   453b4:			; <UNDEFINED> instruction: 0xf8dd460d
   453b8:	svclt	0x0038c024
   453bc:	cmnle	fp, #1048576	; 0x100000
   453c0:			; <UNDEFINED> instruction: 0x46994690
   453c4:			; <UNDEFINED> instruction: 0xf283fab3
   453c8:	rsbsle	r2, r0, r0, lsl #22
   453cc:			; <UNDEFINED> instruction: 0xf385fab5
   453d0:	rsble	r2, r8, r0, lsl #26
   453d4:			; <UNDEFINED> instruction: 0xf1a21ad2
   453d8:	blx	288c60 <__read_chk@plt+0x281734>
   453dc:	blx	283fec <__read_chk@plt+0x27cac0>
   453e0:			; <UNDEFINED> instruction: 0xf1c2f30e
   453e4:	b	130706c <__read_chk@plt+0x12ffb40>
   453e8:	blx	a47ffc <__read_chk@plt+0xa40ad0>
   453ec:	b	1342010 <__read_chk@plt+0x133aae4>
   453f0:	blx	248004 <__read_chk@plt+0x240ad8>
   453f4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   453f8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   453fc:	andcs	fp, r0, ip, lsr pc
   45400:	movwle	r4, #42497	; 0xa601
   45404:	bl	fed4d410 <__read_chk@plt+0xfed45ee4>
   45408:	blx	46438 <__read_chk@plt+0x3ef0c>
   4540c:	blx	88184c <__read_chk@plt+0x87a320>
   45410:	bl	19c2034 <__read_chk@plt+0x19bab08>
   45414:	tstmi	r9, #46137344	; 0x2c00000
   45418:	bcs	55660 <__read_chk@plt+0x4e134>
   4541c:	b	1439514 <__read_chk@plt+0x1431fe8>
   45420:	b	1407590 <__read_chk@plt+0x1400064>
   45424:	b	1247998 <__read_chk@plt+0x124046c>
   45428:	ldrmi	r7, [r6], -fp, asr #17
   4542c:	bl	fed7d460 <__read_chk@plt+0xfed75f34>
   45430:	bl	1986058 <__read_chk@plt+0x197eb2c>
   45434:	ldmne	fp, {r0, r3, r9, fp}^
   45438:	beq	300168 <__read_chk@plt+0x2f8c3c>
   4543c:			; <UNDEFINED> instruction: 0xf14a1c5c
   45440:	cfsh32cc	mvfx0, mvfx1, #0
   45444:	strbmi	sp, [sp, #-7]
   45448:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   4544c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   45450:	adfccsz	f4, f1, #5.0
   45454:	blx	1b9c38 <__read_chk@plt+0x1b270c>
   45458:	blx	98307c <__read_chk@plt+0x97bb50>
   4545c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   45460:	vseleq.f32	s30, s28, s11
   45464:	blx	98b86c <__read_chk@plt+0x984340>
   45468:	b	1143478 <__read_chk@plt+0x113bf4c>
   4546c:			; <UNDEFINED> instruction: 0xf1a2040e
   45470:			; <UNDEFINED> instruction: 0xf1c20720
   45474:	blx	246cfc <__read_chk@plt+0x23f7d0>
   45478:	blx	182088 <__read_chk@plt+0x17ab5c>
   4547c:	blx	1830a0 <__read_chk@plt+0x17bb74>
   45480:	b	1141c90 <__read_chk@plt+0x113a764>
   45484:	blx	9460a8 <__read_chk@plt+0x93eb7c>
   45488:	bl	11c2ca8 <__read_chk@plt+0x11bb77c>
   4548c:	teqmi	r3, #1073741824	; 0x40000000
   45490:	strbmi	r1, [r5], -r0, lsl #21
   45494:	tsteq	r3, r1, ror #22
   45498:	svceq	0x0000f1bc
   4549c:	stmib	ip, {r0, ip, lr, pc}^
   454a0:	pop	{r8, sl, lr}
   454a4:	blx	fed6946c <__read_chk@plt+0xfed61f40>
   454a8:	msrcc	CPSR_, #132, 6	; 0x10000002
   454ac:	blx	fee7f2fc <__read_chk@plt+0xfee77dd0>
   454b0:	blx	fedc1ed8 <__read_chk@plt+0xfedba9ac>
   454b4:	eorcc	pc, r0, #335544322	; 0x14000002
   454b8:	orrle	r2, fp, r0, lsl #26
   454bc:	svclt	0x0000e7f3
   454c0:	mvnsmi	lr, #737280	; 0xb4000
   454c4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   454c8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   454cc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   454d0:	ldcl	7, cr15, [r0], #768	; 0x300
   454d4:	blne	1dd66d0 <__read_chk@plt+0x1dcf1a4>
   454d8:	strhle	r1, [sl], -r6
   454dc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   454e0:	svccc	0x0004f855
   454e4:	strbmi	r3, [sl], -r1, lsl #8
   454e8:	ldrtmi	r4, [r8], -r1, asr #12
   454ec:	adcmi	r4, r6, #152, 14	; 0x2600000
   454f0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   454f4:	svclt	0x000083f8
   454f8:	ldrdeq	r0, [r2], -sl
   454fc:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   45500:	svclt	0x00004770
   45504:	tstcs	r0, r2, lsl #22
   45508:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   4550c:	bllt	703418 <__read_chk@plt+0x6fbeec>
   45510:	strdeq	r1, [r2], -r8

Disassembly of section .fini:

00045514 <.fini>:
   45514:	push	{r3, lr}
   45518:	pop	{r3, pc}
