
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,code,12}                            Premise(F2)
	S3= ICache[addr]={0,code,12}                                Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={0,code,12}                                 ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={0,code,12}                                 Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={0,code,12}                               Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={0,code,12}                                   Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={0,code,12}                               ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={0,code,12}                                    IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={0,code,12}                           IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlPIDReg=0                                           Premise(F34)
	S57= CtrlIR_EX=0                                            Premise(F35)
	S58= CtrlIR_MEM=0                                           Premise(F36)
	S59= CtrlIR_DMMU1=0                                         Premise(F37)
	S60= CtrlIR_WB=0                                            Premise(F38)
	S61= CtrlIR_DMMU2=0                                         Premise(F39)

ID	S62= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S63= PC.Out=addr+4                                          PC-Out(S44)
	S64= PC.CIA=addr                                            PC-Out(S45)
	S65= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S66= IR_ID.Out={0,code,12}                                  IR-Out(S52)
	S67= IR_ID.Out31_26=0                                       IR-Out(S52)
	S68= IR_ID.Out25_6=code                                     IR-Out(S52)
	S69= IR_ID.Out5_0=12                                        IR-Out(S52)
	S70= IR_ID.Out=>FU.IR_ID                                    Premise(F60)
	S71= FU.IR_ID={0,code,12}                                   Path(S66,S70)
	S72= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F61)
	S73= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F62)
	S74= IR_ID.Out31_26=>CU_ID.Op                               Premise(F63)
	S75= CU_ID.Op=0                                             Path(S67,S74)
	S76= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F64)
	S77= CU_ID.IRFunc=12                                        Path(S69,S76)
	S78= PC.Out=>CP0.EPCIn                                      Premise(F65)
	S79= CP0.EPCIn=addr+4                                       Path(S63,S78)
	S80= CP0.ExCodeIn=5'h08                                     Premise(F66)
	S81= CU_ID.TrapAddr=>PC.In                                  Premise(F67)
	S82= CP0.ASID=>PIDReg.In                                    Premise(F68)
	S83= PIDReg.In=pid                                          Path(S62,S82)
	S84= IR_ID.Out=>IR_EX.In                                    Premise(F69)
	S85= IR_EX.In={0,code,12}                                   Path(S66,S84)
	S86= FU.Halt_ID=>CU_ID.Halt                                 Premise(F70)
	S87= FU.Bub_ID=>CU_ID.Bub                                   Premise(F71)
	S88= FU.InID1_RReg=5'b00000                                 Premise(F72)
	S89= FU.InID2_RReg=5'b00000                                 Premise(F73)
	S90= CtrlASIDIn=0                                           Premise(F74)
	S91= CtrlCP0=0                                              Premise(F75)
	S92= CP0[ASID]=pid                                          CP0-Hold(S38,S91)
	S93= CtrlEPCIn=1                                            Premise(F76)
	S94= CP0[EPC]=addr+4                                        CP0-Write-EPC(S79,S93)
	S95= CtrlExCodeIn=1                                         Premise(F77)
	S96= CP0[ExCode]=5'h08                                      CP0-Write-ExCode(S80,S95)
	S97= CtrlIMMU=0                                             Premise(F78)
	S98= CtrlPC=1                                               Premise(F79)
	S99= CtrlPCInc=0                                            Premise(F80)
	S100= PC[CIA]=addr                                          PC-Hold(S45,S99)
	S101= CtrlIAddrReg=0                                        Premise(F81)
	S102= CtrlICache=0                                          Premise(F82)
	S103= ICache[addr]={0,code,12}                              ICache-Hold(S48,S102)
	S104= CtrlIR_IMMU=0                                         Premise(F83)
	S105= CtrlICacheReg=0                                       Premise(F84)
	S106= CtrlIR_ID=0                                           Premise(F85)
	S107= [IR_ID]={0,code,12}                                   IR_ID-Hold(S52,S106)
	S108= CtrlIMem=0                                            Premise(F86)
	S109= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S54,S108)
	S110= CtrlIRMux=0                                           Premise(F87)
	S111= CtrlPIDReg=1                                          Premise(F88)
	S112= [PIDReg]=pid                                          PIDReg-Write(S83,S111)
	S113= CtrlIR_EX=1                                           Premise(F89)
	S114= [IR_EX]={0,code,12}                                   IR_EX-Write(S85,S113)
	S115= CtrlIR_MEM=0                                          Premise(F90)
	S116= CtrlIR_DMMU1=0                                        Premise(F91)
	S117= CtrlIR_WB=0                                           Premise(F92)
	S118= CtrlIR_DMMU2=0                                        Premise(F93)

EX	S119= CP0.ASID=pid                                          CP0-Read-ASID(S92)
	S120= CP0.EPC=addr+4                                        CP0-Read-EPC(S94)
	S121= PC.CIA=addr                                           PC-Out(S100)
	S122= PC.CIA31_28=addr[31:28]                               PC-Out(S100)
	S123= IR_ID.Out={0,code,12}                                 IR-Out(S107)
	S124= IR_ID.Out31_26=0                                      IR-Out(S107)
	S125= IR_ID.Out25_6=code                                    IR-Out(S107)
	S126= IR_ID.Out5_0=12                                       IR-Out(S107)
	S127= PIDReg.Out=pid                                        PIDReg-Out(S112)
	S128= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S112)
	S129= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S112)
	S130= IR_EX.Out={0,code,12}                                 IR_EX-Out(S114)
	S131= IR_EX.Out31_26=0                                      IR_EX-Out(S114)
	S132= IR_EX.Out25_6=code                                    IR_EX-Out(S114)
	S133= IR_EX.Out5_0=12                                       IR_EX-Out(S114)
	S134= IR_EX.Out=>FU.IR_EX                                   Premise(F94)
	S135= FU.IR_EX={0,code,12}                                  Path(S130,S134)
	S136= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F95)
	S137= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F96)
	S138= IR_EX.Out31_26=>CU_EX.Op                              Premise(F97)
	S139= CU_EX.Op=0                                            Path(S131,S138)
	S140= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F98)
	S141= CU_EX.IRFunc=12                                       Path(S133,S140)
	S142= IR_EX.Out=>IR_MEM.In                                  Premise(F99)
	S143= IR_MEM.In={0,code,12}                                 Path(S130,S142)
	S144= FU.InEX_WReg=5'b00000                                 Premise(F100)
	S145= CtrlASIDIn=0                                          Premise(F101)
	S146= CtrlCP0=0                                             Premise(F102)
	S147= CP0[ASID]=pid                                         CP0-Hold(S92,S146)
	S148= CP0[EPC]=addr+4                                       CP0-Hold(S94,S146)
	S149= CP0[ExCode]=5'h08                                     CP0-Hold(S96,S146)
	S150= CtrlEPCIn=0                                           Premise(F103)
	S151= CtrlExCodeIn=0                                        Premise(F104)
	S152= CtrlIMMU=0                                            Premise(F105)
	S153= CtrlPC=0                                              Premise(F106)
	S154= CtrlPCInc=0                                           Premise(F107)
	S155= PC[CIA]=addr                                          PC-Hold(S100,S154)
	S156= CtrlIAddrReg=0                                        Premise(F108)
	S157= CtrlICache=0                                          Premise(F109)
	S158= ICache[addr]={0,code,12}                              ICache-Hold(S103,S157)
	S159= CtrlIR_IMMU=0                                         Premise(F110)
	S160= CtrlICacheReg=0                                       Premise(F111)
	S161= CtrlIR_ID=0                                           Premise(F112)
	S162= [IR_ID]={0,code,12}                                   IR_ID-Hold(S107,S161)
	S163= CtrlIMem=0                                            Premise(F113)
	S164= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S109,S163)
	S165= CtrlIRMux=0                                           Premise(F114)
	S166= CtrlPIDReg=0                                          Premise(F115)
	S167= [PIDReg]=pid                                          PIDReg-Hold(S112,S166)
	S168= CtrlIR_EX=0                                           Premise(F116)
	S169= [IR_EX]={0,code,12}                                   IR_EX-Hold(S114,S168)
	S170= CtrlIR_MEM=1                                          Premise(F117)
	S171= [IR_MEM]={0,code,12}                                  IR_MEM-Write(S143,S170)
	S172= CtrlIR_DMMU1=0                                        Premise(F118)
	S173= CtrlIR_WB=0                                           Premise(F119)
	S174= CtrlIR_DMMU2=0                                        Premise(F120)

MEM	S175= CP0.ASID=pid                                          CP0-Read-ASID(S147)
	S176= CP0.EPC=addr+4                                        CP0-Read-EPC(S148)
	S177= PC.CIA=addr                                           PC-Out(S155)
	S178= PC.CIA31_28=addr[31:28]                               PC-Out(S155)
	S179= IR_ID.Out={0,code,12}                                 IR-Out(S162)
	S180= IR_ID.Out31_26=0                                      IR-Out(S162)
	S181= IR_ID.Out25_6=code                                    IR-Out(S162)
	S182= IR_ID.Out5_0=12                                       IR-Out(S162)
	S183= PIDReg.Out=pid                                        PIDReg-Out(S167)
	S184= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S167)
	S185= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S167)
	S186= IR_EX.Out={0,code,12}                                 IR_EX-Out(S169)
	S187= IR_EX.Out31_26=0                                      IR_EX-Out(S169)
	S188= IR_EX.Out25_6=code                                    IR_EX-Out(S169)
	S189= IR_EX.Out5_0=12                                       IR_EX-Out(S169)
	S190= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S171)
	S191= IR_MEM.Out31_26=0                                     IR_MEM-Out(S171)
	S192= IR_MEM.Out25_6=code                                   IR_MEM-Out(S171)
	S193= IR_MEM.Out5_0=12                                      IR_MEM-Out(S171)
	S194= IR_MEM.Out=>FU.IR_MEM                                 Premise(F121)
	S195= FU.IR_MEM={0,code,12}                                 Path(S190,S194)
	S196= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F122)
	S197= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F123)
	S198= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F124)
	S199= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F125)
	S200= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F126)
	S201= CU_MEM.Op=0                                           Path(S191,S200)
	S202= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F127)
	S203= CU_MEM.IRFunc=12                                      Path(S193,S202)
	S204= IR_MEM.Out=>IR_DMMU1.In                               Premise(F128)
	S205= IR_DMMU1.In={0,code,12}                               Path(S190,S204)
	S206= IR_MEM.Out=>IR_WB.In                                  Premise(F129)
	S207= IR_WB.In={0,code,12}                                  Path(S190,S206)
	S208= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F130)
	S209= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F131)
	S210= FU.InMEM_WReg=5'b00000                                Premise(F132)
	S211= CtrlASIDIn=0                                          Premise(F133)
	S212= CtrlCP0=0                                             Premise(F134)
	S213= CP0[ASID]=pid                                         CP0-Hold(S147,S212)
	S214= CP0[EPC]=addr+4                                       CP0-Hold(S148,S212)
	S215= CP0[ExCode]=5'h08                                     CP0-Hold(S149,S212)
	S216= CtrlEPCIn=0                                           Premise(F135)
	S217= CtrlExCodeIn=0                                        Premise(F136)
	S218= CtrlIMMU=0                                            Premise(F137)
	S219= CtrlPC=0                                              Premise(F138)
	S220= CtrlPCInc=0                                           Premise(F139)
	S221= PC[CIA]=addr                                          PC-Hold(S155,S220)
	S222= CtrlIAddrReg=0                                        Premise(F140)
	S223= CtrlICache=0                                          Premise(F141)
	S224= ICache[addr]={0,code,12}                              ICache-Hold(S158,S223)
	S225= CtrlIR_IMMU=0                                         Premise(F142)
	S226= CtrlICacheReg=0                                       Premise(F143)
	S227= CtrlIR_ID=0                                           Premise(F144)
	S228= [IR_ID]={0,code,12}                                   IR_ID-Hold(S162,S227)
	S229= CtrlIMem=0                                            Premise(F145)
	S230= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S164,S229)
	S231= CtrlIRMux=0                                           Premise(F146)
	S232= CtrlPIDReg=0                                          Premise(F147)
	S233= [PIDReg]=pid                                          PIDReg-Hold(S167,S232)
	S234= CtrlIR_EX=0                                           Premise(F148)
	S235= [IR_EX]={0,code,12}                                   IR_EX-Hold(S169,S234)
	S236= CtrlIR_MEM=0                                          Premise(F149)
	S237= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S171,S236)
	S238= CtrlIR_DMMU1=1                                        Premise(F150)
	S239= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Write(S205,S238)
	S240= CtrlIR_WB=1                                           Premise(F151)
	S241= [IR_WB]={0,code,12}                                   IR_WB-Write(S207,S240)
	S242= CtrlIR_DMMU2=0                                        Premise(F152)

MEM(DMMU1)	S243= CP0.ASID=pid                                          CP0-Read-ASID(S213)
	S244= CP0.EPC=addr+4                                        CP0-Read-EPC(S214)
	S245= PC.CIA=addr                                           PC-Out(S221)
	S246= PC.CIA31_28=addr[31:28]                               PC-Out(S221)
	S247= IR_ID.Out={0,code,12}                                 IR-Out(S228)
	S248= IR_ID.Out31_26=0                                      IR-Out(S228)
	S249= IR_ID.Out25_6=code                                    IR-Out(S228)
	S250= IR_ID.Out5_0=12                                       IR-Out(S228)
	S251= PIDReg.Out=pid                                        PIDReg-Out(S233)
	S252= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S233)
	S253= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S233)
	S254= IR_EX.Out={0,code,12}                                 IR_EX-Out(S235)
	S255= IR_EX.Out31_26=0                                      IR_EX-Out(S235)
	S256= IR_EX.Out25_6=code                                    IR_EX-Out(S235)
	S257= IR_EX.Out5_0=12                                       IR_EX-Out(S235)
	S258= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S237)
	S259= IR_MEM.Out31_26=0                                     IR_MEM-Out(S237)
	S260= IR_MEM.Out25_6=code                                   IR_MEM-Out(S237)
	S261= IR_MEM.Out5_0=12                                      IR_MEM-Out(S237)
	S262= IR_DMMU1.Out={0,code,12}                              IR_DMMU1-Out(S239)
	S263= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S239)
	S264= IR_DMMU1.Out25_6=code                                 IR_DMMU1-Out(S239)
	S265= IR_DMMU1.Out5_0=12                                    IR_DMMU1-Out(S239)
	S266= IR_WB.Out={0,code,12}                                 IR-Out(S241)
	S267= IR_WB.Out31_26=0                                      IR-Out(S241)
	S268= IR_WB.Out25_6=code                                    IR-Out(S241)
	S269= IR_WB.Out5_0=12                                       IR-Out(S241)
	S270= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F153)
	S271= FU.IR_DMMU1={0,code,12}                               Path(S262,S270)
	S272= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F154)
	S273= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F155)
	S274= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F156)
	S275= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F157)
	S276= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F158)
	S277= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F159)
	S278= CU_DMMU1.Op=0                                         Path(S263,S277)
	S279= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F160)
	S280= CU_DMMU1.IRFunc=12                                    Path(S265,S279)
	S281= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F161)
	S282= IR_DMMU2.In={0,code,12}                               Path(S262,S281)
	S283= FU.InDMMU1_WReg=5'b00000                              Premise(F162)
	S284= CtrlASIDIn=0                                          Premise(F163)
	S285= CtrlCP0=0                                             Premise(F164)
	S286= CP0[ASID]=pid                                         CP0-Hold(S213,S285)
	S287= CP0[EPC]=addr+4                                       CP0-Hold(S214,S285)
	S288= CP0[ExCode]=5'h08                                     CP0-Hold(S215,S285)
	S289= CtrlEPCIn=0                                           Premise(F165)
	S290= CtrlExCodeIn=0                                        Premise(F166)
	S291= CtrlIMMU=0                                            Premise(F167)
	S292= CtrlPC=0                                              Premise(F168)
	S293= CtrlPCInc=0                                           Premise(F169)
	S294= PC[CIA]=addr                                          PC-Hold(S221,S293)
	S295= CtrlIAddrReg=0                                        Premise(F170)
	S296= CtrlICache=0                                          Premise(F171)
	S297= ICache[addr]={0,code,12}                              ICache-Hold(S224,S296)
	S298= CtrlIR_IMMU=0                                         Premise(F172)
	S299= CtrlICacheReg=0                                       Premise(F173)
	S300= CtrlIR_ID=0                                           Premise(F174)
	S301= [IR_ID]={0,code,12}                                   IR_ID-Hold(S228,S300)
	S302= CtrlIMem=0                                            Premise(F175)
	S303= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S230,S302)
	S304= CtrlIRMux=0                                           Premise(F176)
	S305= CtrlPIDReg=0                                          Premise(F177)
	S306= [PIDReg]=pid                                          PIDReg-Hold(S233,S305)
	S307= CtrlIR_EX=0                                           Premise(F178)
	S308= [IR_EX]={0,code,12}                                   IR_EX-Hold(S235,S307)
	S309= CtrlIR_MEM=0                                          Premise(F179)
	S310= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S237,S309)
	S311= CtrlIR_DMMU1=0                                        Premise(F180)
	S312= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S239,S311)
	S313= CtrlIR_WB=0                                           Premise(F181)
	S314= [IR_WB]={0,code,12}                                   IR_WB-Hold(S241,S313)
	S315= CtrlIR_DMMU2=1                                        Premise(F182)
	S316= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Write(S282,S315)

MEM(DMMU2)	S317= CP0.ASID=pid                                          CP0-Read-ASID(S286)
	S318= CP0.EPC=addr+4                                        CP0-Read-EPC(S287)
	S319= PC.CIA=addr                                           PC-Out(S294)
	S320= PC.CIA31_28=addr[31:28]                               PC-Out(S294)
	S321= IR_ID.Out={0,code,12}                                 IR-Out(S301)
	S322= IR_ID.Out31_26=0                                      IR-Out(S301)
	S323= IR_ID.Out25_6=code                                    IR-Out(S301)
	S324= IR_ID.Out5_0=12                                       IR-Out(S301)
	S325= PIDReg.Out=pid                                        PIDReg-Out(S306)
	S326= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S306)
	S327= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S306)
	S328= IR_EX.Out={0,code,12}                                 IR_EX-Out(S308)
	S329= IR_EX.Out31_26=0                                      IR_EX-Out(S308)
	S330= IR_EX.Out25_6=code                                    IR_EX-Out(S308)
	S331= IR_EX.Out5_0=12                                       IR_EX-Out(S308)
	S332= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S310)
	S333= IR_MEM.Out31_26=0                                     IR_MEM-Out(S310)
	S334= IR_MEM.Out25_6=code                                   IR_MEM-Out(S310)
	S335= IR_MEM.Out5_0=12                                      IR_MEM-Out(S310)
	S336= IR_DMMU1.Out={0,code,12}                              IR_DMMU1-Out(S312)
	S337= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S312)
	S338= IR_DMMU1.Out25_6=code                                 IR_DMMU1-Out(S312)
	S339= IR_DMMU1.Out5_0=12                                    IR_DMMU1-Out(S312)
	S340= IR_WB.Out={0,code,12}                                 IR-Out(S314)
	S341= IR_WB.Out31_26=0                                      IR-Out(S314)
	S342= IR_WB.Out25_6=code                                    IR-Out(S314)
	S343= IR_WB.Out5_0=12                                       IR-Out(S314)
	S344= IR_DMMU2.Out={0,code,12}                              IR_DMMU2-Out(S316)
	S345= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S316)
	S346= IR_DMMU2.Out25_6=code                                 IR_DMMU2-Out(S316)
	S347= IR_DMMU2.Out5_0=12                                    IR_DMMU2-Out(S316)
	S348= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F183)
	S349= FU.IR_DMMU2={0,code,12}                               Path(S344,S348)
	S350= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F184)
	S351= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F185)
	S352= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F186)
	S353= CU_DMMU2.Op=0                                         Path(S345,S352)
	S354= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F187)
	S355= CU_DMMU2.IRFunc=12                                    Path(S347,S354)
	S356= IR_DMMU2.Out=>IR_WB.In                                Premise(F188)
	S357= IR_WB.In={0,code,12}                                  Path(S344,S356)
	S358= FU.InDMMU2_WReg=5'b00000                              Premise(F189)
	S359= CtrlASIDIn=0                                          Premise(F190)
	S360= CtrlCP0=0                                             Premise(F191)
	S361= CP0[ASID]=pid                                         CP0-Hold(S286,S360)
	S362= CP0[EPC]=addr+4                                       CP0-Hold(S287,S360)
	S363= CP0[ExCode]=5'h08                                     CP0-Hold(S288,S360)
	S364= CtrlEPCIn=0                                           Premise(F192)
	S365= CtrlExCodeIn=0                                        Premise(F193)
	S366= CtrlIMMU=0                                            Premise(F194)
	S367= CtrlPC=0                                              Premise(F195)
	S368= CtrlPCInc=0                                           Premise(F196)
	S369= PC[CIA]=addr                                          PC-Hold(S294,S368)
	S370= CtrlIAddrReg=0                                        Premise(F197)
	S371= CtrlICache=0                                          Premise(F198)
	S372= ICache[addr]={0,code,12}                              ICache-Hold(S297,S371)
	S373= CtrlIR_IMMU=0                                         Premise(F199)
	S374= CtrlICacheReg=0                                       Premise(F200)
	S375= CtrlIR_ID=0                                           Premise(F201)
	S376= [IR_ID]={0,code,12}                                   IR_ID-Hold(S301,S375)
	S377= CtrlIMem=0                                            Premise(F202)
	S378= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S303,S377)
	S379= CtrlIRMux=0                                           Premise(F203)
	S380= CtrlPIDReg=0                                          Premise(F204)
	S381= [PIDReg]=pid                                          PIDReg-Hold(S306,S380)
	S382= CtrlIR_EX=0                                           Premise(F205)
	S383= [IR_EX]={0,code,12}                                   IR_EX-Hold(S308,S382)
	S384= CtrlIR_MEM=0                                          Premise(F206)
	S385= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S310,S384)
	S386= CtrlIR_DMMU1=0                                        Premise(F207)
	S387= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S312,S386)
	S388= CtrlIR_WB=1                                           Premise(F208)
	S389= [IR_WB]={0,code,12}                                   IR_WB-Write(S357,S388)
	S390= CtrlIR_DMMU2=0                                        Premise(F209)
	S391= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Hold(S316,S390)

WB	S392= CP0.ASID=pid                                          CP0-Read-ASID(S361)
	S393= CP0.EPC=addr+4                                        CP0-Read-EPC(S362)
	S394= PC.CIA=addr                                           PC-Out(S369)
	S395= PC.CIA31_28=addr[31:28]                               PC-Out(S369)
	S396= IR_ID.Out={0,code,12}                                 IR-Out(S376)
	S397= IR_ID.Out31_26=0                                      IR-Out(S376)
	S398= IR_ID.Out25_6=code                                    IR-Out(S376)
	S399= IR_ID.Out5_0=12                                       IR-Out(S376)
	S400= PIDReg.Out=pid                                        PIDReg-Out(S381)
	S401= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S381)
	S402= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S381)
	S403= IR_EX.Out={0,code,12}                                 IR_EX-Out(S383)
	S404= IR_EX.Out31_26=0                                      IR_EX-Out(S383)
	S405= IR_EX.Out25_6=code                                    IR_EX-Out(S383)
	S406= IR_EX.Out5_0=12                                       IR_EX-Out(S383)
	S407= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S385)
	S408= IR_MEM.Out31_26=0                                     IR_MEM-Out(S385)
	S409= IR_MEM.Out25_6=code                                   IR_MEM-Out(S385)
	S410= IR_MEM.Out5_0=12                                      IR_MEM-Out(S385)
	S411= IR_DMMU1.Out={0,code,12}                              IR_DMMU1-Out(S387)
	S412= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S387)
	S413= IR_DMMU1.Out25_6=code                                 IR_DMMU1-Out(S387)
	S414= IR_DMMU1.Out5_0=12                                    IR_DMMU1-Out(S387)
	S415= IR_WB.Out={0,code,12}                                 IR-Out(S389)
	S416= IR_WB.Out31_26=0                                      IR-Out(S389)
	S417= IR_WB.Out25_6=code                                    IR-Out(S389)
	S418= IR_WB.Out5_0=12                                       IR-Out(S389)
	S419= IR_DMMU2.Out={0,code,12}                              IR_DMMU2-Out(S391)
	S420= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S391)
	S421= IR_DMMU2.Out25_6=code                                 IR_DMMU2-Out(S391)
	S422= IR_DMMU2.Out5_0=12                                    IR_DMMU2-Out(S391)
	S423= IR_WB.Out=>FU.IR_WB                                   Premise(F210)
	S424= FU.IR_WB={0,code,12}                                  Path(S415,S423)
	S425= IR_WB.Out31_26=>CU_WB.Op                              Premise(F211)
	S426= CU_WB.Op=0                                            Path(S416,S425)
	S427= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F212)
	S428= CU_WB.IRFunc=12                                       Path(S418,S427)
	S429= FU.InWB_WReg=5'b00000                                 Premise(F213)
	S430= CtrlASIDIn=0                                          Premise(F214)
	S431= CtrlCP0=0                                             Premise(F215)
	S432= CP0[ASID]=pid                                         CP0-Hold(S361,S431)
	S433= CP0[EPC]=addr+4                                       CP0-Hold(S362,S431)
	S434= CP0[ExCode]=5'h08                                     CP0-Hold(S363,S431)
	S435= CtrlEPCIn=0                                           Premise(F216)
	S436= CtrlExCodeIn=0                                        Premise(F217)
	S437= CtrlIMMU=0                                            Premise(F218)
	S438= CtrlPC=0                                              Premise(F219)
	S439= CtrlPCInc=0                                           Premise(F220)
	S440= PC[CIA]=addr                                          PC-Hold(S369,S439)
	S441= CtrlIAddrReg=0                                        Premise(F221)
	S442= CtrlICache=0                                          Premise(F222)
	S443= ICache[addr]={0,code,12}                              ICache-Hold(S372,S442)
	S444= CtrlIR_IMMU=0                                         Premise(F223)
	S445= CtrlICacheReg=0                                       Premise(F224)
	S446= CtrlIR_ID=0                                           Premise(F225)
	S447= [IR_ID]={0,code,12}                                   IR_ID-Hold(S376,S446)
	S448= CtrlIMem=0                                            Premise(F226)
	S449= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S378,S448)
	S450= CtrlIRMux=0                                           Premise(F227)
	S451= CtrlPIDReg=0                                          Premise(F228)
	S452= [PIDReg]=pid                                          PIDReg-Hold(S381,S451)
	S453= CtrlIR_EX=0                                           Premise(F229)
	S454= [IR_EX]={0,code,12}                                   IR_EX-Hold(S383,S453)
	S455= CtrlIR_MEM=0                                          Premise(F230)
	S456= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S385,S455)
	S457= CtrlIR_DMMU1=0                                        Premise(F231)
	S458= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S387,S457)
	S459= CtrlIR_WB=0                                           Premise(F232)
	S460= [IR_WB]={0,code,12}                                   IR_WB-Hold(S389,S459)
	S461= CtrlIR_DMMU2=0                                        Premise(F233)
	S462= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Hold(S391,S461)

POST	S432= CP0[ASID]=pid                                         CP0-Hold(S361,S431)
	S433= CP0[EPC]=addr+4                                       CP0-Hold(S362,S431)
	S434= CP0[ExCode]=5'h08                                     CP0-Hold(S363,S431)
	S440= PC[CIA]=addr                                          PC-Hold(S369,S439)
	S443= ICache[addr]={0,code,12}                              ICache-Hold(S372,S442)
	S447= [IR_ID]={0,code,12}                                   IR_ID-Hold(S376,S446)
	S449= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S378,S448)
	S452= [PIDReg]=pid                                          PIDReg-Hold(S381,S451)
	S454= [IR_EX]={0,code,12}                                   IR_EX-Hold(S383,S453)
	S456= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S385,S455)
	S458= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S387,S457)
	S460= [IR_WB]={0,code,12}                                   IR_WB-Hold(S389,S459)
	S462= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Hold(S391,S461)

