{\rtf1\ansi\ansicpg1252\uc1 \deff0\deflang1033\deflangfe1033{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f16\froman\fcharset0\fprq2{\*\panose 02020404030301010803}Garamond;}{\f113\froman\fcharset238\fprq2 Garamond CE;}{\f114\froman\fcharset204\fprq2 Garamond Cyr;}{\f116\froman\fcharset161\fprq2 Garamond Greek;}{\f117\froman\fcharset162\fprq2 Garamond Tur;}
{\f118\froman\fcharset186\fprq2 Garamond Baltic;}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;
\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\stylesheet{\nowidctlpar\adjustright \fs20\cgrid \snext0 Normal;}{\*
\cs10 \additive Default Paragraph Font;}{\*\cs15 \additive \ul\cf2 \sbasedon10 Hyperlink;}{\*\cs16 \additive \ul\cf12 \sbasedon10 FollowedHyperlink;}}{\info{\title Dordt College Engineering Department}{\author Authorized Gateway Customer}
{\operator Douglas F. De Boer}{\creatim\yr2007\mo1\dy11\hr10\min1}{\revtim\yr2011\mo1\dy11\hr12\min28}{\printim\yr1999\mo8\dy26\hr16\min11}{\version32}{\edmins237}{\nofpages2}{\nofwords1013}{\nofchars5779}{\*\company  }{\nofcharsws0}{\vern113}}
\margl1440\margr1440\margt864\margb864 \widowctrl\ftnbj\aenddoc\hyphcaps0\formshade\viewkind1\viewscale92 \fet0\sectd \linex0\endnhere\sectdefaultcl {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl2
\pnucltr\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang{\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl6
\pnlcltr\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang
{\pntxtb (}{\pntxta )}}\pard\plain \qc\widctlpar\adjustright \fs20\cgrid {\b\f16\fs40 Dordt College Engineering Department
\par EGR 304, Embedded Microcomputer Systems\line }{\f16\fs24 Spring Semester, 2011
\par }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1620\clvertalt\cltxlrtb \cellx9450\pard \sb60\widctlpar\intbl\adjustright {\b\f16 2010-11\line Catalog\line Data\cell EGR 304  Embedded Microcomputer Systems (4 credit hours)}{\f16 
  A course on the design of microcontroller-based systems and the associated software and hardware.  Software issues such as modular design, interrupt driven I/O, and design for reliability are covere
d.  Hardware issues such as serial and parallel interfacing, bus structures, grounding and shielding, and D/A and A/D conversions are also studied.  Lab exercises provide design experience using a particular microcontroller or soft processor foundation in
 an FPGA.  Prerequisites: Engineering 204, 220, Computer Science 110 or 111 or by permission of the instructor.  (4 credit hours)\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1620
\clvertalt\cltxlrtb \cellx9450\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Textbooks:\cell }{\f16 A traditional textbook is not used in lieu of readings assigned from the Internet.  \cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard 
\sb60\widctlpar\intbl\adjustright {\b\f16 References\cell }{\f16 AVR Butterfly Evaluation Kit User Guide (and other related documents)
\par Altera, NIOS II Processor Reference Manual (and other related documents)
\par Sedra and Smith, }{\i\f16 Microelectronic Circuits}{\f16 , Oxford
\par William Stallings, }{\i\f16 Data and Computer Communications
\par }{\f16 Circuit Cellar Magazine and Circuit Cellar Online (http://www.circuitcellar.com)\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Instructor\cell }{\f16 
Douglas F. De Boer, Professor of Engineering, }{\field\flddirty{\*\fldinst {\f16  HYPERLINK "http://homepages.dordt.edu/~ddeboer" }{\f16 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b0200000003000000e0c9ea79f9bace118c8200aa004ba90b4800000068007400740070003a002f002f0068006f006d006500700061006700650073002e0064006f007200640074002e006500640075002f007e0064006400650062006f0065007200000000000000000000000000
00000000003900000000000000}}}{\fldrslt {\cs15\f16\ul\cf2 http://homepages.dordt.edu/~ddeboer}}}{\f16  \line Office Phone: 722-6245; Office location: SB237  (Office hours posted on homepage, or just call.)\line E-mail ddeboer@dordt.edu,  Home Phone: }{
\f16\fs16 seven-two-two-fourteen-fourteen}{\f16 , please call before 10 PM.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Goals\cell }{\i\f16 Creational Structure}{\f16 
:  Students will design a system that uses an embedded processor.  The design will incorporate polled or interrupt driven input/output and a sensor to measure a physical quantity such as temperature, pressure, etc.  This is a primary goal of this course.

\par }{\i\f16 Contemporary Response}{\f16 :  Students will consider the application of norms for the design of appropriate ergonomics for an I/O interface.
\par }{\i\f16 Creational Development}{\f16 :  Students will study the historical development of some standards, such as for serial interfacing, and reflect on how these past developments now influence modern trends in computer engineering.  \cell }\pard 
\widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Prerequisites by topic\cell }{\f16 
Linear circuit analysis, elementary electronics, and digital logic circuits.  Some experience with microprocessors is assumed but proficiency is not assumed.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {
\b\f16 Laboratory\cell }{\f16 One or two design projects
 will be completed, each with a formal written report.  Design projects may be proposed by the students but must be approved in advance by the instructor.  Some laboratory time may be used to present project management and presentation techniques.  Ground
s
 for lab project approval are based on the scope of the project and the relation of the project to the lecture material in class.  Depending on the scope of the project work undertaken, there usually will also be a number of short lab exercises that may b
e ungraded or may require informal reports graded as homework.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Computer use\cell }{\f16 
A cross assembler or compiler will be used to support the microprocessor or microcontroller used in the lab, or else a language such as C may be used, as appropriate to the project
s selected by the students.  Students are encouraged (but not required) to use programs such as Mathcad or Matlab for homework solutions where appropriate.  \cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {
\b\f16 courses@dordt\cell }{\f16 All assignments and most handouts are available via Dordt\rquote s course management system, \ldblquote courses@dordt.\rdblquote   The logon URL is }{\field{\*\fldinst {\f16  HYPERLINK "http://courses.dordt.edu" }{\f16 
{\*\datafield 00d0c9ea79f9bace118c8200aa004ba90b0200000003000000e0c9ea79f9bace118c8200aa004ba90b3400000068007400740070003a002f002f0063006f00750072007300650073002e0064006f007200640074002e006500640075002f000000000000}}}{\fldrslt {\cs15\f16\ul\cf2 
http://courses.dordt.edu}}}{\f16 .  Use your Dordt College network user ID and password.  Then drill down to the EGR 204 course.  Portions of this course\rquote s \ldblquote courses@dordt\rdblquote  information ar
e available to the world via a public web portal at }{\field{\*\fldinst {\f16  HYPERLINK "http://homepages.dordt.edu/~ddeboer/S10/204S10.HTM" }{\f16 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b0200000003000000e0c9ea79f9bace118c8200aa004ba90b6600000068007400740070003a002f002f0068006f006d006500700061006700650073002e0064006f007200640074002e006500640075002f007e0064006400650062006f00650072002f005300310030002f003200
300034005300310030002e00480054004d00000000}}}{\fldrslt {\cs15\f16\ul\cf2 http://homepages.dordt.edu/~ddeboer/S10/204S10.HTM}}}{\f16  \cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sb60\widctlpar\intbl\adjustright {\b\f16 Academic Integrity
\cell }{\f16 Students must do their own work.  More detail on this policy can be found on the web at }{\field{\*\fldinst {\f16  HYPERLINK "http://homepages.dordt.edu/~ddeboer/S10/HWSTDS11.HTM#DYOW" }{\f16 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b020000000b000000e0c9ea79f9bace118c8200aa004ba90b6a00000068007400740070003a002f002f0068006f006d006500700061006700650073002e0064006f007200640074002e006500640075002f007e0064006400650062006f00650072002f005300310030002f004800
57005300540044005300310031002e00480054004d00000005000000440059004f0057000000000220}}}{\fldrslt {\cs15\f16\ul\cf2 http://homepages.dordt.edu/~ddeboer/S10/{\*\bkmkstart _Hlt282439829}H{\*\bkmkend _Hlt282439829}WST{\*\bkmkstart _Hlt282439827}D
{\*\bkmkend _Hlt282439827}S11.HTM#DYOW}}}{\f16 .  See the section headed \ldblquote Do Your Own Work.\rdblquote   This policy applies to the whole course, not just homework.\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard 
\sb60\widctlpar\intbl\adjustright {\b\f16 Accommodations\cell }\pard \sb60\sa120\widctlpar\intbl\adjustright {\f16 
Students who require assistance or accommodations based on the impact of disability must contact the Coordinator of Services for Students with Disabilities, Marliss \line Van Der Zwaag, to
 access accommodations.  Telephone 722-6490, e-mail mvdzwaag@dordt.edu\cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\trowd \trgaph108\trleft-108 \clvertalt\cltxlrtb \cellx1620\clvertalt\cltxlrtb \cellx9450\pard \sb60\widctlpar\intbl\adjustright {
\b\f16 Means of \line Evaluation\cell }{\f16 Homework (10%), Two Tests (20% each) Laboratory Project(s) (26%), Final Exam (24%)\line For details, follow the link titled \ldblquote grading policy\rdblquote  at }{\field\flddirty{\*\fldinst {\f16 
 HYPERLINK "http://homepages.dordt.edu/~ddeboer" }{\f16 {\*\datafield 
00d0c9ea79f9bace118c8200aa004ba90b0200000003000000e0c9ea79f9bace118c8200aa004ba90b4800000068007400740070003a002f002f0068006f006d006500700061006700650073002e0064006f007200640074002e006500640075002f007e0064006400650062006f0065007200000000000000000000000000
0000000000e900000000000000}}}{\fldrslt {\cs15\f16\ul\cf2 http://homepages.dordt.edu/~ddeboer}}}{\f16 \cell }\pard \widctlpar\intbl\adjustright {\f16 \row }\pard \sa80\widctlpar\adjustright {\f1\fs2 
\par }\pard \qc\widctlpar\adjustright {\b\f16\fs44 \page }{\b\f16\fs40 Dordt College Engineering Department
\par EGR 304, Embedded Microcomputer Systems
\par Course Outline
\par }\pard \qc\sa240\widctlpar\adjustright {\f16\fs24 Spring Semester, 2011
\par }\pard \sa240\widctlpar\adjustright {\f16 There are two 75 minute classes per week, Tuesday and Thursday at 9:25 AM in room SB216.  \line The lab meets once a week for 180 minutes on Fridays at 2:00 pm.}{\f16\fs24 
\par }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx2430\clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx7380\clvertalt\clbrdrb\brdrs\brdrw30 \clshdng2000\cltxlrtb \cellx9540\pard 
\sb120\widctlpar\intbl\adjustright {\f16\fs24 Class Dates\line (each row is a week)\cell Class  (Timing is approximate.  Adjustments are usually needed to facilitate lab work, etc.)\cell Laboratory \line (Example Schedule)\cell }\pard 
\widctlpar\intbl\adjustright {\f16\fs24 \row }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx2430\clvertalt\cltxlrtb \cellx7380\clvertalt\clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {
\f16\fs24 1/11 13\cell Introduction: \line Review of assembly language programming  \cell Initial Set-up of AVR environment\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb
\brdrs\brdrw15 \cltxlrtb \cellx2430\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx7380\clvertalt\clbrdrt\brdrs\brdrw15 \clbrdrb\brdrs\brdrw15 \cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 1/18, 20\cell 
Digital I/O drivers and gadfly parallel interfacing.\cell \ldblquote Cylon Eyes\rdblquote \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 \cell Parallel I/O devices\cell \cell }\pard 
\widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 \cell Parallel interfacing\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 1/25, 27\cell 
Serial Interfacing\emdash RS-232 and similar schemes\cell RS-232\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 2/1, 3\cell Serial Interfacing\emdash Transmission lines\cell Transmission Lines
\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 2/8, 10\cell Serial Interfacing\emdash Ethernet\cell Project I (4 weeks)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard 
\sb100\widctlpar\intbl\adjustright {\f16\fs24 2/15, 17\cell Serial Interfacing\emdash USB,\line }{\b\f16\fs24 Test #1, Thursday 2/17}{\f16\fs24 \cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {
\f16\fs24 2/22, 24\cell Interrupt driven I/O \line \cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 3/1, 3/3\cell Interrupt driven I/O\cell \cell }\pard \widctlpar\intbl\adjustright {
\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 3/8, 10\line }{\f16\fs18 (no class 3/15, 17, spring break)}{\f16\fs24 \cell Memory Interfacing\cell (no lab on 3/10 or 3/17, Spring Break)\cell }\pard \widctlpar\intbl\adjustright {
\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 3/22, 24\cell Motor control\cell Project II (5 weeks)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 3/31\line }{\f16\fs18 
(no class 3/29, assessment day)}{\f16\fs24 \cell Thyristors and AC load control\line \cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 4/5, 7\cell Position encoders,\cell \cell }\pard 
\widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 4/12, 14\cell Review, project discussion, or selected topics\line }{\b\f16\fs24 Test #2, Tuesday 4/12}{\f16\fs24 \cell \cell }\pard 
\widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 4/19, 21\cell Review, project discussion, or selected topics\cell \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard 
\sb100\widctlpar\intbl\adjustright {\f16\fs24 4/26, 28\cell Review, project discussion, or selected topics\cell (possible short lab)\cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\trowd \trgaph108\trleft-108 \clvertalt\clbrdrt\brdrs\brdrw15 
\cltxlrtb \cellx2430\clvertalt\clbrdrt\brdrs\brdrw15 \cltxlrtb \cellx7380\clvertalt\clbrdrt\brdrs\brdrw15 \cltxlrtb \cellx9540\pard \sb100\widctlpar\intbl\adjustright {\f16\fs24 Exam Week\cell }{\b\f16\fs24 Final Exam, \line Wednesday 5/4, 10:30 AM 
\endash  12:30 PM\line \line \cell }{\f16\fs24 \cell }\pard \widctlpar\intbl\adjustright {\f16\fs24 \row }\pard \widctlpar\adjustright {\fs16 The class schedule may vary considerably to accommodate student interests and abilities. 
It is the nature of embedded systems that some of the software and hardware we use may be incompletely or poorly documented and may have more bugs than found in typical commercial software sold to the general public.  Dealing with such variation and less 
than perfect software is part of the nature of this course.  The lab is intended to be mostly open-ended and project oriented.  This implies that content may also be added to or deleted from the course as needed to accommodate this flexibility.  
\par }}