// Seed: 174497333
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4
);
  logic id_6;
  assign id_6 = id_0;
  assign id_6 = id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_4 = 32'd24,
    parameter id_5 = 32'd0
) (
    input tri1 _id_0,
    input uwire id_1,
    output supply1 id_2
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire [1  &&  id_0 : 1] _id_4, _id_5;
  wire [id_5 : id_4] id_6, id_7;
  wire id_8;
endmodule
