<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p19" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_19{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t2_19{left:83px;bottom:81px;letter-spacing:-0.16px;}
#t3_19{left:468px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4_19{left:83px;bottom:354px;letter-spacing:0.16px;}
#t5_19{left:123px;bottom:354px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_19{left:138px;bottom:312px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t7_19{left:136px;bottom:1027px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t8_19{left:242px;bottom:1027px;letter-spacing:-0.11px;}
#t9_19{left:242px;bottom:1010px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#ta_19{left:296px;bottom:1010px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#tb_19{left:354px;bottom:1010px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tc_19{left:242px;bottom:993px;letter-spacing:-0.11px;}
#td_19{left:242px;bottom:868px;letter-spacing:-0.1px;}
#te_19{left:409px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tf_19{left:467px;bottom:868px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_19{left:242px;bottom:851px;letter-spacing:-0.1px;word-spacing:-0.21px;}
#th_19{left:503px;bottom:851px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#ti_19{left:561px;bottom:851px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tj_19{left:242px;bottom:834px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tk_19{left:142px;bottom:810px;letter-spacing:-0.41px;}
#tl_19{left:242px;bottom:810px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#tm_19{left:242px;bottom:789px;letter-spacing:-0.11px;}
#tn_19{left:711px;bottom:796px;letter-spacing:-0.22px;}
#to_19{left:751px;bottom:789px;letter-spacing:-0.16px;word-spacing:0.1px;}
#tp_19{left:769px;bottom:796px;}
#tq_19{left:784px;bottom:789px;letter-spacing:-0.1px;}
#tr_19{left:137px;bottom:765px;letter-spacing:-0.15px;}
#ts_19{left:243px;bottom:765px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tt_19{left:242px;bottom:748px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tu_19{left:242px;bottom:727px;}
#tv_19{left:249px;bottom:734px;letter-spacing:-0.02px;}
#tw_19{left:297px;bottom:727px;letter-spacing:-0.07px;word-spacing:-0.08px;}
#tx_19{left:315px;bottom:734px;}
#ty_19{left:330px;bottom:727px;letter-spacing:-0.11px;}
#tz_19{left:109px;bottom:703px;letter-spacing:-0.13px;}
#t10_19{left:242px;bottom:703px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t11_19{left:242px;bottom:686px;letter-spacing:-0.11px;}
#t12_19{left:242px;bottom:669px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t13_19{left:506px;bottom:669px;letter-spacing:-0.11px;}
#t14_19{left:242px;bottom:653px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t15_19{left:242px;bottom:619px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t16_19{left:460px;bottom:619px;letter-spacing:-0.14px;}
#t17_19{left:581px;bottom:619px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t18_19{left:242px;bottom:602px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_19{left:242px;bottom:585px;letter-spacing:-0.12px;word-spacing:0.07px;}
#t1a_19{left:308px;bottom:585px;letter-spacing:-0.14px;}
#t1b_19{left:424px;bottom:585px;letter-spacing:-0.1px;}
#t1c_19{left:617px;bottom:585px;letter-spacing:-0.19px;}
#t1d_19{left:653px;bottom:585px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1e_19{left:242px;bottom:569px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1f_19{left:242px;bottom:535px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t1g_19{left:315px;bottom:535px;letter-spacing:-0.13px;}
#t1h_19{left:437px;bottom:535px;letter-spacing:-0.1px;}
#t1i_19{left:630px;bottom:535px;letter-spacing:-0.2px;}
#t1j_19{left:666px;bottom:535px;letter-spacing:-0.18px;}
#t1k_19{left:99px;bottom:511px;letter-spacing:-0.12px;}
#t1l_19{left:146px;bottom:494px;letter-spacing:-0.12px;}
#t1m_19{left:242px;bottom:511px;letter-spacing:-0.11px;}
#t1n_19{left:242px;bottom:494px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1o_19{left:440px;bottom:494px;letter-spacing:-0.12px;}
#t1p_19{left:490px;bottom:494px;letter-spacing:-0.1px;}
#t1q_19{left:660px;bottom:494px;letter-spacing:-0.09px;}
#t1r_19{left:693px;bottom:494px;letter-spacing:-0.09px;}
#t1s_19{left:242px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1t_19{left:242px;bottom:460px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1u_19{left:99px;bottom:436px;letter-spacing:-0.12px;}
#t1v_19{left:123px;bottom:419px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1w_19{left:242px;bottom:436px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t1x_19{left:242px;bottom:419px;letter-spacing:-0.11px;}
#t1y_19{left:242px;bottom:402px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1z_19{left:304px;bottom:287px;letter-spacing:0.08px;word-spacing:0.13px;}
#t20_19{left:133px;bottom:258px;letter-spacing:-0.16px;}
#t21_19{left:141px;bottom:242px;letter-spacing:-0.2px;}
#t22_19{left:293px;bottom:242px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t23_19{left:594px;bottom:242px;letter-spacing:-0.16px;word-spacing:0.03px;}
#t24_19{left:156px;bottom:214px;letter-spacing:-0.18px;}
#t25_19{left:228px;bottom:214px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t26_19{left:228px;bottom:197px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t27_19{left:228px;bottom:180px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t28_19{left:228px;bottom:164px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t29_19{left:228px;bottom:147px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t2a_19{left:228px;bottom:130px;letter-spacing:-0.18px;}
#t2b_19{left:313px;bottom:130px;letter-spacing:-0.21px;}
#t2c_19{left:204px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.09px;}
#t2d_19{left:140px;bottom:1054px;letter-spacing:-0.15px;}
#t2e_19{left:514px;bottom:1054px;letter-spacing:-0.15px;}
#t2f_19{left:354px;bottom:962px;letter-spacing:-0.15px;}
#t2g_19{left:550px;bottom:962px;letter-spacing:-0.15px;}
#t2h_19{left:382px;bottom:938px;}
#t2i_19{left:430px;bottom:938px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t2j_19{left:382px;bottom:916px;}
#t2k_19{left:430px;bottom:916px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2l_19{left:430px;bottom:899px;letter-spacing:-0.1px;}

.s1_19{font-size:14px;font-family:Arial-Bold_vl;color:#000;}
.s2_19{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_19{font-size:21px;font-family:Arial-Bold_vl;color:#000;}
.s4_19{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s5_19{font-size:14px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s6_19{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_19{font-size:11px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s8_19{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s9_19{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts19" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg19Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg19" style="-webkit-user-select: none;"><object width="935" height="1210" data="19/19.svg" type="image/svg+xml" id="pdf19" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_19" class="t s1_19">About This Book </span>
<span id="t2_19" class="t s2_19">21 </span><span id="t3_19" class="t s2_19">The MIPS64® Instruction Set Reference Manual, Revision 6.06 </span>
<span id="t4_19" class="t s3_19">1.4 </span><span id="t5_19" class="t s3_19">Notation for Register Field Accessibility </span>
<span id="t6_19" class="t s4_19">In this document, the read/write properties of register fields use the notations shown in Table 1.1. </span>
<span id="t7_19" class="t s5_19">ISA Mode </span><span id="t8_19" class="t s5_19">In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architec- </span>
<span id="t9_19" class="t s5_19">tures, the </span><span id="ta_19" class="t s6_19">ISA Mode </span><span id="tb_19" class="t s5_19">is a single-bit register that determines in which mode the processor is executing, as fol- </span>
<span id="tc_19" class="t s5_19">lows: </span>
<span id="td_19" class="t s5_19">In the MIPS Architecture, the </span><span id="te_19" class="t s6_19">ISA Mode </span><span id="tf_19" class="t s5_19">value is only visible indirectly, such as when the processor stores a </span>
<span id="tg_19" class="t s5_19">combined value of the upper bits of PC and the </span><span id="th_19" class="t s6_19">ISA Mode </span><span id="ti_19" class="t s5_19">into a GPR on a jump-and-link or branch-and-link </span>
<span id="tj_19" class="t s5_19">instruction, or into a Coprocessor 0 register on an exception. </span>
<span id="tk_19" class="t s5_19">PABITS </span><span id="tl_19" class="t s5_19">The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 phys- </span>
<span id="tm_19" class="t s5_19">ical address bits were implemented, the size of the physical address space would be 2 </span>
<span id="tn_19" class="t s7_19">PABITS </span>
<span id="to_19" class="t s5_19">= 2 </span>
<span id="tp_19" class="t s7_19">36 </span>
<span id="tq_19" class="t s5_19">bytes. </span>
<span id="tr_19" class="t s5_19">SEGBITS </span><span id="ts_19" class="t s5_19">The number of virtual address bits implemented in a segment of the address space is represented by the sym- </span>
<span id="tt_19" class="t s5_19">bol SEGBITS. As such, if 40 virtual address bits are implemented in a segment, the size of the segment is </span>
<span id="tu_19" class="t s5_19">2 </span>
<span id="tv_19" class="t s7_19">SEGBITS </span>
<span id="tw_19" class="t s5_19">= 2 </span>
<span id="tx_19" class="t s7_19">40 </span>
<span id="ty_19" class="t s5_19">bytes. </span>
<span id="tz_19" class="t s5_19">FP32RegistersMode </span><span id="t10_19" class="t s5_19">Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU </span>
<span id="t11_19" class="t s5_19">has 32, 32-bit FPRs, in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and </span>
<span id="t12_19" class="t s5_19">optionally in MIPS32 Release2 and Release 3) </span><span id="t13_19" class="t s5_19">the FPU has 32 64-bit FPRs in which 64-bit data types are </span>
<span id="t14_19" class="t s5_19">stored in any FPR. </span>
<span id="t15_19" class="t s5_19">In MIPS32 Release 1 implementations, </span><span id="t16_19" class="t s8_19">FP32RegistersMode </span><span id="t17_19" class="t s5_19">is always a 0. MIPS64 implementations have a </span>
<span id="t18_19" class="t s5_19">compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In </span>
<span id="t19_19" class="t s5_19">such a case </span><span id="t1a_19" class="t s8_19">FP32RegisterMode </span><span id="t1b_19" class="t s5_19">is computed from the FR bit in the </span><span id="t1c_19" class="t s6_19">Status </span><span id="t1d_19" class="t s5_19">register. If this bit is a 0, the pro- </span>
<span id="t1e_19" class="t s5_19">cessor operates as if it had 32, 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. </span>
<span id="t1f_19" class="t s5_19">The value of </span><span id="t1g_19" class="t s8_19">FP32RegistersMode </span><span id="t1h_19" class="t s5_19">is computed from the FR bit in the </span><span id="t1i_19" class="t s6_19">Status </span><span id="t1j_19" class="t s5_19">register. </span>
<span id="t1k_19" class="t s5_19">InstructionInBranchDe- </span>
<span id="t1l_19" class="t s5_19">laySlot </span>
<span id="t1m_19" class="t s5_19">Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch </span>
<span id="t1n_19" class="t s5_19">or jump. This condition reflects the </span><span id="t1o_19" class="t s6_19">dynamic </span><span id="t1p_19" class="t s5_19">state of the instruction, not the </span><span id="t1q_19" class="t s6_19">static </span><span id="t1r_19" class="t s5_19">state. That is, the value is </span>
<span id="t1s_19" class="t s5_19">false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which </span>
<span id="t1t_19" class="t s5_19">is not executed in the delay slot of a branch or jump. </span>
<span id="t1u_19" class="t s5_19">SignalException(excep- </span>
<span id="t1v_19" class="t s5_19">tion, argument) </span>
<span id="t1w_19" class="t s5_19">Causes an exception to be signaled, using the exception parameter as the type of exception and the argument </span>
<span id="t1x_19" class="t s5_19">parameter as an exception-specific argument). Control does not return from this pseudocode function—the </span>
<span id="t1y_19" class="t s5_19">exception is signaled at the point of the call. </span>
<span id="t1z_19" class="t s9_19">Table 1.2 Read/Write Register Field Notation </span>
<span id="t20_19" class="t s1_19">Read/Write </span>
<span id="t21_19" class="t s1_19">Notation </span><span id="t22_19" class="t s1_19">Hardware Interpretation </span><span id="t23_19" class="t s1_19">Software Interpretation </span>
<span id="t24_19" class="t s5_19">R/W </span><span id="t25_19" class="t s5_19">A field in which all bits are readable and writable by software and, potentially, by hardware. </span>
<span id="t26_19" class="t s5_19">Hardware updates of this field are visible by software read. Software updates of this field are visible by </span>
<span id="t27_19" class="t s5_19">hardware read. </span>
<span id="t28_19" class="t s5_19">If the Reset State of this field is ‘‘Undefined’’, either software or hardware must initialize the value before </span>
<span id="t29_19" class="t s5_19">the first read will return a predictable value. This should not be confused with the formal definition of </span>
<span id="t2a_19" class="t s8_19">UNDEFINED </span><span id="t2b_19" class="t s5_19">behavior. </span>
<span id="t2c_19" class="t s9_19">Table 1.1 Symbols Used in Instruction Operation Statements (Continued) </span>
<span id="t2d_19" class="t s1_19">Symbol </span><span id="t2e_19" class="t s1_19">Meaning </span>
<span id="t2f_19" class="t s1_19">Encoding </span><span id="t2g_19" class="t s1_19">Meaning </span>
<span id="t2h_19" class="t s5_19">0 </span><span id="t2i_19" class="t s5_19">The processor is executing 32-bit MIPS instructions </span>
<span id="t2j_19" class="t s5_19">1 </span><span id="t2k_19" class="t s5_19">The processor is executing MIIPS16e or microMIPS </span>
<span id="t2l_19" class="t s5_19">instructions </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
