;redcode
;assert 1
	SPL 0, <402
	CMP -205, <-128
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 721, 700
	ADD @127, @106
	JMP <124, 106
	DAT #127, <100
	SUB #12, @-10
	SUB <12, @-10
	SUB -1, <-1
	SUB <127, 106
	JMP <124, 106
	ADD 5, <123
	SUB <12, @-10
	SUB 5, <100
	SUB <12, @-10
	SLT -17, <-7
	ADD #172, @70
	ADD #172, @70
	MOV 721, 700
	JMP 3, 20
	ADD #172, @70
	JMP 0, #2
	SUB -172, @70
	ADD @3, 0
	CMP #972, @70
	JMP -1, @-1
	SUB <127, 106
	CMP #972, @70
	DJN <-625, 3
	MOV -161, <-11
	JMP @172, #70
	JMP -1, @-1
	CMP 1, <-1
	SUB <12, @-10
	SUB -172, @70
	SUB #172, @70
	SUB #172, @70
	SUB -7, <-30
	MOV <12, @-10
	SUB -25, 0
	SLT 721, 5
	SPL 0, <402
	JMP -17, @-44
	JMP @250, @1
	JMP @12, <-10
	MOV <12, @-10
	MOV <12, @-10
	MOV -4, <-20
