# PRSoC
Extract AXI (Full, Lite and Stream) interfaces from Verilog source files

## Reference

### AXI Stream

#### Master

#### Slave